//
// Written by Synplify
// Product Version "D-2010.03-SP1"
// Program "Synplify Pro", Mapper "map520rc, Build 069R"
// Sat Mar 30 16:47:29 2013
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "noname"
// file 1 "\c:\synopsys\fpga_d201003sp1\lib\vhd\std.vhd "
// file 2 "\h:\project\sg_project\vhdl\sg\sg_wbm_if.vhd "
// file 3 "\c:\synopsys\fpga_d201003sp1\lib\vhd\std1164.vhd "
// file 4 "\c:\synopsys\fpga_d201003sp1\lib\vhd\arith.vhd "
// file 5 "\c:\synopsys\fpga_d201003sp1\lib\vhd\unsigned.vhd "
// file 6 "\h:\project\sg_project\vhdl\sg\ram_300.vhd "
// file 7 "\c:\synopsys\fpga_d201003sp1\lib\vhd\numeric.vhd "
// file 8 "\h:\project\sg_project\vhdl\sg\opcode_unite.vhd "
// file 9 "\h:\project\sg_project\vhdl\sg\mux2.vhd "
// file 10 "\h:\project\sg_project\vhdl\sg\manager.vhd "
// file 11 "\h:\project\sg_project\vhdl\sg\led.vhd "
// file 12 "\h:\project\sg_project\vhdl\sg\general_fifo.vhd "
// file 13 "\h:\project\sg_project\vhdl\altera_8to16_dc_ram.vhd "
// file 14 "\c:\synopsys\fpga_d201003sp1\lib\altera\quartus_ii81\altera_mf.vhd "
// file 15 "\c:\synopsys\fpga_d201003sp1\lib\vhdl_sim\synplify.vhd "
// file 16 "\c:\synopsys\fpga_d201003sp1\lib\vhd\synattr.vhd "
// file 17 "\h:\project\sg_project\vhdl\altera_16to8_dc_ram.vhd "
// file 18 "\h:\project\sg_project\vhdl\checksum_calc.vhd "
// file 19 "\h:\project\sg_project\vhdl\dc_fifo.vhd "
// file 20 "\h:\project\sg_project\vhdl\dec_generic.vhd "
// file 21 "\h:\project\sg_project\vhdl\gen_reg.vhd "
// file 22 "\h:\project\sg_project\vhdl\hexss.vhd "
// file 23 "\h:\project\sg_project\vhdl\intercon_mux.vhd "
// file 24 "\h:\project\sg_project\vhdl\intercon_pkg.vhd "
// file 25 "\h:\project\sg_project\vhdl\mem_ctrl_rd_wbm.vhd "
// file 26 "\c:\synopsys\fpga_d201003sp1\lib\vhd\math_real.vhd "
// file 27 "\h:\project\sg_project\vhdl\mem_ctrl_rd_wbs.vhd "
// file 28 "\h:\project\sg_project\vhdl\mem_ctrl_wr_wbm.vhd "
// file 29 "\h:\project\sg_project\vhdl\mem_ctrl_wr_wbs.vhd "
// file 30 "\h:\project\sg_project\vhdl\mem_mng_arbiter.vhd "
// file 31 "\h:\project\sg_project\vhdl\mp_dec.vhd "
// file 32 "\h:\project\sg_project\vhdl\mp_enc.vhd "
// file 33 "\h:\project\sg_project\vhdl\mux_generic.vhd "
// file 34 "\h:\project\sg_project\vhdl\pixel_mng.vhd "
// file 35 "\h:\project\sg_project\vhdl\pll.vhd "
// file 36 "\h:\project\sg_project\vhdl\ram_generic_pkg.vhd "
// file 37 "\c:\synopsys\fpga_d201003sp1\lib\vhd\signed.vhd "
// file 38 "\h:\project\sg_project\vhdl\ram_simple.vhd "
// file 39 "\h:\project\sg_project\vhdl\rd_wr_ctr.vhd "
// file 40 "\h:\project\sg_project\vhdl\reset_debouncer.vhd "
// file 41 "\h:\project\sg_project\vhdl\sdram_controller.vhd "
// file 42 "\h:\project\sg_project\vhdl\sdram_model.vhd "
// file 43 "\c:\synopsys\fpga_d201003sp1\lib\vhd\std_logic_textio.vhd "
// file 44 "\c:\synopsys\fpga_d201003sp1\lib\vhd\std_textio.vhd "
// file 45 "\h:\project\sg_project\vhdl\sdram_rw.vhd "
// file 46 "\h:\project\sg_project\vhdl\sync_rst_gen.vhd "
// file 47 "\h:\project\sg_project\vhdl\synthetic_frame_generator.vhd "
// file 48 "\h:\project\sg_project\vhdl\tx_path_wbm.vhd "
// file 49 "\h:\project\sg_project\vhdl\txt_util_pkg.vhd "
// file 50 "\h:\project\sg_project\vhdl\uart_rx.vhd "
// file 51 "\c:\synopsys\fpga_d201003sp1\lib\vhd\misc.vhd "
// file 52 "\h:\project\sg_project\vhdl\uart_tx.vhd "
// file 53 "\h:\project\sg_project\vhdl\vesa_gen_ctrl.vhd "
// file 54 "\h:\project\sg_project\vhdl\wbs_reg.vhd "
// file 55 "\h:\project\sg_project\vhdl\sg\opcode_store.vhd "
// file 56 "\h:\project\sg_project\vhdl\sg\symbol_generator_top.vhd "
// file 57 "\h:\project\sg_project\vhdl\clk_blk_top.vhd "
// file 58 "\h:\project\sg_project\vhdl\disp_ctrl_top.vhd "
// file 59 "\h:\project\sg_project\vhdl\reset_blk_top.vhd "
// file 60 "\h:\project\sg_project\vhdl\global_nets_top.vhd "
// file 61 "\h:\project\sg_project\vhdl\intercon.vhd "
// file 62 "\h:\project\sg_project\vhdl\mem_ctrl_rd.vhd "
// file 63 "\h:\project\sg_project\vhdl\mem_ctrl_wr.vhd "
// file 64 "\h:\project\sg_project\vhdl\mem_mng_top.vhd "
// file 65 "\h:\project\sg_project\vhdl\rx_path.vhd "
// file 66 "\h:\project\sg_project\vhdl\tx_path.vhd "
// file 67 "\h:\project\sg_project\vhdl\mds_top.vhd "
// file 68 "\h:\project\sg_project\vhdl\ram_generic.vhd "
// file 69 "\h:\project\sg_project\vhdl\top_synthesis.vhd "

// VQM4.1+ 
module pll (
  pll_locked_i,
  fpga_clk_c,
  clk_133_c,
  clk_100,
  clk_40_c
)
;
output pll_locked_i ;
input fpga_clk_c ;
output clk_133_c ;
output clk_100 ;
output clk_40_c ;
wire pll_locked_i ;
wire fpga_clk_c ;
wire clk_133_c ;
wire clk_100 ;
wire clk_40_c ;
wire [5:3] sub_wire0;
wire vesa_clk ;
wire system_clk ;
wire sdram_clk ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
//@69:205
//@69:205
//@69:205
// @35:153
  altpll altpll_component (
	.clk({sub_wire0[5], sub_wire0[4], sub_wire0[3], vesa_clk, system_clk, 
   sdram_clk}),
	.inclk({GND, fpga_clk_c}),
	.locked(pll_locked_i)
);
defparam altpll_component.valid_lock_multiplier =  1;
defparam altpll_component.port_extclk3 =  "PORT_UNUSED";
defparam altpll_component.port_extclk2 =  "PORT_UNUSED";
defparam altpll_component.port_extclk1 =  "PORT_UNUSED";
defparam altpll_component.port_extclk0 =  "PORT_UNUSED";
defparam altpll_component.port_clkena5 =  "PORT_UNUSED";
defparam altpll_component.port_clkena4 =  "PORT_UNUSED";
defparam altpll_component.port_clkena3 =  "PORT_UNUSED";
defparam altpll_component.port_clkena2 =  "PORT_UNUSED";
defparam altpll_component.port_clkena1 =  "PORT_UNUSED";
defparam altpll_component.port_clkena0 =  "PORT_UNUSED";
defparam altpll_component.port_clk5 =  "PORT_UNUSED";
defparam altpll_component.port_clk4 =  "PORT_UNUSED";
defparam altpll_component.port_clk3 =  "PORT_UNUSED";
defparam altpll_component.port_clk2 =  "PORT_USED";
defparam altpll_component.port_clk1 =  "PORT_USED";
defparam altpll_component.port_clk0 =  "PORT_USED";
defparam altpll_component.port_scanwrite =  "PORT_UNUSED";
defparam altpll_component.port_scanread =  "PORT_UNUSED";
defparam altpll_component.port_scandone =  "PORT_UNUSED";
defparam altpll_component.port_scandataout =  "PORT_UNUSED";
defparam altpll_component.port_scandata =  "PORT_UNUSED";
defparam altpll_component.port_scanclkena =  "PORT_UNUSED";
defparam altpll_component.port_scanclk =  "PORT_UNUSED";
defparam altpll_component.port_scanaclr =  "PORT_UNUSED";
defparam altpll_component.port_pllena =  "PORT_UNUSED";
defparam altpll_component.port_phaseupdown =  "PORT_UNUSED";
defparam altpll_component.port_phasestep =  "PORT_UNUSED";
defparam altpll_component.port_phasedone =  "PORT_UNUSED";
defparam altpll_component.port_phasecounterselect =  "PORT_UNUSED";
defparam altpll_component.port_pfdena =  "PORT_UNUSED";
defparam altpll_component.port_locked =  "PORT_USED";
defparam altpll_component.port_inclk1 =  "PORT_UNUSED";
defparam altpll_component.port_inclk0 =  "PORT_USED";
defparam altpll_component.port_fbin =  "PORT_UNUSED";
defparam altpll_component.port_configupdate =  "PORT_UNUSED";
defparam altpll_component.port_clkswitch =  "PORT_UNUSED";
defparam altpll_component.port_clkloss =  "PORT_UNUSED";
defparam altpll_component.port_clkbad1 =  "PORT_UNUSED";
defparam altpll_component.port_clkbad0 =  "PORT_UNUSED";
defparam altpll_component.port_areset =  "PORT_UNUSED";
defparam altpll_component.port_activeclock =  "PORT_UNUSED";
defparam altpll_component.operation_mode =  "NORMAL";
defparam altpll_component.lpm_type =  "altpll";
defparam altpll_component.lpm_hint =  "CBX_MODULE_PREFIX=pll";
defparam altpll_component.invalid_lock_multiplier =  5;
defparam altpll_component.intended_device_family =  "Cyclone II";
defparam altpll_component.inclk0_input_frequency =  20000;
defparam altpll_component.gate_lock_signal =  "NO";
defparam altpll_component.compensate_clock =  "CLK0";
defparam altpll_component.clk2_phase_shift =  "0";
defparam altpll_component.clk2_multiply_by =  4;
defparam altpll_component.clk2_duty_cycle =  50;
defparam altpll_component.clk2_divide_by =  5;
defparam altpll_component.clk1_phase_shift =  "0";
defparam altpll_component.clk1_multiply_by =  2;
defparam altpll_component.clk1_duty_cycle =  50;
defparam altpll_component.clk1_divide_by =  1;
defparam altpll_component.clk0_phase_shift =  "0";
defparam altpll_component.clk0_multiply_by =  8;
defparam altpll_component.clk0_duty_cycle =  50;
defparam altpll_component.clk0_divide_by =  3;
assign clk_133_c = sdram_clk;
assign clk_100 = system_clk;
assign clk_40_c = vesa_clk;
endmodule /* pll */

// VQM4.1+ 
module clk_blk_top (
  clk_40_c,
  clk_100,
  clk_133_c,
  fpga_clk_c,
  pll_locked_i
)
;
output clk_40_c ;
output clk_100 ;
output clk_133_c ;
input fpga_clk_c ;
output pll_locked_i ;
wire clk_40_c ;
wire clk_100 ;
wire clk_133_c ;
wire fpga_clk_c ;
wire pll_locked_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @57:61
  pll pll_inst (
	.pll_locked_i(pll_locked_i),
	.fpga_clk_c(fpga_clk_c),
	.clk_133_c(clk_133_c),
	.clk_100(clk_100),
	.clk_40_c(clk_40_c)
);
endmodule /* clk_blk_top */

// VQM4.1+ 
module reset_debouncer (
  fpga_rst_c,
  pll_locked_i,
  sync_rst_out,
  fpga_clk_c
)
;
input fpga_rst_c ;
input pll_locked_i ;
output sync_rst_out ;
input fpga_clk_c ;
wire fpga_rst_c ;
wire pll_locked_i ;
wire sync_rst_out ;
wire fpga_clk_c ;
wire reset_db ;
wire reset_db_1_0_g0 ;
wire pll_db ;
wire pll_db_1_0_g0 ;
wire sync_rst_d3 ;
wire sync_rst_d2 ;
wire un1_async_rst_i_i ;
wire sync_rst_d1 ;
wire pll_d4 ;
wire pll_d3 ;
wire reset_d4 ;
wire reset_d3 ;
wire un3_sync_rst_d2 ;
wire pll_d2 ;
wire reset_d2 ;
wire pll_d1 ;
wire reset_d1 ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @40:77
  cycloneii_lcell_ff reset_db_Z (
	.regout(reset_db),
	.datain(reset_db_1_0_g0),
	.clk(fpga_clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:99
  cycloneii_lcell_ff pll_db_Z (
	.regout(pll_db),
	.datain(pll_db_1_0_g0),
	.clk(fpga_clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:133
  cycloneii_lcell_ff sync_rst_d3_Z (
	.regout(sync_rst_d3),
	.datain(sync_rst_d2),
	.clk(fpga_clk_c),
	.aclr(un1_async_rst_i_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:133
  cycloneii_lcell_ff sync_rst_d2_Z (
	.regout(sync_rst_d2),
	.datain(sync_rst_d1),
	.clk(fpga_clk_c),
	.aclr(un1_async_rst_i_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:99
  cycloneii_lcell_ff pll_d4_Z (
	.regout(pll_d4),
	.datain(pll_d3),
	.clk(fpga_clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:77
  cycloneii_lcell_ff reset_d4_Z (
	.regout(reset_d4),
	.datain(reset_d3),
	.clk(fpga_clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:133
  cycloneii_lcell_ff sync_rst_out_Z (
	.regout(sync_rst_out),
	.datain(un3_sync_rst_d2),
	.clk(fpga_clk_c),
	.aclr(un1_async_rst_i_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:133
  cycloneii_lcell_ff sync_rst_d1_Z (
	.regout(sync_rst_d1),
	.datain(VCC),
	.clk(fpga_clk_c),
	.aclr(un1_async_rst_i_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:99
  cycloneii_lcell_ff pll_d3_Z (
	.regout(pll_d3),
	.datain(pll_d2),
	.clk(fpga_clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:77
  cycloneii_lcell_ff reset_d3_Z (
	.regout(reset_d3),
	.datain(reset_d2),
	.clk(fpga_clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:99
  cycloneii_lcell_ff pll_d2_Z (
	.regout(pll_d2),
	.datain(pll_d1),
	.clk(fpga_clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:77
  cycloneii_lcell_ff reset_d2_Z (
	.regout(reset_d2),
	.datain(reset_d1),
	.clk(fpga_clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:99
  cycloneii_lcell_ff pll_d1_Z (
	.regout(pll_d1),
	.datain(pll_locked_i),
	.clk(fpga_clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:77
  cycloneii_lcell_ff reset_d1_Z (
	.regout(reset_d1),
	.datain(fpga_rst_c),
	.clk(fpga_clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @40:122
  cycloneii_lcell_comb rst_all_proc_rst_all_proc_un1_async_rst_i (
	.combout(un1_async_rst_i_i),
	.dataa(reset_db),
	.datab(pll_db),
	.datac(VCC),
	.datad(VCC)
);
defparam rst_all_proc_rst_all_proc_un1_async_rst_i.lut_mask=16'h7777;
defparam rst_all_proc_rst_all_proc_un1_async_rst_i.sum_lutc_input="datac";
// @40:142
  cycloneii_lcell_comb sync_rst_proc_un3_sync_rst_d2 (
	.combout(un3_sync_rst_d2),
	.dataa(sync_rst_d3),
	.datab(sync_rst_d2),
	.datac(VCC),
	.datad(VCC)
);
defparam sync_rst_proc_un3_sync_rst_d2.lut_mask=16'h8888;
defparam sync_rst_proc_un3_sync_rst_d2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb pll_db_RNO (
	.combout(pll_db_1_0_g0),
	.dataa(pll_d4),
	.datab(pll_d2),
	.datac(pll_d3),
	.datad(pll_db)
);
defparam pll_db_RNO.lut_mask=16'hfe80;
defparam pll_db_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reset_db_RNO (
	.combout(reset_db_1_0_g0),
	.dataa(reset_d4),
	.datab(reset_d2),
	.datac(reset_d3),
	.datad(reset_db)
);
defparam reset_db_RNO.lut_mask=16'hfe80;
defparam reset_db_RNO.sum_lutc_input="datac";
endmodule /* reset_debouncer */

// VQM4.1+ 
module sync_rst_gen (
  sync_rst_out_0,
  sync_rst_out,
  clk_133_c
)
;
output sync_rst_out_0 ;
input sync_rst_out ;
input clk_133_c ;
wire sync_rst_out_0 ;
wire sync_rst_out ;
wire clk_133_c ;
wire sync_rst_deb ;
wire VCC ;
wire GND ;
wire sync_rst_out_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @46:49
  cycloneii_lcell_ff sync_rst_deb_Z (
	.regout(sync_rst_deb),
	.datain(VCC),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @46:49
  cycloneii_lcell_ff sync_rst_out_Z (
	.regout(sync_rst_out_0),
	.datain(sync_rst_deb),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* sync_rst_gen */

// VQM4.1+ 
module sync_rst_gen_1 (
  sync_rst_out_0,
  sync_rst_out,
  clk_100
)
;
output sync_rst_out_0 ;
input sync_rst_out ;
input clk_100 ;
wire sync_rst_out_0 ;
wire sync_rst_out ;
wire clk_100 ;
wire sync_rst_deb ;
wire VCC ;
wire GND ;
wire sync_rst_out_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @46:49
  cycloneii_lcell_ff sync_rst_deb_Z (
	.regout(sync_rst_deb),
	.datain(VCC),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @46:49
  cycloneii_lcell_ff sync_rst_out_Z (
	.regout(sync_rst_out_0),
	.datain(sync_rst_deb),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* sync_rst_gen_1 */

// VQM4.1+ 
module sync_rst_gen_2 (
  sync_rst_out_0,
  sync_rst_out,
  clk_40_c
)
;
output sync_rst_out_0 ;
input sync_rst_out ;
input clk_40_c ;
wire sync_rst_out_0 ;
wire sync_rst_out ;
wire clk_40_c ;
wire sync_rst_deb ;
wire VCC ;
wire GND ;
wire sync_rst_out_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @46:49
  cycloneii_lcell_ff sync_rst_deb_Z (
	.regout(sync_rst_deb),
	.datain(VCC),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @46:49
  cycloneii_lcell_ff sync_rst_out_Z (
	.regout(sync_rst_out_0),
	.datain(sync_rst_deb),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* sync_rst_gen_2 */

// VQM4.1+ 
module reset_blk_top (
  clk_40_c,
  sync_rst_out_2,
  clk_100,
  sync_rst_out_1,
  clk_133_c,
  sync_rst_out_0,
  fpga_clk_c,
  pll_locked_i,
  fpga_rst_c
)
;
input clk_40_c ;
output sync_rst_out_2 ;
input clk_100 ;
output sync_rst_out_1 ;
input clk_133_c ;
output sync_rst_out_0 ;
input fpga_clk_c ;
input pll_locked_i ;
input fpga_rst_c ;
wire clk_40_c ;
wire sync_rst_out_2 ;
wire clk_100 ;
wire sync_rst_out_1 ;
wire clk_133_c ;
wire sync_rst_out_0 ;
wire fpga_clk_c ;
wire pll_locked_i ;
wire fpga_rst_c ;
wire sync_rst_out ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @59:90
  reset_debouncer rst_deb_inst (
	.fpga_rst_c(fpga_rst_c),
	.pll_locked_i(pll_locked_i),
	.sync_rst_out(sync_rst_out),
	.fpga_clk_c(fpga_clk_c)
);
// @59:102
  sync_rst_gen sync_rst_sdram_inst (
	.sync_rst_out_0(sync_rst_out_0),
	.sync_rst_out(sync_rst_out),
	.clk_133_c(clk_133_c)
);
// @59:113
  sync_rst_gen_1 sync_rst_sys_inst (
	.sync_rst_out_0(sync_rst_out_1),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @59:124
  sync_rst_gen_2 sync_rst_vesa_inst (
	.sync_rst_out_0(sync_rst_out_2),
	.sync_rst_out(sync_rst_out),
	.clk_40_c(clk_40_c)
);
endmodule /* reset_blk_top */

// VQM4.1+ 
module global_nets_top (
  fpga_rst_c,
  sync_rst_out_1,
  sync_rst_out_0,
  sync_rst_out,
  fpga_clk_c,
  clk_133_c,
  clk_100,
  clk_40_c
)
;
input fpga_rst_c ;
output sync_rst_out_1 ;
output sync_rst_out_0 ;
output sync_rst_out ;
input fpga_clk_c ;
output clk_133_c ;
output clk_100 ;
output clk_40_c ;
wire fpga_rst_c ;
wire sync_rst_out_1 ;
wire sync_rst_out_0 ;
wire sync_rst_out ;
wire fpga_clk_c ;
wire clk_133_c ;
wire clk_100 ;
wire clk_40_c ;
wire pll_locked_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @60:95
  clk_blk_top clk_blk_inst (
	.clk_40_c(clk_40_c),
	.clk_100(clk_100),
	.clk_133_c(clk_133_c),
	.fpga_clk_c(fpga_clk_c),
	.pll_locked_i(pll_locked_i)
);
// @60:104
  reset_blk_top reset_blk_inst (
	.clk_40_c(clk_40_c),
	.sync_rst_out_2(sync_rst_out),
	.clk_100(clk_100),
	.sync_rst_out_1(sync_rst_out_0),
	.clk_133_c(clk_133_c),
	.sync_rst_out_0(sync_rst_out_1),
	.fpga_clk_c(fpga_clk_c),
	.pll_locked_i(pll_locked_i),
	.fpga_rst_c(fpga_rst_c)
);
endmodule /* global_nets_top */

// VQM4.1+ 
module hexss (
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  ss_1_6_0__rom_5,
  ss_1_6_0__rom_4,
  ss_1_6_0__rom_3,
  ss_1_6_0__rom_2,
  ss_1_6_0__rom_1,
  ss_1_6_0__rom_0,
  ss_1_6_0__rom
)
;
input reg_data_0 ;
input reg_data_1 ;
input reg_data_2 ;
input reg_data_3 ;
output ss_1_6_0__rom_5 ;
output ss_1_6_0__rom_4 ;
output ss_1_6_0__rom_3 ;
output ss_1_6_0__rom_2 ;
output ss_1_6_0__rom_1 ;
output ss_1_6_0__rom_0 ;
output ss_1_6_0__rom ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire ss_1_6_0__rom_5 ;
wire ss_1_6_0__rom_4 ;
wire ss_1_6_0__rom_3 ;
wire ss_1_6_0__rom_2 ;
wire ss_1_6_0__rom_1 ;
wire ss_1_6_0__rom_0 ;
wire ss_1_6_0__rom ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_cZ (
	.combout(ss_1_6_0__rom),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_cZ.lut_mask=16'h4109;
defparam ss_1_6_0__rom_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_0_cZ (
	.combout(ss_1_6_0__rom_0),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_0_cZ.lut_mask=16'h5910;
defparam ss_1_6_0__rom_0_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_1_cZ (
	.combout(ss_1_6_0__rom_1),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_1_cZ.lut_mask=16'h5704;
defparam ss_1_6_0__rom_1_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_2_cZ (
	.combout(ss_1_6_0__rom_2),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_2_cZ.lut_mask=16'hc124;
defparam ss_1_6_0__rom_2_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_3_cZ (
	.combout(ss_1_6_0__rom_3),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_3_cZ.lut_mask=16'h8098;
defparam ss_1_6_0__rom_3_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_4_cZ (
	.combout(ss_1_6_0__rom_4),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_4_cZ.lut_mask=16'ha4c8;
defparam ss_1_6_0__rom_4_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_5_cZ (
	.combout(ss_1_6_0__rom_5),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_5_cZ.lut_mask=16'h2904;
defparam ss_1_6_0__rom_5_cZ.sum_lutc_input="datac";
endmodule /* hexss */

// VQM4.1+ 
module hexss_1 (
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  ss_1_6_0__rom_5,
  ss_1_6_0__rom_4,
  ss_1_6_0__rom_3,
  ss_1_6_0__rom_2,
  ss_1_6_0__rom_1,
  ss_1_6_0__rom_0,
  ss_1_6_0__rom
)
;
input reg_data_0 ;
input reg_data_1 ;
input reg_data_2 ;
input reg_data_3 ;
output ss_1_6_0__rom_5 ;
output ss_1_6_0__rom_4 ;
output ss_1_6_0__rom_3 ;
output ss_1_6_0__rom_2 ;
output ss_1_6_0__rom_1 ;
output ss_1_6_0__rom_0 ;
output ss_1_6_0__rom ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire ss_1_6_0__rom_5 ;
wire ss_1_6_0__rom_4 ;
wire ss_1_6_0__rom_3 ;
wire ss_1_6_0__rom_2 ;
wire ss_1_6_0__rom_1 ;
wire ss_1_6_0__rom_0 ;
wire ss_1_6_0__rom ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_cZ (
	.combout(ss_1_6_0__rom),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_cZ.lut_mask=16'h4109;
defparam ss_1_6_0__rom_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_0_cZ (
	.combout(ss_1_6_0__rom_0),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_0_cZ.lut_mask=16'h5910;
defparam ss_1_6_0__rom_0_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_1_cZ (
	.combout(ss_1_6_0__rom_1),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_1_cZ.lut_mask=16'h5704;
defparam ss_1_6_0__rom_1_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_2_cZ (
	.combout(ss_1_6_0__rom_2),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_2_cZ.lut_mask=16'hc124;
defparam ss_1_6_0__rom_2_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_3_cZ (
	.combout(ss_1_6_0__rom_3),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_3_cZ.lut_mask=16'h8098;
defparam ss_1_6_0__rom_3_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_4_cZ (
	.combout(ss_1_6_0__rom_4),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_4_cZ.lut_mask=16'ha4c8;
defparam ss_1_6_0__rom_4_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_5_cZ (
	.combout(ss_1_6_0__rom_5),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_5_cZ.lut_mask=16'h2904;
defparam ss_1_6_0__rom_5_cZ.sum_lutc_input="datac";
endmodule /* hexss_1 */

// VQM4.1+ 
module hexss_2 (
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  ss_1_6_0__rom_5,
  ss_1_6_0__rom_4,
  ss_1_6_0__rom_3,
  ss_1_6_0__rom_2,
  ss_1_6_0__rom_1,
  ss_1_6_0__rom_0,
  ss_1_6_0__rom
)
;
input reg_data_0 ;
input reg_data_1 ;
input reg_data_2 ;
input reg_data_3 ;
output ss_1_6_0__rom_5 ;
output ss_1_6_0__rom_4 ;
output ss_1_6_0__rom_3 ;
output ss_1_6_0__rom_2 ;
output ss_1_6_0__rom_1 ;
output ss_1_6_0__rom_0 ;
output ss_1_6_0__rom ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire ss_1_6_0__rom_5 ;
wire ss_1_6_0__rom_4 ;
wire ss_1_6_0__rom_3 ;
wire ss_1_6_0__rom_2 ;
wire ss_1_6_0__rom_1 ;
wire ss_1_6_0__rom_0 ;
wire ss_1_6_0__rom ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_cZ (
	.combout(ss_1_6_0__rom),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_cZ.lut_mask=16'h4109;
defparam ss_1_6_0__rom_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_0_cZ (
	.combout(ss_1_6_0__rom_0),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_0_cZ.lut_mask=16'h5910;
defparam ss_1_6_0__rom_0_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_1_cZ (
	.combout(ss_1_6_0__rom_1),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_1_cZ.lut_mask=16'h5704;
defparam ss_1_6_0__rom_1_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_2_cZ (
	.combout(ss_1_6_0__rom_2),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_2_cZ.lut_mask=16'hc124;
defparam ss_1_6_0__rom_2_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_3_cZ (
	.combout(ss_1_6_0__rom_3),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_3_cZ.lut_mask=16'h8098;
defparam ss_1_6_0__rom_3_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_4_cZ (
	.combout(ss_1_6_0__rom_4),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_4_cZ.lut_mask=16'ha4c8;
defparam ss_1_6_0__rom_4_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_5_cZ (
	.combout(ss_1_6_0__rom_5),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_5_cZ.lut_mask=16'h2904;
defparam ss_1_6_0__rom_5_cZ.sum_lutc_input="datac";
endmodule /* hexss_2 */

// VQM4.1+ 
module hexss_3 (
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  ss_1_6_0__rom_5,
  ss_1_6_0__rom_4,
  ss_1_6_0__rom_3,
  ss_1_6_0__rom_2,
  ss_1_6_0__rom_1,
  ss_1_6_0__rom_0,
  ss_1_6_0__rom
)
;
input reg_data_0 ;
input reg_data_1 ;
input reg_data_2 ;
input reg_data_3 ;
output ss_1_6_0__rom_5 ;
output ss_1_6_0__rom_4 ;
output ss_1_6_0__rom_3 ;
output ss_1_6_0__rom_2 ;
output ss_1_6_0__rom_1 ;
output ss_1_6_0__rom_0 ;
output ss_1_6_0__rom ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire ss_1_6_0__rom_5 ;
wire ss_1_6_0__rom_4 ;
wire ss_1_6_0__rom_3 ;
wire ss_1_6_0__rom_2 ;
wire ss_1_6_0__rom_1 ;
wire ss_1_6_0__rom_0 ;
wire ss_1_6_0__rom ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_cZ (
	.combout(ss_1_6_0__rom),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_cZ.lut_mask=16'h4109;
defparam ss_1_6_0__rom_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_0_cZ (
	.combout(ss_1_6_0__rom_0),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_0_cZ.lut_mask=16'h5910;
defparam ss_1_6_0__rom_0_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_1_cZ (
	.combout(ss_1_6_0__rom_1),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_1_cZ.lut_mask=16'h5704;
defparam ss_1_6_0__rom_1_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_2_cZ (
	.combout(ss_1_6_0__rom_2),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_2_cZ.lut_mask=16'hc124;
defparam ss_1_6_0__rom_2_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_3_cZ (
	.combout(ss_1_6_0__rom_3),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_3_cZ.lut_mask=16'h8098;
defparam ss_1_6_0__rom_3_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_4_cZ (
	.combout(ss_1_6_0__rom_4),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_4_cZ.lut_mask=16'ha4c8;
defparam ss_1_6_0__rom_4_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_5_cZ (
	.combout(ss_1_6_0__rom_5),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_5_cZ.lut_mask=16'h2904;
defparam ss_1_6_0__rom_5_cZ.sum_lutc_input="datac";
endmodule /* hexss_3 */

// VQM4.1+ 
module hexss_4 (
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  ss_1_6_0__rom_5,
  ss_1_6_0__rom_4,
  ss_1_6_0__rom_3,
  ss_1_6_0__rom_2,
  ss_1_6_0__rom_1,
  ss_1_6_0__rom_0,
  ss_1_6_0__rom
)
;
input reg_data_0 ;
input reg_data_1 ;
input reg_data_2 ;
input reg_data_3 ;
output ss_1_6_0__rom_5 ;
output ss_1_6_0__rom_4 ;
output ss_1_6_0__rom_3 ;
output ss_1_6_0__rom_2 ;
output ss_1_6_0__rom_1 ;
output ss_1_6_0__rom_0 ;
output ss_1_6_0__rom ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire ss_1_6_0__rom_5 ;
wire ss_1_6_0__rom_4 ;
wire ss_1_6_0__rom_3 ;
wire ss_1_6_0__rom_2 ;
wire ss_1_6_0__rom_1 ;
wire ss_1_6_0__rom_0 ;
wire ss_1_6_0__rom ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_cZ (
	.combout(ss_1_6_0__rom),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_cZ.lut_mask=16'h4109;
defparam ss_1_6_0__rom_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_0_cZ (
	.combout(ss_1_6_0__rom_0),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_0_cZ.lut_mask=16'h5910;
defparam ss_1_6_0__rom_0_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_1_cZ (
	.combout(ss_1_6_0__rom_1),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_1_cZ.lut_mask=16'h5704;
defparam ss_1_6_0__rom_1_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_2_cZ (
	.combout(ss_1_6_0__rom_2),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_2_cZ.lut_mask=16'hc124;
defparam ss_1_6_0__rom_2_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_3_cZ (
	.combout(ss_1_6_0__rom_3),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_3_cZ.lut_mask=16'h8098;
defparam ss_1_6_0__rom_3_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_4_cZ (
	.combout(ss_1_6_0__rom_4),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_4_cZ.lut_mask=16'ha4c8;
defparam ss_1_6_0__rom_4_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_5_cZ (
	.combout(ss_1_6_0__rom_5),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_5_cZ.lut_mask=16'h2904;
defparam ss_1_6_0__rom_5_cZ.sum_lutc_input="datac";
endmodule /* hexss_4 */

// VQM4.1+ 
module hexss_5 (
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  ss_1_6_0__rom_5,
  ss_1_6_0__rom_4,
  ss_1_6_0__rom_3,
  ss_1_6_0__rom_2,
  ss_1_6_0__rom_1,
  ss_1_6_0__rom_0,
  ss_1_6_0__rom
)
;
input reg_data_0 ;
input reg_data_1 ;
input reg_data_2 ;
input reg_data_3 ;
output ss_1_6_0__rom_5 ;
output ss_1_6_0__rom_4 ;
output ss_1_6_0__rom_3 ;
output ss_1_6_0__rom_2 ;
output ss_1_6_0__rom_1 ;
output ss_1_6_0__rom_0 ;
output ss_1_6_0__rom ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire ss_1_6_0__rom_5 ;
wire ss_1_6_0__rom_4 ;
wire ss_1_6_0__rom_3 ;
wire ss_1_6_0__rom_2 ;
wire ss_1_6_0__rom_1 ;
wire ss_1_6_0__rom_0 ;
wire ss_1_6_0__rom ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_cZ (
	.combout(ss_1_6_0__rom),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_cZ.lut_mask=16'h4109;
defparam ss_1_6_0__rom_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_0_cZ (
	.combout(ss_1_6_0__rom_0),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_0_cZ.lut_mask=16'h5910;
defparam ss_1_6_0__rom_0_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_1_cZ (
	.combout(ss_1_6_0__rom_1),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_1_cZ.lut_mask=16'h5704;
defparam ss_1_6_0__rom_1_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_2_cZ (
	.combout(ss_1_6_0__rom_2),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_2_cZ.lut_mask=16'hc124;
defparam ss_1_6_0__rom_2_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_3_cZ (
	.combout(ss_1_6_0__rom_3),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_3_cZ.lut_mask=16'h8098;
defparam ss_1_6_0__rom_3_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_4_cZ (
	.combout(ss_1_6_0__rom_4),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_4_cZ.lut_mask=16'ha4c8;
defparam ss_1_6_0__rom_4_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_5_cZ (
	.combout(ss_1_6_0__rom_5),
	.dataa(reg_data_3),
	.datab(reg_data_2),
	.datac(reg_data_1),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_5_cZ.lut_mask=16'h2904;
defparam ss_1_6_0__rom_5_cZ.sum_lutc_input="datac";
endmodule /* hexss_5 */

// VQM4.1+ 
module hexss_6 (
  reg_data_0,
  reg_data_2,
  reg_data_i_0,
  reg_data_i_2,
  ss_1_6_0__rom_5,
  ss_1_6_0__rom_4,
  ss_1_6_0__rom_3,
  ss_1_6_0__rom_2,
  ss_1_6_0__rom_1,
  ss_1_6_0__rom_0,
  ss_1_6_0__rom
)
;
input reg_data_0 ;
input reg_data_2 ;
input reg_data_i_0 ;
input reg_data_i_2 ;
output ss_1_6_0__rom_5 ;
output ss_1_6_0__rom_4 ;
output ss_1_6_0__rom_3 ;
output ss_1_6_0__rom_2 ;
output ss_1_6_0__rom_1 ;
output ss_1_6_0__rom_0 ;
output ss_1_6_0__rom ;
wire reg_data_0 ;
wire reg_data_2 ;
wire reg_data_i_0 ;
wire reg_data_i_2 ;
wire ss_1_6_0__rom_5 ;
wire ss_1_6_0__rom_4 ;
wire ss_1_6_0__rom_3 ;
wire ss_1_6_0__rom_2 ;
wire ss_1_6_0__rom_1 ;
wire ss_1_6_0__rom_0 ;
wire ss_1_6_0__rom ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_cZ (
	.combout(ss_1_6_0__rom),
	.dataa(reg_data_i_2),
	.datab(reg_data_2),
	.datac(reg_data_i_0),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_cZ.lut_mask=16'h2860;
defparam ss_1_6_0__rom_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_0_cZ (
	.combout(ss_1_6_0__rom_0),
	.dataa(reg_data_i_2),
	.datab(reg_data_2),
	.datac(reg_data_i_0),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_0_cZ.lut_mask=16'h6a02;
defparam ss_1_6_0__rom_0_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_1_cZ (
	.combout(ss_1_6_0__rom_1),
	.dataa(reg_data_i_2),
	.datab(reg_data_2),
	.datac(reg_data_i_0),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_1_cZ.lut_mask=16'hba80;
defparam ss_1_6_0__rom_1_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_2_cZ (
	.combout(ss_1_6_0__rom_2),
	.dataa(reg_data_i_2),
	.datab(reg_data_2),
	.datac(reg_data_i_0),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_2_cZ.lut_mask=16'h2c81;
defparam ss_1_6_0__rom_2_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_3_cZ (
	.combout(ss_1_6_0__rom_3),
	.dataa(reg_data_i_2),
	.datab(reg_data_2),
	.datac(reg_data_i_0),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_3_cZ.lut_mask=16'h0446;
defparam ss_1_6_0__rom_3_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_4_cZ (
	.combout(ss_1_6_0__rom_4),
	.dataa(reg_data_i_2),
	.datab(reg_data_2),
	.datac(reg_data_i_0),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_4_cZ.lut_mask=16'h854c;
defparam ss_1_6_0__rom_4_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_5_cZ (
	.combout(ss_1_6_0__rom_5),
	.dataa(reg_data_i_2),
	.datab(reg_data_2),
	.datac(reg_data_i_0),
	.datad(reg_data_0)
);
defparam ss_1_6_0__rom_5_cZ.lut_mask=16'h6180;
defparam ss_1_6_0__rom_5_cZ.sum_lutc_input="datac";
endmodule /* hexss_6 */

// VQM4.1+ 
module hexss_7 (
  reg_data_0,
  reg_data_i_0,
  reg_data_i_2,
  reg_data_i_3,
  ss_1_6_0__rom_5,
  ss_1_6_0__rom_4,
  ss_1_6_0__rom_3,
  ss_1_6_0__rom_2,
  ss_1_6_0__rom_1,
  ss_1_6_0__rom_0,
  ss_1_6_0__rom
)
;
input reg_data_0 ;
input reg_data_i_0 ;
input reg_data_i_2 ;
input reg_data_i_3 ;
output ss_1_6_0__rom_5 ;
output ss_1_6_0__rom_4 ;
output ss_1_6_0__rom_3 ;
output ss_1_6_0__rom_2 ;
output ss_1_6_0__rom_1 ;
output ss_1_6_0__rom_0 ;
output ss_1_6_0__rom ;
wire reg_data_0 ;
wire reg_data_i_0 ;
wire reg_data_i_2 ;
wire reg_data_i_3 ;
wire ss_1_6_0__rom_5 ;
wire ss_1_6_0__rom_4 ;
wire ss_1_6_0__rom_3 ;
wire ss_1_6_0__rom_2 ;
wire ss_1_6_0__rom_1 ;
wire ss_1_6_0__rom_0 ;
wire ss_1_6_0__rom ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_cZ (
	.combout(ss_1_6_0__rom),
	.dataa(reg_data_i_3),
	.datab(reg_data_i_2),
	.datac(reg_data_0),
	.datad(reg_data_i_0)
);
defparam ss_1_6_0__rom_cZ.lut_mask=16'h0928;
defparam ss_1_6_0__rom_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_0_cZ (
	.combout(ss_1_6_0__rom_0),
	.dataa(reg_data_i_3),
	.datab(reg_data_i_2),
	.datac(reg_data_0),
	.datad(reg_data_i_0)
);
defparam ss_1_6_0__rom_0_cZ.lut_mask=16'h80a9;
defparam ss_1_6_0__rom_0_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_1_cZ (
	.combout(ss_1_6_0__rom_1),
	.dataa(reg_data_i_3),
	.datab(reg_data_i_2),
	.datac(reg_data_0),
	.datad(reg_data_i_0)
);
defparam ss_1_6_0__rom_1_cZ.lut_mask=16'h02ae;
defparam ss_1_6_0__rom_1_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_2_cZ (
	.combout(ss_1_6_0__rom_2),
	.dataa(reg_data_i_3),
	.datab(reg_data_i_2),
	.datac(reg_data_0),
	.datad(reg_data_i_0)
);
defparam ss_1_6_0__rom_2_cZ.lut_mask=16'h4238;
defparam ss_1_6_0__rom_2_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_3_cZ (
	.combout(ss_1_6_0__rom_3),
	.dataa(reg_data_i_3),
	.datab(reg_data_i_2),
	.datac(reg_data_0),
	.datad(reg_data_i_0)
);
defparam ss_1_6_0__rom_3_cZ.lut_mask=16'h9110;
defparam ss_1_6_0__rom_3_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_4_cZ (
	.combout(ss_1_6_0__rom_4),
	.dataa(reg_data_i_3),
	.datab(reg_data_i_2),
	.datac(reg_data_0),
	.datad(reg_data_i_0)
);
defparam ss_1_6_0__rom_4_cZ.lut_mask=16'h3152;
defparam ss_1_6_0__rom_4_cZ.sum_lutc_input="datac";
// @22:48
  cycloneii_lcell_comb ss_1_6_0__rom_5_cZ (
	.combout(ss_1_6_0__rom_5),
	.dataa(reg_data_i_3),
	.datab(reg_data_i_2),
	.datac(reg_data_0),
	.datad(reg_data_i_0)
);
defparam ss_1_6_0__rom_5_cZ.lut_mask=16'h0249;
defparam ss_1_6_0__rom_5_cZ.sum_lutc_input="datac";
endmodule /* hexss_7 */

// VQM4.1+ 
module interconZ1 (
  wbs_reg_dout_m_0_0_3_1,
  wbs_reg_dout_m_0_0_3_0,
  wbs_reg_dout_m_0_0_2_1,
  wbs_reg_dout_m_0_0_2_0,
  wbs_reg_dout_m_0_0_0_d0,
  wbs_reg_dout_m_0_0_3_d0,
  wbs_reg_dout_1_3_0,
  wbs_reg_dout_1_3_3,
  ic_wbm_ack_i_i_0_0,
  ic_wbm_ack_i_11_u_i_m3_i_m3_0,
  ic_wbm_stall_i_i_a4_0_a2_0,
  ic_wbm_stall_i_i_a4_i_0,
  ic_wbm_ack_i_11_u_i_m3_i_m3_d_0,
  wbs_reg_dout_m_0_0_1_0,
  wbs_reg_dout_m_0_0_a2_0_0,
  reg_data_0,
  wbs_reg_dout_m_6,
  wbs_reg_dout_m_5,
  wbs_reg_dout_m_0,
  wbs_reg_dout_m_2,
  wbs_reg_dout_m_3,
  wbs_reg_dout_m_1,
  wbs_reg_dout_m_0_0_0_1,
  wbs_reg_dout_m_0_0_0_2,
  wbs_reg_dout_m_0_0_0_0,
  ic_wbm_dat_i_11_0_4,
  ic_wbm_dat_i_11_0_6,
  ic_wbm_dat_i_11_0_5,
  ic_wbm_dat_i_11_0_7,
  ic_wbm_dat_i_11_0_0,
  ic_wbm_dat_i_11_0_2,
  ic_wbm_dat_i_11_0_3,
  ic_wbm_dat_i_11_0_1,
  wbs_reg_dout_m_0_0_a2_7_0,
  wbs_reg_dout_m_0_0_a2_5_0,
  reg_data_i_2,
  reg_data_i_0,
  upper_frame_1,
  upper_frame_2,
  upper_frame_0,
  outc1_wbm_adr_o_i_0,
  outc1_wbm_adr_o_i_2,
  ic_wbs_stb_i_0_a4_0_a2_0,
  type_reg_0,
  wbm_cur_st_1,
  wbm_cur_st_0,
  ic_wbs_tgc_i_i_0_a2_0,
  ic_wbm_ack_i_11_u_i_m3_i_m3_s_0,
  ic_wbs_we_i_0_a2_0_a3_0,
  ic_wbs_stb_i_5_i_m3_i_m3_0,
  wbm_adr_internal_6,
  wbm_adr_internal_7,
  wbm_adr_internal_9,
  wbm_adr_internal_5,
  wbm_adr_internal_1,
  wbm_adr_internal_0,
  wbm_adr_internal_2,
  wbm_adr_internal_3,
  wbm_adr_internal_4,
  wbm_adr_internal_8,
  cur_rd_addr_9,
  cur_rd_addr_7,
  cur_rd_addr_5,
  cur_rd_addr_6,
  cur_rd_addr_1,
  cur_rd_addr_0,
  cur_rd_addr_2,
  cur_rd_addr_3,
  cur_rd_addr_4,
  cur_rd_addr_8,
  adrint_i_m3_i_m3_1,
  adrint_i_m3_i_m3_4,
  adrint_i_m3_i_m3_2,
  adrint_i_m3_i_m3_8,
  adrint_i_m3_i_m3_3,
  adrint_i_m3_i_m3_0,
  ic_wbm_err_i_0_a4_0_a2_0_0,
  wbm_gnt_0_0_i_0_a3_0,
  ic_wbs_cyc_i_i_0_o2_0,
  wbs_gnt_rep1_0,
  wbs_gnt_i_0_rep1_0,
  wbm_gnt_i_0_rep1_0,
  wbm_gnt_i_0_rep0_0,
  cur_st_0,
  wbm_gnt_i_0_0,
  wbs_gnt_i_0_0,
  cur_st_rep1_0,
  wbs_gnt_0,
  m35_m5,
  d_m2_e,
  wr_wbs_stall_o,
  wbs_ack_o_u_i,
  wbs_reg_cyc_i_o2,
  wbs_reg_cyc_i_o2_0_0,
  wbs_reg_cyc_i_o2_0,
  wbs_ack_o,
  m18,
  m27,
  r_m2,
  un1_ic_wbm_cyc_o_i_0_a2,
  un1_ic_wbm_cyc_o_i_0_a2_1,
  un1_ic_wbm_cyc_o_i_0_o3_0,
  un122_wbs_gnt_3_sqmuxa_i_0_0_a,
  ic_wbs_adr_i_1_5_1_a4_0_a2,
  ic_wbs_adr_i_1_6_1_a4_0_a2,
  ic_wbs_adr_i_1_7_1_a4_0_a2,
  ic_wbs_adr_i_1_9_1_a4_0_a2,
  outc1_wbm_cyc_o,
  wbm_cyc_internal,
  neg_cyc_bool,
  ic_wbs_adr_i_1_2_1_a4_0_a2,
  ic_wbs_adr_i_1_1_1_i_i_a2,
  un1_reg_data6_0_0_a3_tz_0_a,
  ic_wbs_adr_i_1_3_1_i_0,
  ic_wbs_adr_i_1_0_1_i_i_a2,
  wr_wbs_reg_cyc,
  ic_wbs_adr_i_1_3_1_i_0_o2,
  wbm_stb_internal_0,
  wbm_stb_internal,
  ic_wbs_adr_i_1_2_1_a2_i,
  wbm_tgc_o_rep1,
  ic_wbs_adr_i_1_3_1_a2_i,
  ic_wbs_adr_i_1_0_2_a2_i,
  wbs_err_o,
  reg_data_0_0_4__I0_i_0_1108_i_m3,
  ic_wbs_dat_i_1_4_1_a4_0_a2,
  reg_data_0_0_5__I0_i_0_1127_i_m3,
  ic_wbs_dat_i_1_5_1_a4_0_a2,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  ic_wbs_dat_i_1_6_1_a4_0_a2,
  reg_data_0_0_7__g2_0_1014_i_m3,
  ic_wbs_dat_i_1_7_1_a4_0_a2,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  ic_wbs_dat_i_1_0_1_a2_0_a2,
  reg_data_0_0_1__I0_i_0_1051_i_m3,
  ic_wbs_dat_i_1_1_1_a2_0_a2,
  reg_data_0_0_2__I0_i_0_1070_i_m3,
  ic_wbs_dat_i_1_2_1_a2_0_a2,
  reg_data_0_0_3__I0_i_0_1089_i_m3,
  ic_wbs_dat_i_1_0_1_a4_0_a3,
  ic_wbs_dat_i_1_3_1_a2_0_a2,
  ic_wbs_adr_i_1_4_0_i_0_o2,
  un13_ic_wbm_cyc_o_i_m3_i_m3,
  dbg_bus_taken,
  sync_rst_out,
  clk_100
)
;
input wbs_reg_dout_m_0_0_3_1 ;
input wbs_reg_dout_m_0_0_3_0 ;
input wbs_reg_dout_m_0_0_2_1 ;
input wbs_reg_dout_m_0_0_2_0 ;
input wbs_reg_dout_m_0_0_0_d0 ;
input wbs_reg_dout_m_0_0_3_d0 ;
input wbs_reg_dout_1_3_0 ;
input wbs_reg_dout_1_3_3 ;
output ic_wbm_ack_i_i_0_0 ;
output ic_wbm_ack_i_11_u_i_m3_i_m3_0 ;
output ic_wbm_stall_i_i_a4_0_a2_0 ;
output ic_wbm_stall_i_i_a4_i_0 ;
output ic_wbm_ack_i_11_u_i_m3_i_m3_d_0 ;
input wbs_reg_dout_m_0_0_1_0 ;
input wbs_reg_dout_m_0_0_a2_0_0 ;
input reg_data_0 ;
input wbs_reg_dout_m_6 ;
input wbs_reg_dout_m_5 ;
input wbs_reg_dout_m_0 ;
input wbs_reg_dout_m_2 ;
input wbs_reg_dout_m_3 ;
input wbs_reg_dout_m_1 ;
input wbs_reg_dout_m_0_0_0_1 ;
input wbs_reg_dout_m_0_0_0_2 ;
input wbs_reg_dout_m_0_0_0_0 ;
output ic_wbm_dat_i_11_0_4 ;
output ic_wbm_dat_i_11_0_6 ;
output ic_wbm_dat_i_11_0_5 ;
output ic_wbm_dat_i_11_0_7 ;
output ic_wbm_dat_i_11_0_0 ;
output ic_wbm_dat_i_11_0_2 ;
output ic_wbm_dat_i_11_0_3 ;
output ic_wbm_dat_i_11_0_1 ;
input wbs_reg_dout_m_0_0_a2_7_0 ;
input wbs_reg_dout_m_0_0_a2_5_0 ;
input reg_data_i_2 ;
input reg_data_i_0 ;
input upper_frame_1 ;
input upper_frame_2 ;
input upper_frame_0 ;
input outc1_wbm_adr_o_i_0 ;
input outc1_wbm_adr_o_i_2 ;
output ic_wbs_stb_i_0_a4_0_a2_0 ;
input type_reg_0 ;
input wbm_cur_st_1 ;
input wbm_cur_st_0 ;
output ic_wbs_tgc_i_i_0_a2_0 ;
output ic_wbm_ack_i_11_u_i_m3_i_m3_s_0 ;
output ic_wbs_we_i_0_a2_0_a3_0 ;
output ic_wbs_stb_i_5_i_m3_i_m3_0 ;
input wbm_adr_internal_6 ;
input wbm_adr_internal_7 ;
input wbm_adr_internal_9 ;
input wbm_adr_internal_5 ;
input wbm_adr_internal_1 ;
input wbm_adr_internal_0 ;
input wbm_adr_internal_2 ;
input wbm_adr_internal_3 ;
input wbm_adr_internal_4 ;
input wbm_adr_internal_8 ;
input cur_rd_addr_9 ;
input cur_rd_addr_7 ;
input cur_rd_addr_5 ;
input cur_rd_addr_6 ;
input cur_rd_addr_1 ;
input cur_rd_addr_0 ;
input cur_rd_addr_2 ;
input cur_rd_addr_3 ;
input cur_rd_addr_4 ;
input cur_rd_addr_8 ;
output adrint_i_m3_i_m3_1 ;
output adrint_i_m3_i_m3_4 ;
output adrint_i_m3_i_m3_2 ;
output adrint_i_m3_i_m3_8 ;
output adrint_i_m3_i_m3_3 ;
output adrint_i_m3_i_m3_0 ;
output ic_wbm_err_i_0_a4_0_a2_0_0 ;
output wbm_gnt_0_0_i_0_a3_0 ;
output ic_wbs_cyc_i_i_0_o2_0 ;
output wbs_gnt_rep1_0 ;
output wbs_gnt_i_0_rep1_0 ;
output wbm_gnt_i_0_rep1_0 ;
output wbm_gnt_i_0_rep0_0 ;
output cur_st_0 ;
output wbm_gnt_i_0_0 ;
output wbs_gnt_i_0_0 ;
output cur_st_rep1_0 ;
output wbs_gnt_0 ;
input m35_m5 ;
input d_m2_e ;
input wr_wbs_stall_o ;
input wbs_ack_o_u_i ;
input wbs_reg_cyc_i_o2 ;
input wbs_reg_cyc_i_o2_0_0 ;
input wbs_reg_cyc_i_o2_0 ;
input wbs_ack_o ;
input m18 ;
input m27 ;
output r_m2 ;
output un1_ic_wbm_cyc_o_i_0_a2 ;
output un1_ic_wbm_cyc_o_i_0_a2_1 ;
output un1_ic_wbm_cyc_o_i_0_o3_0 ;
output un122_wbs_gnt_3_sqmuxa_i_0_0_a ;
output ic_wbs_adr_i_1_5_1_a4_0_a2 ;
output ic_wbs_adr_i_1_6_1_a4_0_a2 ;
output ic_wbs_adr_i_1_7_1_a4_0_a2 ;
output ic_wbs_adr_i_1_9_1_a4_0_a2 ;
input outc1_wbm_cyc_o ;
input wbm_cyc_internal ;
input neg_cyc_bool ;
output ic_wbs_adr_i_1_2_1_a4_0_a2 ;
output ic_wbs_adr_i_1_1_1_i_i_a2 ;
input un1_reg_data6_0_0_a3_tz_0_a ;
output ic_wbs_adr_i_1_3_1_i_0 ;
output ic_wbs_adr_i_1_0_1_i_i_a2 ;
input wr_wbs_reg_cyc ;
output ic_wbs_adr_i_1_3_1_i_0_o2 ;
input wbm_stb_internal_0 ;
input wbm_stb_internal ;
output ic_wbs_adr_i_1_2_1_a2_i ;
input wbm_tgc_o_rep1 ;
output ic_wbs_adr_i_1_3_1_a2_i ;
output ic_wbs_adr_i_1_0_2_a2_i ;
input wbs_err_o ;
input reg_data_0_0_4__I0_i_0_1108_i_m3 ;
output ic_wbs_dat_i_1_4_1_a4_0_a2 ;
input reg_data_0_0_5__I0_i_0_1127_i_m3 ;
output ic_wbs_dat_i_1_5_1_a4_0_a2 ;
input reg_data_0_0_6__I0_i_0_1146_i_m3 ;
output ic_wbs_dat_i_1_6_1_a4_0_a2 ;
input reg_data_0_0_7__g2_0_1014_i_m3 ;
output ic_wbs_dat_i_1_7_1_a4_0_a2 ;
input reg_data_0_0_0__I0_i_0_1032_i_m3 ;
output ic_wbs_dat_i_1_0_1_a2_0_a2 ;
input reg_data_0_0_1__I0_i_0_1051_i_m3 ;
output ic_wbs_dat_i_1_1_1_a2_0_a2 ;
input reg_data_0_0_2__I0_i_0_1070_i_m3 ;
output ic_wbs_dat_i_1_2_1_a2_0_a2 ;
input reg_data_0_0_3__I0_i_0_1089_i_m3 ;
output ic_wbs_dat_i_1_0_1_a4_0_a3 ;
output ic_wbs_dat_i_1_3_1_a2_0_a2 ;
output ic_wbs_adr_i_1_4_0_i_0_o2 ;
output un13_ic_wbm_cyc_o_i_m3_i_m3 ;
output dbg_bus_taken ;
input sync_rst_out ;
input clk_100 ;
wire wbs_reg_dout_m_0_0_3_1 ;
wire wbs_reg_dout_m_0_0_3_0 ;
wire wbs_reg_dout_m_0_0_2_1 ;
wire wbs_reg_dout_m_0_0_2_0 ;
wire wbs_reg_dout_m_0_0_0_d0 ;
wire wbs_reg_dout_m_0_0_3_d0 ;
wire wbs_reg_dout_1_3_0 ;
wire wbs_reg_dout_1_3_3 ;
wire ic_wbm_ack_i_i_0_0 ;
wire ic_wbm_ack_i_11_u_i_m3_i_m3_0 ;
wire ic_wbm_stall_i_i_a4_0_a2_0 ;
wire ic_wbm_stall_i_i_a4_i_0 ;
wire ic_wbm_ack_i_11_u_i_m3_i_m3_d_0 ;
wire wbs_reg_dout_m_0_0_1_0 ;
wire wbs_reg_dout_m_0_0_a2_0_0 ;
wire reg_data_0 ;
wire wbs_reg_dout_m_6 ;
wire wbs_reg_dout_m_5 ;
wire wbs_reg_dout_m_0 ;
wire wbs_reg_dout_m_2 ;
wire wbs_reg_dout_m_3 ;
wire wbs_reg_dout_m_1 ;
wire wbs_reg_dout_m_0_0_0_1 ;
wire wbs_reg_dout_m_0_0_0_2 ;
wire wbs_reg_dout_m_0_0_0_0 ;
wire ic_wbm_dat_i_11_0_4 ;
wire ic_wbm_dat_i_11_0_6 ;
wire ic_wbm_dat_i_11_0_5 ;
wire ic_wbm_dat_i_11_0_7 ;
wire ic_wbm_dat_i_11_0_0 ;
wire ic_wbm_dat_i_11_0_2 ;
wire ic_wbm_dat_i_11_0_3 ;
wire ic_wbm_dat_i_11_0_1 ;
wire wbs_reg_dout_m_0_0_a2_7_0 ;
wire wbs_reg_dout_m_0_0_a2_5_0 ;
wire reg_data_i_2 ;
wire reg_data_i_0 ;
wire upper_frame_1 ;
wire upper_frame_2 ;
wire upper_frame_0 ;
wire outc1_wbm_adr_o_i_0 ;
wire outc1_wbm_adr_o_i_2 ;
wire ic_wbs_stb_i_0_a4_0_a2_0 ;
wire type_reg_0 ;
wire wbm_cur_st_1 ;
wire wbm_cur_st_0 ;
wire ic_wbs_tgc_i_i_0_a2_0 ;
wire ic_wbm_ack_i_11_u_i_m3_i_m3_s_0 ;
wire ic_wbs_we_i_0_a2_0_a3_0 ;
wire ic_wbs_stb_i_5_i_m3_i_m3_0 ;
wire wbm_adr_internal_6 ;
wire wbm_adr_internal_7 ;
wire wbm_adr_internal_9 ;
wire wbm_adr_internal_5 ;
wire wbm_adr_internal_1 ;
wire wbm_adr_internal_0 ;
wire wbm_adr_internal_2 ;
wire wbm_adr_internal_3 ;
wire wbm_adr_internal_4 ;
wire wbm_adr_internal_8 ;
wire cur_rd_addr_9 ;
wire cur_rd_addr_7 ;
wire cur_rd_addr_5 ;
wire cur_rd_addr_6 ;
wire cur_rd_addr_1 ;
wire cur_rd_addr_0 ;
wire cur_rd_addr_2 ;
wire cur_rd_addr_3 ;
wire cur_rd_addr_4 ;
wire cur_rd_addr_8 ;
wire adrint_i_m3_i_m3_1 ;
wire adrint_i_m3_i_m3_4 ;
wire adrint_i_m3_i_m3_2 ;
wire adrint_i_m3_i_m3_8 ;
wire adrint_i_m3_i_m3_3 ;
wire adrint_i_m3_i_m3_0 ;
wire ic_wbm_err_i_0_a4_0_a2_0_0 ;
wire wbm_gnt_0_0_i_0_a3_0 ;
wire ic_wbs_cyc_i_i_0_o2_0 ;
wire wbs_gnt_rep1_0 ;
wire wbs_gnt_i_0_rep1_0 ;
wire wbm_gnt_i_0_rep1_0 ;
wire wbm_gnt_i_0_rep0_0 ;
wire cur_st_0 ;
wire wbm_gnt_i_0_0 ;
wire wbs_gnt_i_0_0 ;
wire cur_st_rep1_0 ;
wire wbs_gnt_0 ;
wire m35_m5 ;
wire d_m2_e ;
wire wr_wbs_stall_o ;
wire wbs_ack_o_u_i ;
wire wbs_reg_cyc_i_o2 ;
wire wbs_reg_cyc_i_o2_0_0 ;
wire wbs_reg_cyc_i_o2_0 ;
wire wbs_ack_o ;
wire m18 ;
wire m27 ;
wire r_m2 ;
wire un1_ic_wbm_cyc_o_i_0_a2 ;
wire un1_ic_wbm_cyc_o_i_0_a2_1 ;
wire un1_ic_wbm_cyc_o_i_0_o3_0 ;
wire un122_wbs_gnt_3_sqmuxa_i_0_0_a ;
wire ic_wbs_adr_i_1_5_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_6_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_7_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_9_1_a4_0_a2 ;
wire outc1_wbm_cyc_o ;
wire wbm_cyc_internal ;
wire neg_cyc_bool ;
wire ic_wbs_adr_i_1_2_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_1_1_i_i_a2 ;
wire un1_reg_data6_0_0_a3_tz_0_a ;
wire ic_wbs_adr_i_1_3_1_i_0 ;
wire ic_wbs_adr_i_1_0_1_i_i_a2 ;
wire wr_wbs_reg_cyc ;
wire ic_wbs_adr_i_1_3_1_i_0_o2 ;
wire wbm_stb_internal_0 ;
wire wbm_stb_internal ;
wire ic_wbs_adr_i_1_2_1_a2_i ;
wire wbm_tgc_o_rep1 ;
wire ic_wbs_adr_i_1_3_1_a2_i ;
wire ic_wbs_adr_i_1_0_2_a2_i ;
wire wbs_err_o ;
wire reg_data_0_0_4__I0_i_0_1108_i_m3 ;
wire ic_wbs_dat_i_1_4_1_a4_0_a2 ;
wire reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire ic_wbs_dat_i_1_5_1_a4_0_a2 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire ic_wbs_dat_i_1_6_1_a4_0_a2 ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire ic_wbs_dat_i_1_7_1_a4_0_a2 ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire ic_wbs_dat_i_1_0_1_a2_0_a2 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire ic_wbs_dat_i_1_1_1_a2_0_a2 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire ic_wbs_dat_i_1_2_1_a2_0_a2 ;
wire reg_data_0_0_3__I0_i_0_1089_i_m3 ;
wire ic_wbs_dat_i_1_0_1_a4_0_a3 ;
wire ic_wbs_dat_i_1_3_1_a2_0_a2 ;
wire ic_wbs_adr_i_1_4_0_i_0_o2 ;
wire un13_ic_wbm_cyc_o_i_m3_i_m3 ;
wire dbg_bus_taken ;
wire sync_rst_out ;
wire clk_100 ;
wire [3:1] ic_wbm_dat_i_11_0_a;
wire [0:0] ic_wbm_ack_i_11_0_i_m3_i_m3_d;
wire [0:0] ic_wbm_stall_i_11_u_i_m3_i_m3_d;
wire [0:0] ic_wbm_stall_i_11_u_i_m3_i_m3;
wire [0:0] ic_wbm_ack_i_11_u_i_m3_i_m3_d_0_Z;
wire un1_ic_wbm_cyc_o_i_0 ;
wire un122_wbs_gnt_3_sqmuxa_i_0 ;
wire N_71_i_0_g0 ;
wire un122_wbs_gnt_3_sqmuxa_i_0_o2 ;
wire un1_ic_wbm_cyc_o_i_0_o3 ;
wire ic_wbs_adr_i_1_6_1_a4_0_a2_a ;
wire ic_wbs_adr_i_1_5_1_a4_0_a2_a ;
wire un1_ic_wbm_cyc_o_i_0_a2_0 ;
wire un122_wbs_gnt_3_sqmuxa_i_0_0 ;
wire un122_wbs_gnt_3_sqmuxa_i_0_1 ;
wire un1_ic_wbm_cyc_o_i_0_a2_0_0_0_a ;
wire un1_ic_wbm_cyc_o_i_0_a2_0_0_0 ;
wire un1_ic_wbm_cyc_o_i_0_a2_0_2_a ;
wire un1_ic_wbm_cyc_o_i_0_a2_0_2 ;
wire un122_wbs_gnt_3_sqmuxa_i_0_4 ;
wire N_398 ;
wire un122_wbs_gnt_3_sqmuxa_i_0_s ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
wire cur_st_rep1_0_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff wbs_gnt_0_ (
	.regout(wbs_gnt_0),
	.datain(un1_ic_wbm_cyc_o_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_rep1_0_i)
);
// @61:167
  cycloneii_lcell_ff wbs_gnt_i_0_1_ (
	.regout(wbs_gnt_i_0_0),
	.datain(un122_wbs_gnt_3_sqmuxa_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_rep1_0_i)
);
// @61:167
  cycloneii_lcell_ff wbm_gnt_i_0_0_ (
	.regout(wbm_gnt_i_0_0),
	.datain(N_71_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @61:383
  cycloneii_lcell_ff dbg_bus_taken_Z (
	.regout(dbg_bus_taken),
	.datain(cur_st_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @61:167
  cycloneii_lcell_ff cur_st_0_ (
	.regout(cur_st_0),
	.datain(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @61:167
  cycloneii_lcell_ff wbm_gnt_i_0_rep0_0_ (
	.regout(wbm_gnt_i_0_rep0_0),
	.datain(N_71_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @61:167
  cycloneii_lcell_ff wbm_gnt_i_0_rep1_0_ (
	.regout(wbm_gnt_i_0_rep1_0),
	.datain(N_71_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @61:167
  cycloneii_lcell_ff wbs_gnt_i_0_rep1_1_ (
	.regout(wbs_gnt_i_0_rep1_0),
	.datain(un122_wbs_gnt_3_sqmuxa_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_rep1_0_i)
);
  cycloneii_lcell_ff wbs_gnt_rep1_0_ (
	.regout(wbs_gnt_rep1_0),
	.datain(un1_ic_wbm_cyc_o_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_rep1_0_i)
);
// @61:167
  cycloneii_lcell_ff cur_st_rep1_0_ (
	.regout(cur_st_rep1_0),
	.datain(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_4_0_i_0_o2_cZ (
	.combout(ic_wbs_adr_i_1_4_0_i_0_o2),
	.dataa(wbs_gnt_i_0_0),
	.datab(cur_st_rep1_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ic_wbs_adr_i_1_4_0_i_0_o2_cZ.lut_mask=16'hbbbb;
defparam ic_wbs_adr_i_1_4_0_i_0_o2_cZ.sum_lutc_input="datac";
// @61:252
  cycloneii_lcell_comb ic_wbs_cyc_i_i_0_o2_1_ (
	.combout(ic_wbs_cyc_i_i_0_o2_0),
	.dataa(wbs_gnt_rep1_0),
	.datab(cur_st_rep1_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ic_wbs_cyc_i_i_0_o2_1_.lut_mask=16'h7777;
defparam ic_wbs_cyc_i_i_0_o2_1_.sum_lutc_input="datac";
// @61:167
  cycloneii_lcell_comb wbm_gnt_0_0_i_0_a3_0_ (
	.combout(wbm_gnt_0_0_i_0_a3_0),
	.dataa(cur_st_rep1_0),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_gnt_0_0_i_0_a3_0_.lut_mask=16'h8888;
defparam wbm_gnt_0_0_i_0_a3_0_.sum_lutc_input="datac";
// @61:236
  cycloneii_lcell_comb ic_wbs_dat_i_1_3_1_a2_0_a2_cZ (
	.combout(ic_wbs_dat_i_1_3_1_a2_0_a2),
	.dataa(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.datab(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam ic_wbs_dat_i_1_3_1_a2_0_a2_cZ.lut_mask=16'h8888;
defparam ic_wbs_dat_i_1_3_1_a2_0_a2_cZ.sum_lutc_input="datac";
// @61:236
  cycloneii_lcell_comb ic_wbs_dat_i_1_2_1_a2_0_a2_cZ (
	.combout(ic_wbs_dat_i_1_2_1_a2_0_a2),
	.dataa(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.datab(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam ic_wbs_dat_i_1_2_1_a2_0_a2_cZ.lut_mask=16'h8888;
defparam ic_wbs_dat_i_1_2_1_a2_0_a2_cZ.sum_lutc_input="datac";
// @61:236
  cycloneii_lcell_comb ic_wbs_dat_i_1_1_1_a2_0_a2_cZ (
	.combout(ic_wbs_dat_i_1_1_1_a2_0_a2),
	.dataa(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.datab(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam ic_wbs_dat_i_1_1_1_a2_0_a2_cZ.lut_mask=16'h8888;
defparam ic_wbs_dat_i_1_1_1_a2_0_a2_cZ.sum_lutc_input="datac";
// @61:236
  cycloneii_lcell_comb ic_wbs_dat_i_1_0_1_a2_0_a2_cZ (
	.combout(ic_wbs_dat_i_1_0_1_a2_0_a2),
	.dataa(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.datab(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam ic_wbs_dat_i_1_0_1_a2_0_a2_cZ.lut_mask=16'h8888;
defparam ic_wbs_dat_i_1_0_1_a2_0_a2_cZ.sum_lutc_input="datac";
// @61:236
  cycloneii_lcell_comb ic_wbs_dat_i_1_7_1_a4_0_a2_cZ (
	.combout(ic_wbs_dat_i_1_7_1_a4_0_a2),
	.dataa(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.datab(reg_data_0_0_7__g2_0_1014_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam ic_wbs_dat_i_1_7_1_a4_0_a2_cZ.lut_mask=16'h8888;
defparam ic_wbs_dat_i_1_7_1_a4_0_a2_cZ.sum_lutc_input="datac";
// @61:236
  cycloneii_lcell_comb ic_wbs_dat_i_1_6_1_a4_0_a2_cZ (
	.combout(ic_wbs_dat_i_1_6_1_a4_0_a2),
	.dataa(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.datab(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam ic_wbs_dat_i_1_6_1_a4_0_a2_cZ.lut_mask=16'h8888;
defparam ic_wbs_dat_i_1_6_1_a4_0_a2_cZ.sum_lutc_input="datac";
// @61:236
  cycloneii_lcell_comb ic_wbs_dat_i_1_5_1_a4_0_a2_cZ (
	.combout(ic_wbs_dat_i_1_5_1_a4_0_a2),
	.dataa(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.datab(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam ic_wbs_dat_i_1_5_1_a4_0_a2_cZ.lut_mask=16'h8888;
defparam ic_wbs_dat_i_1_5_1_a4_0_a2_cZ.sum_lutc_input="datac";
// @61:236
  cycloneii_lcell_comb ic_wbs_dat_i_1_4_1_a4_0_a2_cZ (
	.combout(ic_wbs_dat_i_1_4_1_a4_0_a2),
	.dataa(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.datab(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam ic_wbs_dat_i_1_4_1_a4_0_a2_cZ.lut_mask=16'h8888;
defparam ic_wbs_dat_i_1_4_1_a4_0_a2_cZ.sum_lutc_input="datac";
// @61:366
  cycloneii_lcell_comb ic_wbm_err_i_0_a4_0_a2_0_1_ (
	.combout(ic_wbm_err_i_0_a4_0_a2_0_0),
	.dataa(wbs_err_o),
	.datab(wbm_gnt_i_0_rep0_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ic_wbm_err_i_0_a4_0_a2_0_1_.lut_mask=16'h2222;
defparam ic_wbm_err_i_0_a4_0_a2_0_1_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_0_2_a2_i_cZ (
	.combout(ic_wbs_adr_i_1_0_2_a2_i),
	.dataa(wbs_gnt_0),
	.datab(cur_st_0),
	.datac(adrint_i_m3_i_m3_0),
	.datad(VCC)
);
defparam ic_wbs_adr_i_1_0_2_a2_i_cZ.lut_mask=16'h7f7f;
defparam ic_wbs_adr_i_1_0_2_a2_i_cZ.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_3_1_a2_i_cZ (
	.combout(ic_wbs_adr_i_1_3_1_a2_i),
	.dataa(wbs_gnt_0),
	.datab(cur_st_rep1_0),
	.datac(adrint_i_m3_i_m3_3),
	.datad(VCC)
);
defparam ic_wbs_adr_i_1_3_1_a2_i_cZ.lut_mask=16'h7f7f;
defparam ic_wbs_adr_i_1_3_1_a2_i_cZ.sum_lutc_input="datac";
// @61:178
  cycloneii_lcell_comb fsm_proc_get_wbs_adrint_i_m3_i_m3_8_ (
	.combout(adrint_i_m3_i_m3_8),
	.dataa(cur_rd_addr_8),
	.datab(wbm_adr_internal_8),
	.datac(wbm_tgc_o_rep1),
	.datad(wbm_gnt_i_0_rep0_0)
);
defparam fsm_proc_get_wbs_adrint_i_m3_i_m3_8_.lut_mask=16'hcca0;
defparam fsm_proc_get_wbs_adrint_i_m3_i_m3_8_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_2_1_a2_i_cZ (
	.combout(ic_wbs_adr_i_1_2_1_a2_i),
	.dataa(wbs_gnt_0),
	.datab(cur_st_0),
	.datac(adrint_i_m3_i_m3_2),
	.datad(VCC)
);
defparam ic_wbs_adr_i_1_2_1_a2_i_cZ.lut_mask=16'h7f7f;
defparam ic_wbs_adr_i_1_2_1_a2_i_cZ.sum_lutc_input="datac";
// @61:178
  cycloneii_lcell_comb fsm_proc_get_wbs_adrint_i_m3_i_m3_4_ (
	.combout(adrint_i_m3_i_m3_4),
	.dataa(cur_rd_addr_4),
	.datab(wbm_adr_internal_4),
	.datac(wbm_tgc_o_rep1),
	.datad(wbm_gnt_i_0_rep0_0)
);
defparam fsm_proc_get_wbs_adrint_i_m3_i_m3_4_.lut_mask=16'hcca0;
defparam fsm_proc_get_wbs_adrint_i_m3_i_m3_4_.sum_lutc_input="datac";
// @61:271
  cycloneii_lcell_comb wbs_stb_comb_proc_0_ic_wbs_stb_i_5_i_m3_i_m3_0_ (
	.combout(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.dataa(wbm_stb_internal),
	.datab(wbm_stb_internal_0),
	.datac(wbm_tgc_o_rep1),
	.datad(wbm_gnt_i_0_rep1_0)
);
defparam wbs_stb_comb_proc_0_ic_wbs_stb_i_5_i_m3_i_m3_0_.lut_mask=16'haac0;
defparam wbs_stb_comb_proc_0_ic_wbs_stb_i_5_i_m3_i_m3_0_.sum_lutc_input="datac";
// @61:178
  cycloneii_lcell_comb fsm_proc_get_wbs_adrint_i_m3_i_m3_3_ (
	.combout(adrint_i_m3_i_m3_3),
	.dataa(cur_rd_addr_3),
	.datab(wbm_adr_internal_3),
	.datac(wbm_tgc_o_rep1),
	.datad(wbm_gnt_i_0_rep0_0)
);
defparam fsm_proc_get_wbs_adrint_i_m3_i_m3_3_.lut_mask=16'hcca0;
defparam fsm_proc_get_wbs_adrint_i_m3_i_m3_3_.sum_lutc_input="datac";
// @61:178
  cycloneii_lcell_comb fsm_proc_get_wbs_adrint_i_m3_i_m3_2_ (
	.combout(adrint_i_m3_i_m3_2),
	.dataa(cur_rd_addr_2),
	.datab(wbm_adr_internal_2),
	.datac(wbm_tgc_o_rep1),
	.datad(wbm_gnt_i_0_rep0_0)
);
defparam fsm_proc_get_wbs_adrint_i_m3_i_m3_2_.lut_mask=16'hcca0;
defparam fsm_proc_get_wbs_adrint_i_m3_i_m3_2_.sum_lutc_input="datac";
// @61:178
  cycloneii_lcell_comb fsm_proc_get_wbs_adrint_i_m3_i_m3_0_ (
	.combout(adrint_i_m3_i_m3_0),
	.dataa(cur_rd_addr_0),
	.datab(wbm_adr_internal_0),
	.datac(wbm_tgc_o_rep1),
	.datad(wbm_gnt_i_0_rep0_0)
);
defparam fsm_proc_get_wbs_adrint_i_m3_i_m3_0_.lut_mask=16'hcca0;
defparam fsm_proc_get_wbs_adrint_i_m3_i_m3_0_.sum_lutc_input="datac";
// @61:178
  cycloneii_lcell_comb fsm_proc_get_wbs_adrint_i_m3_i_m3_1_ (
	.combout(adrint_i_m3_i_m3_1),
	.dataa(cur_rd_addr_1),
	.datab(wbm_adr_internal_1),
	.datac(wbm_tgc_o_rep1),
	.datad(wbm_gnt_i_0_rep0_0)
);
defparam fsm_proc_get_wbs_adrint_i_m3_i_m3_1_.lut_mask=16'hcca0;
defparam fsm_proc_get_wbs_adrint_i_m3_i_m3_1_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_3_1_i_0_o2_cZ (
	.combout(ic_wbs_adr_i_1_3_1_i_0_o2),
	.dataa(wbs_gnt_i_0_0),
	.datab(wbs_gnt_0),
	.datac(cur_st_rep1_0),
	.datad(VCC)
);
defparam ic_wbs_adr_i_1_3_1_i_0_o2_cZ.lut_mask=16'h2020;
defparam ic_wbs_adr_i_1_3_1_i_0_o2_cZ.sum_lutc_input="datac";
// @61:284
  cycloneii_lcell_comb ic_wbs_we_i_0_a2_0_a3_2_ (
	.combout(ic_wbs_we_i_0_a2_0_a3_0),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(cur_st_rep1_0),
	.datac(wbm_gnt_i_0_rep1_0),
	.datad(VCC)
);
defparam ic_wbs_we_i_0_a2_0_a3_2_.lut_mask=16'h4040;
defparam ic_wbs_we_i_0_a2_0_a3_2_.sum_lutc_input="datac";
// @61:236
  cycloneii_lcell_comb ic_wbs_dat_i_1_0_1_a4_0_a3_cZ (
	.combout(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.dataa(wbs_gnt_i_0_0),
	.datab(wbs_gnt_rep1_0),
	.datac(cur_st_rep1_0),
	.datad(wbm_gnt_i_0_rep1_0)
);
defparam ic_wbs_dat_i_1_0_1_a4_0_a3_cZ.lut_mask=16'h2000;
defparam ic_wbs_dat_i_1_0_1_a4_0_a3_cZ.sum_lutc_input="datac";
// @61:353
  cycloneii_lcell_comb wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_s_0_ (
	.combout(ic_wbm_ack_i_11_u_i_m3_i_m3_s_0),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(wbs_gnt_rep1_0),
	.datac(wr_wbs_reg_cyc),
	.datad(VCC)
);
defparam wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_s_0_.lut_mask=16'h2020;
defparam wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_s_0_.sum_lutc_input="datac";
// @61:300
  cycloneii_lcell_comb ic_wbs_tgc_i_i_0_a2_2_ (
	.combout(ic_wbs_tgc_i_i_0_a2_0),
	.dataa(wbm_cur_st_0),
	.datab(type_reg_0),
	.datac(wbm_cur_st_1),
	.datad(wbm_gnt_i_0_rep1_0)
);
defparam ic_wbs_tgc_i_i_0_a2_2_.lut_mask=16'h0100;
defparam ic_wbs_tgc_i_i_0_a2_2_.sum_lutc_input="datac";
// @61:268
  cycloneii_lcell_comb ic_wbs_stb_i_0_a4_0_a2_0_ (
	.combout(ic_wbs_stb_i_0_a4_0_a2_0),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(wbs_gnt_rep1_0),
	.datac(cur_st_rep1_0),
	.datad(ic_wbs_stb_i_5_i_m3_i_m3_0)
);
defparam ic_wbs_stb_i_0_a4_0_a2_0_.lut_mask=16'h2000;
defparam ic_wbs_stb_i_0_a4_0_a2_0_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_0_1_i_i_a2_cZ (
	.combout(ic_wbs_adr_i_1_0_1_i_i_a2),
	.dataa(wbs_gnt_i_0_0),
	.datab(wbs_gnt_0),
	.datac(cur_st_0),
	.datad(adrint_i_m3_i_m3_0)
);
defparam ic_wbs_adr_i_1_0_1_i_i_a2_cZ.lut_mask=16'h2000;
defparam ic_wbs_adr_i_1_0_1_i_i_a2_cZ.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_3_1_i_0_cZ (
	.combout(ic_wbs_adr_i_1_3_1_i_0),
	.dataa(wbs_gnt_i_0_0),
	.datab(wbs_gnt_0),
	.datac(cur_st_rep1_0),
	.datad(adrint_i_m3_i_m3_3)
);
defparam ic_wbs_adr_i_1_3_1_i_0_cZ.lut_mask=16'hdfff;
defparam ic_wbs_adr_i_1_3_1_i_0_cZ.sum_lutc_input="datac";
// @61:174
  cycloneii_lcell_comb un122_wbs_gnt_3_sqmuxa_i_0_o2_cZ (
	.combout(un122_wbs_gnt_3_sqmuxa_i_0_o2),
	.dataa(wbm_adr_internal_5),
	.datab(wbm_tgc_o_rep1),
	.datac(wbm_gnt_i_0_rep1_0),
	.datad(un1_reg_data6_0_0_a3_tz_0_a)
);
defparam un122_wbs_gnt_3_sqmuxa_i_0_o2_cZ.lut_mask=16'ha0fc;
defparam un122_wbs_gnt_3_sqmuxa_i_0_o2_cZ.sum_lutc_input="datac";
// @61:172
  cycloneii_lcell_comb un1_ic_wbm_cyc_o_i_0_o3_cZ (
	.combout(un1_ic_wbm_cyc_o_i_0_o3),
	.dataa(adrint_i_m3_i_m3_3),
	.datab(adrint_i_m3_i_m3_2),
	.datac(adrint_i_m3_i_m3_0),
	.datad(adrint_i_m3_i_m3_1)
);
defparam un1_ic_wbm_cyc_o_i_0_o3_cZ.lut_mask=16'hb3ad;
defparam un1_ic_wbm_cyc_o_i_0_o3_cZ.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_1_1_i_i_a2_cZ (
	.combout(ic_wbs_adr_i_1_1_1_i_i_a2),
	.dataa(wbs_gnt_i_0_0),
	.datab(wbs_gnt_0),
	.datac(cur_st_0),
	.datad(adrint_i_m3_i_m3_1)
);
defparam ic_wbs_adr_i_1_1_1_i_i_a2_cZ.lut_mask=16'h2000;
defparam ic_wbs_adr_i_1_1_1_i_i_a2_cZ.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_2_1_a4_0_a2_cZ (
	.combout(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.dataa(wbs_gnt_i_0_0),
	.datab(wbs_gnt_0),
	.datac(cur_st_rep1_0),
	.datad(adrint_i_m3_i_m3_2)
);
defparam ic_wbs_adr_i_1_2_1_a4_0_a2_cZ.lut_mask=16'h2000;
defparam ic_wbs_adr_i_1_2_1_a4_0_a2_cZ.sum_lutc_input="datac";
// @61:174
  cycloneii_lcell_comb fsm_proc_un13_ic_wbm_cyc_o_i_m3_i_m3 (
	.combout(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.dataa(neg_cyc_bool),
	.datab(wbm_cyc_internal),
	.datac(wbm_gnt_i_0_rep0_0),
	.datad(outc1_wbm_cyc_o)
);
defparam fsm_proc_un13_ic_wbm_cyc_o_i_m3_i_m3.lut_mask=16'h4f40;
defparam fsm_proc_un13_ic_wbm_cyc_o_i_m3_i_m3.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_9_1_a4_0_a2_cZ (
	.combout(ic_wbs_adr_i_1_9_1_a4_0_a2),
	.dataa(wbm_adr_internal_9),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(outc1_wbm_adr_o_i_2),
	.datad(ic_wbs_adr_i_1_3_1_i_0_o2)
);
defparam ic_wbs_adr_i_1_9_1_a4_0_a2_cZ.lut_mask=16'h8b00;
defparam ic_wbs_adr_i_1_9_1_a4_0_a2_cZ.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_7_1_a4_0_a2_cZ (
	.combout(ic_wbs_adr_i_1_7_1_a4_0_a2),
	.dataa(wbm_adr_internal_7),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(outc1_wbm_adr_o_i_0),
	.datad(ic_wbs_adr_i_1_3_1_i_0_o2)
);
defparam ic_wbs_adr_i_1_7_1_a4_0_a2_cZ.lut_mask=16'h8b00;
defparam ic_wbs_adr_i_1_7_1_a4_0_a2_cZ.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_6_1_a4_0_a2_a_cZ (
	.combout(ic_wbs_adr_i_1_6_1_a4_0_a2_a),
	.dataa(cur_rd_addr_6),
	.datab(wbm_adr_internal_6),
	.datac(wbm_tgc_o_rep1),
	.datad(wbm_gnt_i_0_rep0_0)
);
defparam ic_wbs_adr_i_1_6_1_a4_0_a2_a_cZ.lut_mask=16'h335f;
defparam ic_wbs_adr_i_1_6_1_a4_0_a2_a_cZ.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_6_1_a4_0_a2_cZ (
	.combout(ic_wbs_adr_i_1_6_1_a4_0_a2),
	.dataa(wbs_gnt_i_0_0),
	.datab(wbs_gnt_rep1_0),
	.datac(cur_st_rep1_0),
	.datad(ic_wbs_adr_i_1_6_1_a4_0_a2_a)
);
defparam ic_wbs_adr_i_1_6_1_a4_0_a2_cZ.lut_mask=16'h0020;
defparam ic_wbs_adr_i_1_6_1_a4_0_a2_cZ.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_5_1_a4_0_a2_a_cZ (
	.combout(ic_wbs_adr_i_1_5_1_a4_0_a2_a),
	.dataa(cur_rd_addr_5),
	.datab(wbm_adr_internal_5),
	.datac(wbm_tgc_o_rep1),
	.datad(wbm_gnt_i_0_rep0_0)
);
defparam ic_wbs_adr_i_1_5_1_a4_0_a2_a_cZ.lut_mask=16'h335f;
defparam ic_wbs_adr_i_1_5_1_a4_0_a2_a_cZ.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_1_5_1_a4_0_a2_cZ (
	.combout(ic_wbs_adr_i_1_5_1_a4_0_a2),
	.dataa(wbs_gnt_i_0_0),
	.datab(wbs_gnt_0),
	.datac(cur_st_rep1_0),
	.datad(ic_wbs_adr_i_1_5_1_a4_0_a2_a)
);
defparam ic_wbs_adr_i_1_5_1_a4_0_a2_cZ.lut_mask=16'h0020;
defparam ic_wbs_adr_i_1_5_1_a4_0_a2_cZ.sum_lutc_input="datac";
// @61:172
  cycloneii_lcell_comb un1_ic_wbm_cyc_o_i_0_a2_0_0 (
	.combout(un1_ic_wbm_cyc_o_i_0_a2_0),
	.dataa(wbm_adr_internal_9),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(outc1_wbm_adr_o_i_2),
	.datad(adrint_i_m3_i_m3_8)
);
defparam un1_ic_wbm_cyc_o_i_0_a2_0_0.lut_mask=16'h8b00;
defparam un1_ic_wbm_cyc_o_i_0_a2_0_0.sum_lutc_input="datac";
// @61:174
  cycloneii_lcell_comb un122_wbs_gnt_3_sqmuxa_i_0_0_a_cZ (
	.combout(un122_wbs_gnt_3_sqmuxa_i_0_0_a),
	.dataa(cur_rd_addr_8),
	.datab(cur_rd_addr_7),
	.datac(wbm_adr_internal_8),
	.datad(wbm_gnt_i_0_rep1_0)
);
defparam un122_wbs_gnt_3_sqmuxa_i_0_0_a_cZ.lut_mask=16'h0f11;
defparam un122_wbs_gnt_3_sqmuxa_i_0_0_a_cZ.sum_lutc_input="datac";
// @61:174
  cycloneii_lcell_comb un122_wbs_gnt_3_sqmuxa_i_0_0_cZ (
	.combout(un122_wbs_gnt_3_sqmuxa_i_0_0),
	.dataa(wbm_adr_internal_7),
	.datab(wbm_tgc_o_rep1),
	.datac(wbm_gnt_i_0_rep1_0),
	.datad(un122_wbs_gnt_3_sqmuxa_i_0_0_a)
);
defparam un122_wbs_gnt_3_sqmuxa_i_0_0_cZ.lut_mask=16'ha0fc;
defparam un122_wbs_gnt_3_sqmuxa_i_0_0_cZ.sum_lutc_input="datac";
// @61:174
  cycloneii_lcell_comb un122_wbs_gnt_3_sqmuxa_i_0_1_cZ (
	.combout(un122_wbs_gnt_3_sqmuxa_i_0_1),
	.dataa(wbm_adr_internal_9),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(outc1_wbm_adr_o_i_2),
	.datad(adrint_i_m3_i_m3_4)
);
defparam un122_wbs_gnt_3_sqmuxa_i_0_1_cZ.lut_mask=16'hff8b;
defparam un122_wbs_gnt_3_sqmuxa_i_0_1_cZ.sum_lutc_input="datac";
// @61:172
  cycloneii_lcell_comb un1_ic_wbm_cyc_o_i_0_a2_0_0_0_a_cZ (
	.combout(un1_ic_wbm_cyc_o_i_0_a2_0_0_0_a),
	.dataa(cur_rd_addr_9),
	.datab(cur_rd_addr_8),
	.datac(wbm_adr_internal_9),
	.datad(wbm_gnt_i_0_rep1_0)
);
defparam un1_ic_wbm_cyc_o_i_0_a2_0_0_0_a_cZ.lut_mask=16'h0f11;
defparam un1_ic_wbm_cyc_o_i_0_a2_0_0_0_a_cZ.sum_lutc_input="datac";
// @61:172
  cycloneii_lcell_comb un1_ic_wbm_cyc_o_i_0_a2_0_0_0_cZ (
	.combout(un1_ic_wbm_cyc_o_i_0_a2_0_0_0),
	.dataa(wbm_adr_internal_8),
	.datab(wbm_tgc_o_rep1),
	.datac(wbm_gnt_i_0_rep1_0),
	.datad(un1_ic_wbm_cyc_o_i_0_a2_0_0_0_a)
);
defparam un1_ic_wbm_cyc_o_i_0_a2_0_0_0_cZ.lut_mask=16'h5f03;
defparam un1_ic_wbm_cyc_o_i_0_a2_0_0_0_cZ.sum_lutc_input="datac";
// @61:172
  cycloneii_lcell_comb un1_ic_wbm_cyc_o_i_0_o3_0_cZ (
	.combout(un1_ic_wbm_cyc_o_i_0_o3_0),
	.dataa(adrint_i_m3_i_m3_4),
	.datab(adrint_i_m3_i_m3_3),
	.datac(adrint_i_m3_i_m3_2),
	.datad(un122_wbs_gnt_3_sqmuxa_i_0_o2)
);
defparam un1_ic_wbm_cyc_o_i_0_o3_0_cZ.lut_mask=16'hffa8;
defparam un1_ic_wbm_cyc_o_i_0_o3_0_cZ.sum_lutc_input="datac";
// @61:172
  cycloneii_lcell_comb un1_ic_wbm_cyc_o_i_0_a2_1_cZ (
	.combout(un1_ic_wbm_cyc_o_i_0_a2_1),
	.dataa(wbm_adr_internal_7),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(outc1_wbm_adr_o_i_0),
	.datad(un1_ic_wbm_cyc_o_i_0_a2_0)
);
defparam un1_ic_wbm_cyc_o_i_0_a2_1_cZ.lut_mask=16'h8b00;
defparam un1_ic_wbm_cyc_o_i_0_a2_1_cZ.sum_lutc_input="datac";
// @61:172
  cycloneii_lcell_comb un1_ic_wbm_cyc_o_i_0_a2_0_2_a_cZ (
	.combout(un1_ic_wbm_cyc_o_i_0_a2_0_2_a),
	.dataa(cur_rd_addr_7),
	.datab(wbm_adr_internal_7),
	.datac(wbm_tgc_o_rep1),
	.datad(wbm_gnt_i_0_rep1_0)
);
defparam un1_ic_wbm_cyc_o_i_0_a2_0_2_a_cZ.lut_mask=16'h335f;
defparam un1_ic_wbm_cyc_o_i_0_a2_0_2_a_cZ.sum_lutc_input="datac";
// @61:172
  cycloneii_lcell_comb un1_ic_wbm_cyc_o_i_0_a2_0_2_cZ (
	.combout(un1_ic_wbm_cyc_o_i_0_a2_0_2),
	.dataa(adrint_i_m3_i_m3_4),
	.datab(un1_ic_wbm_cyc_o_i_0_a2_0_2_a),
	.datac(un1_ic_wbm_cyc_o_i_0_a2_0_0_0),
	.datad(VCC)
);
defparam un1_ic_wbm_cyc_o_i_0_a2_0_2_cZ.lut_mask=16'h4040;
defparam un1_ic_wbm_cyc_o_i_0_a2_0_2_cZ.sum_lutc_input="datac";
// @61:320
  cycloneii_lcell_comb wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_1_ (
	.combout(ic_wbm_dat_i_11_0_a[1]),
	.dataa(upper_frame_0),
	.datab(reg_data_i_0),
	.datac(wbs_reg_dout_m_0_0_a2_5_0),
	.datad(wbs_reg_dout_m_0_0_a2_7_0)
);
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_1_.lut_mask=16'h4c5f;
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_1_.sum_lutc_input="datac";
// @61:320
  cycloneii_lcell_comb wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_1_ (
	.combout(ic_wbm_dat_i_11_0_1),
	.dataa(wbs_gnt_rep1_0),
	.datab(wbs_reg_dout_m_0_0_0_0),
	.datac(ic_wbm_dat_i_11_0_a[1]),
	.datad(wbs_reg_dout_m_1)
);
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_1_.lut_mask=16'hdf8a;
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_1_.sum_lutc_input="datac";
// @61:320
  cycloneii_lcell_comb wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_3_ (
	.combout(ic_wbm_dat_i_11_0_a[3]),
	.dataa(upper_frame_2),
	.datab(reg_data_i_2),
	.datac(wbs_reg_dout_m_0_0_a2_5_0),
	.datad(wbs_reg_dout_m_0_0_a2_7_0)
);
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_3_.lut_mask=16'h4c5f;
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_3_.sum_lutc_input="datac";
// @61:320
  cycloneii_lcell_comb wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_3_ (
	.combout(ic_wbm_dat_i_11_0_3),
	.dataa(wbs_gnt_rep1_0),
	.datab(wbs_reg_dout_m_0_0_0_2),
	.datac(ic_wbm_dat_i_11_0_a[3]),
	.datad(wbs_reg_dout_m_3)
);
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_3_.lut_mask=16'hdf8a;
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_3_.sum_lutc_input="datac";
// @61:320
  cycloneii_lcell_comb wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_2_ (
	.combout(ic_wbm_dat_i_11_0_a[2]),
	.dataa(upper_frame_1),
	.datab(reg_data_0),
	.datac(wbs_reg_dout_m_0_0_a2_5_0),
	.datad(wbs_reg_dout_m_0_0_a2_7_0)
);
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_2_.lut_mask=16'h135f;
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_a_2_.sum_lutc_input="datac";
// @61:320
  cycloneii_lcell_comb wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_2_ (
	.combout(ic_wbm_dat_i_11_0_2),
	.dataa(wbs_gnt_rep1_0),
	.datab(wbs_reg_dout_m_0_0_0_1),
	.datac(ic_wbm_dat_i_11_0_a[2]),
	.datad(wbs_reg_dout_m_2)
);
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_2_.lut_mask=16'hdf8a;
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_2_.sum_lutc_input="datac";
// @61:320
  cycloneii_lcell_comb wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_0_ (
	.combout(ic_wbm_dat_i_11_0_0),
	.dataa(wbs_gnt_rep1_0),
	.datab(wbs_reg_dout_m_0_0_a2_0_0),
	.datac(wbs_reg_dout_m_0),
	.datad(wbs_reg_dout_m_0_0_1_0)
);
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_0_.lut_mask=16'hfad8;
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_0_.sum_lutc_input="datac";
// @61:172
  cycloneii_lcell_comb un1_ic_wbm_cyc_o_i_0_a2_cZ (
	.combout(un1_ic_wbm_cyc_o_i_0_a2),
	.dataa(un1_ic_wbm_cyc_o_i_0_o3_0),
	.datab(un1_ic_wbm_cyc_o_i_0_a2_1),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_ic_wbm_cyc_o_i_0_a2_cZ.lut_mask=16'h8888;
defparam un1_ic_wbm_cyc_o_i_0_a2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb fsm_proc_un13_ic_wbm_cyc_o_i_m3_i_m3_RNI627A (
	.combout(N_71_i_0_g0),
	.dataa(cur_st_0),
	.datab(wbm_gnt_i_0_rep0_0),
	.datac(outc1_wbm_cyc_o),
	.datad(un13_ic_wbm_cyc_o_i_m3_i_m3)
);
defparam fsm_proc_un13_ic_wbm_cyc_o_i_m3_i_m3_RNI627A.lut_mask=16'hcd89;
defparam fsm_proc_un13_ic_wbm_cyc_o_i_m3_i_m3_RNI627A.sum_lutc_input="datac";
// @61:174
  cycloneii_lcell_comb un122_wbs_gnt_3_sqmuxa_i_0_4_cZ (
	.combout(un122_wbs_gnt_3_sqmuxa_i_0_4),
	.dataa(ic_wbs_tgc_i_i_0_a2_0),
	.datab(un122_wbs_gnt_3_sqmuxa_i_0_o2),
	.datac(un122_wbs_gnt_3_sqmuxa_i_0_1),
	.datad(un13_ic_wbm_cyc_o_i_m3_i_m3)
);
defparam un122_wbs_gnt_3_sqmuxa_i_0_4_cZ.lut_mask=16'hfeff;
defparam un122_wbs_gnt_3_sqmuxa_i_0_4_cZ.sum_lutc_input="datac";
// @61:172
  cycloneii_lcell_comb un1_ic_wbm_cyc_o_i_0_a2_0_cZ (
	.combout(N_398),
	.dataa(un122_wbs_gnt_3_sqmuxa_i_0_o2),
	.datab(un1_ic_wbm_cyc_o_i_0_o3),
	.datac(un1_ic_wbm_cyc_o_i_0_a2_0_2),
	.datad(VCC)
);
defparam un1_ic_wbm_cyc_o_i_0_a2_0_cZ.lut_mask=16'h4040;
defparam un1_ic_wbm_cyc_o_i_0_a2_0_cZ.sum_lutc_input="datac";
// @61:172
  cycloneii_lcell_comb un1_ic_wbm_cyc_o_i_0_cZ (
	.combout(un1_ic_wbm_cyc_o_i_0),
	.dataa(ic_wbs_tgc_i_i_0_a2_0),
	.datab(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.datac(un1_ic_wbm_cyc_o_i_0_a2),
	.datad(N_398)
);
defparam un1_ic_wbm_cyc_o_i_0_cZ.lut_mask=16'h0004;
defparam un1_ic_wbm_cyc_o_i_0_cZ.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb ic_wbs_adr_i_1_2_1_a4_0_a2_RNIQMED (
	.combout(r_m2),
	.dataa(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.datab(m27),
	.datac(m18),
	.datad(VCC)
);
defparam ic_wbs_adr_i_1_2_1_a4_0_a2_RNIQMED.lut_mask=16'h1b1b;
defparam ic_wbs_adr_i_1_2_1_a4_0_a2_RNIQMED.sum_lutc_input="datac";
// @61:353
  cycloneii_lcell_comb wbm_ack_comb_proc_0_ic_wbm_ack_i_11_0_i_m3_i_m3_d_0_ (
	.combout(ic_wbm_ack_i_11_0_i_m3_i_m3_d[0]),
	.dataa(wbs_ack_o),
	.datab(wbs_gnt_rep1_0),
	.datac(wbs_reg_cyc_i_o2_0),
	.datad(VCC)
);
defparam wbm_ack_comb_proc_0_ic_wbm_ack_i_11_0_i_m3_i_m3_d_0_.lut_mask=16'h2e2e;
defparam wbm_ack_comb_proc_0_ic_wbm_ack_i_11_0_i_m3_i_m3_d_0_.sum_lutc_input="datac";
// @61:336
  cycloneii_lcell_comb wbm_stall_comb_proc_0_ic_wbm_stall_i_11_u_i_m3_i_m3_d_0_ (
	.combout(ic_wbm_stall_i_11_u_i_m3_i_m3_d[0]),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(wbs_reg_cyc_i_o2_0_0),
	.datac(wbs_reg_cyc_i_o2),
	.datad(wbs_reg_cyc_i_o2_0)
);
defparam wbm_stall_comb_proc_0_ic_wbm_stall_i_11_u_i_m3_i_m3_d_0_.lut_mask=16'hfe54;
defparam wbm_stall_comb_proc_0_ic_wbm_stall_i_11_u_i_m3_i_m3_d_0_.sum_lutc_input="datac";
// @61:353
  cycloneii_lcell_comb wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_d_0_ (
	.combout(ic_wbm_ack_i_11_u_i_m3_i_m3_d_0),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(wbs_ack_o_u_i),
	.datac(ic_wbm_ack_i_11_0_i_m3_i_m3_d[0]),
	.datad(VCC)
);
defparam wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_d_0_.lut_mask=16'hb1b1;
defparam wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_d_0_.sum_lutc_input="datac";
// @61:336
  cycloneii_lcell_comb wbm_stall_comb_proc_0_ic_wbm_stall_i_11_u_i_m3_i_m3_0_ (
	.combout(ic_wbm_stall_i_11_u_i_m3_i_m3[0]),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(wbs_gnt_rep1_0),
	.datac(wr_wbs_stall_o),
	.datad(ic_wbm_stall_i_11_u_i_m3_i_m3_d[0])
);
defparam wbm_stall_comb_proc_0_ic_wbm_stall_i_11_u_i_m3_i_m3_0_.lut_mask=16'hfd20;
defparam wbm_stall_comb_proc_0_ic_wbm_stall_i_11_u_i_m3_i_m3_0_.sum_lutc_input="datac";
// @61:333
  cycloneii_lcell_comb ic_wbm_stall_i_i_a4_i_1_ (
	.combout(ic_wbm_stall_i_i_a4_i_0),
	.dataa(cur_st_0),
	.datab(wbm_gnt_i_0_rep0_0),
	.datac(ic_wbm_stall_i_11_u_i_m3_i_m3[0]),
	.datad(VCC)
);
defparam ic_wbm_stall_i_i_a4_i_1_.lut_mask=16'hfdfd;
defparam ic_wbm_stall_i_i_a4_i_1_.sum_lutc_input="datac";
// @61:333
  cycloneii_lcell_comb ic_wbm_stall_i_i_a4_0_a2_0_ (
	.combout(ic_wbm_stall_i_i_a4_0_a2_0),
	.dataa(cur_st_0),
	.datab(wbm_gnt_i_0_rep0_0),
	.datac(ic_wbm_stall_i_11_u_i_m3_i_m3[0]),
	.datad(VCC)
);
defparam ic_wbm_stall_i_i_a4_0_a2_0_.lut_mask=16'h0808;
defparam ic_wbm_stall_i_i_a4_0_a2_0_.sum_lutc_input="datac";
// @61:353
  cycloneii_lcell_comb wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_d_0_0_ (
	.combout(ic_wbm_ack_i_11_u_i_m3_i_m3_d_0_Z[0]),
	.dataa(ic_wbm_ack_i_11_u_i_m3_i_m3_s_0),
	.datab(d_m2_e),
	.datac(ic_wbm_ack_i_11_u_i_m3_i_m3_d_0),
	.datad(VCC)
);
defparam wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_d_0_0_.lut_mask=16'hd8d8;
defparam wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_d_0_0_.sum_lutc_input="datac";
// @61:353
  cycloneii_lcell_comb wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_0_ (
	.combout(ic_wbm_ack_i_11_u_i_m3_i_m3_0),
	.dataa(ic_wbm_ack_i_11_u_i_m3_i_m3_s_0),
	.datab(m35_m5),
	.datac(ic_wbm_ack_i_11_u_i_m3_i_m3_d_0_Z[0]),
	.datad(r_m2)
);
defparam wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_0_.lut_mask=16'h70f8;
defparam wbm_ack_comb_proc_0_ic_wbm_ack_i_11_u_i_m3_i_m3_0_.sum_lutc_input="datac";
// @61:350
  cycloneii_lcell_comb ic_wbm_ack_i_i_0_1_ (
	.combout(ic_wbm_ack_i_i_0_0),
	.dataa(cur_st_0),
	.datab(wbm_gnt_i_0_rep0_0),
	.datac(ic_wbm_ack_i_11_u_i_m3_i_m3_0),
	.datad(VCC)
);
defparam ic_wbm_ack_i_i_0_1_.lut_mask=16'hdfdf;
defparam ic_wbm_ack_i_i_0_1_.sum_lutc_input="datac";
// @61:320
  cycloneii_lcell_comb wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_7_ (
	.combout(ic_wbm_dat_i_11_0_7),
	.dataa(wbs_gnt_rep1_0),
	.datab(wr_wbs_reg_cyc),
	.datac(wbs_reg_dout_1_3_3),
	.datad(wbs_reg_dout_m_0_0_3_d0)
);
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_7_.lut_mask=16'hea40;
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_7_.sum_lutc_input="datac";
// @61:320
  cycloneii_lcell_comb wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_5_ (
	.combout(ic_wbm_dat_i_11_0_5),
	.dataa(wbs_gnt_rep1_0),
	.datab(wbs_reg_dout_m_0_0_2_0),
	.datac(wbs_reg_dout_m_5),
	.datad(wbs_reg_dout_m_0_0_3_0)
);
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_5_.lut_mask=16'hfad8;
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_5_.sum_lutc_input="datac";
// @61:320
  cycloneii_lcell_comb wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_6_ (
	.combout(ic_wbm_dat_i_11_0_6),
	.dataa(wbs_gnt_rep1_0),
	.datab(wbs_reg_dout_m_0_0_2_1),
	.datac(wbs_reg_dout_m_6),
	.datad(wbs_reg_dout_m_0_0_3_1)
);
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_6_.lut_mask=16'hfad8;
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_6_.sum_lutc_input="datac";
// @61:320
  cycloneii_lcell_comb wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_4_ (
	.combout(ic_wbm_dat_i_11_0_4),
	.dataa(wbs_gnt_rep1_0),
	.datab(wr_wbs_reg_cyc),
	.datac(wbs_reg_dout_1_3_0),
	.datad(wbs_reg_dout_m_0_0_0_d0)
);
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_4_.lut_mask=16'hea40;
defparam wbm_dat_comb_proc_0_ic_wbm_dat_i_11_0_4_.sum_lutc_input="datac";
// @61:174
  cycloneii_lcell_comb un122_wbs_gnt_3_sqmuxa_i_0_s_cZ (
	.combout(un122_wbs_gnt_3_sqmuxa_i_0_s),
	.dataa(adrint_i_m3_i_m3_2),
	.datab(adrint_i_m3_i_m3_0),
	.datac(adrint_i_m3_i_m3_1),
	.datad(VCC)
);
defparam un122_wbs_gnt_3_sqmuxa_i_0_s_cZ.lut_mask=16'h2929;
defparam un122_wbs_gnt_3_sqmuxa_i_0_s_cZ.sum_lutc_input="datac";
// @61:174
  cycloneii_lcell_comb un122_wbs_gnt_3_sqmuxa_i_0_cZ (
	.combout(un122_wbs_gnt_3_sqmuxa_i_0),
	.dataa(adrint_i_m3_i_m3_3),
	.datab(un122_wbs_gnt_3_sqmuxa_i_0_0),
	.datac(un122_wbs_gnt_3_sqmuxa_i_0_s),
	.datad(un122_wbs_gnt_3_sqmuxa_i_0_4)
);
defparam un122_wbs_gnt_3_sqmuxa_i_0_cZ.lut_mask=16'hfffd;
defparam un122_wbs_gnt_3_sqmuxa_i_0_cZ.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  cur_st_rep1_0_i = ~ cur_st_rep1_0;
endmodule /* interconZ1 */

// VQM4.1+ 
module interconZ0 (
  ic_wbm_stall_i_0,
  ic_wbm_stall_i_1_0,
  rd_wbs_dat_o_0,
  rd_wbs_dat_o_4,
  rd_wbs_dat_o_6,
  rd_wbs_dat_o_5,
  rd_wbs_dat_o_2,
  rd_wbs_dat_o_3,
  rd_wbs_dat_o_1,
  rd_wbs_dat_o_7,
  adr_internal_1,
  adr_internal_0,
  adr_internal_2,
  adr_internal_3,
  adr_internal_8,
  adr_internal_9,
  adr_internal_7,
  adr_internal_6,
  adr_internal_5,
  adr_internal_4,
  cur_rd_addr_1,
  cur_rd_addr_0,
  cur_rd_addr_2,
  cur_rd_addr_3,
  cur_rd_addr_8,
  cur_rd_addr_9,
  cur_rd_addr_7,
  cur_rd_addr_6,
  cur_rd_addr_5,
  cur_rd_addr_4,
  ic_wbs_adr_i_0_1,
  ic_wbs_adr_i_0_0,
  ic_wbs_adr_i_0_2,
  ic_wbs_adr_i_0_3,
  ic_wbs_adr_i_0_8,
  ic_wbs_adr_i_0_9,
  ic_wbs_adr_i_0_7,
  ic_wbs_adr_i_0_6,
  ic_wbs_adr_i_0_5,
  ic_wbs_adr_i_0_4,
  ic_wbs_cyc_i_i_0,
  ic_wbs_stb_i_0_0,
  ic_wbs_stb_i_0_a4_0,
  ic_wbm_err_i_0,
  ic_wbs_we_i_0,
  ic_wbs_stb_i_0_a2_0,
  wbm_gnt_i_0_rep1_0,
  cur_st_0,
  wbm_gnt_i_0_0,
  rd_wbs_reg_cyc_a,
  rd_wbs_reg_cyc_0,
  wbs_stall_o_int_i,
  ic_wbm_dat_i_1_0_0,
  ic_wbm_dat_i_1_4_0,
  ic_wbm_dat_i_1_6_0,
  ic_wbm_dat_i_1_5_0,
  ic_wbm_dat_i_1_2_0,
  ic_wbm_dat_i_1_3_0,
  ic_wbm_dat_i_1_1_0,
  ic_wbm_dat_i_1_7_0,
  cur_st_tr22_0_a2_0_g0_2_0,
  wbm_cyc_o_i_o2,
  wbm_stb_internal,
  outc0_wbm_cyc_o,
  cyc_internal,
  vsync_en,
  stb_internal,
  wbs_err_o,
  we_internal,
  wbm_tgc_o_rep1,
  un2_ic_wbm_cyc_o,
  dbg_bus_taken,
  sync_rst_out,
  clk_100
)
;
output ic_wbm_stall_i_0 ;
output ic_wbm_stall_i_1_0 ;
input rd_wbs_dat_o_0 ;
input rd_wbs_dat_o_4 ;
input rd_wbs_dat_o_6 ;
input rd_wbs_dat_o_5 ;
input rd_wbs_dat_o_2 ;
input rd_wbs_dat_o_3 ;
input rd_wbs_dat_o_1 ;
input rd_wbs_dat_o_7 ;
input adr_internal_1 ;
input adr_internal_0 ;
input adr_internal_2 ;
input adr_internal_3 ;
input adr_internal_8 ;
input adr_internal_9 ;
input adr_internal_7 ;
input adr_internal_6 ;
input adr_internal_5 ;
input adr_internal_4 ;
input cur_rd_addr_1 ;
input cur_rd_addr_0 ;
input cur_rd_addr_2 ;
input cur_rd_addr_3 ;
input cur_rd_addr_8 ;
input cur_rd_addr_9 ;
input cur_rd_addr_7 ;
input cur_rd_addr_6 ;
input cur_rd_addr_5 ;
input cur_rd_addr_4 ;
output ic_wbs_adr_i_0_1 ;
output ic_wbs_adr_i_0_0 ;
output ic_wbs_adr_i_0_2 ;
output ic_wbs_adr_i_0_3 ;
output ic_wbs_adr_i_0_8 ;
output ic_wbs_adr_i_0_9 ;
output ic_wbs_adr_i_0_7 ;
output ic_wbs_adr_i_0_6 ;
output ic_wbs_adr_i_0_5 ;
output ic_wbs_adr_i_0_4 ;
output ic_wbs_cyc_i_i_0 ;
output ic_wbs_stb_i_0_0 ;
output ic_wbs_stb_i_0_a4_0 ;
output ic_wbm_err_i_0 ;
output ic_wbs_we_i_0 ;
output ic_wbs_stb_i_0_a2_0 ;
output wbm_gnt_i_0_rep1_0 ;
output cur_st_0 ;
output wbm_gnt_i_0_0 ;
input rd_wbs_reg_cyc_a ;
input rd_wbs_reg_cyc_0 ;
input wbs_stall_o_int_i ;
output ic_wbm_dat_i_1_0_0 ;
output ic_wbm_dat_i_1_4_0 ;
output ic_wbm_dat_i_1_6_0 ;
output ic_wbm_dat_i_1_5_0 ;
output ic_wbm_dat_i_1_2_0 ;
output ic_wbm_dat_i_1_3_0 ;
output ic_wbm_dat_i_1_1_0 ;
output ic_wbm_dat_i_1_7_0 ;
input cur_st_tr22_0_a2_0_g0_2_0 ;
input wbm_cyc_o_i_o2 ;
input wbm_stb_internal ;
input outc0_wbm_cyc_o ;
input cyc_internal ;
input vsync_en ;
input stb_internal ;
input wbs_err_o ;
input we_internal ;
input wbm_tgc_o_rep1 ;
output un2_ic_wbm_cyc_o ;
output dbg_bus_taken ;
input sync_rst_out ;
input clk_100 ;
wire ic_wbm_stall_i_0 ;
wire ic_wbm_stall_i_1_0 ;
wire rd_wbs_dat_o_0 ;
wire rd_wbs_dat_o_4 ;
wire rd_wbs_dat_o_6 ;
wire rd_wbs_dat_o_5 ;
wire rd_wbs_dat_o_2 ;
wire rd_wbs_dat_o_3 ;
wire rd_wbs_dat_o_1 ;
wire rd_wbs_dat_o_7 ;
wire adr_internal_1 ;
wire adr_internal_0 ;
wire adr_internal_2 ;
wire adr_internal_3 ;
wire adr_internal_8 ;
wire adr_internal_9 ;
wire adr_internal_7 ;
wire adr_internal_6 ;
wire adr_internal_5 ;
wire adr_internal_4 ;
wire cur_rd_addr_1 ;
wire cur_rd_addr_0 ;
wire cur_rd_addr_2 ;
wire cur_rd_addr_3 ;
wire cur_rd_addr_8 ;
wire cur_rd_addr_9 ;
wire cur_rd_addr_7 ;
wire cur_rd_addr_6 ;
wire cur_rd_addr_5 ;
wire cur_rd_addr_4 ;
wire ic_wbs_adr_i_0_1 ;
wire ic_wbs_adr_i_0_0 ;
wire ic_wbs_adr_i_0_2 ;
wire ic_wbs_adr_i_0_3 ;
wire ic_wbs_adr_i_0_8 ;
wire ic_wbs_adr_i_0_9 ;
wire ic_wbs_adr_i_0_7 ;
wire ic_wbs_adr_i_0_6 ;
wire ic_wbs_adr_i_0_5 ;
wire ic_wbs_adr_i_0_4 ;
wire ic_wbs_cyc_i_i_0 ;
wire ic_wbs_stb_i_0_0 ;
wire ic_wbs_stb_i_0_a4_0 ;
wire ic_wbm_err_i_0 ;
wire ic_wbs_we_i_0 ;
wire ic_wbs_stb_i_0_a2_0 ;
wire wbm_gnt_i_0_rep1_0 ;
wire cur_st_0 ;
wire wbm_gnt_i_0_0 ;
wire rd_wbs_reg_cyc_a ;
wire rd_wbs_reg_cyc_0 ;
wire wbs_stall_o_int_i ;
wire ic_wbm_dat_i_1_0_0 ;
wire ic_wbm_dat_i_1_4_0 ;
wire ic_wbm_dat_i_1_6_0 ;
wire ic_wbm_dat_i_1_5_0 ;
wire ic_wbm_dat_i_1_2_0 ;
wire ic_wbm_dat_i_1_3_0 ;
wire ic_wbm_dat_i_1_1_0 ;
wire ic_wbm_dat_i_1_7_0 ;
wire cur_st_tr22_0_a2_0_g0_2_0 ;
wire wbm_cyc_o_i_o2 ;
wire wbm_stb_internal ;
wire outc0_wbm_cyc_o ;
wire cyc_internal ;
wire vsync_en ;
wire stb_internal ;
wire wbs_err_o ;
wire we_internal ;
wire wbm_tgc_o_rep1 ;
wire un2_ic_wbm_cyc_o ;
wire dbg_bus_taken ;
wire sync_rst_out ;
wire clk_100 ;
wire N_75_i_0_g0 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @61:167
  cycloneii_lcell_ff wbm_gnt_i_0_0_ (
	.regout(wbm_gnt_i_0_0),
	.datain(N_75_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @61:383
  cycloneii_lcell_ff dbg_bus_taken_Z (
	.regout(dbg_bus_taken),
	.datain(cur_st_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @61:167
  cycloneii_lcell_ff cur_st_0_ (
	.regout(cur_st_0),
	.datain(un2_ic_wbm_cyc_o),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @61:167
  cycloneii_lcell_ff wbm_gnt_i_0_rep1_0_ (
	.regout(wbm_gnt_i_0_rep1_0),
	.datain(N_75_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @61:268
  cycloneii_lcell_comb ic_wbs_stb_i_0_a2_0_ (
	.combout(ic_wbs_stb_i_0_a2_0),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(wbm_tgc_o_rep1),
	.datac(cur_st_0),
	.datad(VCC)
);
defparam ic_wbs_stb_i_0_a2_0_.lut_mask=16'h1010;
defparam ic_wbs_stb_i_0_a2_0_.sum_lutc_input="datac";
// @61:284
  cycloneii_lcell_comb ic_wbs_we_i_0_ (
	.combout(ic_wbs_we_i_0),
	.dataa(we_internal),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(cur_st_0),
	.datad(VCC)
);
defparam ic_wbs_we_i_0_.lut_mask=16'h8080;
defparam ic_wbs_we_i_0_.sum_lutc_input="datac";
// @61:366
  cycloneii_lcell_comb ic_wbm_err_i_1_ (
	.combout(ic_wbm_err_i_0),
	.dataa(wbs_err_o),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(cur_st_0),
	.datad(VCC)
);
defparam ic_wbm_err_i_1_.lut_mask=16'h2020;
defparam ic_wbm_err_i_1_.sum_lutc_input="datac";
// @61:268
  cycloneii_lcell_comb ic_wbs_stb_i_0_a4_0_ (
	.combout(ic_wbs_stb_i_0_a4_0),
	.dataa(stb_internal),
	.datab(vsync_en),
	.datac(wbm_gnt_i_0_rep1_0),
	.datad(cur_st_0)
);
defparam ic_wbs_stb_i_0_a4_0_.lut_mask=16'h8000;
defparam ic_wbs_stb_i_0_a4_0_.sum_lutc_input="datac";
// @61:174
  cycloneii_lcell_comb fsm_proc_un2_ic_wbm_cyc_o (
	.combout(un2_ic_wbm_cyc_o),
	.dataa(cyc_internal),
	.datab(vsync_en),
	.datac(wbm_gnt_i_0_0),
	.datad(outc0_wbm_cyc_o)
);
defparam fsm_proc_un2_ic_wbm_cyc_o.lut_mask=16'h8f80;
defparam fsm_proc_un2_ic_wbm_cyc_o.sum_lutc_input="datac";
// @61:268
  cycloneii_lcell_comb ic_wbs_stb_i_0_0_ (
	.combout(ic_wbs_stb_i_0_0),
	.dataa(wbm_stb_internal),
	.datab(ic_wbs_stb_i_0_a4_0),
	.datac(ic_wbs_stb_i_0_a2_0),
	.datad(VCC)
);
defparam ic_wbs_stb_i_0_0_.lut_mask=16'hecec;
defparam ic_wbs_stb_i_0_0_.sum_lutc_input="datac";
// @61:252
  cycloneii_lcell_comb ic_wbs_cyc_i_i_0_ (
	.combout(ic_wbs_cyc_i_i_0),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(cur_st_0),
	.datac(wbm_cyc_o_i_o2),
	.datad(outc0_wbm_cyc_o)
);
defparam ic_wbs_cyc_i_i_0_.lut_mask=16'h3b7f;
defparam ic_wbs_cyc_i_i_0_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_0_4_ (
	.combout(ic_wbs_adr_i_0_4),
	.dataa(cur_rd_addr_4),
	.datab(adr_internal_4),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(ic_wbs_stb_i_0_a2_0)
);
defparam ic_wbs_adr_i_0_4_.lut_mask=16'heac0;
defparam ic_wbs_adr_i_0_4_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_0_5_ (
	.combout(ic_wbs_adr_i_0_5),
	.dataa(cur_rd_addr_5),
	.datab(adr_internal_5),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(ic_wbs_stb_i_0_a2_0)
);
defparam ic_wbs_adr_i_0_5_.lut_mask=16'heac0;
defparam ic_wbs_adr_i_0_5_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_0_6_ (
	.combout(ic_wbs_adr_i_0_6),
	.dataa(cur_rd_addr_6),
	.datab(adr_internal_6),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(ic_wbs_stb_i_0_a2_0)
);
defparam ic_wbs_adr_i_0_6_.lut_mask=16'heac0;
defparam ic_wbs_adr_i_0_6_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_0_7_ (
	.combout(ic_wbs_adr_i_0_7),
	.dataa(cur_rd_addr_7),
	.datab(adr_internal_7),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(ic_wbs_stb_i_0_a2_0)
);
defparam ic_wbs_adr_i_0_7_.lut_mask=16'heac0;
defparam ic_wbs_adr_i_0_7_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_0_9_ (
	.combout(ic_wbs_adr_i_0_9),
	.dataa(cur_rd_addr_9),
	.datab(adr_internal_9),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(ic_wbs_stb_i_0_a2_0)
);
defparam ic_wbs_adr_i_0_9_.lut_mask=16'heac0;
defparam ic_wbs_adr_i_0_9_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_0_8_ (
	.combout(ic_wbs_adr_i_0_8),
	.dataa(cur_rd_addr_8),
	.datab(adr_internal_8),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(ic_wbs_stb_i_0_a2_0)
);
defparam ic_wbs_adr_i_0_8_.lut_mask=16'heac0;
defparam ic_wbs_adr_i_0_8_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_0_3_ (
	.combout(ic_wbs_adr_i_0_3),
	.dataa(cur_rd_addr_3),
	.datab(adr_internal_3),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(ic_wbs_stb_i_0_a2_0)
);
defparam ic_wbs_adr_i_0_3_.lut_mask=16'heac0;
defparam ic_wbs_adr_i_0_3_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_0_2_ (
	.combout(ic_wbs_adr_i_0_2),
	.dataa(cur_rd_addr_2),
	.datab(adr_internal_2),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(ic_wbs_stb_i_0_a2_0)
);
defparam ic_wbs_adr_i_0_2_.lut_mask=16'heac0;
defparam ic_wbs_adr_i_0_2_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_0_0_ (
	.combout(ic_wbs_adr_i_0_0),
	.dataa(cur_rd_addr_0),
	.datab(adr_internal_0),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(ic_wbs_stb_i_0_a2_0)
);
defparam ic_wbs_adr_i_0_0_.lut_mask=16'heac0;
defparam ic_wbs_adr_i_0_0_.sum_lutc_input="datac";
// @61:204
  cycloneii_lcell_comb ic_wbs_adr_i_0_1_ (
	.combout(ic_wbs_adr_i_0_1),
	.dataa(cur_rd_addr_1),
	.datab(adr_internal_1),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(ic_wbs_stb_i_0_a2_0)
);
defparam ic_wbs_adr_i_0_1_.lut_mask=16'heac0;
defparam ic_wbs_adr_i_0_1_.sum_lutc_input="datac";
// @61:317
  cycloneii_lcell_comb ic_wbm_dat_i_1_7_0_cZ (
	.combout(ic_wbm_dat_i_1_7_0),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(cur_st_0),
	.datac(rd_wbs_dat_o_7),
	.datad(VCC)
);
defparam ic_wbm_dat_i_1_7_0_cZ.lut_mask=16'h4040;
defparam ic_wbm_dat_i_1_7_0_cZ.sum_lutc_input="datac";
// @61:317
  cycloneii_lcell_comb ic_wbm_dat_i_1_1_0_cZ (
	.combout(ic_wbm_dat_i_1_1_0),
	.dataa(wbm_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(rd_wbs_dat_o_1),
	.datad(VCC)
);
defparam ic_wbm_dat_i_1_1_0_cZ.lut_mask=16'h4040;
defparam ic_wbm_dat_i_1_1_0_cZ.sum_lutc_input="datac";
// @61:317
  cycloneii_lcell_comb ic_wbm_dat_i_1_3_0_cZ (
	.combout(ic_wbm_dat_i_1_3_0),
	.dataa(wbm_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(rd_wbs_dat_o_3),
	.datad(VCC)
);
defparam ic_wbm_dat_i_1_3_0_cZ.lut_mask=16'h4040;
defparam ic_wbm_dat_i_1_3_0_cZ.sum_lutc_input="datac";
// @61:317
  cycloneii_lcell_comb ic_wbm_dat_i_1_2_0_cZ (
	.combout(ic_wbm_dat_i_1_2_0),
	.dataa(wbm_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(rd_wbs_dat_o_2),
	.datad(VCC)
);
defparam ic_wbm_dat_i_1_2_0_cZ.lut_mask=16'h4040;
defparam ic_wbm_dat_i_1_2_0_cZ.sum_lutc_input="datac";
// @61:317
  cycloneii_lcell_comb ic_wbm_dat_i_1_5_0_cZ (
	.combout(ic_wbm_dat_i_1_5_0),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(cur_st_0),
	.datac(rd_wbs_dat_o_5),
	.datad(VCC)
);
defparam ic_wbm_dat_i_1_5_0_cZ.lut_mask=16'h4040;
defparam ic_wbm_dat_i_1_5_0_cZ.sum_lutc_input="datac";
// @61:317
  cycloneii_lcell_comb ic_wbm_dat_i_1_6_0_cZ (
	.combout(ic_wbm_dat_i_1_6_0),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(cur_st_0),
	.datac(rd_wbs_dat_o_6),
	.datad(VCC)
);
defparam ic_wbm_dat_i_1_6_0_cZ.lut_mask=16'h4040;
defparam ic_wbm_dat_i_1_6_0_cZ.sum_lutc_input="datac";
// @61:317
  cycloneii_lcell_comb ic_wbm_dat_i_1_4_0_cZ (
	.combout(ic_wbm_dat_i_1_4_0),
	.dataa(wbm_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(rd_wbs_dat_o_4),
	.datad(VCC)
);
defparam ic_wbm_dat_i_1_4_0_cZ.lut_mask=16'h4040;
defparam ic_wbm_dat_i_1_4_0_cZ.sum_lutc_input="datac";
// @61:317
  cycloneii_lcell_comb ic_wbm_dat_i_1_0_0_cZ (
	.combout(ic_wbm_dat_i_1_0_0),
	.dataa(wbm_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(rd_wbs_dat_o_0),
	.datad(VCC)
);
defparam ic_wbm_dat_i_1_0_0_cZ.lut_mask=16'h4040;
defparam ic_wbm_dat_i_1_0_0_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_gnt_i_0_RNIOF5C_0_ (
	.combout(N_75_i_0_g0),
	.dataa(wbm_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(wbm_cyc_o_i_o2),
	.datad(outc0_wbm_cyc_o)
);
defparam wbm_gnt_i_0_RNIOF5C_0_.lut_mask=16'ha8b9;
defparam wbm_gnt_i_0_RNIOF5C_0_.sum_lutc_input="datac";
// @61:333
  cycloneii_lcell_comb ic_wbm_stall_i_1_0_ (
	.combout(ic_wbm_stall_i_1_0),
	.dataa(wbs_stall_o_int_i),
	.datab(cur_st_0),
	.datac(rd_wbs_reg_cyc_0),
	.datad(rd_wbs_reg_cyc_a)
);
defparam ic_wbm_stall_i_1_0_.lut_mask=16'h3777;
defparam ic_wbm_stall_i_1_0_.sum_lutc_input="datac";
// @61:333
  cycloneii_lcell_comb ic_wbm_stall_i_0_ (
	.combout(ic_wbm_stall_i_0),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(ic_wbm_stall_i_1_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ic_wbm_stall_i_0_.lut_mask=16'hdddd;
defparam ic_wbm_stall_i_0_.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* interconZ0 */

// VQM4.1+ 
module intercon_mux (
  ic_wbm_ack_i_i_0_0,
  ic_wbm_stall_i_i_a4_i_0,
  ic_wbm_stall_i_1_0,
  wbm_gnt_i_0_0,
  wbm_gnt_i_0_rep0_0,
  inc_wbm_dat_i_4,
  inc_wbm_dat_i_6,
  inc_wbm_dat_i_5,
  inc_wbm_dat_i_7,
  inc_wbm_dat_i_0,
  inc_wbm_dat_i_2,
  inc_wbm_dat_i_1,
  inc_wbm_dat_i_3,
  ic_wbm_dat_i_11_0_4,
  ic_wbm_dat_i_11_0_6,
  ic_wbm_dat_i_11_0_5,
  ic_wbm_dat_i_11_0_7,
  ic_wbm_dat_i_11_0_0,
  ic_wbm_dat_i_11_0_2,
  ic_wbm_dat_i_11_0_1,
  ic_wbm_dat_i_11_0_3,
  wbs_reg_dout_4,
  wbs_reg_dout_6,
  wbs_reg_dout_5,
  wbs_reg_dout_7,
  wbs_reg_dout_0,
  wbs_reg_dout_2,
  wbs_reg_dout_1,
  wbs_reg_dout_3,
  cur_st_0,
  wbs_gnt_i_0_0,
  ic_wbm_err_i_0,
  ic_wbm_err_i_0_a4_0_a2_0_0,
  wbm_tga_o_8,
  wbm_tga_o_7,
  wbm_tga_o_6,
  wbm_tga_o_5,
  wbm_tga_o_4,
  wbm_tga_o_3,
  wbm_tga_o_2,
  wbm_tga_o_1,
  wbm_tga_o_0,
  outc1_wbm_tga_o_i_8,
  outc1_wbm_tga_o_i_7,
  outc1_wbm_tga_o_i_6,
  outc1_wbm_tga_o_i_5,
  outc1_wbm_tga_o_i_4,
  outc1_wbm_tga_o_i_3,
  outc1_wbm_tga_o_i_2,
  outc1_wbm_tga_o_i_1,
  outc1_wbm_tga_o_i_0,
  cur_rd_addr_0,
  cur_rd_addr_2,
  outc1_wbm_adr_o_i_0,
  outc1_wbm_adr_o_i_2,
  ic_wbm_dat_i_1_4_0,
  ic_wbm_dat_i_1_6_0,
  ic_wbm_dat_i_1_5_0,
  ic_wbm_dat_i_1_7_0,
  m36,
  inc_wbm_ack_i,
  inc_wbm_stall_i,
  ic_wbm_dat_i_1_0_0,
  ic_wbm_dat_i_1_2_0,
  ic_wbm_dat_i_1_1_0,
  ic_wbm_dat_i_1_3_0,
  ic_wbs_adr_i_1_3_1_i_0_o2,
  inc_wbm_err_i,
  outc0_wbm_cyc_o,
  wbm_cyc_internal,
  neg_cyc_bool,
  outc1_wbm_cyc_o,
  wbm_tgc_o_rep1,
  wbm_tgc_o
)
;
input ic_wbm_ack_i_i_0_0 ;
input ic_wbm_stall_i_i_a4_i_0 ;
input ic_wbm_stall_i_1_0 ;
input wbm_gnt_i_0_0 ;
input wbm_gnt_i_0_rep0_0 ;
output inc_wbm_dat_i_4 ;
output inc_wbm_dat_i_6 ;
output inc_wbm_dat_i_5 ;
output inc_wbm_dat_i_7 ;
output inc_wbm_dat_i_0 ;
output inc_wbm_dat_i_2 ;
output inc_wbm_dat_i_1 ;
output inc_wbm_dat_i_3 ;
input ic_wbm_dat_i_11_0_4 ;
input ic_wbm_dat_i_11_0_6 ;
input ic_wbm_dat_i_11_0_5 ;
input ic_wbm_dat_i_11_0_7 ;
input ic_wbm_dat_i_11_0_0 ;
input ic_wbm_dat_i_11_0_2 ;
input ic_wbm_dat_i_11_0_1 ;
input ic_wbm_dat_i_11_0_3 ;
input wbs_reg_dout_4 ;
input wbs_reg_dout_6 ;
input wbs_reg_dout_5 ;
input wbs_reg_dout_7 ;
input wbs_reg_dout_0 ;
input wbs_reg_dout_2 ;
input wbs_reg_dout_1 ;
input wbs_reg_dout_3 ;
input cur_st_0 ;
input wbs_gnt_i_0_0 ;
input ic_wbm_err_i_0 ;
input ic_wbm_err_i_0_a4_0_a2_0_0 ;
input wbm_tga_o_8 ;
input wbm_tga_o_7 ;
input wbm_tga_o_6 ;
input wbm_tga_o_5 ;
input wbm_tga_o_4 ;
input wbm_tga_o_3 ;
input wbm_tga_o_2 ;
input wbm_tga_o_1 ;
input wbm_tga_o_0 ;
output outc1_wbm_tga_o_i_8 ;
output outc1_wbm_tga_o_i_7 ;
output outc1_wbm_tga_o_i_6 ;
output outc1_wbm_tga_o_i_5 ;
output outc1_wbm_tga_o_i_4 ;
output outc1_wbm_tga_o_i_3 ;
output outc1_wbm_tga_o_i_2 ;
output outc1_wbm_tga_o_i_1 ;
output outc1_wbm_tga_o_i_0 ;
input cur_rd_addr_0 ;
input cur_rd_addr_2 ;
output outc1_wbm_adr_o_i_0 ;
output outc1_wbm_adr_o_i_2 ;
input ic_wbm_dat_i_1_4_0 ;
input ic_wbm_dat_i_1_6_0 ;
input ic_wbm_dat_i_1_5_0 ;
input ic_wbm_dat_i_1_7_0 ;
input m36 ;
output inc_wbm_ack_i ;
output inc_wbm_stall_i ;
input ic_wbm_dat_i_1_0_0 ;
input ic_wbm_dat_i_1_2_0 ;
input ic_wbm_dat_i_1_1_0 ;
input ic_wbm_dat_i_1_3_0 ;
input ic_wbs_adr_i_1_3_1_i_0_o2 ;
output inc_wbm_err_i ;
output outc0_wbm_cyc_o ;
input wbm_cyc_internal ;
input neg_cyc_bool ;
output outc1_wbm_cyc_o ;
input wbm_tgc_o_rep1 ;
input wbm_tgc_o ;
wire ic_wbm_ack_i_i_0_0 ;
wire ic_wbm_stall_i_i_a4_i_0 ;
wire ic_wbm_stall_i_1_0 ;
wire wbm_gnt_i_0_0 ;
wire wbm_gnt_i_0_rep0_0 ;
wire inc_wbm_dat_i_4 ;
wire inc_wbm_dat_i_6 ;
wire inc_wbm_dat_i_5 ;
wire inc_wbm_dat_i_7 ;
wire inc_wbm_dat_i_0 ;
wire inc_wbm_dat_i_2 ;
wire inc_wbm_dat_i_1 ;
wire inc_wbm_dat_i_3 ;
wire ic_wbm_dat_i_11_0_4 ;
wire ic_wbm_dat_i_11_0_6 ;
wire ic_wbm_dat_i_11_0_5 ;
wire ic_wbm_dat_i_11_0_7 ;
wire ic_wbm_dat_i_11_0_0 ;
wire ic_wbm_dat_i_11_0_2 ;
wire ic_wbm_dat_i_11_0_1 ;
wire ic_wbm_dat_i_11_0_3 ;
wire wbs_reg_dout_4 ;
wire wbs_reg_dout_6 ;
wire wbs_reg_dout_5 ;
wire wbs_reg_dout_7 ;
wire wbs_reg_dout_0 ;
wire wbs_reg_dout_2 ;
wire wbs_reg_dout_1 ;
wire wbs_reg_dout_3 ;
wire cur_st_0 ;
wire wbs_gnt_i_0_0 ;
wire ic_wbm_err_i_0 ;
wire ic_wbm_err_i_0_a4_0_a2_0_0 ;
wire wbm_tga_o_8 ;
wire wbm_tga_o_7 ;
wire wbm_tga_o_6 ;
wire wbm_tga_o_5 ;
wire wbm_tga_o_4 ;
wire wbm_tga_o_3 ;
wire wbm_tga_o_2 ;
wire wbm_tga_o_1 ;
wire wbm_tga_o_0 ;
wire outc1_wbm_tga_o_i_8 ;
wire outc1_wbm_tga_o_i_7 ;
wire outc1_wbm_tga_o_i_6 ;
wire outc1_wbm_tga_o_i_5 ;
wire outc1_wbm_tga_o_i_4 ;
wire outc1_wbm_tga_o_i_3 ;
wire outc1_wbm_tga_o_i_2 ;
wire outc1_wbm_tga_o_i_1 ;
wire outc1_wbm_tga_o_i_0 ;
wire cur_rd_addr_0 ;
wire cur_rd_addr_2 ;
wire outc1_wbm_adr_o_i_0 ;
wire outc1_wbm_adr_o_i_2 ;
wire ic_wbm_dat_i_1_4_0 ;
wire ic_wbm_dat_i_1_6_0 ;
wire ic_wbm_dat_i_1_5_0 ;
wire ic_wbm_dat_i_1_7_0 ;
wire m36 ;
wire inc_wbm_ack_i ;
wire inc_wbm_stall_i ;
wire ic_wbm_dat_i_1_0_0 ;
wire ic_wbm_dat_i_1_2_0 ;
wire ic_wbm_dat_i_1_1_0 ;
wire ic_wbm_dat_i_1_3_0 ;
wire ic_wbs_adr_i_1_3_1_i_0_o2 ;
wire inc_wbm_err_i ;
wire outc0_wbm_cyc_o ;
wire wbm_cyc_internal ;
wire neg_cyc_bool ;
wire outc1_wbm_cyc_o ;
wire wbm_tgc_o_rep1 ;
wire wbm_tgc_o ;
wire [7:0] inc_wbm_dat_i_a;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @23:110
  cycloneii_lcell_comb outc1_wbm_adr_o_i_9_ (
	.combout(outc1_wbm_adr_o_i_2),
	.dataa(cur_rd_addr_2),
	.datab(wbm_tgc_o),
	.datac(VCC),
	.datad(VCC)
);
defparam outc1_wbm_adr_o_i_9_.lut_mask=16'h7777;
defparam outc1_wbm_adr_o_i_9_.sum_lutc_input="datac";
// @23:111
  cycloneii_lcell_comb outc1_wbm_tga_o_i_1_ (
	.combout(outc1_wbm_tga_o_i_0),
	.dataa(wbm_tga_o_0),
	.datab(wbm_tgc_o),
	.datac(VCC),
	.datad(VCC)
);
defparam outc1_wbm_tga_o_i_1_.lut_mask=16'h8888;
defparam outc1_wbm_tga_o_i_1_.sum_lutc_input="datac";
// @23:111
  cycloneii_lcell_comb outc1_wbm_tga_o_i_2_ (
	.combout(outc1_wbm_tga_o_i_1),
	.dataa(wbm_tga_o_1),
	.datab(wbm_tgc_o),
	.datac(VCC),
	.datad(VCC)
);
defparam outc1_wbm_tga_o_i_2_.lut_mask=16'h8888;
defparam outc1_wbm_tga_o_i_2_.sum_lutc_input="datac";
// @23:111
  cycloneii_lcell_comb outc1_wbm_tga_o_i_3_ (
	.combout(outc1_wbm_tga_o_i_2),
	.dataa(wbm_tga_o_2),
	.datab(wbm_tgc_o),
	.datac(VCC),
	.datad(VCC)
);
defparam outc1_wbm_tga_o_i_3_.lut_mask=16'h8888;
defparam outc1_wbm_tga_o_i_3_.sum_lutc_input="datac";
// @23:111
  cycloneii_lcell_comb outc1_wbm_tga_o_i_4_ (
	.combout(outc1_wbm_tga_o_i_3),
	.dataa(wbm_tga_o_3),
	.datab(wbm_tgc_o),
	.datac(VCC),
	.datad(VCC)
);
defparam outc1_wbm_tga_o_i_4_.lut_mask=16'h8888;
defparam outc1_wbm_tga_o_i_4_.sum_lutc_input="datac";
// @23:111
  cycloneii_lcell_comb outc1_wbm_tga_o_i_5_ (
	.combout(outc1_wbm_tga_o_i_4),
	.dataa(wbm_tga_o_4),
	.datab(wbm_tgc_o),
	.datac(VCC),
	.datad(VCC)
);
defparam outc1_wbm_tga_o_i_5_.lut_mask=16'h8888;
defparam outc1_wbm_tga_o_i_5_.sum_lutc_input="datac";
// @23:111
  cycloneii_lcell_comb outc1_wbm_tga_o_i_6_ (
	.combout(outc1_wbm_tga_o_i_5),
	.dataa(wbm_tga_o_5),
	.datab(wbm_tgc_o),
	.datac(VCC),
	.datad(VCC)
);
defparam outc1_wbm_tga_o_i_6_.lut_mask=16'h8888;
defparam outc1_wbm_tga_o_i_6_.sum_lutc_input="datac";
// @23:111
  cycloneii_lcell_comb outc1_wbm_tga_o_i_7_ (
	.combout(outc1_wbm_tga_o_i_6),
	.dataa(wbm_tga_o_6),
	.datab(wbm_tgc_o),
	.datac(VCC),
	.datad(VCC)
);
defparam outc1_wbm_tga_o_i_7_.lut_mask=16'h8888;
defparam outc1_wbm_tga_o_i_7_.sum_lutc_input="datac";
// @23:111
  cycloneii_lcell_comb outc1_wbm_tga_o_i_8_ (
	.combout(outc1_wbm_tga_o_i_7),
	.dataa(wbm_tga_o_7),
	.datab(wbm_tgc_o_rep1),
	.datac(VCC),
	.datad(VCC)
);
defparam outc1_wbm_tga_o_i_8_.lut_mask=16'h8888;
defparam outc1_wbm_tga_o_i_8_.sum_lutc_input="datac";
// @23:111
  cycloneii_lcell_comb outc1_wbm_tga_o_i_9_ (
	.combout(outc1_wbm_tga_o_i_8),
	.dataa(wbm_tga_o_8),
	.datab(wbm_tgc_o_rep1),
	.datac(VCC),
	.datad(VCC)
);
defparam outc1_wbm_tga_o_i_9_.lut_mask=16'h8888;
defparam outc1_wbm_tga_o_i_9_.sum_lutc_input="datac";
// @23:110
  cycloneii_lcell_comb outc1_wbm_adr_o_i_7_ (
	.combout(outc1_wbm_adr_o_i_0),
	.dataa(cur_rd_addr_0),
	.datab(wbm_tgc_o),
	.datac(VCC),
	.datad(VCC)
);
defparam outc1_wbm_adr_o_i_7_.lut_mask=16'h7777;
defparam outc1_wbm_adr_o_i_7_.sum_lutc_input="datac";
// @23:113
  cycloneii_lcell_comb outc1_wbm_cyc_o_cZ (
	.combout(outc1_wbm_cyc_o),
	.dataa(neg_cyc_bool),
	.datab(wbm_cyc_internal),
	.datac(wbm_tgc_o),
	.datad(VCC)
);
defparam outc1_wbm_cyc_o_cZ.lut_mask=16'h4040;
defparam outc1_wbm_cyc_o_cZ.sum_lutc_input="datac";
// @23:105
  cycloneii_lcell_comb outc0_wbm_cyc_o_cZ (
	.combout(outc0_wbm_cyc_o),
	.dataa(neg_cyc_bool),
	.datab(wbm_cyc_internal),
	.datac(wbm_tgc_o),
	.datad(VCC)
);
defparam outc0_wbm_cyc_o_cZ.lut_mask=16'h0404;
defparam outc0_wbm_cyc_o_cZ.sum_lutc_input="datac";
// @23:100
  cycloneii_lcell_comb inc_wbm_err_i_cZ (
	.combout(inc_wbm_err_i),
	.dataa(wbm_tgc_o),
	.datab(ic_wbm_err_i_0_a4_0_a2_0_0),
	.datac(ic_wbm_err_i_0),
	.datad(ic_wbs_adr_i_1_3_1_i_0_o2)
);
defparam inc_wbm_err_i_cZ.lut_mask=16'hd850;
defparam inc_wbm_err_i_cZ.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_a_3_ (
	.combout(inc_wbm_dat_i_a[3]),
	.dataa(wbs_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(wbs_reg_dout_3),
	.datad(ic_wbm_dat_i_11_0_3)
);
defparam inc_wbm_dat_i_a_3_.lut_mask=16'h37bf;
defparam inc_wbm_dat_i_a_3_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_3_ (
	.combout(inc_wbm_dat_i_3),
	.dataa(wbm_tgc_o),
	.datab(wbm_gnt_i_0_rep0_0),
	.datac(ic_wbm_dat_i_1_3_0),
	.datad(inc_wbm_dat_i_a[3])
);
defparam inc_wbm_dat_i_3_.lut_mask=16'h5072;
defparam inc_wbm_dat_i_3_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_a_1_ (
	.combout(inc_wbm_dat_i_a[1]),
	.dataa(wbs_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(wbs_reg_dout_1),
	.datad(ic_wbm_dat_i_11_0_1)
);
defparam inc_wbm_dat_i_a_1_.lut_mask=16'h37bf;
defparam inc_wbm_dat_i_a_1_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_1_ (
	.combout(inc_wbm_dat_i_1),
	.dataa(wbm_tgc_o),
	.datab(wbm_gnt_i_0_rep0_0),
	.datac(ic_wbm_dat_i_1_1_0),
	.datad(inc_wbm_dat_i_a[1])
);
defparam inc_wbm_dat_i_1_.lut_mask=16'h5072;
defparam inc_wbm_dat_i_1_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_a_2_ (
	.combout(inc_wbm_dat_i_a[2]),
	.dataa(wbs_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(wbs_reg_dout_2),
	.datad(ic_wbm_dat_i_11_0_2)
);
defparam inc_wbm_dat_i_a_2_.lut_mask=16'h37bf;
defparam inc_wbm_dat_i_a_2_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_2_ (
	.combout(inc_wbm_dat_i_2),
	.dataa(wbm_tgc_o),
	.datab(wbm_gnt_i_0_rep0_0),
	.datac(ic_wbm_dat_i_1_2_0),
	.datad(inc_wbm_dat_i_a[2])
);
defparam inc_wbm_dat_i_2_.lut_mask=16'h5072;
defparam inc_wbm_dat_i_2_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_a_0_ (
	.combout(inc_wbm_dat_i_a[0]),
	.dataa(wbs_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(wbs_reg_dout_0),
	.datad(ic_wbm_dat_i_11_0_0)
);
defparam inc_wbm_dat_i_a_0_.lut_mask=16'h37bf;
defparam inc_wbm_dat_i_a_0_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_0_ (
	.combout(inc_wbm_dat_i_0),
	.dataa(wbm_tgc_o),
	.datab(wbm_gnt_i_0_rep0_0),
	.datac(ic_wbm_dat_i_1_0_0),
	.datad(inc_wbm_dat_i_a[0])
);
defparam inc_wbm_dat_i_0_.lut_mask=16'h5072;
defparam inc_wbm_dat_i_0_.sum_lutc_input="datac";
// @23:98
  cycloneii_lcell_comb inc_wbm_stall_i_cZ (
	.combout(inc_wbm_stall_i),
	.dataa(wbm_gnt_i_0_0),
	.datab(wbm_tgc_o),
	.datac(ic_wbm_stall_i_1_0),
	.datad(ic_wbm_stall_i_i_a4_i_0)
);
defparam inc_wbm_stall_i_cZ.lut_mask=16'hfe32;
defparam inc_wbm_stall_i_cZ.sum_lutc_input="datac";
// @23:99
  cycloneii_lcell_comb inc_wbm_ack_i_cZ (
	.combout(inc_wbm_ack_i),
	.dataa(wbm_gnt_i_0_0),
	.datab(wbm_tgc_o),
	.datac(m36),
	.datad(ic_wbm_ack_i_i_0_0)
);
defparam inc_wbm_ack_i_cZ.lut_mask=16'h10dc;
defparam inc_wbm_ack_i_cZ.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_a_7_ (
	.combout(inc_wbm_dat_i_a[7]),
	.dataa(wbs_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(wbs_reg_dout_7),
	.datad(ic_wbm_dat_i_11_0_7)
);
defparam inc_wbm_dat_i_a_7_.lut_mask=16'h37bf;
defparam inc_wbm_dat_i_a_7_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_7_ (
	.combout(inc_wbm_dat_i_7),
	.dataa(wbm_tgc_o),
	.datab(wbm_gnt_i_0_rep0_0),
	.datac(ic_wbm_dat_i_1_7_0),
	.datad(inc_wbm_dat_i_a[7])
);
defparam inc_wbm_dat_i_7_.lut_mask=16'h5072;
defparam inc_wbm_dat_i_7_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_a_5_ (
	.combout(inc_wbm_dat_i_a[5]),
	.dataa(wbs_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(wbs_reg_dout_5),
	.datad(ic_wbm_dat_i_11_0_5)
);
defparam inc_wbm_dat_i_a_5_.lut_mask=16'h37bf;
defparam inc_wbm_dat_i_a_5_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_5_ (
	.combout(inc_wbm_dat_i_5),
	.dataa(wbm_tgc_o),
	.datab(wbm_gnt_i_0_rep0_0),
	.datac(ic_wbm_dat_i_1_5_0),
	.datad(inc_wbm_dat_i_a[5])
);
defparam inc_wbm_dat_i_5_.lut_mask=16'h5072;
defparam inc_wbm_dat_i_5_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_a_6_ (
	.combout(inc_wbm_dat_i_a[6]),
	.dataa(wbs_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(wbs_reg_dout_6),
	.datad(ic_wbm_dat_i_11_0_6)
);
defparam inc_wbm_dat_i_a_6_.lut_mask=16'h37bf;
defparam inc_wbm_dat_i_a_6_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_6_ (
	.combout(inc_wbm_dat_i_6),
	.dataa(wbm_tgc_o),
	.datab(wbm_gnt_i_0_rep0_0),
	.datac(ic_wbm_dat_i_1_6_0),
	.datad(inc_wbm_dat_i_a[6])
);
defparam inc_wbm_dat_i_6_.lut_mask=16'h5072;
defparam inc_wbm_dat_i_6_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_a_4_ (
	.combout(inc_wbm_dat_i_a[4]),
	.dataa(wbs_gnt_i_0_0),
	.datab(cur_st_0),
	.datac(wbs_reg_dout_4),
	.datad(ic_wbm_dat_i_11_0_4)
);
defparam inc_wbm_dat_i_a_4_.lut_mask=16'h37bf;
defparam inc_wbm_dat_i_a_4_.sum_lutc_input="datac";
// @23:97
  cycloneii_lcell_comb inc_wbm_dat_i_4_ (
	.combout(inc_wbm_dat_i_4),
	.dataa(wbm_tgc_o),
	.datab(wbm_gnt_i_0_rep0_0),
	.datac(ic_wbm_dat_i_1_4_0),
	.datad(inc_wbm_dat_i_a[4])
);
defparam inc_wbm_dat_i_4_.lut_mask=16'h5072;
defparam inc_wbm_dat_i_4_.sum_lutc_input="datac";
endmodule /* intercon_mux */

// VQM4.1+ 
module altera_8to16_dc_ram (
  ram_addr_out_i_8,
  ram_addr_out_i_7,
  ram_addr_out_i_6,
  ram_addr_out_i_5,
  ram_addr_out_i_4,
  ram_addr_out_i_3,
  ram_addr_out_i_2,
  ram_addr_out_i_1,
  ram_addr_out_i_0,
  ram_data_out_swap_15,
  ram_data_out_swap_14,
  ram_data_out_swap_13,
  ram_data_out_swap_12,
  ram_data_out_swap_11,
  ram_data_out_swap_10,
  ram_data_out_swap_9,
  ram_data_out_swap_8,
  ram_data_out_swap_7,
  ram_data_out_swap_6,
  ram_data_out_swap_5,
  ram_data_out_swap_4,
  ram_data_out_swap_3,
  ram_data_out_swap_2,
  ram_data_out_swap_1,
  ram_data_out_swap_0,
  ram_expect_adr_9,
  ram_expect_adr_8,
  ram_expect_adr_7,
  ram_expect_adr_6,
  ram_expect_adr_5,
  ram_expect_adr_4,
  ram_expect_adr_3,
  ram_expect_adr_2,
  ram_expect_adr_1,
  ram_expect_adr_0,
  clk_133_c,
  ram_din_valid,
  ic_wbs_dat_i_1_7_1_a4_0_a2,
  ic_wbs_dat_i_1_6_1_a4_0_a2,
  ic_wbs_dat_i_1_5_1_a4_0_a2,
  ic_wbs_dat_i_1_4_1_a4_0_a2,
  ic_wbs_dat_i_1_3_1_a2_0_a2,
  ic_wbs_dat_i_1_2_1_a2_0_a2,
  ic_wbs_dat_i_1_1_1_a2_0_a2,
  ic_wbs_dat_i_1_0_1_a2_0_a2,
  clk_100
)
;
input ram_addr_out_i_8 ;
input ram_addr_out_i_7 ;
input ram_addr_out_i_6 ;
input ram_addr_out_i_5 ;
input ram_addr_out_i_4 ;
input ram_addr_out_i_3 ;
input ram_addr_out_i_2 ;
input ram_addr_out_i_1 ;
input ram_addr_out_i_0 ;
output ram_data_out_swap_15 ;
output ram_data_out_swap_14 ;
output ram_data_out_swap_13 ;
output ram_data_out_swap_12 ;
output ram_data_out_swap_11 ;
output ram_data_out_swap_10 ;
output ram_data_out_swap_9 ;
output ram_data_out_swap_8 ;
output ram_data_out_swap_7 ;
output ram_data_out_swap_6 ;
output ram_data_out_swap_5 ;
output ram_data_out_swap_4 ;
output ram_data_out_swap_3 ;
output ram_data_out_swap_2 ;
output ram_data_out_swap_1 ;
output ram_data_out_swap_0 ;
input ram_expect_adr_9 ;
input ram_expect_adr_8 ;
input ram_expect_adr_7 ;
input ram_expect_adr_6 ;
input ram_expect_adr_5 ;
input ram_expect_adr_4 ;
input ram_expect_adr_3 ;
input ram_expect_adr_2 ;
input ram_expect_adr_1 ;
input ram_expect_adr_0 ;
input clk_133_c ;
input ram_din_valid ;
input ic_wbs_dat_i_1_7_1_a4_0_a2 ;
input ic_wbs_dat_i_1_6_1_a4_0_a2 ;
input ic_wbs_dat_i_1_5_1_a4_0_a2 ;
input ic_wbs_dat_i_1_4_1_a4_0_a2 ;
input ic_wbs_dat_i_1_3_1_a2_0_a2 ;
input ic_wbs_dat_i_1_2_1_a2_0_a2 ;
input ic_wbs_dat_i_1_1_1_a2_0_a2 ;
input ic_wbs_dat_i_1_0_1_a2_0_a2 ;
input clk_100 ;
wire ram_addr_out_i_8 ;
wire ram_addr_out_i_7 ;
wire ram_addr_out_i_6 ;
wire ram_addr_out_i_5 ;
wire ram_addr_out_i_4 ;
wire ram_addr_out_i_3 ;
wire ram_addr_out_i_2 ;
wire ram_addr_out_i_1 ;
wire ram_addr_out_i_0 ;
wire ram_data_out_swap_15 ;
wire ram_data_out_swap_14 ;
wire ram_data_out_swap_13 ;
wire ram_data_out_swap_12 ;
wire ram_data_out_swap_11 ;
wire ram_data_out_swap_10 ;
wire ram_data_out_swap_9 ;
wire ram_data_out_swap_8 ;
wire ram_data_out_swap_7 ;
wire ram_data_out_swap_6 ;
wire ram_data_out_swap_5 ;
wire ram_data_out_swap_4 ;
wire ram_data_out_swap_3 ;
wire ram_data_out_swap_2 ;
wire ram_data_out_swap_1 ;
wire ram_data_out_swap_0 ;
wire ram_expect_adr_9 ;
wire ram_expect_adr_8 ;
wire ram_expect_adr_7 ;
wire ram_expect_adr_6 ;
wire ram_expect_adr_5 ;
wire ram_expect_adr_4 ;
wire ram_expect_adr_3 ;
wire ram_expect_adr_2 ;
wire ram_expect_adr_1 ;
wire ram_expect_adr_0 ;
wire clk_133_c ;
wire ram_din_valid ;
wire ic_wbs_dat_i_1_7_1_a4_0_a2 ;
wire ic_wbs_dat_i_1_6_1_a4_0_a2 ;
wire ic_wbs_dat_i_1_5_1_a4_0_a2 ;
wire ic_wbs_dat_i_1_4_1_a4_0_a2 ;
wire ic_wbs_dat_i_1_3_1_a2_0_a2 ;
wire ic_wbs_dat_i_1_2_1_a2_0_a2 ;
wire ic_wbs_dat_i_1_1_1_a2_0_a2 ;
wire ic_wbs_dat_i_1_0_1_a2_0_a2 ;
wire clk_100 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @13:97
  altsyncram altsyncram_component (
	.address_a({ram_expect_adr_9, ram_expect_adr_8, ram_expect_adr_7, ram_expect_adr_6, 
   ram_expect_adr_5, ram_expect_adr_4, ram_expect_adr_3, ram_expect_adr_2, 
   ram_expect_adr_1, ram_expect_adr_0}),
	.clock0(clk_100),
	.data_a({ic_wbs_dat_i_1_7_1_a4_0_a2, ic_wbs_dat_i_1_6_1_a4_0_a2, ic_wbs_dat_i_1_5_1_a4_0_a2, 
   ic_wbs_dat_i_1_4_1_a4_0_a2, ic_wbs_dat_i_1_3_1_a2_0_a2, ic_wbs_dat_i_1_2_1_a2_0_a2, 
   ic_wbs_dat_i_1_1_1_a2_0_a2, ic_wbs_dat_i_1_0_1_a2_0_a2}),
	.q_b({ram_data_out_swap_15, ram_data_out_swap_14, ram_data_out_swap_13, 
   ram_data_out_swap_12, ram_data_out_swap_11, ram_data_out_swap_10, ram_data_out_swap_9, 
   ram_data_out_swap_8, ram_data_out_swap_7, ram_data_out_swap_6, ram_data_out_swap_5, 
   ram_data_out_swap_4, ram_data_out_swap_3, ram_data_out_swap_2, ram_data_out_swap_1, 
   ram_data_out_swap_0}),
	.wren_a(ram_din_valid),
	.address_b({ram_addr_out_i_8, ram_addr_out_i_7, ram_addr_out_i_6, ram_addr_out_i_5, 
   ram_addr_out_i_4, ram_addr_out_i_3, ram_addr_out_i_2, ram_addr_out_i_1, 
   ram_addr_out_i_0}),
	.clock1(clk_133_c)
);
defparam altsyncram_component.width_byteena_a =  1;
defparam altsyncram_component.width_b =  16;
defparam altsyncram_component.width_a =  8;
defparam altsyncram_component.widthad_b =  9;
defparam altsyncram_component.widthad_a =  10;
defparam altsyncram_component.power_up_uninitialized =  "FALSE";
defparam altsyncram_component.outdata_reg_b =  "UNREGISTERED";
defparam altsyncram_component.outdata_aclr_b =  "NONE";
defparam altsyncram_component.operation_mode =  "DUAL_PORT";
defparam altsyncram_component.numwords_b =  512;
defparam altsyncram_component.numwords_a =  1024;
defparam altsyncram_component.lpm_type =  "altsyncram";
defparam altsyncram_component.intended_device_family =  "Cyclone II";
defparam altsyncram_component.clock_enable_output_b =  "BYPASS";
defparam altsyncram_component.clock_enable_output_a =  "BYPASS";
defparam altsyncram_component.clock_enable_input_b =  "BYPASS";
defparam altsyncram_component.clock_enable_input_a =  "BYPASS";
defparam altsyncram_component.address_reg_b =  "CLOCK1";
endmodule /* altera_8to16_dc_ram */

// VQM4.1+ 
module mem_ctrl_wr_wbs (
  ic_wbs_stb_i_0_a4_0_a2_0,
  ic_wbs_stb_i_5_i_m3_i_m3_0,
  ic_wbs_tgc_i_i_0_a2_0,
  adrint_i_m3_i_m3_0,
  adrint_i_m3_i_m3_4,
  cur_st_rep1_0,
  wbm_cur_st_0,
  wbs_gnt_rep1_0,
  wbs_gnt_i_0_rep1_0,
  wbm_tga_o_1,
  wbm_tga_o_2,
  wbm_tga_o_3,
  wbm_tga_o_4,
  wbm_tga_o_5,
  wbm_tga_o_6,
  wbm_tga_o_7,
  wbm_tga_o_8,
  wbm_tga_o_0,
  wbm_gnt_i_0_0,
  outc1_wbm_tga_o_i_1,
  outc1_wbm_tga_o_i_2,
  outc1_wbm_tga_o_i_3,
  outc1_wbm_tga_o_i_4,
  outc1_wbm_tga_o_i_5,
  outc1_wbm_tga_o_i_6,
  outc1_wbm_tga_o_i_7,
  outc1_wbm_tga_o_i_8,
  outc1_wbm_tga_o_i_0,
  ram_words_i_1,
  ram_words_i_2,
  ram_words_i_3,
  ram_words_i_4,
  ram_words_i_5,
  ram_words_i_6,
  ram_words_i_7,
  ram_words_i_8,
  ram_words_i_0,
  reg_data_0,
  type_reg_wbm_0,
  ram_expect_adr_9,
  ram_expect_adr_8,
  ram_expect_adr_7,
  ram_expect_adr_6,
  ram_expect_adr_5,
  ram_expect_adr_4,
  ram_expect_adr_3,
  ram_expect_adr_2,
  ram_expect_adr_1,
  ram_expect_adr_0,
  ic_wbs_adr_i_1_0_1_i_i_a2,
  wr_wbs_cmp_cyc,
  ic_wbs_adr_i_1_7_1_a4_0_a2,
  ic_wbs_adr_i_1_5_1_a4_0_a2,
  ic_wbs_adr_i_1_6_1_a4_0_a2,
  ic_wbs_adr_i_1_3_1_i_0,
  wbm_busy_d2_i,
  un13_ic_wbm_cyc_o_i_m3_i_m3,
  ic_wbs_adr_i_1_9_1_a4_0_a2,
  wr_wbs_reg_cyc_2_2,
  ic_wbs_adr_i_1_1_1_i_i_a2,
  ic_wbs_adr_i_1_2_1_a4_0_a2,
  ram_ready,
  wbs_stall_o_i,
  wbs_ack_o,
  wbs_err_o,
  ram_din_valid,
  ic_wbs_adr_i_1_3_1_i_0_o2,
  sync_rst_out,
  clk_100
)
;
input ic_wbs_stb_i_0_a4_0_a2_0 ;
input ic_wbs_stb_i_5_i_m3_i_m3_0 ;
input ic_wbs_tgc_i_i_0_a2_0 ;
input adrint_i_m3_i_m3_0 ;
input adrint_i_m3_i_m3_4 ;
input cur_st_rep1_0 ;
input wbm_cur_st_0 ;
input wbs_gnt_rep1_0 ;
input wbs_gnt_i_0_rep1_0 ;
input wbm_tga_o_1 ;
input wbm_tga_o_2 ;
input wbm_tga_o_3 ;
input wbm_tga_o_4 ;
input wbm_tga_o_5 ;
input wbm_tga_o_6 ;
input wbm_tga_o_7 ;
input wbm_tga_o_8 ;
input wbm_tga_o_0 ;
input wbm_gnt_i_0_0 ;
input outc1_wbm_tga_o_i_1 ;
input outc1_wbm_tga_o_i_2 ;
input outc1_wbm_tga_o_i_3 ;
input outc1_wbm_tga_o_i_4 ;
input outc1_wbm_tga_o_i_5 ;
input outc1_wbm_tga_o_i_6 ;
input outc1_wbm_tga_o_i_7 ;
input outc1_wbm_tga_o_i_8 ;
input outc1_wbm_tga_o_i_0 ;
output ram_words_i_1 ;
output ram_words_i_2 ;
output ram_words_i_3 ;
output ram_words_i_4 ;
output ram_words_i_5 ;
output ram_words_i_6 ;
output ram_words_i_7 ;
output ram_words_i_8 ;
output ram_words_i_0 ;
input reg_data_0 ;
output type_reg_wbm_0 ;
output ram_expect_adr_9 ;
output ram_expect_adr_8 ;
output ram_expect_adr_7 ;
output ram_expect_adr_6 ;
output ram_expect_adr_5 ;
output ram_expect_adr_4 ;
output ram_expect_adr_3 ;
output ram_expect_adr_2 ;
output ram_expect_adr_1 ;
output ram_expect_adr_0 ;
input ic_wbs_adr_i_1_0_1_i_i_a2 ;
input wr_wbs_cmp_cyc ;
input ic_wbs_adr_i_1_7_1_a4_0_a2 ;
input ic_wbs_adr_i_1_5_1_a4_0_a2 ;
input ic_wbs_adr_i_1_6_1_a4_0_a2 ;
input ic_wbs_adr_i_1_3_1_i_0 ;
input wbm_busy_d2_i ;
input un13_ic_wbm_cyc_o_i_m3_i_m3 ;
input ic_wbs_adr_i_1_9_1_a4_0_a2 ;
output wr_wbs_reg_cyc_2_2 ;
input ic_wbs_adr_i_1_1_1_i_i_a2 ;
input ic_wbs_adr_i_1_2_1_a4_0_a2 ;
output ram_ready ;
output wbs_stall_o_i ;
output wbs_ack_o ;
output wbs_err_o ;
output ram_din_valid ;
input ic_wbs_adr_i_1_3_1_i_0_o2 ;
input sync_rst_out ;
input clk_100 ;
wire ic_wbs_stb_i_0_a4_0_a2_0 ;
wire ic_wbs_stb_i_5_i_m3_i_m3_0 ;
wire ic_wbs_tgc_i_i_0_a2_0 ;
wire adrint_i_m3_i_m3_0 ;
wire adrint_i_m3_i_m3_4 ;
wire cur_st_rep1_0 ;
wire wbm_cur_st_0 ;
wire wbs_gnt_rep1_0 ;
wire wbs_gnt_i_0_rep1_0 ;
wire wbm_tga_o_1 ;
wire wbm_tga_o_2 ;
wire wbm_tga_o_3 ;
wire wbm_tga_o_4 ;
wire wbm_tga_o_5 ;
wire wbm_tga_o_6 ;
wire wbm_tga_o_7 ;
wire wbm_tga_o_8 ;
wire wbm_tga_o_0 ;
wire wbm_gnt_i_0_0 ;
wire outc1_wbm_tga_o_i_1 ;
wire outc1_wbm_tga_o_i_2 ;
wire outc1_wbm_tga_o_i_3 ;
wire outc1_wbm_tga_o_i_4 ;
wire outc1_wbm_tga_o_i_5 ;
wire outc1_wbm_tga_o_i_6 ;
wire outc1_wbm_tga_o_i_7 ;
wire outc1_wbm_tga_o_i_8 ;
wire outc1_wbm_tga_o_i_0 ;
wire ram_words_i_1 ;
wire ram_words_i_2 ;
wire ram_words_i_3 ;
wire ram_words_i_4 ;
wire ram_words_i_5 ;
wire ram_words_i_6 ;
wire ram_words_i_7 ;
wire ram_words_i_8 ;
wire ram_words_i_0 ;
wire reg_data_0 ;
wire type_reg_wbm_0 ;
wire ram_expect_adr_9 ;
wire ram_expect_adr_8 ;
wire ram_expect_adr_7 ;
wire ram_expect_adr_6 ;
wire ram_expect_adr_5 ;
wire ram_expect_adr_4 ;
wire ram_expect_adr_3 ;
wire ram_expect_adr_2 ;
wire ram_expect_adr_1 ;
wire ram_expect_adr_0 ;
wire ic_wbs_adr_i_1_0_1_i_i_a2 ;
wire wr_wbs_cmp_cyc ;
wire ic_wbs_adr_i_1_7_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_5_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_6_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_3_1_i_0 ;
wire wbm_busy_d2_i ;
wire un13_ic_wbm_cyc_o_i_m3_i_m3 ;
wire ic_wbs_adr_i_1_9_1_a4_0_a2 ;
wire wr_wbs_reg_cyc_2_2 ;
wire ic_wbs_adr_i_1_1_1_i_i_a2 ;
wire ic_wbs_adr_i_1_2_1_a4_0_a2 ;
wire ram_ready ;
wire wbs_stall_o_i ;
wire wbs_ack_o ;
wire wbs_err_o ;
wire ram_din_valid ;
wire ic_wbs_adr_i_1_3_1_i_0_o2 ;
wire sync_rst_out ;
wire clk_100 ;
wire [1:0] done_cnt_i;
wire [2:2] done_cnt;
wire [3:0] wbs_cur_st;
wire [2:2] wbs_cur_st_ns_i_a2_0_a2_0;
wire [2:2] wbs_cur_st_ns_i_a2_0_a2_i;
wire [4:4] wbs_cur_st_i_0;
wire [3:0] ram_ready_sr;
wire [2:2] wbs_cur_st_ns_i_a2_0_a2_0_9_2;
wire [2:2] wbs_cur_st_ns_i_a2_0_a2_0_9_4;
wire [8:8] un37_wbs_cur_st_a_4;
wire [2:2] wbs_cur_st_ns_i_a2_0_a2_0_9;
wire [3:3] wbs_cur_st_ns_0_a2_0;
wire [0:0] wbs_cur_st_ns_0_o4;
wire done_cnt_lm0_x ;
wire done_cnt_0_0_2__g2 ;
wire done_cnt_lm1_x ;
wire done_cnt_lm2_x ;
wire ram_expect_adr_lm0_x ;
wire ram_expect_adr_0_0_9__g2 ;
wire ram_expect_adr_lm1_x ;
wire ram_expect_adr_lm2_x ;
wire ram_expect_adr_lm3_x ;
wire ram_expect_adr_lm4_x ;
wire ram_expect_adr_lm5_x ;
wire ram_expect_adr_lm6_x ;
wire ram_expect_adr_lm7_x ;
wire ram_expect_adr_lm8_x ;
wire ram_expect_adr_lm9_x ;
wire N_223_i_0_g0 ;
wire wbs_cur_st_ns_0_0_3__g0 ;
wire N_241_i_0_g0 ;
wire wbs_cur_st_ns_a2_0_a2_0_1__g0 ;
wire wbs_cur_st_ns_0_0_0__g0_0 ;
wire ram_ready_i ;
wire N_17_i_0_g0 ;
wire N_15_i_0_g0 ;
wire ram_expect_adr_0_sqmuxa_1_0_o4 ;
wire wbs_stall_o_3_i ;
wire un19_ram_ready_sr_0_g0 ;
wire done_cnt_c0_combout ;
wire done_cnt_c0_cout ;
wire done_cnt_c1_combout ;
wire done_cnt_c1_cout ;
wire done_cnt_c2_combout ;
wire ram_expect_adr_c0_combout ;
wire ram_expect_adr_c0_cout ;
wire ram_expect_adr_c1_combout ;
wire ram_expect_adr_c1_cout ;
wire ram_expect_adr_c2_combout ;
wire ram_expect_adr_c2_cout ;
wire ram_expect_adr_c3_combout ;
wire ram_expect_adr_c3_cout ;
wire ram_expect_adr_c4_combout ;
wire ram_expect_adr_c4_cout ;
wire ram_expect_adr_c5_combout ;
wire ram_expect_adr_c5_cout ;
wire ram_expect_adr_c6_combout ;
wire ram_expect_adr_c6_cout ;
wire ram_expect_adr_c7_combout ;
wire ram_expect_adr_c7_cout ;
wire ram_expect_adr_c8_combout ;
wire ram_expect_adr_c8_cout ;
wire ram_expect_adr_c9_combout ;
wire un37_wbs_cur_st_a_4_add0 ;
wire un37_wbs_cur_st_a_4_carry_0 ;
wire un37_wbs_cur_st_a_4_add1 ;
wire un37_wbs_cur_st_a_4_carry_1 ;
wire un37_wbs_cur_st_a_4_add2 ;
wire un37_wbs_cur_st_a_4_carry_2 ;
wire un37_wbs_cur_st_a_4_add3 ;
wire un37_wbs_cur_st_a_4_carry_3 ;
wire un37_wbs_cur_st_a_4_add4 ;
wire un37_wbs_cur_st_a_4_carry_4 ;
wire un37_wbs_cur_st_a_4_add5 ;
wire un37_wbs_cur_st_a_4_carry_5 ;
wire un37_wbs_cur_st_a_4_add6 ;
wire un37_wbs_cur_st_a_4_carry_6 ;
wire un37_wbs_cur_st_a_4_add7 ;
wire un37_wbs_cur_st_a_4_add7_cout ;
wire N_17_i_0_g0_2 ;
wire N_17_i_0_g0_3 ;
wire un6_wbs_cyc_i_NE_4 ;
wire un6_wbs_cyc_i_9_0_0_x3 ;
wire un6_wbs_cyc_i_8_0_0_x3_a ;
wire un6_wbs_cyc_i_8_0_0_x3 ;
wire wbs_cur_st_ns_0_0_3__g2 ;
wire N_17_i_0_g0_4_a ;
wire N_17_i_0_g0_4 ;
wire wbs_err_o_5_d1_i_o2_1 ;
wire N_17_i_0_g0_7 ;
wire un6_wbs_cyc_i_NE_0 ;
wire un6_wbs_cyc_i_NE_1 ;
wire un6_wbs_cyc_i_NE_2 ;
wire un6_wbs_cyc_i_NE_6 ;
wire un6_wbs_cyc_i_NE ;
wire N_126 ;
wire N_125 ;
wire N_124 ;
wire N_123 ;
wire N_122 ;
wire N_121 ;
wire N_120 ;
wire N_119 ;
wire N_118 ;
wire N_117 ;
wire N_116 ;
wire N_115 ;
wire N_114 ;
wire N_113 ;
wire N_112 ;
wire N_111 ;
wire N_110 ;
wire N_109 ;
wire N_108 ;
wire N_107 ;
wire N_106 ;
wire N_105 ;
wire N_104 ;
wire N_103 ;
wire N_102 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_11 ;
wire N_162 ;
wire N_161 ;
wire N_160 ;
wire N_159 ;
wire N_158 ;
wire VCC ;
wire GND ;
wire sync_rst_out_i ;
wire ic_wbs_adr_i_1_3_1_i_0_o2_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
  cycloneii_lcell_ff done_cnt_i_0_ (
	.regout(done_cnt_i[0]),
	.datain(done_cnt_lm0_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(done_cnt_0_0_2__g2)
);
  cycloneii_lcell_ff done_cnt_i_1_ (
	.regout(done_cnt_i[1]),
	.datain(done_cnt_lm1_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(done_cnt_0_0_2__g2)
);
  cycloneii_lcell_ff done_cnt_2_ (
	.regout(done_cnt[2]),
	.datain(done_cnt_lm2_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(done_cnt_0_0_2__g2)
);
  cycloneii_lcell_ff ram_expect_adr_0_ (
	.regout(ram_expect_adr_0),
	.datain(ram_expect_adr_lm0_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2)
);
  cycloneii_lcell_ff ram_expect_adr_1_ (
	.regout(ram_expect_adr_1),
	.datain(ram_expect_adr_lm1_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2)
);
  cycloneii_lcell_ff ram_expect_adr_2_ (
	.regout(ram_expect_adr_2),
	.datain(ram_expect_adr_lm2_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2)
);
  cycloneii_lcell_ff ram_expect_adr_3_ (
	.regout(ram_expect_adr_3),
	.datain(ram_expect_adr_lm3_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2)
);
  cycloneii_lcell_ff ram_expect_adr_4_ (
	.regout(ram_expect_adr_4),
	.datain(ram_expect_adr_lm4_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2)
);
  cycloneii_lcell_ff ram_expect_adr_5_ (
	.regout(ram_expect_adr_5),
	.datain(ram_expect_adr_lm5_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2)
);
  cycloneii_lcell_ff ram_expect_adr_6_ (
	.regout(ram_expect_adr_6),
	.datain(ram_expect_adr_lm6_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2)
);
  cycloneii_lcell_ff ram_expect_adr_7_ (
	.regout(ram_expect_adr_7),
	.datain(ram_expect_adr_lm7_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2)
);
  cycloneii_lcell_ff ram_expect_adr_8_ (
	.regout(ram_expect_adr_8),
	.datain(ram_expect_adr_lm8_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2)
);
  cycloneii_lcell_ff ram_expect_adr_9_ (
	.regout(ram_expect_adr_9),
	.datain(ram_expect_adr_lm9_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2)
);
  cycloneii_lcell_ff type_reg_wbm_1_ (
	.regout(type_reg_wbm_0),
	.datain(reg_data_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[3])
);
  cycloneii_lcell_ff ram_words_i_0_ (
	.regout(ram_words_i_0),
	.datain(outc1_wbm_tga_o_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(ic_wbs_adr_i_1_3_1_i_0_o2_i),
	.sload(wbm_gnt_i_0_0),
	.sdata(wbm_tga_o_0),
	.ena(wbs_cur_st[3])
);
  cycloneii_lcell_ff ram_din_valid_Z (
	.regout(ram_din_valid),
	.datain(wbs_cur_st_ns_i_a2_0_a2_0[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st_ns_i_a2_0_a2_i[2])
);
  cycloneii_lcell_ff ram_words_i_8_ (
	.regout(ram_words_i_8),
	.datain(outc1_wbm_tga_o_i_8),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(ic_wbs_adr_i_1_3_1_i_0_o2_i),
	.sload(wbm_gnt_i_0_0),
	.sdata(wbm_tga_o_8),
	.ena(wbs_cur_st[3])
);
  cycloneii_lcell_ff ram_words_i_7_ (
	.regout(ram_words_i_7),
	.datain(outc1_wbm_tga_o_i_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(ic_wbs_adr_i_1_3_1_i_0_o2_i),
	.sload(wbm_gnt_i_0_0),
	.sdata(wbm_tga_o_7),
	.ena(wbs_cur_st[3])
);
  cycloneii_lcell_ff ram_words_i_6_ (
	.regout(ram_words_i_6),
	.datain(outc1_wbm_tga_o_i_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(ic_wbs_adr_i_1_3_1_i_0_o2_i),
	.sload(wbm_gnt_i_0_0),
	.sdata(wbm_tga_o_6),
	.ena(wbs_cur_st[3])
);
  cycloneii_lcell_ff ram_words_i_5_ (
	.regout(ram_words_i_5),
	.datain(outc1_wbm_tga_o_i_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(ic_wbs_adr_i_1_3_1_i_0_o2_i),
	.sload(wbm_gnt_i_0_0),
	.sdata(wbm_tga_o_5),
	.ena(wbs_cur_st[3])
);
  cycloneii_lcell_ff ram_words_i_4_ (
	.regout(ram_words_i_4),
	.datain(outc1_wbm_tga_o_i_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(ic_wbs_adr_i_1_3_1_i_0_o2_i),
	.sload(wbm_gnt_i_0_0),
	.sdata(wbm_tga_o_4),
	.ena(wbs_cur_st[3])
);
  cycloneii_lcell_ff ram_words_i_3_ (
	.regout(ram_words_i_3),
	.datain(outc1_wbm_tga_o_i_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(ic_wbs_adr_i_1_3_1_i_0_o2_i),
	.sload(wbm_gnt_i_0_0),
	.sdata(wbm_tga_o_3),
	.ena(wbs_cur_st[3])
);
  cycloneii_lcell_ff ram_words_i_2_ (
	.regout(ram_words_i_2),
	.datain(outc1_wbm_tga_o_i_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(ic_wbs_adr_i_1_3_1_i_0_o2_i),
	.sload(wbm_gnt_i_0_0),
	.sdata(wbm_tga_o_2),
	.ena(wbs_cur_st[3])
);
  cycloneii_lcell_ff ram_words_i_1_ (
	.regout(ram_words_i_1),
	.datain(outc1_wbm_tga_o_i_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(ic_wbs_adr_i_1_3_1_i_0_o2_i),
	.sload(wbm_gnt_i_0_0),
	.sdata(wbm_tga_o_1),
	.ena(wbs_cur_st[3])
);
// @29:196
  cycloneii_lcell_ff wbs_cur_st_0_ (
	.regout(wbs_cur_st[0]),
	.datain(N_223_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:179
  cycloneii_lcell_ff wbs_cur_st_1_ (
	.regout(wbs_cur_st[1]),
	.datain(wbs_cur_st_ns_0_0_3__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:149
  cycloneii_lcell_ff wbs_cur_st_2_ (
	.regout(wbs_cur_st[2]),
	.datain(N_241_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:141
  cycloneii_lcell_ff wbs_cur_st_3_ (
	.regout(wbs_cur_st[3]),
	.datain(wbs_cur_st_ns_a2_0_a2_0_1__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:129
  cycloneii_lcell_ff wbs_cur_st_i_0_4_ (
	.regout(wbs_cur_st_i_0[4]),
	.datain(wbs_cur_st_ns_0_0_0__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:260
  cycloneii_lcell_ff ram_ready_sr_3_ (
	.regout(ram_ready_sr[3]),
	.datain(ram_ready_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:260
  cycloneii_lcell_ff ram_ready_sr_2_ (
	.regout(ram_ready_sr[2]),
	.datain(ram_ready_sr[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:260
  cycloneii_lcell_ff ram_ready_sr_1_ (
	.regout(ram_ready_sr[1]),
	.datain(ram_ready_sr[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:260
  cycloneii_lcell_ff ram_ready_sr_0_ (
	.regout(ram_ready_sr[0]),
	.datain(ram_ready_sr[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:241
  cycloneii_lcell_ff ram_ready_i_Z (
	.regout(ram_ready_i),
	.datain(N_17_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:119
  cycloneii_lcell_ff wbs_err_o_Z (
	.regout(wbs_err_o),
	.datain(N_15_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:119
  cycloneii_lcell_ff wbs_ack_o_Z (
	.regout(wbs_ack_o),
	.datain(ram_expect_adr_0_sqmuxa_1_0_o4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:119
  cycloneii_lcell_ff wbs_stall_o_i_Z (
	.regout(wbs_stall_o_i),
	.datain(wbs_stall_o_3_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:275
  cycloneii_lcell_ff ram_ready_Z (
	.regout(ram_ready),
	.datain(un19_ram_ready_sr_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @29:298
  cycloneii_lcell_comb done_cnt_c0 (
	.combout(done_cnt_c0_combout),
	.cout(done_cnt_c0_cout),
	.dataa(done_cnt_i[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam done_cnt_c0.lut_mask=16'h5555;
defparam done_cnt_c0.sum_lutc_input="cin";
// @29:298
  cycloneii_lcell_comb done_cnt_c1 (
	.combout(done_cnt_c1_combout),
	.cout(done_cnt_c1_cout),
	.dataa(done_cnt_i[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(done_cnt_c0_cout)
);
defparam done_cnt_c1.lut_mask=16'ha5f5;
defparam done_cnt_c1.sum_lutc_input="cin";
// @29:298
  cycloneii_lcell_comb done_cnt_c2 (
	.combout(done_cnt_c2_combout),
	.dataa(done_cnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(done_cnt_c1_cout)
);
defparam done_cnt_c2.lut_mask=16'ha5a5;
defparam done_cnt_c2.sum_lutc_input="cin";
// @29:119
  cycloneii_lcell_comb ram_expect_adr_c0 (
	.combout(ram_expect_adr_c0_combout),
	.cout(ram_expect_adr_c0_cout),
	.dataa(ram_expect_adr_0),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_c0.lut_mask=16'h6688;
defparam ram_expect_adr_c0.sum_lutc_input="cin";
// @29:119
  cycloneii_lcell_comb ram_expect_adr_c1 (
	.combout(ram_expect_adr_c1_combout),
	.cout(ram_expect_adr_c1_cout),
	.dataa(ram_expect_adr_1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c0_cout)
);
defparam ram_expect_adr_c1.lut_mask=16'h5aa0;
defparam ram_expect_adr_c1.sum_lutc_input="cin";
// @29:119
  cycloneii_lcell_comb ram_expect_adr_c2 (
	.combout(ram_expect_adr_c2_combout),
	.cout(ram_expect_adr_c2_cout),
	.dataa(ram_expect_adr_2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c1_cout)
);
defparam ram_expect_adr_c2.lut_mask=16'h5aa0;
defparam ram_expect_adr_c2.sum_lutc_input="cin";
// @29:119
  cycloneii_lcell_comb ram_expect_adr_c3 (
	.combout(ram_expect_adr_c3_combout),
	.cout(ram_expect_adr_c3_cout),
	.dataa(ram_expect_adr_3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c2_cout)
);
defparam ram_expect_adr_c3.lut_mask=16'h5aa0;
defparam ram_expect_adr_c3.sum_lutc_input="cin";
// @29:119
  cycloneii_lcell_comb ram_expect_adr_c4 (
	.combout(ram_expect_adr_c4_combout),
	.cout(ram_expect_adr_c4_cout),
	.dataa(ram_expect_adr_4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c3_cout)
);
defparam ram_expect_adr_c4.lut_mask=16'h5aa0;
defparam ram_expect_adr_c4.sum_lutc_input="cin";
// @29:119
  cycloneii_lcell_comb ram_expect_adr_c5 (
	.combout(ram_expect_adr_c5_combout),
	.cout(ram_expect_adr_c5_cout),
	.dataa(ram_expect_adr_5),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c4_cout)
);
defparam ram_expect_adr_c5.lut_mask=16'h5aa0;
defparam ram_expect_adr_c5.sum_lutc_input="cin";
// @29:119
  cycloneii_lcell_comb ram_expect_adr_c6 (
	.combout(ram_expect_adr_c6_combout),
	.cout(ram_expect_adr_c6_cout),
	.dataa(ram_expect_adr_6),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c5_cout)
);
defparam ram_expect_adr_c6.lut_mask=16'h5aa0;
defparam ram_expect_adr_c6.sum_lutc_input="cin";
// @29:119
  cycloneii_lcell_comb ram_expect_adr_c7 (
	.combout(ram_expect_adr_c7_combout),
	.cout(ram_expect_adr_c7_cout),
	.dataa(ram_expect_adr_7),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c6_cout)
);
defparam ram_expect_adr_c7.lut_mask=16'h5aa0;
defparam ram_expect_adr_c7.sum_lutc_input="cin";
// @29:119
  cycloneii_lcell_comb ram_expect_adr_c8 (
	.combout(ram_expect_adr_c8_combout),
	.cout(ram_expect_adr_c8_cout),
	.dataa(ram_expect_adr_8),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c7_cout)
);
defparam ram_expect_adr_c8.lut_mask=16'h5aa0;
defparam ram_expect_adr_c8.sum_lutc_input="cin";
// @29:119
  cycloneii_lcell_comb ram_expect_adr_c9 (
	.combout(ram_expect_adr_c9_combout),
	.dataa(ram_expect_adr_9),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c8_cout)
);
defparam ram_expect_adr_c9.lut_mask=16'h5a5a;
defparam ram_expect_adr_c9.sum_lutc_input="cin";
// @29:245
  cycloneii_lcell_comb ram_ready_i_proc_un37_wbs_cur_st_a_4_add0 (
	.combout(un37_wbs_cur_st_a_4_add0),
	.cout(un37_wbs_cur_st_a_4_carry_0),
	.dataa(ram_words_i_1),
	.datab(ram_words_i_2),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add0.lut_mask=16'h6688;
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add0.sum_lutc_input="cin";
// @29:245
  cycloneii_lcell_comb ram_ready_i_proc_un37_wbs_cur_st_a_4_add1 (
	.combout(un37_wbs_cur_st_a_4_add1),
	.cout(un37_wbs_cur_st_a_4_carry_1),
	.dataa(ram_words_i_2),
	.datab(ram_words_i_3),
	.datac(VCC),
	.datad(VCC),
	.cin(un37_wbs_cur_st_a_4_carry_0)
);
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add1.lut_mask=16'h96e8;
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add1.sum_lutc_input="cin";
// @29:245
  cycloneii_lcell_comb ram_ready_i_proc_un37_wbs_cur_st_a_4_add2 (
	.combout(un37_wbs_cur_st_a_4_add2),
	.cout(un37_wbs_cur_st_a_4_carry_2),
	.dataa(ram_words_i_3),
	.datab(ram_words_i_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un37_wbs_cur_st_a_4_carry_1)
);
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add2.lut_mask=16'h96e8;
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add2.sum_lutc_input="cin";
// @29:245
  cycloneii_lcell_comb ram_ready_i_proc_un37_wbs_cur_st_a_4_add3 (
	.combout(un37_wbs_cur_st_a_4_add3),
	.cout(un37_wbs_cur_st_a_4_carry_3),
	.dataa(ram_words_i_4),
	.datab(ram_words_i_5),
	.datac(VCC),
	.datad(VCC),
	.cin(un37_wbs_cur_st_a_4_carry_2)
);
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add3.lut_mask=16'h96e8;
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add3.sum_lutc_input="cin";
// @29:245
  cycloneii_lcell_comb ram_ready_i_proc_un37_wbs_cur_st_a_4_add4 (
	.combout(un37_wbs_cur_st_a_4_add4),
	.cout(un37_wbs_cur_st_a_4_carry_4),
	.dataa(ram_words_i_5),
	.datab(ram_words_i_6),
	.datac(VCC),
	.datad(VCC),
	.cin(un37_wbs_cur_st_a_4_carry_3)
);
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add4.lut_mask=16'h96e8;
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add4.sum_lutc_input="cin";
// @29:245
  cycloneii_lcell_comb ram_ready_i_proc_un37_wbs_cur_st_a_4_add5 (
	.combout(un37_wbs_cur_st_a_4_add5),
	.cout(un37_wbs_cur_st_a_4_carry_5),
	.dataa(ram_words_i_6),
	.datab(ram_words_i_7),
	.datac(VCC),
	.datad(VCC),
	.cin(un37_wbs_cur_st_a_4_carry_4)
);
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add5.lut_mask=16'h96e8;
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add5.sum_lutc_input="cin";
// @29:245
  cycloneii_lcell_comb ram_ready_i_proc_un37_wbs_cur_st_a_4_add6 (
	.combout(un37_wbs_cur_st_a_4_add6),
	.cout(un37_wbs_cur_st_a_4_carry_6),
	.dataa(ram_words_i_7),
	.datab(ram_words_i_8),
	.datac(VCC),
	.datad(VCC),
	.cin(un37_wbs_cur_st_a_4_carry_5)
);
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add6.lut_mask=16'h96e8;
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add6.sum_lutc_input="cin";
// @29:245
  cycloneii_lcell_comb ram_ready_i_proc_un37_wbs_cur_st_a_4_add7 (
	.combout(un37_wbs_cur_st_a_4_add7),
	.cout(un37_wbs_cur_st_a_4_add7_cout),
	.dataa(ram_words_i_8),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un37_wbs_cur_st_a_4_carry_6)
);
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add7.lut_mask=16'h5aa0;
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add7.sum_lutc_input="cin";
// @63:267
  cycloneii_lcell_comb ram_expect_adr_RNO_9_ (
	.combout(ram_expect_adr_lm9_x),
	.dataa(wbs_cur_st[3]),
	.datab(ram_expect_adr_c9_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_9_.lut_mask=16'h4444;
defparam ram_expect_adr_RNO_9_.sum_lutc_input="datac";
// @63:267
  cycloneii_lcell_comb ram_expect_adr_RNO_8_ (
	.combout(ram_expect_adr_lm8_x),
	.dataa(wbs_cur_st[3]),
	.datab(ram_expect_adr_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_8_.lut_mask=16'h4444;
defparam ram_expect_adr_RNO_8_.sum_lutc_input="datac";
// @63:267
  cycloneii_lcell_comb ram_expect_adr_RNO_7_ (
	.combout(ram_expect_adr_lm7_x),
	.dataa(wbs_cur_st[3]),
	.datab(ram_expect_adr_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_7_.lut_mask=16'h4444;
defparam ram_expect_adr_RNO_7_.sum_lutc_input="datac";
// @63:267
  cycloneii_lcell_comb ram_expect_adr_RNO_6_ (
	.combout(ram_expect_adr_lm6_x),
	.dataa(wbs_cur_st[3]),
	.datab(ram_expect_adr_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_6_.lut_mask=16'h4444;
defparam ram_expect_adr_RNO_6_.sum_lutc_input="datac";
// @63:267
  cycloneii_lcell_comb ram_expect_adr_RNO_5_ (
	.combout(ram_expect_adr_lm5_x),
	.dataa(wbs_cur_st[3]),
	.datab(ram_expect_adr_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_5_.lut_mask=16'h4444;
defparam ram_expect_adr_RNO_5_.sum_lutc_input="datac";
// @63:267
  cycloneii_lcell_comb ram_expect_adr_RNO_4_ (
	.combout(ram_expect_adr_lm4_x),
	.dataa(wbs_cur_st[3]),
	.datab(ram_expect_adr_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_4_.lut_mask=16'h4444;
defparam ram_expect_adr_RNO_4_.sum_lutc_input="datac";
// @63:267
  cycloneii_lcell_comb ram_expect_adr_RNO_3_ (
	.combout(ram_expect_adr_lm3_x),
	.dataa(wbs_cur_st[3]),
	.datab(ram_expect_adr_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_3_.lut_mask=16'h4444;
defparam ram_expect_adr_RNO_3_.sum_lutc_input="datac";
// @63:267
  cycloneii_lcell_comb ram_expect_adr_RNO_2_ (
	.combout(ram_expect_adr_lm2_x),
	.dataa(wbs_cur_st[3]),
	.datab(ram_expect_adr_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_2_.lut_mask=16'h4444;
defparam ram_expect_adr_RNO_2_.sum_lutc_input="datac";
// @63:267
  cycloneii_lcell_comb ram_expect_adr_RNO_1_ (
	.combout(ram_expect_adr_lm1_x),
	.dataa(wbs_cur_st[3]),
	.datab(ram_expect_adr_c1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_1_.lut_mask=16'h4444;
defparam ram_expect_adr_RNO_1_.sum_lutc_input="datac";
// @63:267
  cycloneii_lcell_comb ram_expect_adr_RNO_0_ (
	.combout(ram_expect_adr_lm0_x),
	.dataa(wbs_cur_st[3]),
	.datab(ram_expect_adr_c0_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_0_.lut_mask=16'h4444;
defparam ram_expect_adr_RNO_0_.sum_lutc_input="datac";
// @63:267
  cycloneii_lcell_comb done_cnt_RNO_2_ (
	.combout(done_cnt_lm2_x),
	.dataa(wbs_cur_st_i_0[4]),
	.datab(done_cnt_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam done_cnt_RNO_2_.lut_mask=16'h8888;
defparam done_cnt_RNO_2_.sum_lutc_input="datac";
// @63:267
  cycloneii_lcell_comb done_cnt_i_RNO_1_ (
	.combout(done_cnt_lm1_x),
	.dataa(wbs_cur_st_i_0[4]),
	.datab(done_cnt_c1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam done_cnt_i_RNO_1_.lut_mask=16'h8888;
defparam done_cnt_i_RNO_1_.sum_lutc_input="datac";
// @63:267
  cycloneii_lcell_comb done_cnt_i_RNO_0_ (
	.combout(done_cnt_lm0_x),
	.dataa(wbs_cur_st_i_0[4]),
	.datab(done_cnt_c0_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam done_cnt_i_RNO_0_.lut_mask=16'h8888;
defparam done_cnt_i_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNI1CL8_0_ (
	.combout(done_cnt_0_0_2__g2),
	.dataa(wbs_cur_st_i_0[4]),
	.datab(wbs_cur_st[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbs_cur_st_RNI1CL8_0_.lut_mask=16'hdddd;
defparam wbs_cur_st_RNI1CL8_0_.sum_lutc_input="datac";
// @29:119
  cycloneii_lcell_comb wbs_cur_st_ns_i_a2_0_a2_0_9_2_2_ (
	.combout(wbs_cur_st_ns_i_a2_0_a2_0_9_2[2]),
	.dataa(ram_expect_adr_7),
	.datab(ram_expect_adr_5),
	.datac(VCC),
	.datad(VCC)
);
defparam wbs_cur_st_ns_i_a2_0_a2_0_9_2_2_.lut_mask=16'h8888;
defparam wbs_cur_st_ns_i_a2_0_a2_0_9_2_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_ready_RNO (
	.combout(un19_ram_ready_sr_0_g0),
	.dataa(ram_ready_sr[0]),
	.datab(ram_ready_sr[1]),
	.datac(ram_ready_sr[2]),
	.datad(ram_ready_sr[3])
);
defparam ram_ready_RNO.lut_mask=16'hfffe;
defparam ram_ready_RNO.sum_lutc_input="datac";
// @29:119
  cycloneii_lcell_comb wbs_cur_st_ns_i_a2_0_a2_0_9_4_2_ (
	.combout(wbs_cur_st_ns_i_a2_0_a2_0_9_4[2]),
	.dataa(ram_expect_adr_1),
	.datab(ram_expect_adr_6),
	.datac(ram_expect_adr_2),
	.datad(ram_expect_adr_8)
);
defparam wbs_cur_st_ns_i_a2_0_a2_0_9_4_2_.lut_mask=16'h8000;
defparam wbs_cur_st_ns_i_a2_0_a2_0_9_4_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_ready_i_RNO_2 (
	.combout(N_17_i_0_g0_2),
	.dataa(ram_expect_adr_3),
	.datab(ram_expect_adr_9),
	.datac(un37_wbs_cur_st_a_4_add2),
	.datad(un37_wbs_cur_st_a_4[8])
);
defparam ram_ready_i_RNO_2.lut_mask=16'h8421;
defparam ram_ready_i_RNO_2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_ready_i_RNO_0 (
	.combout(N_17_i_0_g0_3),
	.dataa(ram_expect_adr_4),
	.datab(ram_expect_adr_5),
	.datac(un37_wbs_cur_st_a_4_add3),
	.datad(un37_wbs_cur_st_a_4_add4)
);
defparam ram_ready_i_RNO_0.lut_mask=16'h8421;
defparam ram_ready_i_RNO_0.sum_lutc_input="datac";
// @29:152
  cycloneii_lcell_comb wbs_fsm_proc_un6_wbs_cyc_i_NE_4 (
	.combout(un6_wbs_cyc_i_NE_4),
	.dataa(ram_expect_adr_2),
	.datab(ram_expect_adr_1),
	.datac(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.datad(ic_wbs_adr_i_1_1_1_i_i_a2)
);
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE_4.lut_mask=16'h7bde;
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE_4.sum_lutc_input="datac";
// @29:119
  cycloneii_lcell_comb wbs_cur_st_ns_i_a2_0_a2_0_9_2_ (
	.combout(wbs_cur_st_ns_i_a2_0_a2_0_9[2]),
	.dataa(ram_expect_adr_3),
	.datab(ram_expect_adr_4),
	.datac(wbs_cur_st_ns_i_a2_0_a2_0_9_2[2]),
	.datad(wbs_cur_st_ns_i_a2_0_a2_0_9_4[2])
);
defparam wbs_cur_st_ns_i_a2_0_a2_0_9_2_.lut_mask=16'h8000;
defparam wbs_cur_st_ns_i_a2_0_a2_0_9_2_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb wbs_stall_o_i_RNIJMQB (
	.combout(wr_wbs_reg_cyc_2_2),
	.dataa(wbs_stall_o_i),
	.datab(wbs_gnt_i_0_rep1_0),
	.datac(wbs_gnt_rep1_0),
	.datad(wbm_cur_st_0)
);
defparam wbs_stall_o_i_RNIJMQB.lut_mask=16'h0004;
defparam wbs_stall_o_i_RNIJMQB.sum_lutc_input="datac";
// @29:152
  cycloneii_lcell_comb wbs_fsm_proc_un6_wbs_cyc_i_9_0_0_x3 (
	.combout(un6_wbs_cyc_i_9_0_0_x3),
	.dataa(ram_expect_adr_9),
	.datab(ic_wbs_adr_i_1_9_1_a4_0_a2),
	.datac(VCC),
	.datad(VCC)
);
defparam wbs_fsm_proc_un6_wbs_cyc_i_9_0_0_x3.lut_mask=16'h6666;
defparam wbs_fsm_proc_un6_wbs_cyc_i_9_0_0_x3.sum_lutc_input="datac";
// @29:152
  cycloneii_lcell_comb wbs_fsm_proc_un6_wbs_cyc_i_8_0_0_x3_a (
	.combout(un6_wbs_cyc_i_8_0_0_x3_a),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(wbs_gnt_rep1_0),
	.datac(VCC),
	.datad(VCC)
);
defparam wbs_fsm_proc_un6_wbs_cyc_i_8_0_0_x3_a.lut_mask=16'h2222;
defparam wbs_fsm_proc_un6_wbs_cyc_i_8_0_0_x3_a.sum_lutc_input="datac";
// @29:152
  cycloneii_lcell_comb wbs_fsm_proc_un6_wbs_cyc_i_8_0_0_x3 (
	.combout(un6_wbs_cyc_i_8_0_0_x3),
	.dataa(ram_expect_adr_8),
	.datab(cur_st_rep1_0),
	.datac(adrint_i_m3_i_m3_4),
	.datad(un6_wbs_cyc_i_8_0_0_x3_a)
);
defparam wbs_fsm_proc_un6_wbs_cyc_i_8_0_0_x3.lut_mask=16'h6aaa;
defparam wbs_fsm_proc_un6_wbs_cyc_i_8_0_0_x3.sum_lutc_input="datac";
// @29:119
  cycloneii_lcell_comb wbs_cur_st_ns_i_a2_0_a2_0_2_ (
	.combout(wbs_cur_st_ns_i_a2_0_a2_0[2]),
	.dataa(ram_expect_adr_0),
	.datab(ram_expect_adr_9),
	.datac(wbs_cur_st[3]),
	.datad(wbs_cur_st_ns_i_a2_0_a2_0_9[2])
);
defparam wbs_cur_st_ns_i_a2_0_a2_0_2_.lut_mask=16'hf7ff;
defparam wbs_cur_st_ns_i_a2_0_a2_0_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_0_1_ (
	.combout(wbs_cur_st_ns_0_0_3__g2),
	.dataa(ram_expect_adr_0),
	.datab(ram_expect_adr_9),
	.datac(wbs_cur_st[2]),
	.datad(wbs_cur_st_ns_i_a2_0_a2_0_9[2])
);
defparam wbs_cur_st_RNO_0_1_.lut_mask=16'h8000;
defparam wbs_cur_st_RNO_0_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_ready_i_RNO_4 (
	.combout(N_17_i_0_g0_4_a),
	.dataa(ram_expect_adr_1),
	.datab(ram_expect_adr_2),
	.datac(un37_wbs_cur_st_a_4_add0),
	.datad(un37_wbs_cur_st_a_4_add1)
);
defparam ram_ready_i_RNO_4.lut_mask=16'h7bde;
defparam ram_ready_i_RNO_4.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_ready_i_RNO_3 (
	.combout(N_17_i_0_g0_4),
	.dataa(ram_expect_adr_6),
	.datab(wbs_cur_st[2]),
	.datac(un37_wbs_cur_st_a_4_add5),
	.datad(N_17_i_0_g0_4_a)
);
defparam ram_ready_i_RNO_3.lut_mask=16'h0084;
defparam ram_ready_i_RNO_3.sum_lutc_input="datac";
// @29:128
  cycloneii_lcell_comb wbs_fsm_proc_wbs_err_o_5_d1_i_o2_1 (
	.combout(wbs_err_o_5_d1_i_o2_1),
	.dataa(ic_wbs_tgc_i_i_0_a2_0),
	.datab(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.datac(ic_wbs_adr_i_1_3_1_i_0_o2),
	.datad(un13_ic_wbm_cyc_o_i_m3_i_m3)
);
defparam wbs_fsm_proc_wbs_err_o_5_d1_i_o2_1.lut_mask=16'h7fff;
defparam wbs_fsm_proc_wbs_err_o_5_d1_i_o2_1.sum_lutc_input="datac";
// @29:119
  cycloneii_lcell_comb wbs_cur_st_ns_0_a2_0_3_ (
	.combout(wbs_cur_st_ns_0_a2_0[3]),
	.dataa(wbs_cur_st[1]),
	.datab(ic_wbs_tgc_i_i_0_a2_0),
	.datac(ic_wbs_adr_i_1_3_1_i_0_o2),
	.datad(un13_ic_wbm_cyc_o_i_m3_i_m3)
);
defparam wbs_cur_st_ns_0_a2_0_3_.lut_mask=16'h8000;
defparam wbs_cur_st_ns_0_a2_0_3_.sum_lutc_input="datac";
// @29:119
  cycloneii_lcell_comb wbs_cur_st_ns_0_o4_0_ (
	.combout(wbs_cur_st_ns_0_o4[0]),
	.dataa(wbm_busy_d2_i),
	.datab(ic_wbs_tgc_i_i_0_a2_0),
	.datac(ic_wbs_adr_i_1_3_1_i_0_o2),
	.datad(un13_ic_wbm_cyc_o_i_m3_i_m3)
);
defparam wbs_cur_st_ns_0_o4_0_.lut_mask=16'h7fff;
defparam wbs_cur_st_ns_0_o4_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_ready_i_RNO_1 (
	.combout(N_17_i_0_g0_7),
	.dataa(ram_expect_adr_7),
	.datab(un37_wbs_cur_st_a_4_add6),
	.datac(N_17_i_0_g0_2),
	.datad(N_17_i_0_g0_4)
);
defparam ram_ready_i_RNO_1.lut_mask=16'h9000;
defparam ram_ready_i_RNO_1.sum_lutc_input="datac";
// @29:152
  cycloneii_lcell_comb wbs_fsm_proc_un6_wbs_cyc_i_NE_0 (
	.combout(un6_wbs_cyc_i_NE_0),
	.dataa(ram_expect_adr_6),
	.datab(ram_expect_adr_3),
	.datac(ic_wbs_adr_i_1_3_1_i_0),
	.datad(ic_wbs_adr_i_1_6_1_a4_0_a2)
);
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE_0.lut_mask=16'hd7eb;
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE_0.sum_lutc_input="datac";
// @29:152
  cycloneii_lcell_comb wbs_fsm_proc_un6_wbs_cyc_i_NE_1 (
	.combout(un6_wbs_cyc_i_NE_1),
	.dataa(ram_expect_adr_7),
	.datab(ram_expect_adr_5),
	.datac(ic_wbs_adr_i_1_5_1_a4_0_a2),
	.datad(ic_wbs_adr_i_1_7_1_a4_0_a2)
);
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE_1.lut_mask=16'h7dbe;
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE_1.sum_lutc_input="datac";
// @29:152
  cycloneii_lcell_comb wbs_fsm_proc_un6_wbs_cyc_i_NE_2 (
	.combout(un6_wbs_cyc_i_NE_2),
	.dataa(ram_expect_adr_4),
	.datab(adrint_i_m3_i_m3_0),
	.datac(ic_wbs_adr_i_1_3_1_i_0_o2),
	.datad(un6_wbs_cyc_i_8_0_0_x3)
);
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE_2.lut_mask=16'hff6a;
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE_2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_3_ (
	.combout(wbs_cur_st_ns_a2_0_a2_0_1__g0),
	.dataa(wbm_busy_d2_i),
	.datab(wbs_cur_st_i_0[4]),
	.datac(wr_wbs_cmp_cyc),
	.datad(VCC)
);
defparam wbs_cur_st_RNO_3_.lut_mask=16'h2020;
defparam wbs_cur_st_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_0_ (
	.combout(N_223_i_0_g0),
	.dataa(done_cnt[2]),
	.datab(wbs_cur_st[0]),
	.datac(wbs_cur_st[1]),
	.datad(wr_wbs_cmp_cyc)
);
defparam wbs_cur_st_RNO_0_.lut_mask=16'h04f4;
defparam wbs_cur_st_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_ready_i_RNO (
	.combout(N_17_i_0_g0),
	.dataa(ram_expect_adr_8),
	.datab(un37_wbs_cur_st_a_4_add7),
	.datac(N_17_i_0_g0_3),
	.datad(N_17_i_0_g0_7)
);
defparam ram_ready_i_RNO.lut_mask=16'h9000;
defparam ram_ready_i_RNO.sum_lutc_input="datac";
// @29:152
  cycloneii_lcell_comb wbs_fsm_proc_un6_wbs_cyc_i_NE_6 (
	.combout(un6_wbs_cyc_i_NE_6),
	.dataa(ram_expect_adr_0),
	.datab(ic_wbs_adr_i_1_0_1_i_i_a2),
	.datac(un6_wbs_cyc_i_9_0_0_x3),
	.datad(un6_wbs_cyc_i_NE_1)
);
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE_6.lut_mask=16'hfff6;
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE_6.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_i_0_RNO_4_ (
	.combout(wbs_cur_st_ns_0_0_0__g0_0),
	.dataa(wbs_cur_st_i_0[4]),
	.datab(done_cnt[2]),
	.datac(wbs_cur_st[0]),
	.datad(wbs_cur_st_ns_0_o4[0])
);
defparam wbs_cur_st_i_0_RNO_4_.lut_mask=16'h2a3f;
defparam wbs_cur_st_i_0_RNO_4_.sum_lutc_input="datac";
// @29:119
  cycloneii_lcell_comb wbs_cur_st_ns_i_a2_0_a2_2_ (
	.combout(wbs_cur_st_ns_i_a2_0_a2_i[2]),
	.dataa(wbs_cur_st[2]),
	.datab(wbs_cur_st[3]),
	.datac(ic_wbs_stb_i_0_a4_0_a2_0),
	.datad(wr_wbs_cmp_cyc)
);
defparam wbs_cur_st_ns_i_a2_0_a2_2_.lut_mask=16'heccc;
defparam wbs_cur_st_ns_i_a2_0_a2_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_1_ (
	.combout(wbs_cur_st_ns_0_0_3__g0),
	.dataa(wbs_cur_st[2]),
	.datab(wbs_cur_st_ns_0_0_3__g2),
	.datac(wbs_err_o_5_d1_i_o2_1),
	.datad(wbs_cur_st_ns_0_a2_0[3])
);
defparam wbs_cur_st_RNO_1_.lut_mask=16'hffec;
defparam wbs_cur_st_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_2_ (
	.combout(N_241_i_0_g0),
	.dataa(wbs_cur_st[2]),
	.datab(wbs_cur_st[3]),
	.datac(wbs_cur_st_ns_i_a2_0_a2_0[2]),
	.datad(wbs_err_o_5_d1_i_o2_1)
);
defparam wbs_cur_st_RNO_2_.lut_mask=16'hc0e0;
defparam wbs_cur_st_RNO_2_.sum_lutc_input="datac";
// @29:152
  cycloneii_lcell_comb wbs_fsm_proc_un6_wbs_cyc_i_NE (
	.combout(un6_wbs_cyc_i_NE),
	.dataa(un6_wbs_cyc_i_NE_2),
	.datab(un6_wbs_cyc_i_NE_0),
	.datac(un6_wbs_cyc_i_NE_4),
	.datad(un6_wbs_cyc_i_NE_6)
);
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE.lut_mask=16'hfffe;
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE.sum_lutc_input="datac";
  cycloneii_lcell_comb wbs_stall_o_i_RNO (
	.combout(wbs_stall_o_3_i),
	.dataa(wbs_cur_st[2]),
	.datab(wbs_cur_st[3]),
	.datac(ic_wbs_stb_i_0_a4_0_a2_0),
	.datad(wr_wbs_cmp_cyc)
);
defparam wbs_stall_o_i_RNO.lut_mask=16'heccc;
defparam wbs_stall_o_i_RNO.sum_lutc_input="datac";
// @29:119
  cycloneii_lcell_comb ram_expect_adr_0_sqmuxa_1_0_o4_cZ (
	.combout(ram_expect_adr_0_sqmuxa_1_0_o4),
	.dataa(wbs_cur_st[2]),
	.datab(ic_wbs_stb_i_0_a4_0_a2_0),
	.datac(wr_wbs_cmp_cyc),
	.datad(un6_wbs_cyc_i_NE)
);
defparam ram_expect_adr_0_sqmuxa_1_0_o4_cZ.lut_mask=16'h0080;
defparam ram_expect_adr_0_sqmuxa_1_0_o4_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_fsm_proc_un6_wbs_cyc_i_NE_RNI3B7I (
	.combout(ram_expect_adr_0_0_9__g2),
	.dataa(wbs_cur_st[2]),
	.datab(wbs_cur_st[3]),
	.datac(wbs_err_o_5_d1_i_o2_1),
	.datad(un6_wbs_cyc_i_NE)
);
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE_RNI3B7I.lut_mask=16'hccce;
defparam wbs_fsm_proc_un6_wbs_cyc_i_NE_RNI3B7I.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_err_o_RNO (
	.combout(N_15_i_0_g0),
	.dataa(wbs_cur_st[2]),
	.datab(wbs_cur_st[1]),
	.datac(wbs_err_o_5_d1_i_o2_1),
	.datad(un6_wbs_cyc_i_NE)
);
defparam wbs_err_o_RNO.lut_mask=16'h0e0c;
defparam wbs_err_o_RNO.sum_lutc_input="datac";
// @29:245
  cycloneii_lcell_comb ram_ready_i_proc_un37_wbs_cur_st_a_4_add7_term (
	.combout(un37_wbs_cur_st_a_4[8]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un37_wbs_cur_st_a_4_add7_cout)
);
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add7_term.lut_mask=16'hf0f0;
defparam ram_ready_i_proc_un37_wbs_cur_st_a_4_add7_term.sum_lutc_input="cin";
//@64:512
//@29:119
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  ic_wbs_adr_i_1_3_1_i_0_o2_i = ~ ic_wbs_adr_i_1_3_1_i_0_o2;
endmodule /* mem_ctrl_wr_wbs */

// VQM4.1+ 
module mem_ctrl_wr_wbm (
  type_reg_wbm_d2_0,
  ram_num_words_d2_8,
  ram_num_words_d2_7,
  ram_num_words_d2_6,
  ram_num_words_d2_5,
  ram_num_words_d2_4,
  ram_num_words_d2_3,
  ram_num_words_d2_2,
  ram_num_words_d2_1,
  ram_num_words_d2_0,
  ram_1st_data_0,
  ram_1st_data_1,
  ram_1st_data_2,
  ram_1st_data_3,
  ram_1st_data_4,
  ram_1st_data_5,
  ram_1st_data_6,
  ram_1st_data_7,
  ram_1st_data_8,
  ram_1st_data_9,
  ram_1st_data_10,
  ram_1st_data_11,
  ram_1st_data_12,
  ram_1st_data_13,
  ram_1st_data_14,
  ram_1st_data_15,
  wbm_tga_o_0,
  wbm_tga_o_1,
  wbm_tga_o_2,
  wbm_tga_o_3,
  wbm_tga_o_4,
  wbm_tga_o_5,
  wbm_tga_o_6,
  wbm_tga_o_7,
  wr_cnt_to_rd_0,
  wr_cnt_to_rd_1,
  wr_cnt_to_rd_2,
  wr_cnt_to_rd_3,
  wr_cnt_to_rd_4,
  wr_cnt_to_rd_5,
  wr_cnt_to_rd_6,
  wr_cnt_to_rd_7,
  wr_cnt_to_rd_8,
  wr_cnt_to_rd_9,
  wr_cnt_to_rd_10,
  wr_cnt_to_rd_11,
  wr_cnt_to_rd_12,
  wr_cnt_to_rd_13,
  wr_cnt_to_rd_14,
  wr_cnt_to_rd_15,
  wr_cnt_to_rd_16,
  wr_cnt_to_rd_17,
  wbm_cur_st_2,
  ram_addr_out_i_8,
  ram_addr_out_i_7,
  ram_addr_out_i_6,
  ram_addr_out_i_5,
  ram_addr_out_i_4,
  ram_addr_out_i_3,
  ram_addr_out_i_2,
  ram_addr_out_i_1,
  ram_addr_out_i_0,
  ram_data_out_swap_8,
  ram_data_out_swap_9,
  ram_data_out_swap_10,
  ram_data_out_swap_11,
  ram_data_out_swap_12,
  ram_data_out_swap_13,
  ram_data_out_swap_14,
  ram_data_out_swap_15,
  ram_data_out_swap_0,
  ram_data_out_swap_1,
  ram_data_out_swap_2,
  ram_data_out_swap_3,
  ram_data_out_swap_4,
  ram_data_out_swap_5,
  ram_data_out_swap_6,
  ram_data_out_swap_7,
  cur_wr_addr_0,
  cur_wr_addr_1,
  cur_wr_addr_2,
  cur_wr_addr_3,
  cur_wr_addr_4,
  cur_wr_addr_5,
  cur_wr_addr_6,
  cur_wr_addr_7,
  cur_wr_addr_8,
  cur_wr_addr_9,
  cur_wr_addr_10,
  cur_wr_addr_11,
  cur_wr_addr_12,
  cur_wr_addr_13,
  cur_wr_addr_14,
  cur_wr_addr_15,
  cur_wr_addr_16,
  cur_wr_addr_17,
  cur_wr_addr_18,
  cur_wr_addr_19,
  cur_wr_addr_20,
  cur_wr_addr_21,
  wbs_ack_o_i,
  wbs_err_o,
  wr_gnt_i_i,
  wr_bank_val,
  wbs_stall_o_0,
  wbm_cyc_o,
  wr_gnt,
  ram_ready_flt,
  un67_wbm_cur_st_1_o3,
  arbiter_req,
  wbm_busy_i_0,
  bank_switch_1,
  wbm_stb_internal,
  dat_1st_bool_i,
  r_274_0_g2_i,
  r_255_0_g2_i,
  sync_rst_out,
  clk_133_c
)
;
input type_reg_wbm_d2_0 ;
input ram_num_words_d2_8 ;
input ram_num_words_d2_7 ;
input ram_num_words_d2_6 ;
input ram_num_words_d2_5 ;
input ram_num_words_d2_4 ;
input ram_num_words_d2_3 ;
input ram_num_words_d2_2 ;
input ram_num_words_d2_1 ;
input ram_num_words_d2_0 ;
output ram_1st_data_0 ;
output ram_1st_data_1 ;
output ram_1st_data_2 ;
output ram_1st_data_3 ;
output ram_1st_data_4 ;
output ram_1st_data_5 ;
output ram_1st_data_6 ;
output ram_1st_data_7 ;
output ram_1st_data_8 ;
output ram_1st_data_9 ;
output ram_1st_data_10 ;
output ram_1st_data_11 ;
output ram_1st_data_12 ;
output ram_1st_data_13 ;
output ram_1st_data_14 ;
output ram_1st_data_15 ;
output wbm_tga_o_0 ;
output wbm_tga_o_1 ;
output wbm_tga_o_2 ;
output wbm_tga_o_3 ;
output wbm_tga_o_4 ;
output wbm_tga_o_5 ;
output wbm_tga_o_6 ;
output wbm_tga_o_7 ;
output wr_cnt_to_rd_0 ;
output wr_cnt_to_rd_1 ;
output wr_cnt_to_rd_2 ;
output wr_cnt_to_rd_3 ;
output wr_cnt_to_rd_4 ;
output wr_cnt_to_rd_5 ;
output wr_cnt_to_rd_6 ;
output wr_cnt_to_rd_7 ;
output wr_cnt_to_rd_8 ;
output wr_cnt_to_rd_9 ;
output wr_cnt_to_rd_10 ;
output wr_cnt_to_rd_11 ;
output wr_cnt_to_rd_12 ;
output wr_cnt_to_rd_13 ;
output wr_cnt_to_rd_14 ;
output wr_cnt_to_rd_15 ;
output wr_cnt_to_rd_16 ;
output wr_cnt_to_rd_17 ;
output wbm_cur_st_2 ;
output ram_addr_out_i_8 ;
output ram_addr_out_i_7 ;
output ram_addr_out_i_6 ;
output ram_addr_out_i_5 ;
output ram_addr_out_i_4 ;
output ram_addr_out_i_3 ;
output ram_addr_out_i_2 ;
output ram_addr_out_i_1 ;
output ram_addr_out_i_0 ;
input ram_data_out_swap_8 ;
input ram_data_out_swap_9 ;
input ram_data_out_swap_10 ;
input ram_data_out_swap_11 ;
input ram_data_out_swap_12 ;
input ram_data_out_swap_13 ;
input ram_data_out_swap_14 ;
input ram_data_out_swap_15 ;
input ram_data_out_swap_0 ;
input ram_data_out_swap_1 ;
input ram_data_out_swap_2 ;
input ram_data_out_swap_3 ;
input ram_data_out_swap_4 ;
input ram_data_out_swap_5 ;
input ram_data_out_swap_6 ;
input ram_data_out_swap_7 ;
output cur_wr_addr_0 ;
output cur_wr_addr_1 ;
output cur_wr_addr_2 ;
output cur_wr_addr_3 ;
output cur_wr_addr_4 ;
output cur_wr_addr_5 ;
output cur_wr_addr_6 ;
output cur_wr_addr_7 ;
output cur_wr_addr_8 ;
output cur_wr_addr_9 ;
output cur_wr_addr_10 ;
output cur_wr_addr_11 ;
output cur_wr_addr_12 ;
output cur_wr_addr_13 ;
output cur_wr_addr_14 ;
output cur_wr_addr_15 ;
output cur_wr_addr_16 ;
output cur_wr_addr_17 ;
output cur_wr_addr_18 ;
output cur_wr_addr_19 ;
output cur_wr_addr_20 ;
output cur_wr_addr_21 ;
input wbs_ack_o_i ;
input wbs_err_o ;
input wr_gnt_i_i ;
input wr_bank_val ;
input wbs_stall_o_0 ;
output wbm_cyc_o ;
input wr_gnt ;
input ram_ready_flt ;
output un67_wbm_cur_st_1_o3 ;
output arbiter_req ;
output wbm_busy_i_0 ;
output bank_switch_1 ;
output wbm_stb_internal ;
output dat_1st_bool_i ;
input r_274_0_g2_i ;
input r_255_0_g2_i ;
input sync_rst_out ;
input clk_133_c ;
wire type_reg_wbm_d2_0 ;
wire ram_num_words_d2_8 ;
wire ram_num_words_d2_7 ;
wire ram_num_words_d2_6 ;
wire ram_num_words_d2_5 ;
wire ram_num_words_d2_4 ;
wire ram_num_words_d2_3 ;
wire ram_num_words_d2_2 ;
wire ram_num_words_d2_1 ;
wire ram_num_words_d2_0 ;
wire ram_1st_data_0 ;
wire ram_1st_data_1 ;
wire ram_1st_data_2 ;
wire ram_1st_data_3 ;
wire ram_1st_data_4 ;
wire ram_1st_data_5 ;
wire ram_1st_data_6 ;
wire ram_1st_data_7 ;
wire ram_1st_data_8 ;
wire ram_1st_data_9 ;
wire ram_1st_data_10 ;
wire ram_1st_data_11 ;
wire ram_1st_data_12 ;
wire ram_1st_data_13 ;
wire ram_1st_data_14 ;
wire ram_1st_data_15 ;
wire wbm_tga_o_0 ;
wire wbm_tga_o_1 ;
wire wbm_tga_o_2 ;
wire wbm_tga_o_3 ;
wire wbm_tga_o_4 ;
wire wbm_tga_o_5 ;
wire wbm_tga_o_6 ;
wire wbm_tga_o_7 ;
wire wr_cnt_to_rd_0 ;
wire wr_cnt_to_rd_1 ;
wire wr_cnt_to_rd_2 ;
wire wr_cnt_to_rd_3 ;
wire wr_cnt_to_rd_4 ;
wire wr_cnt_to_rd_5 ;
wire wr_cnt_to_rd_6 ;
wire wr_cnt_to_rd_7 ;
wire wr_cnt_to_rd_8 ;
wire wr_cnt_to_rd_9 ;
wire wr_cnt_to_rd_10 ;
wire wr_cnt_to_rd_11 ;
wire wr_cnt_to_rd_12 ;
wire wr_cnt_to_rd_13 ;
wire wr_cnt_to_rd_14 ;
wire wr_cnt_to_rd_15 ;
wire wr_cnt_to_rd_16 ;
wire wr_cnt_to_rd_17 ;
wire wbm_cur_st_2 ;
wire ram_addr_out_i_8 ;
wire ram_addr_out_i_7 ;
wire ram_addr_out_i_6 ;
wire ram_addr_out_i_5 ;
wire ram_addr_out_i_4 ;
wire ram_addr_out_i_3 ;
wire ram_addr_out_i_2 ;
wire ram_addr_out_i_1 ;
wire ram_addr_out_i_0 ;
wire ram_data_out_swap_8 ;
wire ram_data_out_swap_9 ;
wire ram_data_out_swap_10 ;
wire ram_data_out_swap_11 ;
wire ram_data_out_swap_12 ;
wire ram_data_out_swap_13 ;
wire ram_data_out_swap_14 ;
wire ram_data_out_swap_15 ;
wire ram_data_out_swap_0 ;
wire ram_data_out_swap_1 ;
wire ram_data_out_swap_2 ;
wire ram_data_out_swap_3 ;
wire ram_data_out_swap_4 ;
wire ram_data_out_swap_5 ;
wire ram_data_out_swap_6 ;
wire ram_data_out_swap_7 ;
wire cur_wr_addr_0 ;
wire cur_wr_addr_1 ;
wire cur_wr_addr_2 ;
wire cur_wr_addr_3 ;
wire cur_wr_addr_4 ;
wire cur_wr_addr_5 ;
wire cur_wr_addr_6 ;
wire cur_wr_addr_7 ;
wire cur_wr_addr_8 ;
wire cur_wr_addr_9 ;
wire cur_wr_addr_10 ;
wire cur_wr_addr_11 ;
wire cur_wr_addr_12 ;
wire cur_wr_addr_13 ;
wire cur_wr_addr_14 ;
wire cur_wr_addr_15 ;
wire cur_wr_addr_16 ;
wire cur_wr_addr_17 ;
wire cur_wr_addr_18 ;
wire cur_wr_addr_19 ;
wire cur_wr_addr_20 ;
wire cur_wr_addr_21 ;
wire wbs_ack_o_i ;
wire wbs_err_o ;
wire wr_gnt_i_i ;
wire wr_bank_val ;
wire wbs_stall_o_0 ;
wire wbm_cyc_o ;
wire wr_gnt ;
wire ram_ready_flt ;
wire un67_wbm_cur_st_1_o3 ;
wire arbiter_req ;
wire wbm_busy_i_0 ;
wire bank_switch_1 ;
wire wbm_stb_internal ;
wire dat_1st_bool_i ;
wire r_274_0_g2_i ;
wire r_255_0_g2_i ;
wire sync_rst_out ;
wire clk_133_c ;
wire [22:1] un1_cur_wr_addr_combout;
wire [18:0] sum_wr_cnt;
wire [1:0] inc_sum_wr_cnt;
wire [15:0] ram_samp_dt;
wire [7:0] ram_words_cnt;
wire [8:0] wbm_cur_st;
wire [7:0] addr_pipe;
wire [8:0] ack_i_cnt_i;
wire [18:0] wr_cnt;
wire [8:0] ram_words_left;
wire [6:6] wbm_cur_st_ns_i;
wire [9:4] wbm_cur_st_i;
wire [7:0] ack_i_cnt_7_i_m2;
wire [6:0] un1_ram_words_left_0_i_m2;
wire [0:0] ram_words_cnt_RNIHMV9_0_cout;
wire [7:0] un1_ram_words_left_21;
wire [5:0] un1_ram_words_left_21_cout;
wire [7:7] un1_ram_words_left_0_i;
wire [0:0] un1_ram_words_left_21_a_cout;
wire [20:1] un1_cur_wr_addr_cout;
wire [1:1] un1_cur_wr_addr_a_cout;
wire [7:0] ram_words_cnt_12_m_0_a2;
wire [0:0] wbm_cur_st_ns_a3_0;
wire [7:0] ram_words_cnt_3;
wire [2:2] wbm_cur_st_ns_i_a3_0;
wire [5:5] ram_words_cnt_12_m_0_a2_2;
wire [0:0] ram_words_cnt_12_m_0_a2_3;
wire [0:0] ram_words_cnt_i;
wire cur_wr_addr_11_iv_i_0_21__g0 ;
wire cur_wr_addr_11_20_0_g1 ;
wire sum_wr_cnt_1_0_18__g1 ;
wire un5_sum_wr_cnt_add18 ;
wire sum_wr_cnt_1_0_17__g1 ;
wire un5_sum_wr_cnt_add17 ;
wire sum_wr_cnt_1_0_16__g1 ;
wire un5_sum_wr_cnt_add16 ;
wire sum_wr_cnt_1_0_15__g1 ;
wire un5_sum_wr_cnt_add15 ;
wire sum_wr_cnt_1_0_14__g1 ;
wire un5_sum_wr_cnt_add14 ;
wire sum_wr_cnt_1_0_13__g1 ;
wire un5_sum_wr_cnt_add13 ;
wire sum_wr_cnt_1_0_12__g1 ;
wire un5_sum_wr_cnt_add12 ;
wire sum_wr_cnt_1_0_11__g1 ;
wire un5_sum_wr_cnt_add11 ;
wire sum_wr_cnt_1_0_10__g1 ;
wire un5_sum_wr_cnt_add10 ;
wire sum_wr_cnt_1_0_9__g1 ;
wire un5_sum_wr_cnt_add9 ;
wire sum_wr_cnt_1_0_8__g1 ;
wire un5_sum_wr_cnt_add8 ;
wire sum_wr_cnt_1_0_7__g1 ;
wire un5_sum_wr_cnt_add7 ;
wire sum_wr_cnt_1_0_6__g1 ;
wire un5_sum_wr_cnt_add6 ;
wire sum_wr_cnt_1_0_5__g1 ;
wire un5_sum_wr_cnt_add5 ;
wire sum_wr_cnt_1_0_4__g1 ;
wire un5_sum_wr_cnt_add4 ;
wire sum_wr_cnt_1_0_3__g1 ;
wire un5_sum_wr_cnt_add3 ;
wire sum_wr_cnt_1_0_2__g1 ;
wire un5_sum_wr_cnt_add2 ;
wire sum_wr_cnt_1_0_1__g1 ;
wire un5_sum_wr_cnt_add1 ;
wire sum_wr_cnt_1_0_0__g1 ;
wire un5_sum_wr_cnt_add0 ;
wire un1_addr_pipe_add7 ;
wire addr_pipe_1_0_0__g2_i ;
wire un1_addr_pipe_add6 ;
wire un1_addr_pipe_add5 ;
wire un1_addr_pipe_add4 ;
wire un1_addr_pipe_add3 ;
wire un1_addr_pipe_add2 ;
wire un1_addr_pipe_add1 ;
wire un1_addr_pipe_add0 ;
wire ack_i_cnt_lm0 ;
wire ack_i_cnt_lm1 ;
wire ack_i_cnt_lm2 ;
wire ack_i_cnt_lm3 ;
wire ack_i_cnt_lm4 ;
wire ack_i_cnt_lm5 ;
wire ack_i_cnt_lm6 ;
wire ack_i_cnt_lm7 ;
wire ack_i_cnt_lm8_x ;
wire wr_cnt_lm0_x ;
wire wr_cnt_lm1_x ;
wire wr_cnt_lm2_x ;
wire wr_cnt_lm3_x ;
wire wr_cnt_lm4_x ;
wire wr_cnt_lm5_x ;
wire wr_cnt_lm6_x ;
wire wr_cnt_lm7_x ;
wire wr_cnt_lm8_x ;
wire wr_cnt_lm9_x ;
wire wr_cnt_lm10_x ;
wire wr_cnt_lm11_x ;
wire wr_cnt_lm12_x ;
wire wr_cnt_lm13_x ;
wire wr_cnt_lm14_x ;
wire wr_cnt_lm15_x ;
wire wr_cnt_lm16_x ;
wire wr_cnt_lm17_x ;
wire wr_cnt_lm18_x ;
wire ram_addr_out_i_lm0_x ;
wire r_283_0_g2_i ;
wire ram_addr_out_i_lm1_x ;
wire ram_addr_out_i_lm2_x ;
wire ram_addr_out_i_lm3_x ;
wire ram_addr_out_i_lm4_x ;
wire ram_addr_out_i_lm5_x ;
wire ram_addr_out_i_lm6_x ;
wire ram_addr_out_i_lm7_x ;
wire ram_addr_out_i_lm8_x ;
wire ram_words_left_lm0 ;
wire r_292_0_g2 ;
wire ram_words_left_lm1 ;
wire ram_words_left_lm2 ;
wire ram_words_left_lm3 ;
wire ram_words_left_lm4 ;
wire ram_words_left_lm5 ;
wire ram_words_left_lm6 ;
wire ram_words_left_lm7 ;
wire ram_words_left_lm8 ;
wire sum_pipe_bool_0_0_g0_i_o4 ;
wire N_1029_i_0_g0 ;
wire wbm_cur_st_ns_0_0_3__g0_0 ;
wire N_549_i_0_g0 ;
wire wbm_cur_st_ns_0_1__g0 ;
wire wbm_cur_st_ns_0_0__g0 ;
wire ram_words_cnt_12_m_0_0_7__g0 ;
wire ram_words_cnt_12_m_0_0_6__g0 ;
wire ram_words_cnt_12_m_0_0_5__g0 ;
wire ram_words_cnt_12_m_0_0_4__g0 ;
wire ram_words_cnt_12_m_0_0_3__g0 ;
wire ram_words_cnt_12_m_0_0_2__g0 ;
wire ram_words_cnt_12_m_0_0_1__g0 ;
wire ram_words_cnt_12_m_0_0_0__g0 ;
wire un34_wbm_cur_st ;
wire wbm_tga_o_1_0_7__g2 ;
wire wbm_tga_o_1_0_7__g0_i_o4 ;
wire wbm_tga_o_1_0_6__g2 ;
wire wbm_tga_o_1_0_5__g2 ;
wire wbm_tga_o_1_0_4__g2 ;
wire wbm_tga_o_1_0_3__g2 ;
wire wbm_tga_o_1_0_2__g2 ;
wire wbm_tga_o_1_0_1__g2 ;
wire wbm_tga_o_1_0_0__g2 ;
wire ram_1st_data_1_0_0__g2_i ;
wire sum_pipe_bool ;
wire sum_pipe_bool_RNO ;
wire wbm_stb_internal_3_0_0_a2 ;
wire dat_1st_bool_0_0_g0_i_o4 ;
wire wbm_stb_internal_0_0_g2 ;
wire wbm_stb_internal_0_0_g0_i_o4_i ;
wire wbm_cyc_internal ;
wire wbm_cyc_internal_4_i ;
wire neg_cyc_bool ;
wire neg_cyc_bool_0_sqmuxa_1_7 ;
wire ram_cnt_zero_bool ;
wire ram_cnt_zero_bool_1_0_a2_0_g0 ;
wire err_i_status ;
wire err_i_status_2_0_g0 ;
wire ram_ready_der ;
wire N_5_i_0_g0 ;
wire ram_latch_1st_dat_i ;
wire wbm_busy_i_0_RNO_0 ;
wire ack_i_cnt_c0_combout ;
wire ack_i_cnt_c0_cout ;
wire ack_i_cnt_c1_combout ;
wire ack_i_cnt_c1_cout ;
wire ack_i_cnt_c2_combout ;
wire ack_i_cnt_c2_cout ;
wire ack_i_cnt_c3_combout ;
wire ack_i_cnt_c3_cout ;
wire ack_i_cnt_c4_combout ;
wire ack_i_cnt_c4_cout ;
wire ack_i_cnt_c5_combout ;
wire ack_i_cnt_c5_cout ;
wire ack_i_cnt_c6_combout ;
wire ack_i_cnt_c6_cout ;
wire ack_i_cnt_c7_combout ;
wire ack_i_cnt_c7_cout ;
wire ack_i_cnt_c8_combout ;
wire wr_cnt_c0_combout ;
wire wr_cnt_c0_cout ;
wire wr_cnt_c1_combout ;
wire wr_cnt_c1_cout ;
wire wr_cnt_c2_combout ;
wire wr_cnt_c2_cout ;
wire wr_cnt_c3_combout ;
wire wr_cnt_c3_cout ;
wire wr_cnt_c4_combout ;
wire wr_cnt_c4_cout ;
wire wr_cnt_c5_combout ;
wire wr_cnt_c5_cout ;
wire wr_cnt_c6_combout ;
wire wr_cnt_c6_cout ;
wire wr_cnt_c7_combout ;
wire wr_cnt_c7_cout ;
wire wr_cnt_c8_combout ;
wire wr_cnt_c8_cout ;
wire wr_cnt_c9_combout ;
wire wr_cnt_c9_cout ;
wire wr_cnt_c10_combout ;
wire wr_cnt_c10_cout ;
wire wr_cnt_c11_combout ;
wire wr_cnt_c11_cout ;
wire wr_cnt_c12_combout ;
wire wr_cnt_c12_cout ;
wire wr_cnt_c13_combout ;
wire wr_cnt_c13_cout ;
wire wr_cnt_c14_combout ;
wire wr_cnt_c14_cout ;
wire wr_cnt_c15_combout ;
wire wr_cnt_c15_cout ;
wire wr_cnt_c16_combout ;
wire wr_cnt_c16_cout ;
wire wr_cnt_c17_combout ;
wire wr_cnt_c17_cout ;
wire wr_cnt_c18_combout ;
wire ram_addr_out_i_c0_combout ;
wire ram_addr_out_i_c0_cout ;
wire VCC ;
wire ram_addr_out_i_c1_combout ;
wire ram_addr_out_i_c1_cout ;
wire ram_addr_out_i_c2_combout ;
wire ram_addr_out_i_c2_cout ;
wire ram_addr_out_i_c3_combout ;
wire ram_addr_out_i_c3_cout ;
wire ram_addr_out_i_c4_combout ;
wire ram_addr_out_i_c4_cout ;
wire ram_addr_out_i_c5_combout ;
wire ram_addr_out_i_c5_cout ;
wire ram_addr_out_i_c6_combout ;
wire ram_addr_out_i_c6_cout ;
wire ram_addr_out_i_c7_combout ;
wire ram_addr_out_i_c7_cout ;
wire ram_addr_out_i_c8_combout ;
wire ram_words_left_c0_combout ;
wire ram_words_left_c0_cout ;
wire ram_words_left_c1_combout ;
wire ram_words_left_c1_cout ;
wire ram_words_left_c2_combout ;
wire ram_words_left_c2_cout ;
wire ram_words_left_c3_combout ;
wire ram_words_left_c3_cout ;
wire ram_words_left_c4_combout ;
wire ram_words_left_c4_cout ;
wire ram_words_left_c5_combout ;
wire ram_words_left_c5_cout ;
wire ram_words_left_c6_combout ;
wire ram_words_left_c6_cout ;
wire ram_words_left_c7_combout ;
wire ram_words_left_c7_cout ;
wire ram_words_left_c8_combout ;
wire lt_0 ;
wire lt_1 ;
wire lt_2 ;
wire lt_3 ;
wire lt_4 ;
wire lt_5 ;
wire lt_6 ;
wire lt7 ;
wire lt_0_0 ;
wire lt_1_0 ;
wire lt_2_0 ;
wire lt_3_0 ;
wire lt_4_0 ;
wire lt_5_0 ;
wire lt_6_0 ;
wire lt7_0 ;
wire un1_ram_words_left_add1 ;
wire un1_ram_words_left_carry_1 ;
wire un1_ram_words_left_add2 ;
wire un1_ram_words_left_carry_2 ;
wire un1_ram_words_left_add3 ;
wire un1_ram_words_left_carry_3 ;
wire un1_ram_words_left_add4 ;
wire un1_ram_words_left_carry_4 ;
wire un1_ram_words_left_add5 ;
wire un1_ram_words_left_carry_5 ;
wire un1_ram_words_left_add6 ;
wire un1_ram_words_left_carry_6 ;
wire un1_ram_words_left_add7 ;
wire un1_addr_pipe_carry_0 ;
wire un1_addr_pipe_carry_1 ;
wire un1_addr_pipe_carry_2 ;
wire un1_addr_pipe_carry_3 ;
wire un1_addr_pipe_carry_4 ;
wire un1_addr_pipe_carry_5 ;
wire un1_addr_pipe_carry_6 ;
wire un1_wbm_cur_st_19_0 ;
wire GND ;
wire un5_sum_wr_cnt_carry_0 ;
wire un5_sum_wr_cnt_carry_1 ;
wire un5_sum_wr_cnt_carry_2 ;
wire un5_sum_wr_cnt_carry_3 ;
wire un5_sum_wr_cnt_carry_4 ;
wire un5_sum_wr_cnt_carry_5 ;
wire un5_sum_wr_cnt_carry_6 ;
wire un5_sum_wr_cnt_carry_7 ;
wire un5_sum_wr_cnt_carry_8 ;
wire un5_sum_wr_cnt_carry_9 ;
wire un5_sum_wr_cnt_carry_10 ;
wire un5_sum_wr_cnt_carry_11 ;
wire un5_sum_wr_cnt_carry_12 ;
wire un5_sum_wr_cnt_carry_13 ;
wire un5_sum_wr_cnt_carry_14 ;
wire un5_sum_wr_cnt_carry_15 ;
wire un5_sum_wr_cnt_carry_16 ;
wire un5_sum_wr_cnt_carry_17 ;
wire un1_wbm_cur_st_23_i ;
wire un1_wbm_cur_st_25 ;
wire wbm_cur_st_ns_0_0_3__g0_0_a3 ;
wire un1_wbm_cur_st_9_0_a2 ;
wire ram_1st_data_1_sqmuxa_0_o2 ;
wire ram_1st_data_0_sqmuxa_0_o2_i_a2 ;
wire un1_wbm_cur_st_12_0_o3_i_o2_0 ;
wire ram_cnt_zero_bool_1_0_a2_0_g0_2 ;
wire ram_words_cnt_0_sqmuxa_1 ;
wire un1_wbm_cur_st_19_0_a2_0 ;
wire ram_cnt_zero_bool_1_0_a2_0_g0_4 ;
wire un4_ram_cnt_zero_bool_i_a2_0_a2_4 ;
wire un4_ram_cnt_zero_bool_i_a2_0_a2_5 ;
wire neg_cyc_bool_0_sqmuxa_1_7_5 ;
wire un34_wbm_cur_st_1 ;
wire un34_wbm_cur_st_2 ;
wire un34_wbm_cur_st_3 ;
wire un34_wbm_cur_st_4 ;
wire un34_wbm_cur_st_5 ;
wire un34_wbm_cur_st_6 ;
wire un34_wbm_cur_st_7 ;
wire un34_wbm_cur_st_8 ;
wire un34_wbm_cur_st_9 ;
wire un34_wbm_cur_st_10 ;
wire wbm_cyc_internal_4_i_o2 ;
wire wbm_cur_st_ns_0_0__g0_1 ;
wire neg_cyc_bool_0_sqmuxa_1_7_6 ;
wire neg_cyc_bool_0_sqmuxa_1_7_7 ;
wire dat_1st_bool_0_0_g0_i_o4_1 ;
wire un4_ram_cnt_zero_bool_i_a2_0_a2 ;
wire un34_wbm_cur_st_16 ;
wire un34_wbm_cur_st_17 ;
wire r_283_0_g2_1 ;
wire ram_words_cnt_12_m_0_0_7__g0_0 ;
wire ram_words_cnt_12_m_0_0_4__g0_0 ;
wire ram_words_cnt_12_m_0_0_3__g0_0 ;
wire ram_words_cnt_12_m_0_0_2__g0_0 ;
wire ram_words_cnt_12_m_0_0_1__g0_0 ;
wire ram_words_cnt_12_m_0_0_6__g0_0 ;
wire ram_words_cnt_12_m_0_0_0__g0_0 ;
wire un1_ram_words_cnt_0_sqmuxa_1_i_0_a2 ;
wire ram_words_cnt_12_m_0_0_4__g0_1 ;
wire N_549_i_0_g0_1873 ;
wire ram_words_cnt_12_m_0_0_5__g0_a ;
wire N_36734 ;
wire N_467 ;
wire N_466 ;
wire N_465 ;
wire N_464 ;
wire N_463 ;
wire N_462 ;
wire N_461 ;
wire N_460 ;
wire N_459 ;
wire N_458 ;
wire sync_rst_out_i ;
wire wbm_tga_o_1_0_7__g0_i_o4_i ;
wire cur_wr_addr_11_20_0_g1_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @28:187
  cycloneii_lcell_ff cur_wr_addr_21_ (
	.regout(cur_wr_addr_21),
	.datain(cur_wr_addr_11_iv_i_0_21__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_20_ (
	.regout(cur_wr_addr_20),
	.datain(un1_cur_wr_addr_combout[21]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_19_ (
	.regout(cur_wr_addr_19),
	.datain(un1_cur_wr_addr_combout[20]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_18_ (
	.regout(cur_wr_addr_18),
	.datain(un1_cur_wr_addr_combout[19]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_17_ (
	.regout(cur_wr_addr_17),
	.datain(un1_cur_wr_addr_combout[18]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_16_ (
	.regout(cur_wr_addr_16),
	.datain(un1_cur_wr_addr_combout[17]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_15_ (
	.regout(cur_wr_addr_15),
	.datain(un1_cur_wr_addr_combout[16]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_14_ (
	.regout(cur_wr_addr_14),
	.datain(un1_cur_wr_addr_combout[15]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_13_ (
	.regout(cur_wr_addr_13),
	.datain(un1_cur_wr_addr_combout[14]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_12_ (
	.regout(cur_wr_addr_12),
	.datain(un1_cur_wr_addr_combout[13]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_11_ (
	.regout(cur_wr_addr_11),
	.datain(un1_cur_wr_addr_combout[12]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_10_ (
	.regout(cur_wr_addr_10),
	.datain(un1_cur_wr_addr_combout[11]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_9_ (
	.regout(cur_wr_addr_9),
	.datain(un1_cur_wr_addr_combout[10]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_8_ (
	.regout(cur_wr_addr_8),
	.datain(un1_cur_wr_addr_combout[9]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_7_ (
	.regout(cur_wr_addr_7),
	.datain(un1_cur_wr_addr_combout[8]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_6_ (
	.regout(cur_wr_addr_6),
	.datain(un1_cur_wr_addr_combout[7]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_5_ (
	.regout(cur_wr_addr_5),
	.datain(un1_cur_wr_addr_combout[6]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_4_ (
	.regout(cur_wr_addr_4),
	.datain(un1_cur_wr_addr_combout[5]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_3_ (
	.regout(cur_wr_addr_3),
	.datain(un1_cur_wr_addr_combout[4]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_2_ (
	.regout(cur_wr_addr_2),
	.datain(un1_cur_wr_addr_combout[3]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_1_ (
	.regout(cur_wr_addr_1),
	.datain(un1_cur_wr_addr_combout[2]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff cur_wr_addr_0_ (
	.regout(cur_wr_addr_0),
	.datain(un1_cur_wr_addr_combout[1]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(cur_wr_addr_11_20_0_g1_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_18_ (
	.regout(sum_wr_cnt[18]),
	.datain(sum_wr_cnt_1_0_18__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add18),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_17_ (
	.regout(sum_wr_cnt[17]),
	.datain(sum_wr_cnt_1_0_17__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add17),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_16_ (
	.regout(sum_wr_cnt[16]),
	.datain(sum_wr_cnt_1_0_16__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add16),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_15_ (
	.regout(sum_wr_cnt[15]),
	.datain(sum_wr_cnt_1_0_15__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add15),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_14_ (
	.regout(sum_wr_cnt[14]),
	.datain(sum_wr_cnt_1_0_14__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add14),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_13_ (
	.regout(sum_wr_cnt[13]),
	.datain(sum_wr_cnt_1_0_13__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add13),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_12_ (
	.regout(sum_wr_cnt[12]),
	.datain(sum_wr_cnt_1_0_12__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add12),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_11_ (
	.regout(sum_wr_cnt[11]),
	.datain(sum_wr_cnt_1_0_11__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add11),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_10_ (
	.regout(sum_wr_cnt[10]),
	.datain(sum_wr_cnt_1_0_10__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add10),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_9_ (
	.regout(sum_wr_cnt[9]),
	.datain(sum_wr_cnt_1_0_9__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add9),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_8_ (
	.regout(sum_wr_cnt[8]),
	.datain(sum_wr_cnt_1_0_8__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add8),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_7_ (
	.regout(sum_wr_cnt[7]),
	.datain(sum_wr_cnt_1_0_7__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add7),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_6_ (
	.regout(sum_wr_cnt[6]),
	.datain(sum_wr_cnt_1_0_6__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add6),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_5_ (
	.regout(sum_wr_cnt[5]),
	.datain(sum_wr_cnt_1_0_5__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add5),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_4_ (
	.regout(sum_wr_cnt[4]),
	.datain(sum_wr_cnt_1_0_4__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add4),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_3_ (
	.regout(sum_wr_cnt[3]),
	.datain(sum_wr_cnt_1_0_3__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add3),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_2_ (
	.regout(sum_wr_cnt[2]),
	.datain(sum_wr_cnt_1_0_2__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add2),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_1_ (
	.regout(sum_wr_cnt[1]),
	.datain(sum_wr_cnt_1_0_1__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add1),
	.ena(VCC)
);
  cycloneii_lcell_ff sum_wr_cnt_0_ (
	.regout(sum_wr_cnt[0]),
	.datain(sum_wr_cnt_1_0_0__g1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_sum_wr_cnt[0]),
	.sdata(un5_sum_wr_cnt_add0),
	.ena(VCC)
);
  cycloneii_lcell_ff ram_samp_dt_15_ (
	.regout(ram_samp_dt[15]),
	.datain(ram_data_out_swap_7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_14_ (
	.regout(ram_samp_dt[14]),
	.datain(ram_data_out_swap_6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_13_ (
	.regout(ram_samp_dt[13]),
	.datain(ram_data_out_swap_5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_12_ (
	.regout(ram_samp_dt[12]),
	.datain(ram_data_out_swap_4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_11_ (
	.regout(ram_samp_dt[11]),
	.datain(ram_data_out_swap_3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_10_ (
	.regout(ram_samp_dt[10]),
	.datain(ram_data_out_swap_2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_9_ (
	.regout(ram_samp_dt[9]),
	.datain(ram_data_out_swap_1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_8_ (
	.regout(ram_samp_dt[8]),
	.datain(ram_data_out_swap_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_7_ (
	.regout(ram_samp_dt[7]),
	.datain(ram_data_out_swap_15),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_6_ (
	.regout(ram_samp_dt[6]),
	.datain(ram_data_out_swap_14),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_5_ (
	.regout(ram_samp_dt[5]),
	.datain(ram_data_out_swap_13),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_4_ (
	.regout(ram_samp_dt[4]),
	.datain(ram_data_out_swap_12),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_3_ (
	.regout(ram_samp_dt[3]),
	.datain(ram_data_out_swap_11),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_2_ (
	.regout(ram_samp_dt[2]),
	.datain(ram_data_out_swap_10),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_1_ (
	.regout(ram_samp_dt[1]),
	.datain(ram_data_out_swap_9),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff ram_samp_dt_0_ (
	.regout(ram_samp_dt[0]),
	.datain(ram_data_out_swap_8),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st[0])
);
  cycloneii_lcell_ff addr_pipe_7_ (
	.regout(addr_pipe[7]),
	.datain(un1_addr_pipe_add7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_pipe_1_0_0__g2_i)
);
  cycloneii_lcell_ff addr_pipe_6_ (
	.regout(addr_pipe[6]),
	.datain(un1_addr_pipe_add6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_pipe_1_0_0__g2_i)
);
  cycloneii_lcell_ff addr_pipe_5_ (
	.regout(addr_pipe[5]),
	.datain(un1_addr_pipe_add5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_pipe_1_0_0__g2_i)
);
  cycloneii_lcell_ff addr_pipe_4_ (
	.regout(addr_pipe[4]),
	.datain(un1_addr_pipe_add4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_pipe_1_0_0__g2_i)
);
  cycloneii_lcell_ff addr_pipe_3_ (
	.regout(addr_pipe[3]),
	.datain(un1_addr_pipe_add3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_pipe_1_0_0__g2_i)
);
  cycloneii_lcell_ff addr_pipe_2_ (
	.regout(addr_pipe[2]),
	.datain(un1_addr_pipe_add2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_pipe_1_0_0__g2_i)
);
  cycloneii_lcell_ff addr_pipe_1_ (
	.regout(addr_pipe[1]),
	.datain(un1_addr_pipe_add1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_pipe_1_0_0__g2_i)
);
  cycloneii_lcell_ff addr_pipe_0_ (
	.regout(addr_pipe[0]),
	.datain(un1_addr_pipe_add0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_pipe_1_0_0__g2_i)
);
// @28:550
  cycloneii_lcell_ff ack_i_cnt_i_0_ (
	.regout(ack_i_cnt_i[0]),
	.datain(ack_i_cnt_lm0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_255_0_g2_i)
);
// @28:550
  cycloneii_lcell_ff ack_i_cnt_i_1_ (
	.regout(ack_i_cnt_i[1]),
	.datain(ack_i_cnt_lm1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_255_0_g2_i)
);
// @28:550
  cycloneii_lcell_ff ack_i_cnt_i_2_ (
	.regout(ack_i_cnt_i[2]),
	.datain(ack_i_cnt_lm2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_255_0_g2_i)
);
// @28:550
  cycloneii_lcell_ff ack_i_cnt_i_3_ (
	.regout(ack_i_cnt_i[3]),
	.datain(ack_i_cnt_lm3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_255_0_g2_i)
);
// @28:550
  cycloneii_lcell_ff ack_i_cnt_i_4_ (
	.regout(ack_i_cnt_i[4]),
	.datain(ack_i_cnt_lm4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_255_0_g2_i)
);
// @28:550
  cycloneii_lcell_ff ack_i_cnt_i_5_ (
	.regout(ack_i_cnt_i[5]),
	.datain(ack_i_cnt_lm5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_255_0_g2_i)
);
// @28:550
  cycloneii_lcell_ff ack_i_cnt_i_6_ (
	.regout(ack_i_cnt_i[6]),
	.datain(ack_i_cnt_lm6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_255_0_g2_i)
);
// @28:550
  cycloneii_lcell_ff ack_i_cnt_i_7_ (
	.regout(ack_i_cnt_i[7]),
	.datain(ack_i_cnt_lm7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_255_0_g2_i)
);
// @28:550
  cycloneii_lcell_ff ack_i_cnt_i_8_ (
	.regout(ack_i_cnt_i[8]),
	.datain(ack_i_cnt_lm8_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_255_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_0_ (
	.regout(wr_cnt[0]),
	.datain(wr_cnt_lm0_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_1_ (
	.regout(wr_cnt[1]),
	.datain(wr_cnt_lm1_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_2_ (
	.regout(wr_cnt[2]),
	.datain(wr_cnt_lm2_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_3_ (
	.regout(wr_cnt[3]),
	.datain(wr_cnt_lm3_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_4_ (
	.regout(wr_cnt[4]),
	.datain(wr_cnt_lm4_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_5_ (
	.regout(wr_cnt[5]),
	.datain(wr_cnt_lm5_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_6_ (
	.regout(wr_cnt[6]),
	.datain(wr_cnt_lm6_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_7_ (
	.regout(wr_cnt[7]),
	.datain(wr_cnt_lm7_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_8_ (
	.regout(wr_cnt[8]),
	.datain(wr_cnt_lm8_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_9_ (
	.regout(wr_cnt[9]),
	.datain(wr_cnt_lm9_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_10_ (
	.regout(wr_cnt[10]),
	.datain(wr_cnt_lm10_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_11_ (
	.regout(wr_cnt[11]),
	.datain(wr_cnt_lm11_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_12_ (
	.regout(wr_cnt[12]),
	.datain(wr_cnt_lm12_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_13_ (
	.regout(wr_cnt[13]),
	.datain(wr_cnt_lm13_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_14_ (
	.regout(wr_cnt[14]),
	.datain(wr_cnt_lm14_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_15_ (
	.regout(wr_cnt[15]),
	.datain(wr_cnt_lm15_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_16_ (
	.regout(wr_cnt[16]),
	.datain(wr_cnt_lm16_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_17_ (
	.regout(wr_cnt[17]),
	.datain(wr_cnt_lm17_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:588
  cycloneii_lcell_ff wr_cnt_18_ (
	.regout(wr_cnt[18]),
	.datain(wr_cnt_lm18_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_274_0_g2_i)
);
// @28:187
  cycloneii_lcell_ff ram_addr_out_i_0_ (
	.regout(ram_addr_out_i_0),
	.datain(ram_addr_out_i_lm0_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_283_0_g2_i)
);
// @28:187
  cycloneii_lcell_ff ram_addr_out_i_1_ (
	.regout(ram_addr_out_i_1),
	.datain(ram_addr_out_i_lm1_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_283_0_g2_i)
);
// @28:187
  cycloneii_lcell_ff ram_addr_out_i_2_ (
	.regout(ram_addr_out_i_2),
	.datain(ram_addr_out_i_lm2_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_283_0_g2_i)
);
// @28:187
  cycloneii_lcell_ff ram_addr_out_i_3_ (
	.regout(ram_addr_out_i_3),
	.datain(ram_addr_out_i_lm3_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_283_0_g2_i)
);
// @28:187
  cycloneii_lcell_ff ram_addr_out_i_4_ (
	.regout(ram_addr_out_i_4),
	.datain(ram_addr_out_i_lm4_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_283_0_g2_i)
);
// @28:187
  cycloneii_lcell_ff ram_addr_out_i_5_ (
	.regout(ram_addr_out_i_5),
	.datain(ram_addr_out_i_lm5_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_283_0_g2_i)
);
// @28:187
  cycloneii_lcell_ff ram_addr_out_i_6_ (
	.regout(ram_addr_out_i_6),
	.datain(ram_addr_out_i_lm6_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_283_0_g2_i)
);
// @28:187
  cycloneii_lcell_ff ram_addr_out_i_7_ (
	.regout(ram_addr_out_i_7),
	.datain(ram_addr_out_i_lm7_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_283_0_g2_i)
);
// @28:187
  cycloneii_lcell_ff ram_addr_out_i_8_ (
	.regout(ram_addr_out_i_8),
	.datain(ram_addr_out_i_lm8_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_283_0_g2_i)
);
// @28:187
  cycloneii_lcell_ff ram_words_left_0_ (
	.regout(ram_words_left[0]),
	.datain(ram_words_left_lm0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_292_0_g2)
);
// @28:187
  cycloneii_lcell_ff ram_words_left_1_ (
	.regout(ram_words_left[1]),
	.datain(ram_words_left_lm1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_292_0_g2)
);
// @28:187
  cycloneii_lcell_ff ram_words_left_2_ (
	.regout(ram_words_left[2]),
	.datain(ram_words_left_lm2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_292_0_g2)
);
// @28:187
  cycloneii_lcell_ff ram_words_left_3_ (
	.regout(ram_words_left[3]),
	.datain(ram_words_left_lm3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_292_0_g2)
);
// @28:187
  cycloneii_lcell_ff ram_words_left_4_ (
	.regout(ram_words_left[4]),
	.datain(ram_words_left_lm4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_292_0_g2)
);
// @28:187
  cycloneii_lcell_ff ram_words_left_5_ (
	.regout(ram_words_left[5]),
	.datain(ram_words_left_lm5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_292_0_g2)
);
// @28:187
  cycloneii_lcell_ff ram_words_left_6_ (
	.regout(ram_words_left[6]),
	.datain(ram_words_left_lm6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_292_0_g2)
);
// @28:187
  cycloneii_lcell_ff ram_words_left_7_ (
	.regout(ram_words_left[7]),
	.datain(ram_words_left_lm7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_292_0_g2)
);
// @28:187
  cycloneii_lcell_ff ram_words_left_8_ (
	.regout(ram_words_left[8]),
	.datain(ram_words_left_lm8),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_292_0_g2)
);
// @28:355
  cycloneii_lcell_ff wbm_cur_st_0_ (
	.regout(wbm_cur_st[0]),
	.datain(sum_pipe_bool_0_0_g0_i_o4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:343
  cycloneii_lcell_ff wbm_cur_st_1_ (
	.regout(wbm_cur_st[1]),
	.datain(N_1029_i_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:403
  cycloneii_lcell_ff wbm_cur_st_2_ (
	.regout(wbm_cur_st_2),
	.datain(wbm_cur_st[4]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:380
  cycloneii_lcell_ff wbm_cur_st_3_ (
	.regout(wbm_cur_st[3]),
	.datain(wbm_cur_st_ns_i[6]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:400
  cycloneii_lcell_ff wbm_cur_st_4_ (
	.regout(wbm_cur_st[4]),
	.datain(wbm_cur_st[5]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:390
  cycloneii_lcell_ff wbm_cur_st_5_ (
	.regout(wbm_cur_st[5]),
	.datain(wbm_cur_st[3]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:303
  cycloneii_lcell_ff wbm_cur_st_6_ (
	.regout(wbm_cur_st[6]),
	.datain(wbm_cur_st_ns_0_0_3__g0_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:261
  cycloneii_lcell_ff wbm_cur_st_7_ (
	.regout(wbm_cur_st[7]),
	.datain(N_549_i_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:232
  cycloneii_lcell_ff wbm_cur_st_8_ (
	.regout(wbm_cur_st[8]),
	.datain(wbm_cur_st_ns_0_1__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:202
  cycloneii_lcell_ff wbm_cur_st_i_9_ (
	.regout(wbm_cur_st_i[9]),
	.datain(wbm_cur_st_ns_0_0__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:610
  cycloneii_lcell_ff inc_sum_wr_cnt_1_ (
	.regout(inc_sum_wr_cnt[1]),
	.datain(wbm_cur_st_2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:610
  cycloneii_lcell_ff inc_sum_wr_cnt_0_ (
	.regout(inc_sum_wr_cnt[0]),
	.datain(wbm_cur_st[0]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff ram_words_cnt_7_ (
	.regout(ram_words_cnt[7]),
	.datain(ram_words_cnt_12_m_0_0_7__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff ram_words_cnt_6_ (
	.regout(ram_words_cnt[6]),
	.datain(ram_words_cnt_12_m_0_0_6__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff ram_words_cnt_5_ (
	.regout(ram_words_cnt[5]),
	.datain(ram_words_cnt_12_m_0_0_5__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff ram_words_cnt_4_ (
	.regout(ram_words_cnt[4]),
	.datain(ram_words_cnt_12_m_0_0_4__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff ram_words_cnt_3_ (
	.regout(ram_words_cnt[3]),
	.datain(ram_words_cnt_12_m_0_0_3__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff ram_words_cnt_2_ (
	.regout(ram_words_cnt[2]),
	.datain(ram_words_cnt_12_m_0_0_2__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff ram_words_cnt_1_ (
	.regout(ram_words_cnt[1]),
	.datain(ram_words_cnt_12_m_0_0_1__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:187
  cycloneii_lcell_ff ram_words_cnt_0_ (
	.regout(ram_words_cnt[0]),
	.datain(ram_words_cnt_12_m_0_0_0__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_17_ (
	.regout(wr_cnt_to_rd_17),
	.datain(wr_cnt[17]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_16_ (
	.regout(wr_cnt_to_rd_16),
	.datain(wr_cnt[16]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_15_ (
	.regout(wr_cnt_to_rd_15),
	.datain(wr_cnt[15]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_14_ (
	.regout(wr_cnt_to_rd_14),
	.datain(wr_cnt[14]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_13_ (
	.regout(wr_cnt_to_rd_13),
	.datain(wr_cnt[13]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_12_ (
	.regout(wr_cnt_to_rd_12),
	.datain(wr_cnt[12]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_11_ (
	.regout(wr_cnt_to_rd_11),
	.datain(wr_cnt[11]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_10_ (
	.regout(wr_cnt_to_rd_10),
	.datain(wr_cnt[10]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_9_ (
	.regout(wr_cnt_to_rd_9),
	.datain(wr_cnt[9]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_8_ (
	.regout(wr_cnt_to_rd_8),
	.datain(wr_cnt[8]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_7_ (
	.regout(wr_cnt_to_rd_7),
	.datain(wr_cnt[7]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_6_ (
	.regout(wr_cnt_to_rd_6),
	.datain(wr_cnt[6]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_5_ (
	.regout(wr_cnt_to_rd_5),
	.datain(wr_cnt[5]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_4_ (
	.regout(wr_cnt_to_rd_4),
	.datain(wr_cnt[4]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_3_ (
	.regout(wr_cnt_to_rd_3),
	.datain(wr_cnt[3]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_2_ (
	.regout(wr_cnt_to_rd_2),
	.datain(wr_cnt[2]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_1_ (
	.regout(wr_cnt_to_rd_1),
	.datain(wr_cnt[1]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:459
  cycloneii_lcell_ff wr_cnt_to_rd_0_ (
	.regout(wr_cnt_to_rd_0),
	.datain(wr_cnt[0]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wbm_cur_st)
);
// @28:187
  cycloneii_lcell_ff wbm_tga_o_7_ (
	.regout(wbm_tga_o_7),
	.datain(wbm_tga_o_1_0_7__g2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_1_0_7__g0_i_o4_i)
);
// @28:187
  cycloneii_lcell_ff wbm_tga_o_6_ (
	.regout(wbm_tga_o_6),
	.datain(wbm_tga_o_1_0_6__g2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_1_0_7__g0_i_o4_i)
);
// @28:187
  cycloneii_lcell_ff wbm_tga_o_5_ (
	.regout(wbm_tga_o_5),
	.datain(wbm_tga_o_1_0_5__g2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_1_0_7__g0_i_o4_i)
);
// @28:187
  cycloneii_lcell_ff wbm_tga_o_4_ (
	.regout(wbm_tga_o_4),
	.datain(wbm_tga_o_1_0_4__g2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_1_0_7__g0_i_o4_i)
);
// @28:187
  cycloneii_lcell_ff wbm_tga_o_3_ (
	.regout(wbm_tga_o_3),
	.datain(wbm_tga_o_1_0_3__g2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_1_0_7__g0_i_o4_i)
);
// @28:187
  cycloneii_lcell_ff wbm_tga_o_2_ (
	.regout(wbm_tga_o_2),
	.datain(wbm_tga_o_1_0_2__g2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_1_0_7__g0_i_o4_i)
);
// @28:187
  cycloneii_lcell_ff wbm_tga_o_1_ (
	.regout(wbm_tga_o_1),
	.datain(wbm_tga_o_1_0_1__g2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_1_0_7__g0_i_o4_i)
);
// @28:187
  cycloneii_lcell_ff wbm_tga_o_0_ (
	.regout(wbm_tga_o_0),
	.datain(wbm_tga_o_1_0_0__g2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_1_0_7__g0_i_o4_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_15_ (
	.regout(ram_1st_data_15),
	.datain(ram_data_out_swap_7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_14_ (
	.regout(ram_1st_data_14),
	.datain(ram_data_out_swap_6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_13_ (
	.regout(ram_1st_data_13),
	.datain(ram_data_out_swap_5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_12_ (
	.regout(ram_1st_data_12),
	.datain(ram_data_out_swap_4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_11_ (
	.regout(ram_1st_data_11),
	.datain(ram_data_out_swap_3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_10_ (
	.regout(ram_1st_data_10),
	.datain(ram_data_out_swap_2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_9_ (
	.regout(ram_1st_data_9),
	.datain(ram_data_out_swap_1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_8_ (
	.regout(ram_1st_data_8),
	.datain(ram_data_out_swap_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_7_ (
	.regout(ram_1st_data_7),
	.datain(ram_data_out_swap_15),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_6_ (
	.regout(ram_1st_data_6),
	.datain(ram_data_out_swap_14),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_5_ (
	.regout(ram_1st_data_5),
	.datain(ram_data_out_swap_13),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_4_ (
	.regout(ram_1st_data_4),
	.datain(ram_data_out_swap_12),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_3_ (
	.regout(ram_1st_data_3),
	.datain(ram_data_out_swap_11),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_2_ (
	.regout(ram_1st_data_2),
	.datain(ram_data_out_swap_10),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_1_ (
	.regout(ram_1st_data_1),
	.datain(ram_data_out_swap_9),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:504
  cycloneii_lcell_ff ram_1st_data_0_ (
	.regout(ram_1st_data_0),
	.datain(ram_data_out_swap_8),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_1st_data_1_0_0__g2_i)
);
// @28:187
  cycloneii_lcell_ff sum_pipe_bool_Z (
	.regout(sum_pipe_bool),
	.datain(sum_pipe_bool_RNO),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(ram_words_cnt_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(sum_pipe_bool_0_0_g0_i_o4)
);
// @28:504
  cycloneii_lcell_ff dat_1st_bool_i_Z (
	.regout(dat_1st_bool_i),
	.datain(wbm_stb_internal_3_0_0_a2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(dat_1st_bool_0_0_g0_i_o4)
);
// @28:187
  cycloneii_lcell_ff wbm_stb_internal_Z (
	.regout(wbm_stb_internal),
	.datain(wbm_stb_internal_0_0_g2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_stb_internal_0_0_g0_i_o4_i)
);
// @28:187
  cycloneii_lcell_ff wbm_cyc_internal_Z (
	.regout(wbm_cyc_internal),
	.datain(wbm_cyc_internal_4_i),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_i[4])
);
// @28:483
  cycloneii_lcell_ff bank_switch_1_Z (
	.regout(bank_switch_1),
	.datain(un34_wbm_cur_st),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:550
  cycloneii_lcell_ff neg_cyc_bool_Z (
	.regout(neg_cyc_bool),
	.datain(neg_cyc_bool_0_sqmuxa_1_7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:675
  cycloneii_lcell_ff ram_cnt_zero_bool_Z (
	.regout(ram_cnt_zero_bool),
	.datain(ram_cnt_zero_bool_1_0_a2_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:657
  cycloneii_lcell_ff err_i_status_Z (
	.regout(err_i_status),
	.datain(err_i_status_2_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:690
  cycloneii_lcell_ff ram_ready_der_Z (
	.regout(ram_ready_der),
	.datain(N_5_i_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:727
  cycloneii_lcell_ff ram_latch_1st_dat_i_Z (
	.regout(ram_latch_1st_dat_i),
	.datain(wbm_cur_st[6]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:709
  cycloneii_lcell_ff wbm_busy_i_0_Z (
	.regout(wbm_busy_i_0),
	.datain(wbm_busy_i_0_RNO_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @28:437
  cycloneii_lcell_ff arbiter_req_Z (
	.regout(arbiter_req),
	.datain(wbm_cur_st_i[9]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  sum_pipe_bool_RNO = ~ wbm_cur_st[1];
  assign  wbm_busy_i_0_RNO_0 = ~ wbm_cur_st_i[9];
// @28:550
  cycloneii_lcell_comb ack_i_cnt_c0 (
	.combout(ack_i_cnt_c0_combout),
	.cout(ack_i_cnt_c0_cout),
	.dataa(ack_i_cnt_i[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_c0.lut_mask=16'h5555;
defparam ack_i_cnt_c0.sum_lutc_input="cin";
// @28:550
  cycloneii_lcell_comb ack_i_cnt_c1 (
	.combout(ack_i_cnt_c1_combout),
	.cout(ack_i_cnt_c1_cout),
	.dataa(ack_i_cnt_i[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_i_cnt_c0_cout)
);
defparam ack_i_cnt_c1.lut_mask=16'ha5f5;
defparam ack_i_cnt_c1.sum_lutc_input="cin";
// @28:550
  cycloneii_lcell_comb ack_i_cnt_c2 (
	.combout(ack_i_cnt_c2_combout),
	.cout(ack_i_cnt_c2_cout),
	.dataa(ack_i_cnt_i[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_i_cnt_c1_cout)
);
defparam ack_i_cnt_c2.lut_mask=16'ha5f5;
defparam ack_i_cnt_c2.sum_lutc_input="cin";
// @28:550
  cycloneii_lcell_comb ack_i_cnt_c3 (
	.combout(ack_i_cnt_c3_combout),
	.cout(ack_i_cnt_c3_cout),
	.dataa(ack_i_cnt_i[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_i_cnt_c2_cout)
);
defparam ack_i_cnt_c3.lut_mask=16'ha5f5;
defparam ack_i_cnt_c3.sum_lutc_input="cin";
// @28:550
  cycloneii_lcell_comb ack_i_cnt_c4 (
	.combout(ack_i_cnt_c4_combout),
	.cout(ack_i_cnt_c4_cout),
	.dataa(ack_i_cnt_i[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_i_cnt_c3_cout)
);
defparam ack_i_cnt_c4.lut_mask=16'ha5f5;
defparam ack_i_cnt_c4.sum_lutc_input="cin";
// @28:550
  cycloneii_lcell_comb ack_i_cnt_c5 (
	.combout(ack_i_cnt_c5_combout),
	.cout(ack_i_cnt_c5_cout),
	.dataa(ack_i_cnt_i[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_i_cnt_c4_cout)
);
defparam ack_i_cnt_c5.lut_mask=16'ha5f5;
defparam ack_i_cnt_c5.sum_lutc_input="cin";
// @28:550
  cycloneii_lcell_comb ack_i_cnt_c6 (
	.combout(ack_i_cnt_c6_combout),
	.cout(ack_i_cnt_c6_cout),
	.dataa(ack_i_cnt_i[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_i_cnt_c5_cout)
);
defparam ack_i_cnt_c6.lut_mask=16'ha5f5;
defparam ack_i_cnt_c6.sum_lutc_input="cin";
// @28:550
  cycloneii_lcell_comb ack_i_cnt_c7 (
	.combout(ack_i_cnt_c7_combout),
	.cout(ack_i_cnt_c7_cout),
	.dataa(ack_i_cnt_i[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_i_cnt_c6_cout)
);
defparam ack_i_cnt_c7.lut_mask=16'ha5f5;
defparam ack_i_cnt_c7.sum_lutc_input="cin";
// @28:550
  cycloneii_lcell_comb ack_i_cnt_c8 (
	.combout(ack_i_cnt_c8_combout),
	.dataa(ack_i_cnt_i[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_i_cnt_c7_cout)
);
defparam ack_i_cnt_c8.lut_mask=16'ha5a5;
defparam ack_i_cnt_c8.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c0 (
	.combout(wr_cnt_c0_combout),
	.cout(wr_cnt_c0_cout),
	.dataa(wr_cnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_c0.lut_mask=16'h6688;
defparam wr_cnt_c0.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c1 (
	.combout(wr_cnt_c1_combout),
	.cout(wr_cnt_c1_cout),
	.dataa(wr_cnt[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c0_cout)
);
defparam wr_cnt_c1.lut_mask=16'h5aa0;
defparam wr_cnt_c1.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c2 (
	.combout(wr_cnt_c2_combout),
	.cout(wr_cnt_c2_cout),
	.dataa(wr_cnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c1_cout)
);
defparam wr_cnt_c2.lut_mask=16'h5aa0;
defparam wr_cnt_c2.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c3 (
	.combout(wr_cnt_c3_combout),
	.cout(wr_cnt_c3_cout),
	.dataa(wr_cnt[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c2_cout)
);
defparam wr_cnt_c3.lut_mask=16'h5aa0;
defparam wr_cnt_c3.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c4 (
	.combout(wr_cnt_c4_combout),
	.cout(wr_cnt_c4_cout),
	.dataa(wr_cnt[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c3_cout)
);
defparam wr_cnt_c4.lut_mask=16'h5aa0;
defparam wr_cnt_c4.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c5 (
	.combout(wr_cnt_c5_combout),
	.cout(wr_cnt_c5_cout),
	.dataa(wr_cnt[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c4_cout)
);
defparam wr_cnt_c5.lut_mask=16'h5aa0;
defparam wr_cnt_c5.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c6 (
	.combout(wr_cnt_c6_combout),
	.cout(wr_cnt_c6_cout),
	.dataa(wr_cnt[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c5_cout)
);
defparam wr_cnt_c6.lut_mask=16'h5aa0;
defparam wr_cnt_c6.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c7 (
	.combout(wr_cnt_c7_combout),
	.cout(wr_cnt_c7_cout),
	.dataa(wr_cnt[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c6_cout)
);
defparam wr_cnt_c7.lut_mask=16'h5aa0;
defparam wr_cnt_c7.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c8 (
	.combout(wr_cnt_c8_combout),
	.cout(wr_cnt_c8_cout),
	.dataa(wr_cnt[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c7_cout)
);
defparam wr_cnt_c8.lut_mask=16'h5aa0;
defparam wr_cnt_c8.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c9 (
	.combout(wr_cnt_c9_combout),
	.cout(wr_cnt_c9_cout),
	.dataa(wr_cnt[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c8_cout)
);
defparam wr_cnt_c9.lut_mask=16'h5aa0;
defparam wr_cnt_c9.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c10 (
	.combout(wr_cnt_c10_combout),
	.cout(wr_cnt_c10_cout),
	.dataa(wr_cnt[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c9_cout)
);
defparam wr_cnt_c10.lut_mask=16'h5aa0;
defparam wr_cnt_c10.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c11 (
	.combout(wr_cnt_c11_combout),
	.cout(wr_cnt_c11_cout),
	.dataa(wr_cnt[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c10_cout)
);
defparam wr_cnt_c11.lut_mask=16'h5aa0;
defparam wr_cnt_c11.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c12 (
	.combout(wr_cnt_c12_combout),
	.cout(wr_cnt_c12_cout),
	.dataa(wr_cnt[12]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c11_cout)
);
defparam wr_cnt_c12.lut_mask=16'h5aa0;
defparam wr_cnt_c12.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c13 (
	.combout(wr_cnt_c13_combout),
	.cout(wr_cnt_c13_cout),
	.dataa(wr_cnt[13]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c12_cout)
);
defparam wr_cnt_c13.lut_mask=16'h5aa0;
defparam wr_cnt_c13.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c14 (
	.combout(wr_cnt_c14_combout),
	.cout(wr_cnt_c14_cout),
	.dataa(wr_cnt[14]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c13_cout)
);
defparam wr_cnt_c14.lut_mask=16'h5aa0;
defparam wr_cnt_c14.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c15 (
	.combout(wr_cnt_c15_combout),
	.cout(wr_cnt_c15_cout),
	.dataa(wr_cnt[15]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c14_cout)
);
defparam wr_cnt_c15.lut_mask=16'h5aa0;
defparam wr_cnt_c15.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c16 (
	.combout(wr_cnt_c16_combout),
	.cout(wr_cnt_c16_cout),
	.dataa(wr_cnt[16]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c15_cout)
);
defparam wr_cnt_c16.lut_mask=16'h5aa0;
defparam wr_cnt_c16.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c17 (
	.combout(wr_cnt_c17_combout),
	.cout(wr_cnt_c17_cout),
	.dataa(wr_cnt[17]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c16_cout)
);
defparam wr_cnt_c17.lut_mask=16'h5aa0;
defparam wr_cnt_c17.sum_lutc_input="cin";
// @28:588
  cycloneii_lcell_comb wr_cnt_c18 (
	.combout(wr_cnt_c18_combout),
	.dataa(wr_cnt[18]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wr_cnt_c17_cout)
);
defparam wr_cnt_c18.lut_mask=16'h5a5a;
defparam wr_cnt_c18.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_addr_out_i_c0 (
	.combout(ram_addr_out_i_c0_combout),
	.cout(ram_addr_out_i_c0_cout),
	.dataa(ram_addr_out_i_0),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_out_i_c0.lut_mask=16'h6688;
defparam ram_addr_out_i_c0.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_addr_out_i_c1 (
	.combout(ram_addr_out_i_c1_combout),
	.cout(ram_addr_out_i_c1_cout),
	.dataa(ram_addr_out_i_1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_i_c0_cout)
);
defparam ram_addr_out_i_c1.lut_mask=16'h5aa0;
defparam ram_addr_out_i_c1.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_addr_out_i_c2 (
	.combout(ram_addr_out_i_c2_combout),
	.cout(ram_addr_out_i_c2_cout),
	.dataa(ram_addr_out_i_2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_i_c1_cout)
);
defparam ram_addr_out_i_c2.lut_mask=16'h5aa0;
defparam ram_addr_out_i_c2.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_addr_out_i_c3 (
	.combout(ram_addr_out_i_c3_combout),
	.cout(ram_addr_out_i_c3_cout),
	.dataa(ram_addr_out_i_3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_i_c2_cout)
);
defparam ram_addr_out_i_c3.lut_mask=16'h5aa0;
defparam ram_addr_out_i_c3.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_addr_out_i_c4 (
	.combout(ram_addr_out_i_c4_combout),
	.cout(ram_addr_out_i_c4_cout),
	.dataa(ram_addr_out_i_4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_i_c3_cout)
);
defparam ram_addr_out_i_c4.lut_mask=16'h5aa0;
defparam ram_addr_out_i_c4.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_addr_out_i_c5 (
	.combout(ram_addr_out_i_c5_combout),
	.cout(ram_addr_out_i_c5_cout),
	.dataa(ram_addr_out_i_5),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_i_c4_cout)
);
defparam ram_addr_out_i_c5.lut_mask=16'h5aa0;
defparam ram_addr_out_i_c5.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_addr_out_i_c6 (
	.combout(ram_addr_out_i_c6_combout),
	.cout(ram_addr_out_i_c6_cout),
	.dataa(ram_addr_out_i_6),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_i_c5_cout)
);
defparam ram_addr_out_i_c6.lut_mask=16'h5aa0;
defparam ram_addr_out_i_c6.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_addr_out_i_c7 (
	.combout(ram_addr_out_i_c7_combout),
	.cout(ram_addr_out_i_c7_cout),
	.dataa(ram_addr_out_i_7),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_i_c6_cout)
);
defparam ram_addr_out_i_c7.lut_mask=16'h5aa0;
defparam ram_addr_out_i_c7.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_addr_out_i_c8 (
	.combout(ram_addr_out_i_c8_combout),
	.dataa(ram_addr_out_i_8),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_i_c7_cout)
);
defparam ram_addr_out_i_c8.lut_mask=16'h5a5a;
defparam ram_addr_out_i_c8.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_words_left_c0 (
	.combout(ram_words_left_c0_combout),
	.cout(ram_words_left_c0_cout),
	.dataa(ram_words_left[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_words_left_c0.lut_mask=16'h55aa;
defparam ram_words_left_c0.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_words_left_c1 (
	.combout(ram_words_left_c1_combout),
	.cout(ram_words_left_c1_cout),
	.dataa(ram_words_left[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c0_cout)
);
defparam ram_words_left_c1.lut_mask=16'ha5fa;
defparam ram_words_left_c1.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_words_left_c2 (
	.combout(ram_words_left_c2_combout),
	.cout(ram_words_left_c2_cout),
	.dataa(ram_words_left[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c1_cout)
);
defparam ram_words_left_c2.lut_mask=16'ha5fa;
defparam ram_words_left_c2.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_words_left_c3 (
	.combout(ram_words_left_c3_combout),
	.cout(ram_words_left_c3_cout),
	.dataa(ram_words_left[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c2_cout)
);
defparam ram_words_left_c3.lut_mask=16'ha5fa;
defparam ram_words_left_c3.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_words_left_c4 (
	.combout(ram_words_left_c4_combout),
	.cout(ram_words_left_c4_cout),
	.dataa(ram_words_left[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c3_cout)
);
defparam ram_words_left_c4.lut_mask=16'ha5fa;
defparam ram_words_left_c4.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_words_left_c5 (
	.combout(ram_words_left_c5_combout),
	.cout(ram_words_left_c5_cout),
	.dataa(ram_words_left[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c4_cout)
);
defparam ram_words_left_c5.lut_mask=16'ha5fa;
defparam ram_words_left_c5.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_words_left_c6 (
	.combout(ram_words_left_c6_combout),
	.cout(ram_words_left_c6_cout),
	.dataa(ram_words_left[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c5_cout)
);
defparam ram_words_left_c6.lut_mask=16'ha5fa;
defparam ram_words_left_c6.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_words_left_c7 (
	.combout(ram_words_left_c7_combout),
	.cout(ram_words_left_c7_cout),
	.dataa(ram_words_left[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c6_cout)
);
defparam ram_words_left_c7.lut_mask=16'ha5fa;
defparam ram_words_left_c7.sum_lutc_input="cin";
// @28:187
  cycloneii_lcell_comb ram_words_left_c8 (
	.combout(ram_words_left_c8_combout),
	.dataa(ram_words_left[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c7_cout)
);
defparam ram_words_left_c8.lut_mask=16'ha5a5;
defparam ram_words_left_c8.sum_lutc_input="cin";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_un2_arbiter_gnt_lt0 (
	.cout(lt_0),
	.dataa(addr_pipe[0]),
	.datab(ram_num_words_d2_0),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_un2_arbiter_gnt_lt0.lut_mask=16'h0044;
defparam wbm_fsm_proc_un2_arbiter_gnt_lt0.sum_lutc_input="cin";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_un2_arbiter_gnt_lt1 (
	.cout(lt_1),
	.dataa(addr_pipe[1]),
	.datab(ram_num_words_d2_1),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam wbm_fsm_proc_un2_arbiter_gnt_lt1.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un2_arbiter_gnt_lt1.sum_lutc_input="cin";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_un2_arbiter_gnt_lt2 (
	.cout(lt_2),
	.dataa(addr_pipe[2]),
	.datab(ram_num_words_d2_2),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam wbm_fsm_proc_un2_arbiter_gnt_lt2.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un2_arbiter_gnt_lt2.sum_lutc_input="cin";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_un2_arbiter_gnt_lt3 (
	.cout(lt_3),
	.dataa(addr_pipe[3]),
	.datab(ram_num_words_d2_3),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam wbm_fsm_proc_un2_arbiter_gnt_lt3.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un2_arbiter_gnt_lt3.sum_lutc_input="cin";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_un2_arbiter_gnt_lt4 (
	.cout(lt_4),
	.dataa(addr_pipe[4]),
	.datab(ram_num_words_d2_4),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam wbm_fsm_proc_un2_arbiter_gnt_lt4.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un2_arbiter_gnt_lt4.sum_lutc_input="cin";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_un2_arbiter_gnt_lt5 (
	.cout(lt_5),
	.dataa(addr_pipe[5]),
	.datab(ram_num_words_d2_5),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam wbm_fsm_proc_un2_arbiter_gnt_lt5.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un2_arbiter_gnt_lt5.sum_lutc_input="cin";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_un2_arbiter_gnt_lt6 (
	.cout(lt_6),
	.dataa(addr_pipe[6]),
	.datab(ram_num_words_d2_6),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5)
);
defparam wbm_fsm_proc_un2_arbiter_gnt_lt6.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un2_arbiter_gnt_lt6.sum_lutc_input="cin";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_un2_arbiter_gnt_lt7 (
	.combout(lt7),
	.dataa(addr_pipe[7]),
	.datab(ram_num_words_d2_7),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6)
);
defparam wbm_fsm_proc_un2_arbiter_gnt_lt7.lut_mask=16'hd4d4;
defparam wbm_fsm_proc_un2_arbiter_gnt_lt7.sum_lutc_input="cin";
// @28:310
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt21_lt0 (
	.cout(lt_0_0),
	.dataa(addr_pipe[0]),
	.datab(ram_words_left[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt21_lt0.lut_mask=16'h0044;
defparam wbm_fsm_proc_ram_words_cnt21_lt0.sum_lutc_input="cin";
// @28:310
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt21_lt1 (
	.cout(lt_1_0),
	.dataa(addr_pipe[1]),
	.datab(ram_words_left[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0_0)
);
defparam wbm_fsm_proc_ram_words_cnt21_lt1.lut_mask=16'h00d4;
defparam wbm_fsm_proc_ram_words_cnt21_lt1.sum_lutc_input="cin";
// @28:310
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt21_lt2 (
	.cout(lt_2_0),
	.dataa(addr_pipe[2]),
	.datab(ram_words_left[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_0)
);
defparam wbm_fsm_proc_ram_words_cnt21_lt2.lut_mask=16'h00d4;
defparam wbm_fsm_proc_ram_words_cnt21_lt2.sum_lutc_input="cin";
// @28:310
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt21_lt3 (
	.cout(lt_3_0),
	.dataa(addr_pipe[3]),
	.datab(ram_words_left[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_0)
);
defparam wbm_fsm_proc_ram_words_cnt21_lt3.lut_mask=16'h00d4;
defparam wbm_fsm_proc_ram_words_cnt21_lt3.sum_lutc_input="cin";
// @28:310
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt21_lt4 (
	.cout(lt_4_0),
	.dataa(addr_pipe[4]),
	.datab(ram_words_left[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_0)
);
defparam wbm_fsm_proc_ram_words_cnt21_lt4.lut_mask=16'h00d4;
defparam wbm_fsm_proc_ram_words_cnt21_lt4.sum_lutc_input="cin";
// @28:310
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt21_lt5 (
	.cout(lt_5_0),
	.dataa(addr_pipe[5]),
	.datab(ram_words_left[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_0)
);
defparam wbm_fsm_proc_ram_words_cnt21_lt5.lut_mask=16'h00d4;
defparam wbm_fsm_proc_ram_words_cnt21_lt5.sum_lutc_input="cin";
// @28:310
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt21_lt6 (
	.cout(lt_6_0),
	.dataa(addr_pipe[6]),
	.datab(ram_words_left[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5_0)
);
defparam wbm_fsm_proc_ram_words_cnt21_lt6.lut_mask=16'h00d4;
defparam wbm_fsm_proc_ram_words_cnt21_lt6.sum_lutc_input="cin";
// @28:310
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt21_lt7 (
	.combout(lt7_0),
	.dataa(addr_pipe[7]),
	.datab(ram_words_left[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6_0)
);
defparam wbm_fsm_proc_ram_words_cnt21_lt7.lut_mask=16'hd4d4;
defparam wbm_fsm_proc_ram_words_cnt21_lt7.sum_lutc_input="cin";
// @63:301
  cycloneii_lcell_comb ack_i_cnt_i_RNO_0_ (
	.combout(ack_i_cnt_lm0),
	.dataa(ack_i_cnt_c0_combout),
	.datab(un67_wbm_cur_st_1_o3),
	.datac(ack_i_cnt_7_i_m2[0]),
	.datad(VCC)
);
defparam ack_i_cnt_i_RNO_0_.lut_mask=16'he2e2;
defparam ack_i_cnt_i_RNO_0_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ack_i_cnt_i_RNO_1_ (
	.combout(ack_i_cnt_lm1),
	.dataa(un67_wbm_cur_st_1_o3),
	.datab(ack_i_cnt_c1_combout),
	.datac(ack_i_cnt_7_i_m2[1]),
	.datad(VCC)
);
defparam ack_i_cnt_i_RNO_1_.lut_mask=16'he4e4;
defparam ack_i_cnt_i_RNO_1_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ack_i_cnt_i_RNO_2_ (
	.combout(ack_i_cnt_lm2),
	.dataa(un67_wbm_cur_st_1_o3),
	.datab(ack_i_cnt_c2_combout),
	.datac(ack_i_cnt_7_i_m2[2]),
	.datad(VCC)
);
defparam ack_i_cnt_i_RNO_2_.lut_mask=16'he4e4;
defparam ack_i_cnt_i_RNO_2_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ack_i_cnt_i_RNO_3_ (
	.combout(ack_i_cnt_lm3),
	.dataa(un67_wbm_cur_st_1_o3),
	.datab(ack_i_cnt_c3_combout),
	.datac(ack_i_cnt_7_i_m2[3]),
	.datad(VCC)
);
defparam ack_i_cnt_i_RNO_3_.lut_mask=16'he4e4;
defparam ack_i_cnt_i_RNO_3_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ack_i_cnt_i_RNO_4_ (
	.combout(ack_i_cnt_lm4),
	.dataa(un67_wbm_cur_st_1_o3),
	.datab(ack_i_cnt_7_i_m2[4]),
	.datac(ack_i_cnt_c4_combout),
	.datad(VCC)
);
defparam ack_i_cnt_i_RNO_4_.lut_mask=16'hd8d8;
defparam ack_i_cnt_i_RNO_4_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ack_i_cnt_i_RNO_5_ (
	.combout(ack_i_cnt_lm5),
	.dataa(un67_wbm_cur_st_1_o3),
	.datab(ack_i_cnt_7_i_m2[5]),
	.datac(ack_i_cnt_c5_combout),
	.datad(VCC)
);
defparam ack_i_cnt_i_RNO_5_.lut_mask=16'hd8d8;
defparam ack_i_cnt_i_RNO_5_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ack_i_cnt_i_RNO_6_ (
	.combout(ack_i_cnt_lm6),
	.dataa(un67_wbm_cur_st_1_o3),
	.datab(ack_i_cnt_7_i_m2[6]),
	.datac(ack_i_cnt_c6_combout),
	.datad(VCC)
);
defparam ack_i_cnt_i_RNO_6_.lut_mask=16'hd8d8;
defparam ack_i_cnt_i_RNO_6_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ack_i_cnt_i_RNO_7_ (
	.combout(ack_i_cnt_lm7),
	.dataa(un67_wbm_cur_st_1_o3),
	.datab(ack_i_cnt_7_i_m2[7]),
	.datac(ack_i_cnt_c7_combout),
	.datad(VCC)
);
defparam ack_i_cnt_i_RNO_7_.lut_mask=16'hd8d8;
defparam ack_i_cnt_i_RNO_7_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_words_left_RNO_0_ (
	.combout(ram_words_left_lm0),
	.dataa(ram_num_words_d2_0),
	.datab(wbm_cur_st_i[9]),
	.datac(ram_words_left_c0_combout),
	.datad(VCC)
);
defparam ram_words_left_RNO_0_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_0_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_words_left_RNO_1_ (
	.combout(ram_words_left_lm1),
	.dataa(ram_num_words_d2_1),
	.datab(wbm_cur_st_i[9]),
	.datac(ram_words_left_c1_combout),
	.datad(VCC)
);
defparam ram_words_left_RNO_1_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_1_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_words_left_RNO_2_ (
	.combout(ram_words_left_lm2),
	.dataa(ram_num_words_d2_2),
	.datab(wbm_cur_st_i[9]),
	.datac(ram_words_left_c2_combout),
	.datad(VCC)
);
defparam ram_words_left_RNO_2_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_2_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_words_left_RNO_3_ (
	.combout(ram_words_left_lm3),
	.dataa(ram_num_words_d2_3),
	.datab(wbm_cur_st_i[9]),
	.datac(ram_words_left_c3_combout),
	.datad(VCC)
);
defparam ram_words_left_RNO_3_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_3_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_words_left_RNO_4_ (
	.combout(ram_words_left_lm4),
	.dataa(ram_num_words_d2_4),
	.datab(wbm_cur_st_i[9]),
	.datac(ram_words_left_c4_combout),
	.datad(VCC)
);
defparam ram_words_left_RNO_4_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_4_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_words_left_RNO_5_ (
	.combout(ram_words_left_lm5),
	.dataa(ram_num_words_d2_5),
	.datab(wbm_cur_st_i[9]),
	.datac(ram_words_left_c5_combout),
	.datad(VCC)
);
defparam ram_words_left_RNO_5_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_5_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_words_left_RNO_6_ (
	.combout(ram_words_left_lm6),
	.dataa(ram_num_words_d2_6),
	.datab(wbm_cur_st_i[9]),
	.datac(ram_words_left_c6_combout),
	.datad(VCC)
);
defparam ram_words_left_RNO_6_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_6_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_words_left_RNO_7_ (
	.combout(ram_words_left_lm7),
	.dataa(ram_num_words_d2_7),
	.datab(wbm_cur_st_i[9]),
	.datac(ram_words_left_c7_combout),
	.datad(VCC)
);
defparam ram_words_left_RNO_7_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_7_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_words_left_RNO_8_ (
	.combout(ram_words_left_lm8),
	.dataa(ram_num_words_d2_8),
	.datab(wbm_cur_st_i[9]),
	.datac(ram_words_left_c8_combout),
	.datad(VCC)
);
defparam ram_words_left_RNO_8_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_8_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNIIJ821_1_ (
	.combout(un1_ram_words_left_add1),
	.cout(un1_ram_words_left_carry_1),
	.dataa(un1_ram_words_left_0_i_m2[6]),
	.datab(wbm_tga_o_1_0_7__g0_i_o4),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_cnt_RNIHMV9_0_cout[0])
);
defparam ram_words_cnt_RNIIJ821_1_.lut_mask=16'h698e;
defparam ram_words_cnt_RNIIJ821_1_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNILKHQ1_2_ (
	.combout(un1_ram_words_left_add2),
	.cout(un1_ram_words_left_carry_2),
	.dataa(un1_ram_words_left_0_i_m2[5]),
	.datab(wbm_tga_o_1_0_7__g0_i_o4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_ram_words_left_carry_1)
);
defparam ram_words_cnt_RNILKHQ1_2_.lut_mask=16'h96e8;
defparam ram_words_cnt_RNILKHQ1_2_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNIQPQI2_3_ (
	.combout(un1_ram_words_left_add3),
	.cout(un1_ram_words_left_carry_3),
	.dataa(un1_ram_words_left_0_i_m2[4]),
	.datab(wbm_tga_o_1_0_7__g0_i_o4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_ram_words_left_carry_2)
);
defparam ram_words_cnt_RNIQPQI2_3_.lut_mask=16'h96e8;
defparam ram_words_cnt_RNIQPQI2_3_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNI134B3_4_ (
	.combout(un1_ram_words_left_add4),
	.cout(un1_ram_words_left_carry_4),
	.dataa(un1_ram_words_left_0_i_m2[3]),
	.datab(wbm_tga_o_1_0_7__g0_i_o4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_ram_words_left_carry_3)
);
defparam ram_words_cnt_RNI134B3_4_.lut_mask=16'h96e8;
defparam ram_words_cnt_RNI134B3_4_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNIAGD34_5_ (
	.combout(un1_ram_words_left_add5),
	.cout(un1_ram_words_left_carry_5),
	.dataa(un1_ram_words_left_0_i_m2[2]),
	.datab(wbm_tga_o_1_0_7__g0_i_o4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_ram_words_left_carry_4)
);
defparam ram_words_cnt_RNIAGD34_5_.lut_mask=16'h96e8;
defparam ram_words_cnt_RNIAGD34_5_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNIL1NR4_6_ (
	.combout(un1_ram_words_left_add6),
	.cout(un1_ram_words_left_carry_6),
	.dataa(un1_ram_words_left_0_i_m2[1]),
	.datab(wbm_tga_o_1_0_7__g0_i_o4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_ram_words_left_carry_5)
);
defparam ram_words_cnt_RNIL1NR4_6_.lut_mask=16'h96e8;
defparam ram_words_cnt_RNIL1NR4_6_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNO_1_7_ (
	.combout(un1_ram_words_left_add7),
	.dataa(un1_ram_words_left_0_i_m2[0]),
	.datab(wbm_tga_o_1_0_7__g0_i_o4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_ram_words_left_carry_6)
);
defparam ram_words_cnt_RNO_1_7_.lut_mask=16'h9696;
defparam ram_words_cnt_RNO_1_7_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb un1_ram_words_left_21_0_ (
	.combout(un1_ram_words_left_21[0]),
	.cout(un1_ram_words_left_21_cout[0]),
	.dataa(un1_ram_words_left_0_i[7]),
	.datab(wbm_tga_o_1_0_7__g0_i_o4),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_ram_words_left_21_0_.lut_mask=16'h6611;
defparam un1_ram_words_left_21_0_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb un1_ram_words_left_21_a_0_ (
	.cout(un1_ram_words_left_21_a_cout[0]),
	.dataa(un1_ram_words_left_0_i[7]),
	.datab(wbm_tga_o_1_0_7__g0_i_o4),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_ram_words_left_21_a_0_.lut_mask=16'h0011;
defparam un1_ram_words_left_21_a_0_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb un1_ram_words_left_21_1_ (
	.combout(un1_ram_words_left_21[1]),
	.cout(un1_ram_words_left_21_cout[1]),
	.dataa(un1_ram_words_left_0_i_m2[6]),
	.datab(un1_ram_words_left_0_i_m2[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_ram_words_left_21_a_cout[0])
);
defparam un1_ram_words_left_21_1_.lut_mask=16'h5a80;
defparam un1_ram_words_left_21_1_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb un1_ram_words_left_21_2_ (
	.combout(un1_ram_words_left_21[2]),
	.cout(un1_ram_words_left_21_cout[2]),
	.dataa(un1_ram_words_left_0_i_m2[6]),
	.datab(un1_ram_words_left_0_i_m2[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_ram_words_left_21_cout[0])
);
defparam un1_ram_words_left_21_2_.lut_mask=16'h6c80;
defparam un1_ram_words_left_21_2_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb un1_ram_words_left_21_3_ (
	.combout(un1_ram_words_left_21[3]),
	.cout(un1_ram_words_left_21_cout[3]),
	.dataa(un1_ram_words_left_0_i_m2[4]),
	.datab(un1_ram_words_left_0_i_m2[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_ram_words_left_21_cout[1])
);
defparam un1_ram_words_left_21_3_.lut_mask=16'h5a80;
defparam un1_ram_words_left_21_3_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb un1_ram_words_left_21_4_ (
	.combout(un1_ram_words_left_21[4]),
	.cout(un1_ram_words_left_21_cout[4]),
	.dataa(un1_ram_words_left_0_i_m2[4]),
	.datab(un1_ram_words_left_0_i_m2[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_ram_words_left_21_cout[2])
);
defparam un1_ram_words_left_21_4_.lut_mask=16'h6c80;
defparam un1_ram_words_left_21_4_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb un1_ram_words_left_21_5_ (
	.combout(un1_ram_words_left_21[5]),
	.cout(un1_ram_words_left_21_cout[5]),
	.dataa(un1_ram_words_left_0_i_m2[2]),
	.datab(un1_ram_words_left_0_i_m2[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_ram_words_left_21_cout[3])
);
defparam un1_ram_words_left_21_5_.lut_mask=16'h5a80;
defparam un1_ram_words_left_21_5_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb un1_ram_words_left_21_6_ (
	.combout(un1_ram_words_left_21[6]),
	.dataa(un1_ram_words_left_0_i_m2[2]),
	.datab(un1_ram_words_left_0_i_m2[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_ram_words_left_21_cout[4])
);
defparam un1_ram_words_left_21_6_.lut_mask=16'h6c6c;
defparam un1_ram_words_left_21_6_.sum_lutc_input="cin";
// @28:201
  cycloneii_lcell_comb un1_ram_words_left_21_7_ (
	.combout(un1_ram_words_left_21[7]),
	.dataa(un1_ram_words_left_0_i_m2[0]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_ram_words_left_21_cout[5])
);
defparam un1_ram_words_left_21_7_.lut_mask=16'h5a5a;
defparam un1_ram_words_left_21_7_.sum_lutc_input="cin";
// @28:280
  cycloneii_lcell_comb un1_addr_pipe_add0_cZ (
	.combout(un1_addr_pipe_add0),
	.cout(un1_addr_pipe_carry_0),
	.dataa(wbm_cur_st_i[9]),
	.datab(cur_wr_addr_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_addr_pipe_add0_cZ.lut_mask=16'h9922;
defparam un1_addr_pipe_add0_cZ.sum_lutc_input="cin";
// @28:280
  cycloneii_lcell_comb un1_addr_pipe_add1_cZ (
	.combout(un1_addr_pipe_add1),
	.cout(un1_addr_pipe_carry_1),
	.dataa(wbm_cur_st_i[9]),
	.datab(cur_wr_addr_1),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_carry_0)
);
defparam un1_addr_pipe_add1_cZ.lut_mask=16'h69b2;
defparam un1_addr_pipe_add1_cZ.sum_lutc_input="cin";
// @28:280
  cycloneii_lcell_comb un1_addr_pipe_add2_cZ (
	.combout(un1_addr_pipe_add2),
	.cout(un1_addr_pipe_carry_2),
	.dataa(wbm_cur_st_i[9]),
	.datab(cur_wr_addr_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_carry_1)
);
defparam un1_addr_pipe_add2_cZ.lut_mask=16'h69b2;
defparam un1_addr_pipe_add2_cZ.sum_lutc_input="cin";
// @28:280
  cycloneii_lcell_comb un1_addr_pipe_add3_cZ (
	.combout(un1_addr_pipe_add3),
	.cout(un1_addr_pipe_carry_3),
	.dataa(wbm_cur_st_i[9]),
	.datab(cur_wr_addr_3),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_carry_2)
);
defparam un1_addr_pipe_add3_cZ.lut_mask=16'h69b2;
defparam un1_addr_pipe_add3_cZ.sum_lutc_input="cin";
// @28:280
  cycloneii_lcell_comb un1_addr_pipe_add4_cZ (
	.combout(un1_addr_pipe_add4),
	.cout(un1_addr_pipe_carry_4),
	.dataa(wbm_cur_st_i[9]),
	.datab(cur_wr_addr_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_carry_3)
);
defparam un1_addr_pipe_add4_cZ.lut_mask=16'h69b2;
defparam un1_addr_pipe_add4_cZ.sum_lutc_input="cin";
// @28:280
  cycloneii_lcell_comb un1_addr_pipe_add5_cZ (
	.combout(un1_addr_pipe_add5),
	.cout(un1_addr_pipe_carry_5),
	.dataa(wbm_cur_st_i[9]),
	.datab(cur_wr_addr_5),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_carry_4)
);
defparam un1_addr_pipe_add5_cZ.lut_mask=16'h69b2;
defparam un1_addr_pipe_add5_cZ.sum_lutc_input="cin";
// @28:280
  cycloneii_lcell_comb un1_addr_pipe_add6_cZ (
	.combout(un1_addr_pipe_add6),
	.cout(un1_addr_pipe_carry_6),
	.dataa(wbm_cur_st_i[9]),
	.datab(cur_wr_addr_6),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_carry_5)
);
defparam un1_addr_pipe_add6_cZ.lut_mask=16'h69b2;
defparam un1_addr_pipe_add6_cZ.sum_lutc_input="cin";
// @28:280
  cycloneii_lcell_comb un1_addr_pipe_add7_cZ (
	.combout(un1_addr_pipe_add7),
	.dataa(wbm_cur_st_i[9]),
	.datab(cur_wr_addr_7),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_carry_6)
);
defparam un1_addr_pipe_add7_cZ.lut_mask=16'h6969;
defparam un1_addr_pipe_add7_cZ.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_1_ (
	.combout(un1_cur_wr_addr_combout[1]),
	.cout(un1_cur_wr_addr_cout[1]),
	.dataa(cur_wr_addr_0),
	.datab(un1_wbm_cur_st_19_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_cur_wr_addr_1_.lut_mask=16'h9922;
defparam un1_cur_wr_addr_1_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_a_1_ (
	.cout(un1_cur_wr_addr_a_cout[1]),
	.dataa(cur_wr_addr_0),
	.datab(un1_wbm_cur_st_19_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_cur_wr_addr_a_1_.lut_mask=16'h0022;
defparam un1_cur_wr_addr_a_1_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_2_ (
	.combout(un1_cur_wr_addr_combout[2]),
	.cout(un1_cur_wr_addr_cout[2]),
	.dataa(cur_wr_addr_1),
	.datab(cur_wr_addr_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_a_cout[1])
);
defparam un1_cur_wr_addr_2_.lut_mask=16'h5a80;
defparam un1_cur_wr_addr_2_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_3_ (
	.combout(un1_cur_wr_addr_combout[3]),
	.cout(un1_cur_wr_addr_cout[3]),
	.dataa(cur_wr_addr_1),
	.datab(cur_wr_addr_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[1])
);
defparam un1_cur_wr_addr_3_.lut_mask=16'h6c80;
defparam un1_cur_wr_addr_3_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_4_ (
	.combout(un1_cur_wr_addr_combout[4]),
	.cout(un1_cur_wr_addr_cout[4]),
	.dataa(cur_wr_addr_3),
	.datab(cur_wr_addr_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[2])
);
defparam un1_cur_wr_addr_4_.lut_mask=16'h5a80;
defparam un1_cur_wr_addr_4_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_5_ (
	.combout(un1_cur_wr_addr_combout[5]),
	.cout(un1_cur_wr_addr_cout[5]),
	.dataa(cur_wr_addr_3),
	.datab(cur_wr_addr_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[3])
);
defparam un1_cur_wr_addr_5_.lut_mask=16'h6c80;
defparam un1_cur_wr_addr_5_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_6_ (
	.combout(un1_cur_wr_addr_combout[6]),
	.cout(un1_cur_wr_addr_cout[6]),
	.dataa(cur_wr_addr_5),
	.datab(cur_wr_addr_6),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[4])
);
defparam un1_cur_wr_addr_6_.lut_mask=16'h5a80;
defparam un1_cur_wr_addr_6_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_7_ (
	.combout(un1_cur_wr_addr_combout[7]),
	.cout(un1_cur_wr_addr_cout[7]),
	.dataa(cur_wr_addr_5),
	.datab(cur_wr_addr_6),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[5])
);
defparam un1_cur_wr_addr_7_.lut_mask=16'h6c80;
defparam un1_cur_wr_addr_7_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_8_ (
	.combout(un1_cur_wr_addr_combout[8]),
	.cout(un1_cur_wr_addr_cout[8]),
	.dataa(cur_wr_addr_7),
	.datab(cur_wr_addr_8),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[6])
);
defparam un1_cur_wr_addr_8_.lut_mask=16'h5a80;
defparam un1_cur_wr_addr_8_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_9_ (
	.combout(un1_cur_wr_addr_combout[9]),
	.cout(un1_cur_wr_addr_cout[9]),
	.dataa(cur_wr_addr_7),
	.datab(cur_wr_addr_8),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[7])
);
defparam un1_cur_wr_addr_9_.lut_mask=16'h6c80;
defparam un1_cur_wr_addr_9_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_10_ (
	.combout(un1_cur_wr_addr_combout[10]),
	.cout(un1_cur_wr_addr_cout[10]),
	.dataa(cur_wr_addr_9),
	.datab(cur_wr_addr_10),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[8])
);
defparam un1_cur_wr_addr_10_.lut_mask=16'h5a80;
defparam un1_cur_wr_addr_10_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_11_ (
	.combout(un1_cur_wr_addr_combout[11]),
	.cout(un1_cur_wr_addr_cout[11]),
	.dataa(cur_wr_addr_9),
	.datab(cur_wr_addr_10),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[9])
);
defparam un1_cur_wr_addr_11_.lut_mask=16'h6c80;
defparam un1_cur_wr_addr_11_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_12_ (
	.combout(un1_cur_wr_addr_combout[12]),
	.cout(un1_cur_wr_addr_cout[12]),
	.dataa(cur_wr_addr_11),
	.datab(cur_wr_addr_12),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[10])
);
defparam un1_cur_wr_addr_12_.lut_mask=16'h5a80;
defparam un1_cur_wr_addr_12_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_13_ (
	.combout(un1_cur_wr_addr_combout[13]),
	.cout(un1_cur_wr_addr_cout[13]),
	.dataa(cur_wr_addr_11),
	.datab(cur_wr_addr_12),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[11])
);
defparam un1_cur_wr_addr_13_.lut_mask=16'h6c80;
defparam un1_cur_wr_addr_13_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_14_ (
	.combout(un1_cur_wr_addr_combout[14]),
	.cout(un1_cur_wr_addr_cout[14]),
	.dataa(cur_wr_addr_13),
	.datab(cur_wr_addr_14),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[12])
);
defparam un1_cur_wr_addr_14_.lut_mask=16'h5a80;
defparam un1_cur_wr_addr_14_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_15_ (
	.combout(un1_cur_wr_addr_combout[15]),
	.cout(un1_cur_wr_addr_cout[15]),
	.dataa(cur_wr_addr_13),
	.datab(cur_wr_addr_14),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[13])
);
defparam un1_cur_wr_addr_15_.lut_mask=16'h6c80;
defparam un1_cur_wr_addr_15_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_16_ (
	.combout(un1_cur_wr_addr_combout[16]),
	.cout(un1_cur_wr_addr_cout[16]),
	.dataa(cur_wr_addr_15),
	.datab(cur_wr_addr_16),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[14])
);
defparam un1_cur_wr_addr_16_.lut_mask=16'h5a80;
defparam un1_cur_wr_addr_16_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_17_ (
	.combout(un1_cur_wr_addr_combout[17]),
	.cout(un1_cur_wr_addr_cout[17]),
	.dataa(cur_wr_addr_15),
	.datab(cur_wr_addr_16),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[15])
);
defparam un1_cur_wr_addr_17_.lut_mask=16'h6c80;
defparam un1_cur_wr_addr_17_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_18_ (
	.combout(un1_cur_wr_addr_combout[18]),
	.cout(un1_cur_wr_addr_cout[18]),
	.dataa(cur_wr_addr_17),
	.datab(cur_wr_addr_18),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[16])
);
defparam un1_cur_wr_addr_18_.lut_mask=16'h5a80;
defparam un1_cur_wr_addr_18_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_19_ (
	.combout(un1_cur_wr_addr_combout[19]),
	.cout(un1_cur_wr_addr_cout[19]),
	.dataa(cur_wr_addr_17),
	.datab(cur_wr_addr_18),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[17])
);
defparam un1_cur_wr_addr_19_.lut_mask=16'h6c80;
defparam un1_cur_wr_addr_19_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_20_ (
	.combout(un1_cur_wr_addr_combout[20]),
	.cout(un1_cur_wr_addr_cout[20]),
	.dataa(cur_wr_addr_19),
	.datab(cur_wr_addr_20),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[18])
);
defparam un1_cur_wr_addr_20_.lut_mask=16'h5a80;
defparam un1_cur_wr_addr_20_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_21_ (
	.combout(un1_cur_wr_addr_combout[21]),
	.dataa(cur_wr_addr_19),
	.datab(cur_wr_addr_20),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[19])
);
defparam un1_cur_wr_addr_21_.lut_mask=16'h6c6c;
defparam un1_cur_wr_addr_21_.sum_lutc_input="cin";
// @28:279
  cycloneii_lcell_comb un1_cur_wr_addr_22_ (
	.combout(un1_cur_wr_addr_combout[22]),
	.dataa(cur_wr_addr_21),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_wr_addr_cout[20])
);
defparam un1_cur_wr_addr_22_.lut_mask=16'h5a5a;
defparam un1_cur_wr_addr_22_.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add0_cZ (
	.combout(un5_sum_wr_cnt_add0),
	.cout(un5_sum_wr_cnt_carry_0),
	.dataa(sum_wr_cnt[0]),
	.datab(ram_samp_dt[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un5_sum_wr_cnt_add0_cZ.lut_mask=16'h6688;
defparam un5_sum_wr_cnt_add0_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add1_cZ (
	.combout(un5_sum_wr_cnt_add1),
	.cout(un5_sum_wr_cnt_carry_1),
	.dataa(sum_wr_cnt[1]),
	.datab(ram_samp_dt[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_0)
);
defparam un5_sum_wr_cnt_add1_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add1_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add2_cZ (
	.combout(un5_sum_wr_cnt_add2),
	.cout(un5_sum_wr_cnt_carry_2),
	.dataa(sum_wr_cnt[2]),
	.datab(ram_samp_dt[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_1)
);
defparam un5_sum_wr_cnt_add2_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add2_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add3_cZ (
	.combout(un5_sum_wr_cnt_add3),
	.cout(un5_sum_wr_cnt_carry_3),
	.dataa(sum_wr_cnt[3]),
	.datab(ram_samp_dt[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_2)
);
defparam un5_sum_wr_cnt_add3_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add3_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add4_cZ (
	.combout(un5_sum_wr_cnt_add4),
	.cout(un5_sum_wr_cnt_carry_4),
	.dataa(sum_wr_cnt[4]),
	.datab(ram_samp_dt[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_3)
);
defparam un5_sum_wr_cnt_add4_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add4_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add5_cZ (
	.combout(un5_sum_wr_cnt_add5),
	.cout(un5_sum_wr_cnt_carry_5),
	.dataa(sum_wr_cnt[5]),
	.datab(ram_samp_dt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_4)
);
defparam un5_sum_wr_cnt_add5_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add5_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add6_cZ (
	.combout(un5_sum_wr_cnt_add6),
	.cout(un5_sum_wr_cnt_carry_6),
	.dataa(sum_wr_cnt[6]),
	.datab(ram_samp_dt[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_5)
);
defparam un5_sum_wr_cnt_add6_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add6_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add7_cZ (
	.combout(un5_sum_wr_cnt_add7),
	.cout(un5_sum_wr_cnt_carry_7),
	.dataa(sum_wr_cnt[7]),
	.datab(ram_samp_dt[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_6)
);
defparam un5_sum_wr_cnt_add7_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add7_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add8_cZ (
	.combout(un5_sum_wr_cnt_add8),
	.cout(un5_sum_wr_cnt_carry_8),
	.dataa(sum_wr_cnt[8]),
	.datab(ram_samp_dt[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_7)
);
defparam un5_sum_wr_cnt_add8_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add8_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add9_cZ (
	.combout(un5_sum_wr_cnt_add9),
	.cout(un5_sum_wr_cnt_carry_9),
	.dataa(sum_wr_cnt[9]),
	.datab(ram_samp_dt[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_8)
);
defparam un5_sum_wr_cnt_add9_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add9_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add10_cZ (
	.combout(un5_sum_wr_cnt_add10),
	.cout(un5_sum_wr_cnt_carry_10),
	.dataa(sum_wr_cnt[10]),
	.datab(ram_samp_dt[10]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_9)
);
defparam un5_sum_wr_cnt_add10_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add10_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add11_cZ (
	.combout(un5_sum_wr_cnt_add11),
	.cout(un5_sum_wr_cnt_carry_11),
	.dataa(sum_wr_cnt[11]),
	.datab(ram_samp_dt[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_10)
);
defparam un5_sum_wr_cnt_add11_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add11_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add12_cZ (
	.combout(un5_sum_wr_cnt_add12),
	.cout(un5_sum_wr_cnt_carry_12),
	.dataa(sum_wr_cnt[12]),
	.datab(ram_samp_dt[12]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_11)
);
defparam un5_sum_wr_cnt_add12_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add12_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add13_cZ (
	.combout(un5_sum_wr_cnt_add13),
	.cout(un5_sum_wr_cnt_carry_13),
	.dataa(sum_wr_cnt[13]),
	.datab(ram_samp_dt[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_12)
);
defparam un5_sum_wr_cnt_add13_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add13_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add14_cZ (
	.combout(un5_sum_wr_cnt_add14),
	.cout(un5_sum_wr_cnt_carry_14),
	.dataa(sum_wr_cnt[14]),
	.datab(ram_samp_dt[14]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_13)
);
defparam un5_sum_wr_cnt_add14_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add14_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add15_cZ (
	.combout(un5_sum_wr_cnt_add15),
	.cout(un5_sum_wr_cnt_carry_15),
	.dataa(sum_wr_cnt[15]),
	.datab(ram_samp_dt[15]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_14)
);
defparam un5_sum_wr_cnt_add15_cZ.lut_mask=16'h96e8;
defparam un5_sum_wr_cnt_add15_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add16_cZ (
	.combout(un5_sum_wr_cnt_add16),
	.cout(un5_sum_wr_cnt_carry_16),
	.dataa(sum_wr_cnt[16]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_15)
);
defparam un5_sum_wr_cnt_add16_cZ.lut_mask=16'h5aa0;
defparam un5_sum_wr_cnt_add16_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add17_cZ (
	.combout(un5_sum_wr_cnt_add17),
	.cout(un5_sum_wr_cnt_carry_17),
	.dataa(sum_wr_cnt[17]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_16)
);
defparam un5_sum_wr_cnt_add17_cZ.lut_mask=16'h5aa0;
defparam un5_sum_wr_cnt_add17_cZ.sum_lutc_input="cin";
// @28:641
  cycloneii_lcell_comb un5_sum_wr_cnt_add18_cZ (
	.combout(un5_sum_wr_cnt_add18),
	.dataa(sum_wr_cnt[18]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sum_wr_cnt_carry_17)
);
defparam un5_sum_wr_cnt_add18_cZ.lut_mask=16'h5a5a;
defparam un5_sum_wr_cnt_add18_cZ.sum_lutc_input="cin";
// @63:301
  cycloneii_lcell_comb ram_addr_out_i_RNO_8_ (
	.combout(ram_addr_out_i_lm8_x),
	.dataa(un1_wbm_cur_st_23_i),
	.datab(ram_addr_out_i_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_out_i_RNO_8_.lut_mask=16'h8888;
defparam ram_addr_out_i_RNO_8_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_addr_out_i_RNO_7_ (
	.combout(ram_addr_out_i_lm7_x),
	.dataa(un1_wbm_cur_st_23_i),
	.datab(ram_addr_out_i_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_out_i_RNO_7_.lut_mask=16'h8888;
defparam ram_addr_out_i_RNO_7_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_addr_out_i_RNO_6_ (
	.combout(ram_addr_out_i_lm6_x),
	.dataa(un1_wbm_cur_st_23_i),
	.datab(ram_addr_out_i_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_out_i_RNO_6_.lut_mask=16'h8888;
defparam ram_addr_out_i_RNO_6_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_addr_out_i_RNO_5_ (
	.combout(ram_addr_out_i_lm5_x),
	.dataa(un1_wbm_cur_st_23_i),
	.datab(ram_addr_out_i_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_out_i_RNO_5_.lut_mask=16'h8888;
defparam ram_addr_out_i_RNO_5_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_addr_out_i_RNO_4_ (
	.combout(ram_addr_out_i_lm4_x),
	.dataa(un1_wbm_cur_st_23_i),
	.datab(ram_addr_out_i_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_out_i_RNO_4_.lut_mask=16'h8888;
defparam ram_addr_out_i_RNO_4_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_addr_out_i_RNO_3_ (
	.combout(ram_addr_out_i_lm3_x),
	.dataa(un1_wbm_cur_st_23_i),
	.datab(ram_addr_out_i_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_out_i_RNO_3_.lut_mask=16'h8888;
defparam ram_addr_out_i_RNO_3_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_addr_out_i_RNO_2_ (
	.combout(ram_addr_out_i_lm2_x),
	.dataa(un1_wbm_cur_st_23_i),
	.datab(ram_addr_out_i_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_out_i_RNO_2_.lut_mask=16'h8888;
defparam ram_addr_out_i_RNO_2_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_addr_out_i_RNO_1_ (
	.combout(ram_addr_out_i_lm1_x),
	.dataa(ram_addr_out_i_c1_combout),
	.datab(un1_wbm_cur_st_23_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_out_i_RNO_1_.lut_mask=16'h8888;
defparam ram_addr_out_i_RNO_1_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ram_addr_out_i_RNO_0_ (
	.combout(ram_addr_out_i_lm0_x),
	.dataa(ram_addr_out_i_c0_combout),
	.datab(un1_wbm_cur_st_23_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_out_i_RNO_0_.lut_mask=16'h8888;
defparam ram_addr_out_i_RNO_0_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_18_ (
	.combout(wr_cnt_lm18_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c18_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_18_.lut_mask=16'h4444;
defparam wr_cnt_RNO_18_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_17_ (
	.combout(wr_cnt_lm17_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c17_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_17_.lut_mask=16'h4444;
defparam wr_cnt_RNO_17_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_16_ (
	.combout(wr_cnt_lm16_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c16_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_16_.lut_mask=16'h4444;
defparam wr_cnt_RNO_16_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_15_ (
	.combout(wr_cnt_lm15_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c15_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_15_.lut_mask=16'h4444;
defparam wr_cnt_RNO_15_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_14_ (
	.combout(wr_cnt_lm14_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c14_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_14_.lut_mask=16'h4444;
defparam wr_cnt_RNO_14_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_13_ (
	.combout(wr_cnt_lm13_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c13_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_13_.lut_mask=16'h4444;
defparam wr_cnt_RNO_13_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_12_ (
	.combout(wr_cnt_lm12_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c12_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_12_.lut_mask=16'h4444;
defparam wr_cnt_RNO_12_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_11_ (
	.combout(wr_cnt_lm11_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c11_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_11_.lut_mask=16'h4444;
defparam wr_cnt_RNO_11_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_10_ (
	.combout(wr_cnt_lm10_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c10_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_10_.lut_mask=16'h4444;
defparam wr_cnt_RNO_10_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_9_ (
	.combout(wr_cnt_lm9_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c9_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_9_.lut_mask=16'h4444;
defparam wr_cnt_RNO_9_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_8_ (
	.combout(wr_cnt_lm8_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_8_.lut_mask=16'h4444;
defparam wr_cnt_RNO_8_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_7_ (
	.combout(wr_cnt_lm7_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_7_.lut_mask=16'h4444;
defparam wr_cnt_RNO_7_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_6_ (
	.combout(wr_cnt_lm6_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_6_.lut_mask=16'h4444;
defparam wr_cnt_RNO_6_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_5_ (
	.combout(wr_cnt_lm5_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_5_.lut_mask=16'h4444;
defparam wr_cnt_RNO_5_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_4_ (
	.combout(wr_cnt_lm4_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_4_.lut_mask=16'h4444;
defparam wr_cnt_RNO_4_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_3_ (
	.combout(wr_cnt_lm3_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_3_.lut_mask=16'h4444;
defparam wr_cnt_RNO_3_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_2_ (
	.combout(wr_cnt_lm2_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_2_.lut_mask=16'h4444;
defparam wr_cnt_RNO_2_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_1_ (
	.combout(wr_cnt_lm1_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_1_.lut_mask=16'h4444;
defparam wr_cnt_RNO_1_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb wr_cnt_RNO_0_ (
	.combout(wr_cnt_lm0_x),
	.dataa(wbm_cur_st_2),
	.datab(wr_cnt_c0_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_cnt_RNO_0_.lut_mask=16'h4444;
defparam wr_cnt_RNO_0_.sum_lutc_input="datac";
// @63:301
  cycloneii_lcell_comb ack_i_cnt_i_RNO_8_ (
	.combout(ack_i_cnt_lm8_x),
	.dataa(un67_wbm_cur_st_1_o3),
	.datab(ack_i_cnt_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_i_RNO_8_.lut_mask=16'heeee;
defparam ack_i_cnt_i_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_18_ (
	.combout(sum_wr_cnt_1_0_18__g1),
	.dataa(sum_wr_cnt[18]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_18_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_18_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_17_ (
	.combout(sum_wr_cnt_1_0_17__g1),
	.dataa(sum_wr_cnt[17]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_17_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_17_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_16_ (
	.combout(sum_wr_cnt_1_0_16__g1),
	.dataa(sum_wr_cnt[16]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_16_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_16_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_15_ (
	.combout(sum_wr_cnt_1_0_15__g1),
	.dataa(sum_wr_cnt[15]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_15_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_15_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_14_ (
	.combout(sum_wr_cnt_1_0_14__g1),
	.dataa(sum_wr_cnt[14]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_14_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_14_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_13_ (
	.combout(sum_wr_cnt_1_0_13__g1),
	.dataa(sum_wr_cnt[13]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_13_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_13_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_12_ (
	.combout(sum_wr_cnt_1_0_12__g1),
	.dataa(sum_wr_cnt[12]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_12_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_12_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_11_ (
	.combout(sum_wr_cnt_1_0_11__g1),
	.dataa(sum_wr_cnt[11]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_11_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_11_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_10_ (
	.combout(sum_wr_cnt_1_0_10__g1),
	.dataa(sum_wr_cnt[10]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_10_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_10_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_9_ (
	.combout(sum_wr_cnt_1_0_9__g1),
	.dataa(sum_wr_cnt[9]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_9_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_9_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_8_ (
	.combout(sum_wr_cnt_1_0_8__g1),
	.dataa(sum_wr_cnt[8]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_8_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_7_ (
	.combout(sum_wr_cnt_1_0_7__g1),
	.dataa(sum_wr_cnt[7]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_7_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_6_ (
	.combout(sum_wr_cnt_1_0_6__g1),
	.dataa(sum_wr_cnt[6]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_6_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_5_ (
	.combout(sum_wr_cnt_1_0_5__g1),
	.dataa(sum_wr_cnt[5]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_5_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_4_ (
	.combout(sum_wr_cnt_1_0_4__g1),
	.dataa(sum_wr_cnt[4]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_4_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_3_ (
	.combout(sum_wr_cnt_1_0_3__g1),
	.dataa(sum_wr_cnt[3]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_3_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_2_ (
	.combout(sum_wr_cnt_1_0_2__g1),
	.dataa(sum_wr_cnt[2]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_2_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_1_ (
	.combout(sum_wr_cnt_1_0_1__g1),
	.dataa(sum_wr_cnt[1]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_1_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_wr_cnt_RNO_0_ (
	.combout(sum_wr_cnt_1_0_0__g1),
	.dataa(sum_wr_cnt[0]),
	.datab(inc_sum_wr_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam sum_wr_cnt_RNO_0_.lut_mask=16'h2222;
defparam sum_wr_cnt_RNO_0_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_12_m_0_a2_0_ (
	.combout(ram_words_cnt_12_m_0_a2[0]),
	.dataa(un1_ram_words_left_21[0]),
	.datab(un1_wbm_cur_st_25),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_0_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_0_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_12_m_0_a2_1_ (
	.combout(ram_words_cnt_12_m_0_a2[1]),
	.dataa(un1_ram_words_left_21[1]),
	.datab(un1_wbm_cur_st_25),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_1_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_1_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_12_m_0_a2_2_ (
	.combout(ram_words_cnt_12_m_0_a2[2]),
	.dataa(un1_ram_words_left_21[2]),
	.datab(un1_wbm_cur_st_25),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_2_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_2_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_12_m_0_a2_3_ (
	.combout(ram_words_cnt_12_m_0_a2[3]),
	.dataa(un1_wbm_cur_st_25),
	.datab(un1_ram_words_left_21[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_3_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_3_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNID4NH_7_ (
	.combout(un1_ram_words_left_0_i_m2[0]),
	.dataa(ram_words_cnt[7]),
	.datab(ram_words_left[6]),
	.datac(wbm_tga_o_1_0_7__g0_i_o4),
	.datad(VCC)
);
defparam ram_words_cnt_RNID4NH_7_.lut_mask=16'hacac;
defparam ram_words_cnt_RNID4NH_7_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNIB0NH_6_ (
	.combout(un1_ram_words_left_0_i_m2[1]),
	.dataa(ram_words_cnt[6]),
	.datab(ram_words_left[5]),
	.datac(wbm_tga_o_1_0_7__g0_i_o4),
	.datad(VCC)
);
defparam ram_words_cnt_RNIB0NH_6_.lut_mask=16'hacac;
defparam ram_words_cnt_RNIB0NH_6_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNI9SMH_5_ (
	.combout(un1_ram_words_left_0_i_m2[2]),
	.dataa(ram_words_cnt[5]),
	.datab(ram_words_left[4]),
	.datac(wbm_tga_o_1_0_7__g0_i_o4),
	.datad(VCC)
);
defparam ram_words_cnt_RNI9SMH_5_.lut_mask=16'hacac;
defparam ram_words_cnt_RNI9SMH_5_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNI7OMH_4_ (
	.combout(un1_ram_words_left_0_i_m2[3]),
	.dataa(ram_words_cnt[4]),
	.datab(ram_words_left[3]),
	.datac(wbm_tga_o_1_0_7__g0_i_o4),
	.datad(VCC)
);
defparam ram_words_cnt_RNI7OMH_4_.lut_mask=16'hacac;
defparam ram_words_cnt_RNI7OMH_4_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNI5KMH_3_ (
	.combout(un1_ram_words_left_0_i_m2[4]),
	.dataa(ram_words_cnt[3]),
	.datab(ram_words_left[2]),
	.datac(wbm_tga_o_1_0_7__g0_i_o4),
	.datad(VCC)
);
defparam ram_words_cnt_RNI5KMH_3_.lut_mask=16'hacac;
defparam ram_words_cnt_RNI5KMH_3_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNI3GMH_2_ (
	.combout(un1_ram_words_left_0_i_m2[5]),
	.dataa(ram_words_cnt[2]),
	.datab(ram_words_left[1]),
	.datac(wbm_tga_o_1_0_7__g0_i_o4),
	.datad(VCC)
);
defparam ram_words_cnt_RNI3GMH_2_.lut_mask=16'hacac;
defparam ram_words_cnt_RNI3GMH_2_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNI1CMH_1_ (
	.combout(un1_ram_words_left_0_i_m2[6]),
	.dataa(ram_words_cnt[1]),
	.datab(ram_words_left[0]),
	.datac(wbm_tga_o_1_0_7__g0_i_o4),
	.datad(VCC)
);
defparam ram_words_cnt_RNI1CMH_1_.lut_mask=16'hacac;
defparam ram_words_cnt_RNI1CMH_1_.sum_lutc_input="datac";
// @28:187
  cycloneii_lcell_comb wbm_cur_st_ns_i_6_ (
	.combout(wbm_cur_st_ns_i[6]),
	.dataa(wbm_cur_st[0]),
	.datab(ram_cnt_zero_bool),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cur_st_ns_i_6_.lut_mask=16'h8888;
defparam wbm_cur_st_ns_i_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_cnt_zero_bool_RNI8TQ5 (
	.combout(wbm_cur_st_ns_0_0_3__g0_0_a3),
	.dataa(wbm_cur_st[7]),
	.datab(ram_cnt_zero_bool),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_cnt_zero_bool_RNI8TQ5.lut_mask=16'h8888;
defparam ram_cnt_zero_bool_RNI8TQ5.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_ready_der_RNO (
	.combout(N_5_i_0_g0),
	.dataa(ram_ready_flt),
	.datab(wbm_cur_st_i[9]),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_ready_der_RNO.lut_mask=16'h2222;
defparam ram_ready_der_RNO.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNIHMV9_0_ (
	.combout(un1_ram_words_left_0_i[7]),
	.dataa(ram_words_cnt[0]),
	.datab(wbm_tga_o_1_0_7__g0_i_o4),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_words_cnt_RNIHMV9_0_.lut_mask=16'h7777;
defparam ram_words_cnt_RNIHMV9_0_.sum_lutc_input="datac";
// @28:509
  cycloneii_lcell_comb un1_wbm_cur_st_9_0_a2_cZ (
	.combout(un1_wbm_cur_st_9_0_a2),
	.dataa(ram_latch_1st_dat_i),
	.datab(wbm_cur_st[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wbm_cur_st_9_0_a2_cZ.lut_mask=16'h4444;
defparam un1_wbm_cur_st_9_0_a2_cZ.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb wbm_fsm_proc_wbm_stb_internal_3_0_0_a2 (
	.combout(wbm_stb_internal_3_0_0_a2),
	.dataa(wbm_cur_st[7]),
	.datab(ram_cnt_zero_bool),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_wbm_stb_internal_3_0_0_a2.lut_mask=16'h2222;
defparam wbm_fsm_proc_wbm_stb_internal_3_0_0_a2.sum_lutc_input="datac";
// @28:237
  cycloneii_lcell_comb ram_1st_data_1_sqmuxa_0_o2_cZ (
	.combout(ram_1st_data_1_sqmuxa_0_o2),
	.dataa(wbm_cur_st[8]),
	.datab(wr_gnt),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_1st_data_1_sqmuxa_0_o2_cZ.lut_mask=16'hdddd;
defparam ram_1st_data_1_sqmuxa_0_o2_cZ.sum_lutc_input="datac";
// @28:187
  cycloneii_lcell_comb wbm_cur_st_ns_a3_0_0_ (
	.combout(wbm_cur_st_ns_a3_0[0]),
	.dataa(ram_ready_der),
	.datab(wbm_cur_st_i[9]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cur_st_ns_a3_0_0_.lut_mask=16'h1111;
defparam wbm_cur_st_ns_a3_0_0_.sum_lutc_input="datac";
// @28:237
  cycloneii_lcell_comb ram_1st_data_0_sqmuxa_0_o2_i_a2_cZ (
	.combout(ram_1st_data_0_sqmuxa_0_o2_i_a2),
	.dataa(wbm_cur_st[8]),
	.datab(wr_gnt),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_1st_data_0_sqmuxa_0_o2_i_a2_cZ.lut_mask=16'h8888;
defparam ram_1st_data_0_sqmuxa_0_o2_i_a2_cZ.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_12_m_0_a2_7_ (
	.combout(ram_words_cnt_12_m_0_a2[7]),
	.dataa(un1_wbm_cur_st_25),
	.datab(un1_ram_words_left_21[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_7_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_7_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_12_m_0_a2_6_ (
	.combout(ram_words_cnt_12_m_0_a2[6]),
	.dataa(un1_wbm_cur_st_25),
	.datab(un1_ram_words_left_21[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_6_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_6_.sum_lutc_input="datac";
// @28:148
  cycloneii_lcell_comb wbm_cyc_o_cZ (
	.combout(wbm_cyc_o),
	.dataa(wbm_cyc_internal),
	.datab(neg_cyc_bool),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cyc_o_cZ.lut_mask=16'h2222;
defparam wbm_cyc_o_cZ.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb un1_wbm_cur_st_12_0_o3_i_o2_0_cZ (
	.combout(un1_wbm_cur_st_12_0_o3_i_o2_0),
	.dataa(wbm_cur_st[4]),
	.datab(wbm_cur_st[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wbm_cur_st_12_0_o3_i_o2_0_cZ.lut_mask=16'heeee;
defparam un1_wbm_cur_st_12_0_o3_i_o2_0_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_cnt_zero_bool_RNO_0 (
	.combout(ram_cnt_zero_bool_1_0_a2_0_g0_2),
	.dataa(ram_words_cnt[7]),
	.datab(ram_words_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_cnt_zero_bool_RNO_0.lut_mask=16'h1111;
defparam ram_cnt_zero_bool_RNO_0.sum_lutc_input="datac";
// @28:187
  cycloneii_lcell_comb ram_words_cnt_0_sqmuxa_1_cZ (
	.combout(ram_words_cnt_0_sqmuxa_1),
	.dataa(ram_cnt_zero_bool),
	.datab(wbm_cur_st[7]),
	.datac(wbs_stall_o_0),
	.datad(VCC)
);
defparam ram_words_cnt_0_sqmuxa_1_cZ.lut_mask=16'hc8c8;
defparam ram_words_cnt_0_sqmuxa_1_cZ.sum_lutc_input="datac";
// @28:310
  cycloneii_lcell_comb ack_i_cnt_proc_ack_i_cnt_7_i_m2_7_ (
	.combout(ack_i_cnt_7_i_m2[7]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[7]),
	.datac(ram_words_left[7]),
	.datad(lt7_0)
);
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_7_.lut_mask=16'h3327;
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_7_.sum_lutc_input="datac";
// @28:310
  cycloneii_lcell_comb ack_i_cnt_proc_ack_i_cnt_7_i_m2_6_ (
	.combout(ack_i_cnt_7_i_m2[6]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[6]),
	.datac(ram_words_left[6]),
	.datad(lt7_0)
);
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_6_.lut_mask=16'h3327;
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_6_.sum_lutc_input="datac";
// @28:310
  cycloneii_lcell_comb ack_i_cnt_proc_ack_i_cnt_7_i_m2_5_ (
	.combout(ack_i_cnt_7_i_m2[5]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[5]),
	.datac(ram_words_left[5]),
	.datad(lt7_0)
);
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_5_.lut_mask=16'h3327;
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_5_.sum_lutc_input="datac";
// @28:310
  cycloneii_lcell_comb ack_i_cnt_proc_ack_i_cnt_7_i_m2_4_ (
	.combout(ack_i_cnt_7_i_m2[4]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[4]),
	.datac(ram_words_left[4]),
	.datad(lt7_0)
);
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_4_.lut_mask=16'h3327;
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_4_.sum_lutc_input="datac";
// @28:310
  cycloneii_lcell_comb ack_i_cnt_proc_ack_i_cnt_7_i_m2_3_ (
	.combout(ack_i_cnt_7_i_m2[3]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[3]),
	.datac(ram_words_left[3]),
	.datad(lt7_0)
);
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_3_.lut_mask=16'h3327;
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_3_.sum_lutc_input="datac";
// @28:310
  cycloneii_lcell_comb ack_i_cnt_proc_ack_i_cnt_7_i_m2_2_ (
	.combout(ack_i_cnt_7_i_m2[2]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[2]),
	.datac(ram_words_left[2]),
	.datad(lt7_0)
);
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_2_.lut_mask=16'h3327;
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_2_.sum_lutc_input="datac";
// @28:310
  cycloneii_lcell_comb ack_i_cnt_proc_ack_i_cnt_7_i_m2_1_ (
	.combout(ack_i_cnt_7_i_m2[1]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[1]),
	.datac(ram_words_left[1]),
	.datad(lt7_0)
);
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_1_.lut_mask=16'h3327;
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_1_.sum_lutc_input="datac";
// @28:310
  cycloneii_lcell_comb ack_i_cnt_proc_ack_i_cnt_7_i_m2_0_ (
	.combout(ack_i_cnt_7_i_m2[0]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[0]),
	.datac(ram_words_left[0]),
	.datad(lt7_0)
);
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_0_.lut_mask=16'h3327;
defparam ack_i_cnt_proc_ack_i_cnt_7_i_m2_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNI68G6_1_ (
	.combout(sum_pipe_bool_0_0_g0_i_o4),
	.dataa(ram_cnt_zero_bool),
	.datab(wbm_cur_st[0]),
	.datac(wbm_cur_st[1]),
	.datad(VCC)
);
defparam wbm_cur_st_RNI68G6_1_.lut_mask=16'hf4f4;
defparam wbm_cur_st_RNI68G6_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_wr_addr_RNO_21_ (
	.combout(cur_wr_addr_11_iv_i_0_21__g0),
	.dataa(wr_bank_val),
	.datab(wbm_cur_st_2),
	.datac(cur_wr_addr_11_20_0_g1),
	.datad(un1_cur_wr_addr_combout[22])
);
defparam cur_wr_addr_RNO_21_.lut_mask=16'hbb0b;
defparam cur_wr_addr_RNO_21_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_latch_1st_dat_i_RNI82C8 (
	.combout(ram_1st_data_1_0_0__g2_i),
	.dataa(ram_latch_1st_dat_i),
	.datab(wr_gnt),
	.datac(wbm_cur_st[8]),
	.datad(wbm_cur_st[6])
);
defparam ram_latch_1st_dat_i_RNI82C8.lut_mask=16'hd5c0;
defparam ram_latch_1st_dat_i_RNI82C8.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_stb_internal_RNO (
	.combout(wbm_stb_internal_0_0_g2),
	.dataa(wr_gnt),
	.datab(wbm_cur_st[8]),
	.datac(ram_cnt_zero_bool),
	.datad(wbm_cur_st[7])
);
defparam wbm_stb_internal_RNO.lut_mask=16'h8f88;
defparam wbm_stb_internal_RNO.sum_lutc_input="datac";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_3_0_ (
	.combout(ram_words_cnt_3[0]),
	.dataa(ram_num_words_d2_8),
	.datab(addr_pipe[0]),
	.datac(ram_num_words_d2_0),
	.datad(lt7)
);
defparam wbm_fsm_proc_ram_words_cnt_3_0_.lut_mask=16'hccd8;
defparam wbm_fsm_proc_ram_words_cnt_3_0_.sum_lutc_input="datac";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_3_1_ (
	.combout(ram_words_cnt_3[1]),
	.dataa(ram_num_words_d2_8),
	.datab(addr_pipe[1]),
	.datac(ram_num_words_d2_1),
	.datad(lt7)
);
defparam wbm_fsm_proc_ram_words_cnt_3_1_.lut_mask=16'hccd8;
defparam wbm_fsm_proc_ram_words_cnt_3_1_.sum_lutc_input="datac";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_3_2_ (
	.combout(ram_words_cnt_3[2]),
	.dataa(ram_num_words_d2_8),
	.datab(addr_pipe[2]),
	.datac(ram_num_words_d2_2),
	.datad(lt7)
);
defparam wbm_fsm_proc_ram_words_cnt_3_2_.lut_mask=16'hccd8;
defparam wbm_fsm_proc_ram_words_cnt_3_2_.sum_lutc_input="datac";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_3_3_ (
	.combout(ram_words_cnt_3[3]),
	.dataa(ram_num_words_d2_8),
	.datab(addr_pipe[3]),
	.datac(ram_num_words_d2_3),
	.datad(lt7)
);
defparam wbm_fsm_proc_ram_words_cnt_3_3_.lut_mask=16'hccd8;
defparam wbm_fsm_proc_ram_words_cnt_3_3_.sum_lutc_input="datac";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_3_4_ (
	.combout(ram_words_cnt_3[4]),
	.dataa(ram_num_words_d2_8),
	.datab(addr_pipe[4]),
	.datac(ram_num_words_d2_4),
	.datad(lt7)
);
defparam wbm_fsm_proc_ram_words_cnt_3_4_.lut_mask=16'hccd8;
defparam wbm_fsm_proc_ram_words_cnt_3_4_.sum_lutc_input="datac";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_3_5_ (
	.combout(ram_words_cnt_3[5]),
	.dataa(ram_num_words_d2_8),
	.datab(addr_pipe[5]),
	.datac(ram_num_words_d2_5),
	.datad(lt7)
);
defparam wbm_fsm_proc_ram_words_cnt_3_5_.lut_mask=16'hccd8;
defparam wbm_fsm_proc_ram_words_cnt_3_5_.sum_lutc_input="datac";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_3_6_ (
	.combout(ram_words_cnt_3[6]),
	.dataa(ram_num_words_d2_8),
	.datab(addr_pipe[6]),
	.datac(ram_num_words_d2_6),
	.datad(lt7)
);
defparam wbm_fsm_proc_ram_words_cnt_3_6_.lut_mask=16'hccd8;
defparam wbm_fsm_proc_ram_words_cnt_3_6_.sum_lutc_input="datac";
// @28:244
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_3_7_ (
	.combout(ram_words_cnt_3[7]),
	.dataa(ram_num_words_d2_8),
	.datab(addr_pipe[7]),
	.datac(ram_num_words_d2_7),
	.datad(lt7)
);
defparam wbm_fsm_proc_ram_words_cnt_3_7_.lut_mask=16'hccd8;
defparam wbm_fsm_proc_ram_words_cnt_3_7_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb un1_wbm_cur_st_19_0_a2_0_cZ (
	.combout(un1_wbm_cur_st_19_0_a2_0),
	.dataa(ram_cnt_zero_bool),
	.datab(wbm_cur_st[7]),
	.datac(wbs_stall_o_0),
	.datad(VCC)
);
defparam un1_wbm_cur_st_19_0_a2_0_cZ.lut_mask=16'h4040;
defparam un1_wbm_cur_st_19_0_a2_0_cZ.sum_lutc_input="datac";
// @28:555
  cycloneii_lcell_comb ack_i_cnt_proc_un67_wbm_cur_st_1_o3 (
	.combout(un67_wbm_cur_st_1_o3),
	.dataa(ack_i_cnt_i[8]),
	.datab(wbm_cur_st[8]),
	.datac(wbm_cur_st[6]),
	.datad(VCC)
);
defparam ack_i_cnt_proc_un67_wbm_cur_st_1_o3.lut_mask=16'hdcdc;
defparam ack_i_cnt_proc_un67_wbm_cur_st_1_o3.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_1_ (
	.combout(N_1029_i_0_g0),
	.dataa(ram_ready_der),
	.datab(type_reg_wbm_d2_0),
	.datac(wbm_cur_st_i[9]),
	.datad(VCC)
);
defparam wbm_cur_st_RNO_1_.lut_mask=16'h0808;
defparam wbm_cur_st_RNO_1_.sum_lutc_input="datac";
// @28:187
  cycloneii_lcell_comb wbm_cur_st_ns_i_a3_0_2_ (
	.combout(wbm_cur_st_ns_i_a3_0[2]),
	.dataa(ram_cnt_zero_bool),
	.datab(wbm_cur_st[8]),
	.datac(wbm_cur_st[6]),
	.datad(VCC)
);
defparam wbm_cur_st_ns_i_a3_0_2_.lut_mask=16'h0202;
defparam wbm_cur_st_ns_i_a3_0_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_cnt_zero_bool_RNO_1 (
	.combout(ram_cnt_zero_bool_1_0_a2_0_g0_4),
	.dataa(ram_words_cnt[2]),
	.datab(ram_words_cnt[3]),
	.datac(ram_words_cnt[4]),
	.datad(ram_words_cnt[5])
);
defparam ram_cnt_zero_bool_RNO_1.lut_mask=16'h0001;
defparam ram_cnt_zero_bool_RNO_1.sum_lutc_input="datac";
// @28:267
  cycloneii_lcell_comb wbm_fsm_proc_un4_ram_cnt_zero_bool_i_a2_0_a2_4 (
	.combout(un4_ram_cnt_zero_bool_i_a2_0_a2_4),
	.dataa(ram_words_left[4]),
	.datab(ram_words_left[5]),
	.datac(ram_words_left[8]),
	.datad(VCC)
);
defparam wbm_fsm_proc_un4_ram_cnt_zero_bool_i_a2_0_a2_4.lut_mask=16'h0101;
defparam wbm_fsm_proc_un4_ram_cnt_zero_bool_i_a2_0_a2_4.sum_lutc_input="datac";
// @28:267
  cycloneii_lcell_comb wbm_fsm_proc_un4_ram_cnt_zero_bool_i_a2_0_a2_5 (
	.combout(un4_ram_cnt_zero_bool_i_a2_0_a2_5),
	.dataa(ram_words_left[0]),
	.datab(ram_words_left[7]),
	.datac(ram_words_left[1]),
	.datad(ram_words_left[2])
);
defparam wbm_fsm_proc_un4_ram_cnt_zero_bool_i_a2_0_a2_5.lut_mask=16'h0001;
defparam wbm_fsm_proc_un4_ram_cnt_zero_bool_i_a2_0_a2_5.sum_lutc_input="datac";
  cycloneii_lcell_comb neg_cyc_bool_RNO_2 (
	.combout(neg_cyc_bool_0_sqmuxa_1_7_5),
	.dataa(ack_i_cnt_i[4]),
	.datab(ack_i_cnt_i[5]),
	.datac(ack_i_cnt_i[0]),
	.datad(ack_i_cnt_i[3])
);
defparam neg_cyc_bool_RNO_2.lut_mask=16'h8000;
defparam neg_cyc_bool_RNO_2.sum_lutc_input="datac";
// @28:465
  cycloneii_lcell_comb wr_cnt_en_proc_un34_wbm_cur_st_1 (
	.combout(un34_wbm_cur_st_1),
	.dataa(wbm_cur_st[5]),
	.datab(wr_cnt[18]),
	.datac(sum_wr_cnt[0]),
	.datad(VCC)
);
defparam wr_cnt_en_proc_un34_wbm_cur_st_1.lut_mask=16'h0202;
defparam wr_cnt_en_proc_un34_wbm_cur_st_1.sum_lutc_input="datac";
// @28:465
  cycloneii_lcell_comb wr_cnt_en_proc_un34_wbm_cur_st_2 (
	.combout(un34_wbm_cur_st_2),
	.dataa(sum_wr_cnt[9]),
	.datab(wr_cnt[8]),
	.datac(sum_wr_cnt[8]),
	.datad(wr_cnt[7])
);
defparam wr_cnt_en_proc_un34_wbm_cur_st_2.lut_mask=16'h9009;
defparam wr_cnt_en_proc_un34_wbm_cur_st_2.sum_lutc_input="datac";
// @28:465
  cycloneii_lcell_comb wr_cnt_en_proc_un34_wbm_cur_st_3 (
	.combout(un34_wbm_cur_st_3),
	.dataa(sum_wr_cnt[7]),
	.datab(wr_cnt[6]),
	.datac(sum_wr_cnt[6]),
	.datad(wr_cnt[5])
);
defparam wr_cnt_en_proc_un34_wbm_cur_st_3.lut_mask=16'h9009;
defparam wr_cnt_en_proc_un34_wbm_cur_st_3.sum_lutc_input="datac";
// @28:465
  cycloneii_lcell_comb wr_cnt_en_proc_un34_wbm_cur_st_4 (
	.combout(un34_wbm_cur_st_4),
	.dataa(sum_wr_cnt[5]),
	.datab(wr_cnt[4]),
	.datac(sum_wr_cnt[4]),
	.datad(wr_cnt[3])
);
defparam wr_cnt_en_proc_un34_wbm_cur_st_4.lut_mask=16'h9009;
defparam wr_cnt_en_proc_un34_wbm_cur_st_4.sum_lutc_input="datac";
// @28:465
  cycloneii_lcell_comb wr_cnt_en_proc_un34_wbm_cur_st_5 (
	.combout(un34_wbm_cur_st_5),
	.dataa(sum_wr_cnt[18]),
	.datab(wr_cnt[17]),
	.datac(sum_wr_cnt[3]),
	.datad(wr_cnt[2])
);
defparam wr_cnt_en_proc_un34_wbm_cur_st_5.lut_mask=16'h9009;
defparam wr_cnt_en_proc_un34_wbm_cur_st_5.sum_lutc_input="datac";
// @28:465
  cycloneii_lcell_comb wr_cnt_en_proc_un34_wbm_cur_st_6 (
	.combout(un34_wbm_cur_st_6),
	.dataa(sum_wr_cnt[17]),
	.datab(wr_cnt[16]),
	.datac(sum_wr_cnt[2]),
	.datad(wr_cnt[1])
);
defparam wr_cnt_en_proc_un34_wbm_cur_st_6.lut_mask=16'h9009;
defparam wr_cnt_en_proc_un34_wbm_cur_st_6.sum_lutc_input="datac";
// @28:465
  cycloneii_lcell_comb wr_cnt_en_proc_un34_wbm_cur_st_7 (
	.combout(un34_wbm_cur_st_7),
	.dataa(sum_wr_cnt[14]),
	.datab(wr_cnt[13]),
	.datac(sum_wr_cnt[1]),
	.datad(wr_cnt[0])
);
defparam wr_cnt_en_proc_un34_wbm_cur_st_7.lut_mask=16'h9009;
defparam wr_cnt_en_proc_un34_wbm_cur_st_7.sum_lutc_input="datac";
// @28:465
  cycloneii_lcell_comb wr_cnt_en_proc_un34_wbm_cur_st_8 (
	.combout(un34_wbm_cur_st_8),
	.dataa(sum_wr_cnt[13]),
	.datab(wr_cnt[12]),
	.datac(sum_wr_cnt[12]),
	.datad(wr_cnt[11])
);
defparam wr_cnt_en_proc_un34_wbm_cur_st_8.lut_mask=16'h9009;
defparam wr_cnt_en_proc_un34_wbm_cur_st_8.sum_lutc_input="datac";
// @28:465
  cycloneii_lcell_comb wr_cnt_en_proc_un34_wbm_cur_st_9 (
	.combout(un34_wbm_cur_st_9),
	.dataa(sum_wr_cnt[16]),
	.datab(wr_cnt[15]),
	.datac(sum_wr_cnt[15]),
	.datad(wr_cnt[14])
);
defparam wr_cnt_en_proc_un34_wbm_cur_st_9.lut_mask=16'h9009;
defparam wr_cnt_en_proc_un34_wbm_cur_st_9.sum_lutc_input="datac";
// @28:465
  cycloneii_lcell_comb wr_cnt_en_proc_un34_wbm_cur_st_10 (
	.combout(un34_wbm_cur_st_10),
	.dataa(sum_wr_cnt[11]),
	.datab(wr_cnt[10]),
	.datac(sum_wr_cnt[10]),
	.datad(wr_cnt[9])
);
defparam wr_cnt_en_proc_un34_wbm_cur_st_10.lut_mask=16'h9009;
defparam wr_cnt_en_proc_un34_wbm_cur_st_10.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_12_m_0_a2_2_5_ (
	.combout(ram_words_cnt_12_m_0_a2_2[5]),
	.dataa(wr_gnt),
	.datab(wbm_cur_st[8]),
	.datac(ram_words_cnt_3[5]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_2_5_.lut_mask=16'h8080;
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_2_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_wbm_cur_st_12_0_o3_i_o2_0_RNI0HI6 (
	.combout(wbm_tga_o_1_0_7__g0_i_o4),
	.dataa(wr_gnt),
	.datab(wbm_cur_st[8]),
	.datac(wbm_cur_st[7]),
	.datad(un1_wbm_cur_st_12_0_o3_i_o2_0)
);
defparam un1_wbm_cur_st_12_0_o3_i_o2_0_RNI0HI6.lut_mask=16'hfff4;
defparam un1_wbm_cur_st_12_0_o3_i_o2_0_RNI0HI6.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_ready_der_RNI8D5H (
	.combout(addr_pipe_1_0_0__g2_i),
	.dataa(ram_ready_der),
	.datab(type_reg_wbm_d2_0),
	.datac(wbm_cur_st_i[9]),
	.datad(wbm_cur_st_ns_0_0_3__g0_0_a3)
);
defparam ram_ready_der_RNI8D5H.lut_mask=16'hff02;
defparam ram_ready_der_RNI8D5H.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_6_ (
	.combout(wbm_cur_st_ns_0_0_3__g0_0),
	.dataa(err_i_status),
	.datab(ack_i_cnt_i[8]),
	.datac(wbm_cur_st[6]),
	.datad(wbm_cur_st_ns_0_0_3__g0_0_a3)
);
defparam wbm_cur_st_RNO_6_.lut_mask=16'hff40;
defparam wbm_cur_st_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_8_ (
	.combout(wbm_cur_st_ns_0_1__g0),
	.dataa(ram_ready_der),
	.datab(type_reg_wbm_d2_0),
	.datac(wbm_cur_st_i[9]),
	.datad(ram_1st_data_1_sqmuxa_0_o2)
);
defparam wbm_cur_st_RNO_8_.lut_mask=16'h02ff;
defparam wbm_cur_st_RNO_8_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb wbm_fsm_proc_wbm_cyc_internal_4_i_o2 (
	.combout(wbm_cyc_internal_4_i_o2),
	.dataa(wr_gnt),
	.datab(err_i_status),
	.datac(wbm_cur_st[8]),
	.datad(wbm_cur_st[6])
);
defparam wbm_fsm_proc_wbm_cyc_internal_4_i_o2.lut_mask=16'h0c5f;
defparam wbm_fsm_proc_wbm_cyc_internal_4_i_o2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_cnt_zero_bool_RNO (
	.combout(ram_cnt_zero_bool_1_0_a2_0_g0),
	.dataa(ram_words_cnt[0]),
	.datab(ram_words_cnt[6]),
	.datac(ram_cnt_zero_bool_1_0_a2_0_g0_2),
	.datad(ram_cnt_zero_bool_1_0_a2_0_g0_4)
);
defparam ram_cnt_zero_bool_RNO.lut_mask=16'h2000;
defparam ram_cnt_zero_bool_RNO.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb un1_wbm_cur_st_23_i_cZ (
	.combout(un1_wbm_cur_st_23_i),
	.dataa(wbm_cur_st[8]),
	.datab(wbm_cur_st[7]),
	.datac(wbm_cur_st[6]),
	.datad(un1_wbm_cur_st_12_0_o3_i_o2_0)
);
defparam un1_wbm_cur_st_23_i_cZ.lut_mask=16'hfffe;
defparam un1_wbm_cur_st_23_i_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_stb_internal_RNO_0 (
	.combout(wbm_stb_internal_0_0_g0_i_o4_i),
	.dataa(wbm_cur_st[4]),
	.datab(wbm_cur_st[6]),
	.datac(wbm_cur_st_ns_0_0_3__g0_0_a3),
	.datad(wbs_stall_o_0)
);
defparam wbm_stb_internal_RNO_0.lut_mask=16'h0155;
defparam wbm_stb_internal_RNO_0.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb un1_wbm_cur_st_19_0_cZ (
	.combout(un1_wbm_cur_st_19_0),
	.dataa(wbm_cur_st_2),
	.datab(wbm_cur_st[7]),
	.datac(wbm_cur_st_i[9]),
	.datad(un1_wbm_cur_st_19_0_a2_0)
);
defparam un1_wbm_cur_st_19_0_cZ.lut_mask=16'hff1f;
defparam un1_wbm_cur_st_19_0_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_i_RNO_0_9_ (
	.combout(wbm_cur_st_ns_0_0__g0_1),
	.dataa(err_i_status),
	.datab(wbm_cur_st_2),
	.datac(wbm_cur_st[6]),
	.datad(wbm_cur_st_ns_a3_0[0])
);
defparam wbm_cur_st_i_RNO_0_9_.lut_mask=16'h0013;
defparam wbm_cur_st_i_RNO_0_9_.sum_lutc_input="datac";
  cycloneii_lcell_comb neg_cyc_bool_RNO_0 (
	.combout(neg_cyc_bool_0_sqmuxa_1_7_6),
	.dataa(ack_i_cnt_i[1]),
	.datab(ack_i_cnt_i[8]),
	.datac(neg_cyc_bool_0_sqmuxa_1_7_5),
	.datad(VCC)
);
defparam neg_cyc_bool_RNO_0.lut_mask=16'h8080;
defparam neg_cyc_bool_RNO_0.sum_lutc_input="datac";
  cycloneii_lcell_comb neg_cyc_bool_RNO_1 (
	.combout(neg_cyc_bool_0_sqmuxa_1_7_7),
	.dataa(ack_i_cnt_i[6]),
	.datab(ack_i_cnt_i[7]),
	.datac(ack_i_cnt_i[2]),
	.datad(un67_wbm_cur_st_1_o3)
);
defparam neg_cyc_bool_RNO_1.lut_mask=16'h0080;
defparam neg_cyc_bool_RNO_1.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dat_1st_bool_i_RNO_0 (
	.combout(dat_1st_bool_0_0_g0_i_o4_1),
	.dataa(wbm_cur_st[8]),
	.datab(wbm_cur_st[7]),
	.datac(wbm_cur_st_ns_0_0_3__g0_0_a3),
	.datad(un1_wbm_cur_st_9_0_a2)
);
defparam dat_1st_bool_i_RNO_0.lut_mask=16'hf3f2;
defparam dat_1st_bool_i_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_tga_o_RNO_0_ (
	.combout(wbm_tga_o_1_0_0__g2),
	.dataa(wbm_cur_st[8]),
	.datab(wbm_cur_st[6]),
	.datac(ram_words_cnt_3[0]),
	.datad(ack_i_cnt_7_i_m2[0])
);
defparam wbm_tga_o_RNO_0_.lut_mask=16'h20ec;
defparam wbm_tga_o_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_tga_o_RNO_1_ (
	.combout(wbm_tga_o_1_0_1__g2),
	.dataa(wbm_cur_st[8]),
	.datab(wbm_cur_st[6]),
	.datac(ram_words_cnt_3[1]),
	.datad(ack_i_cnt_7_i_m2[1])
);
defparam wbm_tga_o_RNO_1_.lut_mask=16'h20ec;
defparam wbm_tga_o_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_tga_o_RNO_2_ (
	.combout(wbm_tga_o_1_0_2__g2),
	.dataa(wbm_cur_st[8]),
	.datab(wbm_cur_st[6]),
	.datac(ram_words_cnt_3[2]),
	.datad(ack_i_cnt_7_i_m2[2])
);
defparam wbm_tga_o_RNO_2_.lut_mask=16'h20ec;
defparam wbm_tga_o_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_tga_o_RNO_3_ (
	.combout(wbm_tga_o_1_0_3__g2),
	.dataa(wbm_cur_st[8]),
	.datab(wbm_cur_st[6]),
	.datac(ram_words_cnt_3[3]),
	.datad(ack_i_cnt_7_i_m2[3])
);
defparam wbm_tga_o_RNO_3_.lut_mask=16'h20ec;
defparam wbm_tga_o_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_tga_o_RNO_4_ (
	.combout(wbm_tga_o_1_0_4__g2),
	.dataa(wbm_cur_st[8]),
	.datab(wbm_cur_st[6]),
	.datac(ram_words_cnt_3[4]),
	.datad(ack_i_cnt_7_i_m2[4])
);
defparam wbm_tga_o_RNO_4_.lut_mask=16'h20ec;
defparam wbm_tga_o_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_tga_o_RNO_5_ (
	.combout(wbm_tga_o_1_0_5__g2),
	.dataa(wbm_cur_st[8]),
	.datab(wbm_cur_st[6]),
	.datac(ram_words_cnt_3[5]),
	.datad(ack_i_cnt_7_i_m2[5])
);
defparam wbm_tga_o_RNO_5_.lut_mask=16'h20ec;
defparam wbm_tga_o_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_tga_o_RNO_7_ (
	.combout(wbm_tga_o_1_0_7__g2),
	.dataa(wbm_cur_st[8]),
	.datab(wbm_cur_st[6]),
	.datac(ram_words_cnt_3[7]),
	.datad(ack_i_cnt_7_i_m2[7])
);
defparam wbm_tga_o_RNO_7_.lut_mask=16'h20ec;
defparam wbm_tga_o_RNO_7_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_12_m_0_a2_3_0_ (
	.combout(ram_words_cnt_12_m_0_a2_3[0]),
	.dataa(wbm_cur_st[7]),
	.datab(wbm_cur_st[1]),
	.datac(un1_wbm_cur_st_12_0_o3_i_o2_0),
	.datad(un1_wbm_cur_st_25)
);
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_3_0_.lut_mask=16'h00fe;
defparam wbm_fsm_proc_ram_words_cnt_12_m_0_a2_3_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_wbm_cur_st_19_0_a2_0_RNI67T9 (
	.combout(cur_wr_addr_11_20_0_g1),
	.dataa(wbm_cur_st_2),
	.datab(wbm_cur_st[7]),
	.datac(wbm_cur_st_i[9]),
	.datad(un1_wbm_cur_st_19_0_a2_0)
);
defparam un1_wbm_cur_st_19_0_a2_0_RNI67T9.lut_mask=16'hffdf;
defparam un1_wbm_cur_st_19_0_a2_0_RNI67T9.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_tga_o_RNO_6_ (
	.combout(wbm_tga_o_1_0_6__g2),
	.dataa(wbm_cur_st[8]),
	.datab(wbm_cur_st[6]),
	.datac(ram_words_cnt_3[6]),
	.datad(ack_i_cnt_7_i_m2[6])
);
defparam wbm_tga_o_RNO_6_.lut_mask=16'h20ec;
defparam wbm_tga_o_RNO_6_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb un1_wbm_cur_st_25_cZ (
	.combout(un1_wbm_cur_st_25),
	.dataa(wbm_cur_st[4]),
	.datab(wbm_cur_st_ns_i[6]),
	.datac(ram_1st_data_1_sqmuxa_0_o2),
	.datad(ram_words_cnt_0_sqmuxa_1)
);
defparam un1_wbm_cur_st_25_cZ.lut_mask=16'hffef;
defparam un1_wbm_cur_st_25_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dat_1st_bool_i_RNO (
	.combout(dat_1st_bool_0_0_g0_i_o4),
	.dataa(wbm_cur_st[7]),
	.datab(dat_1st_bool_i),
	.datac(dat_1st_bool_0_0_g0_i_o4_1),
	.datad(wbs_stall_o_0)
);
defparam dat_1st_bool_i_RNO.lut_mask=16'hf0f2;
defparam dat_1st_bool_i_RNO.sum_lutc_input="datac";
// @28:267
  cycloneii_lcell_comb wbm_fsm_proc_un4_ram_cnt_zero_bool_i_a2_0_a2 (
	.combout(un4_ram_cnt_zero_bool_i_a2_0_a2),
	.dataa(ram_words_left[3]),
	.datab(ram_words_left[6]),
	.datac(un4_ram_cnt_zero_bool_i_a2_0_a2_4),
	.datad(un4_ram_cnt_zero_bool_i_a2_0_a2_5)
);
defparam wbm_fsm_proc_un4_ram_cnt_zero_bool_i_a2_0_a2.lut_mask=16'h1000;
defparam wbm_fsm_proc_un4_ram_cnt_zero_bool_i_a2_0_a2.sum_lutc_input="datac";
// @28:465
  cycloneii_lcell_comb wr_cnt_en_proc_un34_wbm_cur_st_16 (
	.combout(un34_wbm_cur_st_16),
	.dataa(un34_wbm_cur_st_4),
	.datab(un34_wbm_cur_st_5),
	.datac(un34_wbm_cur_st_2),
	.datad(un34_wbm_cur_st_3)
);
defparam wr_cnt_en_proc_un34_wbm_cur_st_16.lut_mask=16'h8000;
defparam wr_cnt_en_proc_un34_wbm_cur_st_16.sum_lutc_input="datac";
// @28:465
  cycloneii_lcell_comb wr_cnt_en_proc_un34_wbm_cur_st_17 (
	.combout(un34_wbm_cur_st_17),
	.dataa(un34_wbm_cur_st_8),
	.datab(un34_wbm_cur_st_9),
	.datac(un34_wbm_cur_st_6),
	.datad(un34_wbm_cur_st_7)
);
defparam wr_cnt_en_proc_un34_wbm_cur_st_17.lut_mask=16'h8000;
defparam wr_cnt_en_proc_un34_wbm_cur_st_17.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sum_pipe_bool_RNI20NC (
	.combout(r_283_0_g2_1),
	.dataa(sum_pipe_bool),
	.datab(wbm_cur_st[0]),
	.datac(ram_1st_data_0_sqmuxa_0_o2_i_a2),
	.datad(un1_wbm_cur_st_23_i)
);
defparam sum_pipe_bool_RNI20NC.lut_mask=16'h0b00;
defparam sum_pipe_bool_RNI20NC.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_0_7_ (
	.combout(ram_words_cnt_12_m_0_0_7__g0_0),
	.dataa(wbm_cur_st[6]),
	.datab(ram_1st_data_0_sqmuxa_0_o2_i_a2),
	.datac(ram_words_cnt_3[7]),
	.datad(ack_i_cnt_7_i_m2[7])
);
defparam ram_words_cnt_RNO_0_7_.lut_mask=16'hc0ea;
defparam ram_words_cnt_RNO_0_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_1_4_ (
	.combout(ram_words_cnt_12_m_0_0_4__g0_0),
	.dataa(wbm_cur_st[6]),
	.datab(ram_1st_data_0_sqmuxa_0_o2_i_a2),
	.datac(ram_words_cnt_3[4]),
	.datad(ack_i_cnt_7_i_m2[4])
);
defparam ram_words_cnt_RNO_1_4_.lut_mask=16'hc0ea;
defparam ram_words_cnt_RNO_1_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_0_3_ (
	.combout(ram_words_cnt_12_m_0_0_3__g0_0),
	.dataa(wbm_cur_st[6]),
	.datab(ram_1st_data_0_sqmuxa_0_o2_i_a2),
	.datac(ram_words_cnt_3[3]),
	.datad(ack_i_cnt_7_i_m2[3])
);
defparam ram_words_cnt_RNO_0_3_.lut_mask=16'hc0ea;
defparam ram_words_cnt_RNO_0_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_0_2_ (
	.combout(ram_words_cnt_12_m_0_0_2__g0_0),
	.dataa(wbm_cur_st[6]),
	.datab(ram_1st_data_0_sqmuxa_0_o2_i_a2),
	.datac(ram_words_cnt_3[2]),
	.datad(ack_i_cnt_7_i_m2[2])
);
defparam ram_words_cnt_RNO_0_2_.lut_mask=16'hc0ea;
defparam ram_words_cnt_RNO_0_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_0_1_ (
	.combout(ram_words_cnt_12_m_0_0_1__g0_0),
	.dataa(wbm_cur_st[6]),
	.datab(ram_1st_data_0_sqmuxa_0_o2_i_a2),
	.datac(ram_words_cnt_3[1]),
	.datad(ack_i_cnt_7_i_m2[1])
);
defparam ram_words_cnt_RNO_0_1_.lut_mask=16'hc0ea;
defparam ram_words_cnt_RNO_0_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_0_6_ (
	.combout(ram_words_cnt_12_m_0_0_6__g0_0),
	.dataa(wbm_cur_st[6]),
	.datab(ram_1st_data_0_sqmuxa_0_o2_i_a2),
	.datac(ram_words_cnt_3[6]),
	.datad(ack_i_cnt_7_i_m2[6])
);
defparam ram_words_cnt_RNO_0_6_.lut_mask=16'hc0ea;
defparam ram_words_cnt_RNO_0_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_0_0_ (
	.combout(ram_words_cnt_12_m_0_0_0__g0_0),
	.dataa(wbm_cur_st[6]),
	.datab(ram_1st_data_0_sqmuxa_0_o2_i_a2),
	.datac(ram_words_cnt_3[0]),
	.datad(ack_i_cnt_7_i_m2[0])
);
defparam ram_words_cnt_RNO_0_0_.lut_mask=16'hc0ea;
defparam ram_words_cnt_RNO_0_0_.sum_lutc_input="datac";
// @28:264
  cycloneii_lcell_comb un1_ram_words_cnt_0_sqmuxa_1_i_0_a2_cZ (
	.combout(un1_ram_words_cnt_0_sqmuxa_1_i_0_a2),
	.dataa(ram_cnt_zero_bool),
	.datab(un4_ram_cnt_zero_bool_i_a2_0_a2),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_ram_words_cnt_0_sqmuxa_1_i_0_a2_cZ.lut_mask=16'h8888;
defparam un1_ram_words_cnt_0_sqmuxa_1_i_0_a2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb err_i_status_RNO (
	.combout(err_i_status_2_0_g0),
	.dataa(err_i_status),
	.datab(wbm_cur_st_i[9]),
	.datac(wr_gnt_i_i),
	.datad(wbs_err_o)
);
defparam err_i_status_RNO.lut_mask=16'h8c88;
defparam err_i_status_RNO.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb wbm_fsm_proc_wbm_cyc_internal_4_i (
	.combout(wbm_cyc_internal_4_i),
	.dataa(wbm_cur_st[8]),
	.datab(ack_i_cnt_i[8]),
	.datac(wbm_cur_st[7]),
	.datad(wbm_cyc_internal_4_i_o2)
);
defparam wbm_fsm_proc_wbm_cyc_internal_4_i.lut_mask=16'hf0fe;
defparam wbm_fsm_proc_wbm_cyc_internal_4_i.sum_lutc_input="datac";
  cycloneii_lcell_comb neg_cyc_bool_RNO (
	.combout(neg_cyc_bool_0_sqmuxa_1_7),
	.dataa(wr_gnt_i_i),
	.datab(neg_cyc_bool_0_sqmuxa_1_7_6),
	.datac(neg_cyc_bool_0_sqmuxa_1_7_7),
	.datad(wbs_ack_o_i)
);
defparam neg_cyc_bool_RNO.lut_mask=16'h0040;
defparam neg_cyc_bool_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_0_4_ (
	.combout(ram_words_cnt_12_m_0_0_4__g0_1),
	.dataa(ram_words_cnt_12_m_0_0_4__g0_0),
	.datab(un1_wbm_cur_st_25),
	.datac(un1_ram_words_left_21[4]),
	.datad(VCC)
);
defparam ram_words_cnt_RNO_0_4_.lut_mask=16'heaea;
defparam ram_words_cnt_RNO_0_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_0_7_ (
	.combout(N_549_i_0_g0_1873),
	.dataa(wbm_cur_st[7]),
	.datab(wbm_cur_st[8]),
	.datac(ack_i_cnt_i[8]),
	.datad(un4_ram_cnt_zero_bool_i_a2_0_a2)
);
defparam wbm_cur_st_RNO_0_7_.lut_mask=16'heeef;
defparam wbm_cur_st_RNO_0_7_.sum_lutc_input="datac";
// @28:465
  cycloneii_lcell_comb wr_cnt_en_proc_un34_wbm_cur_st (
	.combout(un34_wbm_cur_st),
	.dataa(un34_wbm_cur_st_1),
	.datab(un34_wbm_cur_st_10),
	.datac(un34_wbm_cur_st_16),
	.datad(un34_wbm_cur_st_17)
);
defparam wr_cnt_en_proc_un34_wbm_cur_st.lut_mask=16'h8000;
defparam wr_cnt_en_proc_un34_wbm_cur_st.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_0_5_ (
	.combout(ram_words_cnt_12_m_0_0_5__g0_a),
	.dataa(wbm_cur_st[6]),
	.datab(ack_i_cnt_7_i_m2[5]),
	.datac(un1_wbm_cur_st_25),
	.datad(un1_ram_words_left_21[5])
);
defparam ram_words_cnt_RNO_0_5_.lut_mask=16'h0ddd;
defparam ram_words_cnt_RNO_0_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_5_ (
	.combout(ram_words_cnt_12_m_0_0_5__g0),
	.dataa(ram_words_cnt_12_m_0_a2_2[5]),
	.datab(un1_ram_words_left_add5),
	.datac(ram_words_cnt_12_m_0_a2_3[0]),
	.datad(ram_words_cnt_12_m_0_0_5__g0_a)
);
defparam ram_words_cnt_RNO_5_.lut_mask=16'heaff;
defparam ram_words_cnt_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_4_ (
	.combout(ram_words_cnt_12_m_0_0_4__g0),
	.dataa(un1_ram_words_left_add4),
	.datab(ram_words_cnt_12_m_0_a2_3[0]),
	.datac(ram_words_cnt_12_m_0_0_4__g0_1),
	.datad(VCC)
);
defparam ram_words_cnt_RNO_4_.lut_mask=16'hf8f8;
defparam ram_words_cnt_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_3_ (
	.combout(ram_words_cnt_12_m_0_0_3__g0),
	.dataa(ram_words_cnt_12_m_0_0_3__g0_0),
	.datab(un1_ram_words_left_add3),
	.datac(ram_words_cnt_12_m_0_a2_3[0]),
	.datad(ram_words_cnt_12_m_0_a2[3])
);
defparam ram_words_cnt_RNO_3_.lut_mask=16'hffea;
defparam ram_words_cnt_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_2_ (
	.combout(ram_words_cnt_12_m_0_0_2__g0),
	.dataa(ram_words_cnt_12_m_0_0_2__g0_0),
	.datab(un1_ram_words_left_add2),
	.datac(ram_words_cnt_12_m_0_a2_3[0]),
	.datad(ram_words_cnt_12_m_0_a2[2])
);
defparam ram_words_cnt_RNO_2_.lut_mask=16'hffea;
defparam ram_words_cnt_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_1_ (
	.combout(ram_words_cnt_12_m_0_0_1__g0),
	.dataa(un1_ram_words_left_add1),
	.datab(ram_words_cnt_12_m_0_0_1__g0_0),
	.datac(ram_words_cnt_12_m_0_a2_3[0]),
	.datad(ram_words_cnt_12_m_0_a2[1])
);
defparam ram_words_cnt_RNO_1_.lut_mask=16'hffec;
defparam ram_words_cnt_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_0_ (
	.combout(ram_words_cnt_12_m_0_0_0__g0),
	.dataa(un1_ram_words_left_0_i[7]),
	.datab(ram_words_cnt_12_m_0_0_0__g0_0),
	.datac(ram_words_cnt_12_m_0_a2_3[0]),
	.datad(ram_words_cnt_12_m_0_a2[0])
);
defparam ram_words_cnt_RNO_0_.lut_mask=16'hffec;
defparam ram_words_cnt_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_6_ (
	.combout(ram_words_cnt_12_m_0_0_6__g0),
	.dataa(ram_words_cnt_12_m_0_0_6__g0_0),
	.datab(un1_ram_words_left_add6),
	.datac(ram_words_cnt_12_m_0_a2_3[0]),
	.datad(ram_words_cnt_12_m_0_a2[6])
);
defparam ram_words_cnt_RNO_6_.lut_mask=16'hffea;
defparam ram_words_cnt_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_cnt_RNO_7_ (
	.combout(ram_words_cnt_12_m_0_0_7__g0),
	.dataa(ram_words_cnt_12_m_0_0_7__g0_0),
	.datab(un1_ram_words_left_add7),
	.datac(ram_words_cnt_12_m_0_a2_3[0]),
	.datad(ram_words_cnt_12_m_0_a2[7])
);
defparam ram_words_cnt_RNO_7_.lut_mask=16'hffea;
defparam ram_words_cnt_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_i_RNO_9_ (
	.combout(wbm_cur_st_ns_0_0__g0),
	.dataa(ack_i_cnt_i[8]),
	.datab(wbm_cur_st[6]),
	.datac(un4_ram_cnt_zero_bool_i_a2_0_a2),
	.datad(wbm_cur_st_ns_0_0__g0_1)
);
defparam wbm_cur_st_i_RNO_9_.lut_mask=16'hbf00;
defparam wbm_cur_st_i_RNO_9_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_ram_words_cnt_0_sqmuxa_1_i_0_a2_RNIE06S (
	.combout(r_292_0_g2),
	.dataa(wbm_cur_st[7]),
	.datab(wbm_cur_st_i[9]),
	.datac(un1_ram_words_cnt_0_sqmuxa_1_i_0_a2),
	.datad(wbs_stall_o_0)
);
defparam un1_ram_words_cnt_0_sqmuxa_1_i_0_a2_RNIE06S.lut_mask=16'h333b;
defparam un1_ram_words_cnt_0_sqmuxa_1_i_0_a2_RNIE06S.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_ram_words_cnt_0_sqmuxa_1_i_0_a2_RNIJ2N11 (
	.combout(r_283_0_g2_i),
	.dataa(wbm_cur_st[7]),
	.datab(un1_ram_words_cnt_0_sqmuxa_1_i_0_a2),
	.datac(r_283_0_g2_1),
	.datad(wbs_stall_o_0)
);
defparam un1_ram_words_cnt_0_sqmuxa_1_i_0_a2_RNIJ2N11.lut_mask=16'h0f2f;
defparam un1_ram_words_cnt_0_sqmuxa_1_i_0_a2_RNIJ2N11.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_7_ (
	.combout(N_549_i_0_g0),
	.dataa(wbm_cur_st[7]),
	.datab(wbm_cyc_internal_4_i_o2),
	.datac(wbm_cur_st_ns_i_a3_0[2]),
	.datad(N_549_i_0_g0_1873)
);
defparam wbm_cur_st_RNO_7_.lut_mask=16'h0b00;
defparam wbm_cur_st_RNO_7_.sum_lutc_input="datac";
// @28:201
  cycloneii_lcell_comb ram_words_cnt_RNIHMV9_0_0_ (
	.cout(ram_words_cnt_RNIHMV9_0_cout[0]),
	.dataa(un1_ram_words_left_0_i[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_words_cnt_RNIHMV9_0_0_.lut_mask=16'h00aa;
defparam ram_words_cnt_RNIHMV9_0_0_.sum_lutc_input="cin";
//@55:253
//@28:187
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  wbm_cur_st_i[4] = ~ wbm_cur_st[4];
  assign  ram_words_cnt_i[0] = ~ ram_words_cnt[0];
  assign  wbm_tga_o_1_0_7__g0_i_o4_i = ~ wbm_tga_o_1_0_7__g0_i_o4;
  assign  cur_wr_addr_11_20_0_g1_i = ~ cur_wr_addr_11_20_0_g1;
endmodule /* mem_ctrl_wr_wbm */

// VQM4.1+ 
module mem_ctrl_wr (
  cur_wr_addr_21,
  cur_wr_addr_20,
  cur_wr_addr_19,
  cur_wr_addr_18,
  cur_wr_addr_17,
  cur_wr_addr_16,
  cur_wr_addr_15,
  cur_wr_addr_14,
  cur_wr_addr_13,
  cur_wr_addr_12,
  cur_wr_addr_11,
  cur_wr_addr_10,
  cur_wr_addr_9,
  cur_wr_addr_8,
  cur_wr_addr_7,
  cur_wr_addr_6,
  cur_wr_addr_5,
  cur_wr_addr_4,
  cur_wr_addr_3,
  cur_wr_addr_2,
  cur_wr_addr_1,
  cur_wr_addr_0,
  wr_cnt_to_rd_17,
  wr_cnt_to_rd_16,
  wr_cnt_to_rd_15,
  wr_cnt_to_rd_14,
  wr_cnt_to_rd_13,
  wr_cnt_to_rd_12,
  wr_cnt_to_rd_11,
  wr_cnt_to_rd_10,
  wr_cnt_to_rd_9,
  wr_cnt_to_rd_8,
  wr_cnt_to_rd_7,
  wr_cnt_to_rd_6,
  wr_cnt_to_rd_5,
  wr_cnt_to_rd_4,
  wr_cnt_to_rd_3,
  wr_cnt_to_rd_2,
  wr_cnt_to_rd_1,
  wr_cnt_to_rd_0,
  wbm_tga_o_0_6,
  wbm_tga_o_0_5,
  wbm_tga_o_0_4,
  wbm_tga_o_0_3,
  wbm_tga_o_0_2,
  wbm_tga_o_0_1,
  wbm_tga_o_0_0,
  ram_1st_data_15,
  ram_1st_data_14,
  ram_1st_data_13,
  ram_1st_data_12,
  ram_1st_data_11,
  ram_1st_data_10,
  ram_1st_data_9,
  ram_1st_data_8,
  ram_1st_data_7,
  ram_1st_data_6,
  ram_1st_data_5,
  ram_1st_data_4,
  ram_1st_data_3,
  ram_1st_data_2,
  ram_1st_data_1,
  ram_1st_data_0,
  reg_data_0,
  outc1_wbm_tga_o_i_0,
  outc1_wbm_tga_o_i_8,
  outc1_wbm_tga_o_i_7,
  outc1_wbm_tga_o_i_6,
  outc1_wbm_tga_o_i_5,
  outc1_wbm_tga_o_i_4,
  outc1_wbm_tga_o_i_3,
  outc1_wbm_tga_o_i_2,
  outc1_wbm_tga_o_i_1,
  wbm_gnt_i_0_0,
  wbm_tga_o_0,
  wbm_tga_o_1,
  wbm_tga_o_9,
  wbm_tga_o_8,
  wbm_tga_o_7,
  wbm_tga_o_6,
  wbm_tga_o_5,
  wbm_tga_o_4,
  wbm_tga_o_3,
  wbm_tga_o_2,
  wbs_gnt_i_0_rep1_0,
  wbs_gnt_rep1_0,
  wbm_cur_st_0,
  wbm_cur_st_2,
  cur_st_rep1_0,
  adrint_i_m3_i_m3_4,
  adrint_i_m3_i_m3_0,
  ic_wbs_tgc_i_i_0_a2_0,
  ic_wbs_stb_i_5_i_m3_i_m3_0,
  ic_wbs_stb_i_0_a4_0_a2_0,
  ram_data_out_swap_0,
  ram_data_out_swap_1,
  ram_data_out_swap_2,
  ram_data_out_swap_3,
  ram_data_out_swap_4,
  ram_data_out_swap_5,
  ram_data_out_swap_6,
  ram_data_out_swap_7,
  ram_data_out_swap_8,
  ram_data_out_swap_9,
  ram_data_out_swap_10,
  ram_data_out_swap_11,
  ram_data_out_swap_12,
  ram_data_out_swap_13,
  ram_data_out_swap_14,
  ram_data_out_swap_15,
  r_255_0_g2_i,
  r_274_0_g2_i,
  dat_1st_bool_i,
  wbm_stb_internal,
  bank_switch_1,
  arbiter_req,
  un67_wbm_cur_st_1_o3,
  wr_gnt,
  wbm_cyc_o,
  wbs_stall_o_0,
  wr_bank_val,
  wr_gnt_i_i,
  wbs_err_o_0,
  wbs_ack_o_i,
  ic_wbs_adr_i_1_3_1_i_0_o2,
  wbs_err_o,
  wbs_ack_o,
  wbs_stall_o_i,
  ic_wbs_adr_i_1_2_1_a4_0_a2,
  ic_wbs_adr_i_1_1_1_i_i_a2,
  wr_wbs_reg_cyc_2_2,
  ic_wbs_adr_i_1_9_1_a4_0_a2,
  un13_ic_wbm_cyc_o_i_m3_i_m3,
  ic_wbs_adr_i_1_3_1_i_0,
  ic_wbs_adr_i_1_6_1_a4_0_a2,
  ic_wbs_adr_i_1_5_1_a4_0_a2,
  ic_wbs_adr_i_1_7_1_a4_0_a2,
  wr_wbs_cmp_cyc,
  ic_wbs_adr_i_1_0_1_i_i_a2,
  ic_wbs_dat_i_1_0_1_a2_0_a2,
  ic_wbs_dat_i_1_1_1_a2_0_a2,
  ic_wbs_dat_i_1_2_1_a2_0_a2,
  ic_wbs_dat_i_1_3_1_a2_0_a2,
  ic_wbs_dat_i_1_4_1_a4_0_a2,
  ic_wbs_dat_i_1_5_1_a4_0_a2,
  ic_wbs_dat_i_1_6_1_a4_0_a2,
  ic_wbs_dat_i_1_7_1_a4_0_a2,
  sync_rst_out_0,
  clk_100,
  sync_rst_out,
  clk_133_c
)
;
output cur_wr_addr_21 ;
output cur_wr_addr_20 ;
output cur_wr_addr_19 ;
output cur_wr_addr_18 ;
output cur_wr_addr_17 ;
output cur_wr_addr_16 ;
output cur_wr_addr_15 ;
output cur_wr_addr_14 ;
output cur_wr_addr_13 ;
output cur_wr_addr_12 ;
output cur_wr_addr_11 ;
output cur_wr_addr_10 ;
output cur_wr_addr_9 ;
output cur_wr_addr_8 ;
output cur_wr_addr_7 ;
output cur_wr_addr_6 ;
output cur_wr_addr_5 ;
output cur_wr_addr_4 ;
output cur_wr_addr_3 ;
output cur_wr_addr_2 ;
output cur_wr_addr_1 ;
output cur_wr_addr_0 ;
output wr_cnt_to_rd_17 ;
output wr_cnt_to_rd_16 ;
output wr_cnt_to_rd_15 ;
output wr_cnt_to_rd_14 ;
output wr_cnt_to_rd_13 ;
output wr_cnt_to_rd_12 ;
output wr_cnt_to_rd_11 ;
output wr_cnt_to_rd_10 ;
output wr_cnt_to_rd_9 ;
output wr_cnt_to_rd_8 ;
output wr_cnt_to_rd_7 ;
output wr_cnt_to_rd_6 ;
output wr_cnt_to_rd_5 ;
output wr_cnt_to_rd_4 ;
output wr_cnt_to_rd_3 ;
output wr_cnt_to_rd_2 ;
output wr_cnt_to_rd_1 ;
output wr_cnt_to_rd_0 ;
output wbm_tga_o_0_6 ;
output wbm_tga_o_0_5 ;
output wbm_tga_o_0_4 ;
output wbm_tga_o_0_3 ;
output wbm_tga_o_0_2 ;
output wbm_tga_o_0_1 ;
output wbm_tga_o_0_0 ;
output ram_1st_data_15 ;
output ram_1st_data_14 ;
output ram_1st_data_13 ;
output ram_1st_data_12 ;
output ram_1st_data_11 ;
output ram_1st_data_10 ;
output ram_1st_data_9 ;
output ram_1st_data_8 ;
output ram_1st_data_7 ;
output ram_1st_data_6 ;
output ram_1st_data_5 ;
output ram_1st_data_4 ;
output ram_1st_data_3 ;
output ram_1st_data_2 ;
output ram_1st_data_1 ;
output ram_1st_data_0 ;
input reg_data_0 ;
input outc1_wbm_tga_o_i_0 ;
input outc1_wbm_tga_o_i_8 ;
input outc1_wbm_tga_o_i_7 ;
input outc1_wbm_tga_o_i_6 ;
input outc1_wbm_tga_o_i_5 ;
input outc1_wbm_tga_o_i_4 ;
input outc1_wbm_tga_o_i_3 ;
input outc1_wbm_tga_o_i_2 ;
input outc1_wbm_tga_o_i_1 ;
input wbm_gnt_i_0_0 ;
output wbm_tga_o_0 ;
input wbm_tga_o_1 ;
input wbm_tga_o_9 ;
input wbm_tga_o_8 ;
input wbm_tga_o_7 ;
input wbm_tga_o_6 ;
input wbm_tga_o_5 ;
input wbm_tga_o_4 ;
input wbm_tga_o_3 ;
input wbm_tga_o_2 ;
input wbs_gnt_i_0_rep1_0 ;
input wbs_gnt_rep1_0 ;
output wbm_cur_st_0 ;
input wbm_cur_st_2 ;
input cur_st_rep1_0 ;
input adrint_i_m3_i_m3_4 ;
input adrint_i_m3_i_m3_0 ;
input ic_wbs_tgc_i_i_0_a2_0 ;
input ic_wbs_stb_i_5_i_m3_i_m3_0 ;
input ic_wbs_stb_i_0_a4_0_a2_0 ;
output ram_data_out_swap_0 ;
output ram_data_out_swap_1 ;
output ram_data_out_swap_2 ;
output ram_data_out_swap_3 ;
output ram_data_out_swap_4 ;
output ram_data_out_swap_5 ;
output ram_data_out_swap_6 ;
output ram_data_out_swap_7 ;
output ram_data_out_swap_8 ;
output ram_data_out_swap_9 ;
output ram_data_out_swap_10 ;
output ram_data_out_swap_11 ;
output ram_data_out_swap_12 ;
output ram_data_out_swap_13 ;
output ram_data_out_swap_14 ;
output ram_data_out_swap_15 ;
input r_255_0_g2_i ;
input r_274_0_g2_i ;
output dat_1st_bool_i ;
output wbm_stb_internal ;
output bank_switch_1 ;
output arbiter_req ;
output un67_wbm_cur_st_1_o3 ;
input wr_gnt ;
output wbm_cyc_o ;
input wbs_stall_o_0 ;
input wr_bank_val ;
input wr_gnt_i_i ;
input wbs_err_o_0 ;
input wbs_ack_o_i ;
input ic_wbs_adr_i_1_3_1_i_0_o2 ;
output wbs_err_o ;
output wbs_ack_o ;
output wbs_stall_o_i ;
input ic_wbs_adr_i_1_2_1_a4_0_a2 ;
input ic_wbs_adr_i_1_1_1_i_i_a2 ;
output wr_wbs_reg_cyc_2_2 ;
input ic_wbs_adr_i_1_9_1_a4_0_a2 ;
input un13_ic_wbm_cyc_o_i_m3_i_m3 ;
input ic_wbs_adr_i_1_3_1_i_0 ;
input ic_wbs_adr_i_1_6_1_a4_0_a2 ;
input ic_wbs_adr_i_1_5_1_a4_0_a2 ;
input ic_wbs_adr_i_1_7_1_a4_0_a2 ;
input wr_wbs_cmp_cyc ;
input ic_wbs_adr_i_1_0_1_i_i_a2 ;
input ic_wbs_dat_i_1_0_1_a2_0_a2 ;
input ic_wbs_dat_i_1_1_1_a2_0_a2 ;
input ic_wbs_dat_i_1_2_1_a2_0_a2 ;
input ic_wbs_dat_i_1_3_1_a2_0_a2 ;
input ic_wbs_dat_i_1_4_1_a4_0_a2 ;
input ic_wbs_dat_i_1_5_1_a4_0_a2 ;
input ic_wbs_dat_i_1_6_1_a4_0_a2 ;
input ic_wbs_dat_i_1_7_1_a4_0_a2 ;
input sync_rst_out_0 ;
input clk_100 ;
input sync_rst_out ;
input clk_133_c ;
wire cur_wr_addr_21 ;
wire cur_wr_addr_20 ;
wire cur_wr_addr_19 ;
wire cur_wr_addr_18 ;
wire cur_wr_addr_17 ;
wire cur_wr_addr_16 ;
wire cur_wr_addr_15 ;
wire cur_wr_addr_14 ;
wire cur_wr_addr_13 ;
wire cur_wr_addr_12 ;
wire cur_wr_addr_11 ;
wire cur_wr_addr_10 ;
wire cur_wr_addr_9 ;
wire cur_wr_addr_8 ;
wire cur_wr_addr_7 ;
wire cur_wr_addr_6 ;
wire cur_wr_addr_5 ;
wire cur_wr_addr_4 ;
wire cur_wr_addr_3 ;
wire cur_wr_addr_2 ;
wire cur_wr_addr_1 ;
wire cur_wr_addr_0 ;
wire wr_cnt_to_rd_17 ;
wire wr_cnt_to_rd_16 ;
wire wr_cnt_to_rd_15 ;
wire wr_cnt_to_rd_14 ;
wire wr_cnt_to_rd_13 ;
wire wr_cnt_to_rd_12 ;
wire wr_cnt_to_rd_11 ;
wire wr_cnt_to_rd_10 ;
wire wr_cnt_to_rd_9 ;
wire wr_cnt_to_rd_8 ;
wire wr_cnt_to_rd_7 ;
wire wr_cnt_to_rd_6 ;
wire wr_cnt_to_rd_5 ;
wire wr_cnt_to_rd_4 ;
wire wr_cnt_to_rd_3 ;
wire wr_cnt_to_rd_2 ;
wire wr_cnt_to_rd_1 ;
wire wr_cnt_to_rd_0 ;
wire wbm_tga_o_0_6 ;
wire wbm_tga_o_0_5 ;
wire wbm_tga_o_0_4 ;
wire wbm_tga_o_0_3 ;
wire wbm_tga_o_0_2 ;
wire wbm_tga_o_0_1 ;
wire wbm_tga_o_0_0 ;
wire ram_1st_data_15 ;
wire ram_1st_data_14 ;
wire ram_1st_data_13 ;
wire ram_1st_data_12 ;
wire ram_1st_data_11 ;
wire ram_1st_data_10 ;
wire ram_1st_data_9 ;
wire ram_1st_data_8 ;
wire ram_1st_data_7 ;
wire ram_1st_data_6 ;
wire ram_1st_data_5 ;
wire ram_1st_data_4 ;
wire ram_1st_data_3 ;
wire ram_1st_data_2 ;
wire ram_1st_data_1 ;
wire ram_1st_data_0 ;
wire reg_data_0 ;
wire outc1_wbm_tga_o_i_0 ;
wire outc1_wbm_tga_o_i_8 ;
wire outc1_wbm_tga_o_i_7 ;
wire outc1_wbm_tga_o_i_6 ;
wire outc1_wbm_tga_o_i_5 ;
wire outc1_wbm_tga_o_i_4 ;
wire outc1_wbm_tga_o_i_3 ;
wire outc1_wbm_tga_o_i_2 ;
wire outc1_wbm_tga_o_i_1 ;
wire wbm_gnt_i_0_0 ;
wire wbm_tga_o_0 ;
wire wbm_tga_o_1 ;
wire wbm_tga_o_9 ;
wire wbm_tga_o_8 ;
wire wbm_tga_o_7 ;
wire wbm_tga_o_6 ;
wire wbm_tga_o_5 ;
wire wbm_tga_o_4 ;
wire wbm_tga_o_3 ;
wire wbm_tga_o_2 ;
wire wbs_gnt_i_0_rep1_0 ;
wire wbs_gnt_rep1_0 ;
wire wbm_cur_st_0 ;
wire wbm_cur_st_2 ;
wire cur_st_rep1_0 ;
wire adrint_i_m3_i_m3_4 ;
wire adrint_i_m3_i_m3_0 ;
wire ic_wbs_tgc_i_i_0_a2_0 ;
wire ic_wbs_stb_i_5_i_m3_i_m3_0 ;
wire ic_wbs_stb_i_0_a4_0_a2_0 ;
wire ram_data_out_swap_0 ;
wire ram_data_out_swap_1 ;
wire ram_data_out_swap_2 ;
wire ram_data_out_swap_3 ;
wire ram_data_out_swap_4 ;
wire ram_data_out_swap_5 ;
wire ram_data_out_swap_6 ;
wire ram_data_out_swap_7 ;
wire ram_data_out_swap_8 ;
wire ram_data_out_swap_9 ;
wire ram_data_out_swap_10 ;
wire ram_data_out_swap_11 ;
wire ram_data_out_swap_12 ;
wire ram_data_out_swap_13 ;
wire ram_data_out_swap_14 ;
wire ram_data_out_swap_15 ;
wire r_255_0_g2_i ;
wire r_274_0_g2_i ;
wire dat_1st_bool_i ;
wire wbm_stb_internal ;
wire bank_switch_1 ;
wire arbiter_req ;
wire un67_wbm_cur_st_1_o3 ;
wire wr_gnt ;
wire wbm_cyc_o ;
wire wbs_stall_o_0 ;
wire wr_bank_val ;
wire wr_gnt_i_i ;
wire wbs_err_o_0 ;
wire wbs_ack_o_i ;
wire ic_wbs_adr_i_1_3_1_i_0_o2 ;
wire wbs_err_o ;
wire wbs_ack_o ;
wire wbs_stall_o_i ;
wire ic_wbs_adr_i_1_2_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_1_1_i_i_a2 ;
wire wr_wbs_reg_cyc_2_2 ;
wire ic_wbs_adr_i_1_9_1_a4_0_a2 ;
wire un13_ic_wbm_cyc_o_i_m3_i_m3 ;
wire ic_wbs_adr_i_1_3_1_i_0 ;
wire ic_wbs_adr_i_1_6_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_5_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_7_1_a4_0_a2 ;
wire wr_wbs_cmp_cyc ;
wire ic_wbs_adr_i_1_0_1_i_i_a2 ;
wire ic_wbs_dat_i_1_0_1_a2_0_a2 ;
wire ic_wbs_dat_i_1_1_1_a2_0_a2 ;
wire ic_wbs_dat_i_1_2_1_a2_0_a2 ;
wire ic_wbs_dat_i_1_3_1_a2_0_a2 ;
wire ic_wbs_dat_i_1_4_1_a4_0_a2 ;
wire ic_wbs_dat_i_1_5_1_a4_0_a2 ;
wire ic_wbs_dat_i_1_6_1_a4_0_a2 ;
wire ic_wbs_dat_i_1_7_1_a4_0_a2 ;
wire sync_rst_out_0 ;
wire clk_100 ;
wire sync_rst_out ;
wire clk_133_c ;
wire [1:1] type_reg_wbm_d1;
wire [1:1] type_reg_wbm;
wire [8:0] ram_num_words_d1;
wire [8:0] ram_words_i;
wire [1:1] type_reg_wbm_d2;
wire [8:0] ram_num_words_d2;
wire [8:0] ram_addr_out_i;
wire [9:0] ram_expect_adr;
wire ram_ready_d1 ;
wire ram_ready ;
wire ram_ready_d2 ;
wire ram_ready_d3_0 ;
wire ram_ready_d4 ;
wire ram_ready_flt ;
wire un5_ram_ready_d3 ;
wire wbm_busy_d2_i ;
wire wbm_busy_d1_i_0 ;
wire wbm_busy_i_0 ;
wire N_98 ;
wire N_97 ;
wire N_96 ;
wire N_95 ;
wire N_94 ;
wire N_93 ;
wire N_92 ;
wire N_91 ;
wire N_90 ;
wire N_89 ;
wire N_88 ;
wire N_87 ;
wire N_86 ;
wire N_85 ;
wire N_84 ;
wire N_83 ;
wire N_82 ;
wire N_81 ;
wire N_80 ;
wire N_79 ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire ram_din_valid ;
wire GND ;
wire VCC ;
wire sync_rst_out_0_i ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @63:355
  cycloneii_lcell_ff type_reg_wbm_d1_1_ (
	.regout(type_reg_wbm_d1[1]),
	.datain(type_reg_wbm[1]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d1_8_ (
	.regout(ram_num_words_d1[8]),
	.datain(ram_words_i[8]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d1_7_ (
	.regout(ram_num_words_d1[7]),
	.datain(ram_words_i[7]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d1_6_ (
	.regout(ram_num_words_d1[6]),
	.datain(ram_words_i[6]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d1_5_ (
	.regout(ram_num_words_d1[5]),
	.datain(ram_words_i[5]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d1_4_ (
	.regout(ram_num_words_d1[4]),
	.datain(ram_words_i[4]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d1_3_ (
	.regout(ram_num_words_d1[3]),
	.datain(ram_words_i[3]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d1_2_ (
	.regout(ram_num_words_d1[2]),
	.datain(ram_words_i[2]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d1_1_ (
	.regout(ram_num_words_d1[1]),
	.datain(ram_words_i[1]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d1_0_ (
	.regout(ram_num_words_d1[0]),
	.datain(ram_words_i[0]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff type_reg_wbm_d2_1_ (
	.regout(type_reg_wbm_d2[1]),
	.datain(type_reg_wbm_d1[1]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d2_8_ (
	.regout(ram_num_words_d2[8]),
	.datain(ram_num_words_d1[8]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d2_7_ (
	.regout(ram_num_words_d2[7]),
	.datain(ram_num_words_d1[7]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d2_6_ (
	.regout(ram_num_words_d2[6]),
	.datain(ram_num_words_d1[6]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d2_5_ (
	.regout(ram_num_words_d2[5]),
	.datain(ram_num_words_d1[5]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d2_4_ (
	.regout(ram_num_words_d2[4]),
	.datain(ram_num_words_d1[4]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d2_3_ (
	.regout(ram_num_words_d2[3]),
	.datain(ram_num_words_d1[3]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d2_2_ (
	.regout(ram_num_words_d2[2]),
	.datain(ram_num_words_d1[2]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d2_1_ (
	.regout(ram_num_words_d2[1]),
	.datain(ram_num_words_d1[1]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_num_words_d2_0_ (
	.regout(ram_num_words_d2[0]),
	.datain(ram_num_words_d1[0]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_ready_d1_Z (
	.regout(ram_ready_d1),
	.datain(ram_ready),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_ready_d2_Z (
	.regout(ram_ready_d2),
	.datain(ram_ready_d1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_ready_d3_0_Z (
	.regout(ram_ready_d3_0),
	.datain(ram_ready_d2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:355
  cycloneii_lcell_ff ram_ready_d4_Z (
	.regout(ram_ready_d4),
	.datain(ram_ready_d3_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:388
  cycloneii_lcell_ff ram_ready_flt_Z (
	.regout(ram_ready_flt),
	.datain(un5_ram_ready_d3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:407
  cycloneii_lcell_ff wbm_busy_d2_i_Z (
	.regout(wbm_busy_d2_i),
	.datain(wbm_busy_d1_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:407
  cycloneii_lcell_ff wbm_busy_d1_i_0_Z (
	.regout(wbm_busy_d1_i_0),
	.datain(wbm_busy_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @63:391
  cycloneii_lcell_comb ram_ready_flt_proc_un5_ram_ready_d3 (
	.combout(un5_ram_ready_d3),
	.dataa(ram_ready_d4),
	.datab(ram_ready_d3_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_ready_flt_proc_un5_ram_ready_d3.lut_mask=16'h8888;
defparam ram_ready_flt_proc_un5_ram_ready_d3.sum_lutc_input="datac";
// @63:252
  altera_8to16_dc_ram ram1_inst (
	.ram_addr_out_i_8(ram_addr_out_i[8]),
	.ram_addr_out_i_7(ram_addr_out_i[7]),
	.ram_addr_out_i_6(ram_addr_out_i[6]),
	.ram_addr_out_i_5(ram_addr_out_i[5]),
	.ram_addr_out_i_4(ram_addr_out_i[4]),
	.ram_addr_out_i_3(ram_addr_out_i[3]),
	.ram_addr_out_i_2(ram_addr_out_i[2]),
	.ram_addr_out_i_1(ram_addr_out_i[1]),
	.ram_addr_out_i_0(ram_addr_out_i[0]),
	.ram_data_out_swap_15(ram_data_out_swap_15),
	.ram_data_out_swap_14(ram_data_out_swap_14),
	.ram_data_out_swap_13(ram_data_out_swap_13),
	.ram_data_out_swap_12(ram_data_out_swap_12),
	.ram_data_out_swap_11(ram_data_out_swap_11),
	.ram_data_out_swap_10(ram_data_out_swap_10),
	.ram_data_out_swap_9(ram_data_out_swap_9),
	.ram_data_out_swap_8(ram_data_out_swap_8),
	.ram_data_out_swap_7(ram_data_out_swap_7),
	.ram_data_out_swap_6(ram_data_out_swap_6),
	.ram_data_out_swap_5(ram_data_out_swap_5),
	.ram_data_out_swap_4(ram_data_out_swap_4),
	.ram_data_out_swap_3(ram_data_out_swap_3),
	.ram_data_out_swap_2(ram_data_out_swap_2),
	.ram_data_out_swap_1(ram_data_out_swap_1),
	.ram_data_out_swap_0(ram_data_out_swap_0),
	.ram_expect_adr_9(ram_expect_adr[9]),
	.ram_expect_adr_8(ram_expect_adr[8]),
	.ram_expect_adr_7(ram_expect_adr[7]),
	.ram_expect_adr_6(ram_expect_adr[6]),
	.ram_expect_adr_5(ram_expect_adr[5]),
	.ram_expect_adr_4(ram_expect_adr[4]),
	.ram_expect_adr_3(ram_expect_adr[3]),
	.ram_expect_adr_2(ram_expect_adr[2]),
	.ram_expect_adr_1(ram_expect_adr[1]),
	.ram_expect_adr_0(ram_expect_adr[0]),
	.clk_133_c(clk_133_c),
	.ram_din_valid(ram_din_valid),
	.ic_wbs_dat_i_1_7_1_a4_0_a2(ic_wbs_dat_i_1_7_1_a4_0_a2),
	.ic_wbs_dat_i_1_6_1_a4_0_a2(ic_wbs_dat_i_1_6_1_a4_0_a2),
	.ic_wbs_dat_i_1_5_1_a4_0_a2(ic_wbs_dat_i_1_5_1_a4_0_a2),
	.ic_wbs_dat_i_1_4_1_a4_0_a2(ic_wbs_dat_i_1_4_1_a4_0_a2),
	.ic_wbs_dat_i_1_3_1_a2_0_a2(ic_wbs_dat_i_1_3_1_a2_0_a2),
	.ic_wbs_dat_i_1_2_1_a2_0_a2(ic_wbs_dat_i_1_2_1_a2_0_a2),
	.ic_wbs_dat_i_1_1_1_a2_0_a2(ic_wbs_dat_i_1_1_1_a2_0_a2),
	.ic_wbs_dat_i_1_0_1_a2_0_a2(ic_wbs_dat_i_1_0_1_a2_0_a2),
	.clk_100(clk_100)
);
// @63:267
  mem_ctrl_wr_wbs wbs_inst (
	.ic_wbs_stb_i_0_a4_0_a2_0(ic_wbs_stb_i_0_a4_0_a2_0),
	.ic_wbs_stb_i_5_i_m3_i_m3_0(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.ic_wbs_tgc_i_i_0_a2_0(ic_wbs_tgc_i_i_0_a2_0),
	.adrint_i_m3_i_m3_0(adrint_i_m3_i_m3_0),
	.adrint_i_m3_i_m3_4(adrint_i_m3_i_m3_4),
	.cur_st_rep1_0(cur_st_rep1_0),
	.wbm_cur_st_0(wbm_cur_st_2),
	.wbs_gnt_rep1_0(wbs_gnt_rep1_0),
	.wbs_gnt_i_0_rep1_0(wbs_gnt_i_0_rep1_0),
	.wbm_tga_o_1(wbm_tga_o_2),
	.wbm_tga_o_2(wbm_tga_o_3),
	.wbm_tga_o_3(wbm_tga_o_4),
	.wbm_tga_o_4(wbm_tga_o_5),
	.wbm_tga_o_5(wbm_tga_o_6),
	.wbm_tga_o_6(wbm_tga_o_7),
	.wbm_tga_o_7(wbm_tga_o_8),
	.wbm_tga_o_8(wbm_tga_o_9),
	.wbm_tga_o_0(wbm_tga_o_1),
	.wbm_gnt_i_0_0(wbm_gnt_i_0_0),
	.outc1_wbm_tga_o_i_1(outc1_wbm_tga_o_i_1),
	.outc1_wbm_tga_o_i_2(outc1_wbm_tga_o_i_2),
	.outc1_wbm_tga_o_i_3(outc1_wbm_tga_o_i_3),
	.outc1_wbm_tga_o_i_4(outc1_wbm_tga_o_i_4),
	.outc1_wbm_tga_o_i_5(outc1_wbm_tga_o_i_5),
	.outc1_wbm_tga_o_i_6(outc1_wbm_tga_o_i_6),
	.outc1_wbm_tga_o_i_7(outc1_wbm_tga_o_i_7),
	.outc1_wbm_tga_o_i_8(outc1_wbm_tga_o_i_8),
	.outc1_wbm_tga_o_i_0(outc1_wbm_tga_o_i_0),
	.ram_words_i_1(ram_words_i[1]),
	.ram_words_i_2(ram_words_i[2]),
	.ram_words_i_3(ram_words_i[3]),
	.ram_words_i_4(ram_words_i[4]),
	.ram_words_i_5(ram_words_i[5]),
	.ram_words_i_6(ram_words_i[6]),
	.ram_words_i_7(ram_words_i[7]),
	.ram_words_i_8(ram_words_i[8]),
	.ram_words_i_0(ram_words_i[0]),
	.reg_data_0(reg_data_0),
	.type_reg_wbm_0(type_reg_wbm[1]),
	.ram_expect_adr_9(ram_expect_adr[9]),
	.ram_expect_adr_8(ram_expect_adr[8]),
	.ram_expect_adr_7(ram_expect_adr[7]),
	.ram_expect_adr_6(ram_expect_adr[6]),
	.ram_expect_adr_5(ram_expect_adr[5]),
	.ram_expect_adr_4(ram_expect_adr[4]),
	.ram_expect_adr_3(ram_expect_adr[3]),
	.ram_expect_adr_2(ram_expect_adr[2]),
	.ram_expect_adr_1(ram_expect_adr[1]),
	.ram_expect_adr_0(ram_expect_adr[0]),
	.ic_wbs_adr_i_1_0_1_i_i_a2(ic_wbs_adr_i_1_0_1_i_i_a2),
	.wr_wbs_cmp_cyc(wr_wbs_cmp_cyc),
	.ic_wbs_adr_i_1_7_1_a4_0_a2(ic_wbs_adr_i_1_7_1_a4_0_a2),
	.ic_wbs_adr_i_1_5_1_a4_0_a2(ic_wbs_adr_i_1_5_1_a4_0_a2),
	.ic_wbs_adr_i_1_6_1_a4_0_a2(ic_wbs_adr_i_1_6_1_a4_0_a2),
	.ic_wbs_adr_i_1_3_1_i_0(ic_wbs_adr_i_1_3_1_i_0),
	.wbm_busy_d2_i(wbm_busy_d2_i),
	.un13_ic_wbm_cyc_o_i_m3_i_m3(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.ic_wbs_adr_i_1_9_1_a4_0_a2(ic_wbs_adr_i_1_9_1_a4_0_a2),
	.wr_wbs_reg_cyc_2_2(wr_wbs_reg_cyc_2_2),
	.ic_wbs_adr_i_1_1_1_i_i_a2(ic_wbs_adr_i_1_1_1_i_i_a2),
	.ic_wbs_adr_i_1_2_1_a4_0_a2(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.ram_ready(ram_ready),
	.wbs_stall_o_i(wbs_stall_o_i),
	.wbs_ack_o(wbs_ack_o),
	.wbs_err_o(wbs_err_o),
	.ram_din_valid(ram_din_valid),
	.ic_wbs_adr_i_1_3_1_i_0_o2(ic_wbs_adr_i_1_3_1_i_0_o2),
	.sync_rst_out(sync_rst_out_0),
	.clk_100(clk_100)
);
// @63:301
  mem_ctrl_wr_wbm wbm_inst (
	.type_reg_wbm_d2_0(type_reg_wbm_d2[1]),
	.ram_num_words_d2_8(ram_num_words_d2[8]),
	.ram_num_words_d2_7(ram_num_words_d2[7]),
	.ram_num_words_d2_6(ram_num_words_d2[6]),
	.ram_num_words_d2_5(ram_num_words_d2[5]),
	.ram_num_words_d2_4(ram_num_words_d2[4]),
	.ram_num_words_d2_3(ram_num_words_d2[3]),
	.ram_num_words_d2_2(ram_num_words_d2[2]),
	.ram_num_words_d2_1(ram_num_words_d2[1]),
	.ram_num_words_d2_0(ram_num_words_d2[0]),
	.ram_1st_data_0(ram_1st_data_0),
	.ram_1st_data_1(ram_1st_data_1),
	.ram_1st_data_2(ram_1st_data_2),
	.ram_1st_data_3(ram_1st_data_3),
	.ram_1st_data_4(ram_1st_data_4),
	.ram_1st_data_5(ram_1st_data_5),
	.ram_1st_data_6(ram_1st_data_6),
	.ram_1st_data_7(ram_1st_data_7),
	.ram_1st_data_8(ram_1st_data_8),
	.ram_1st_data_9(ram_1st_data_9),
	.ram_1st_data_10(ram_1st_data_10),
	.ram_1st_data_11(ram_1st_data_11),
	.ram_1st_data_12(ram_1st_data_12),
	.ram_1st_data_13(ram_1st_data_13),
	.ram_1st_data_14(ram_1st_data_14),
	.ram_1st_data_15(ram_1st_data_15),
	.wbm_tga_o_0(wbm_tga_o_0),
	.wbm_tga_o_1(wbm_tga_o_0_0),
	.wbm_tga_o_2(wbm_tga_o_0_1),
	.wbm_tga_o_3(wbm_tga_o_0_2),
	.wbm_tga_o_4(wbm_tga_o_0_3),
	.wbm_tga_o_5(wbm_tga_o_0_4),
	.wbm_tga_o_6(wbm_tga_o_0_5),
	.wbm_tga_o_7(wbm_tga_o_0_6),
	.wr_cnt_to_rd_0(wr_cnt_to_rd_0),
	.wr_cnt_to_rd_1(wr_cnt_to_rd_1),
	.wr_cnt_to_rd_2(wr_cnt_to_rd_2),
	.wr_cnt_to_rd_3(wr_cnt_to_rd_3),
	.wr_cnt_to_rd_4(wr_cnt_to_rd_4),
	.wr_cnt_to_rd_5(wr_cnt_to_rd_5),
	.wr_cnt_to_rd_6(wr_cnt_to_rd_6),
	.wr_cnt_to_rd_7(wr_cnt_to_rd_7),
	.wr_cnt_to_rd_8(wr_cnt_to_rd_8),
	.wr_cnt_to_rd_9(wr_cnt_to_rd_9),
	.wr_cnt_to_rd_10(wr_cnt_to_rd_10),
	.wr_cnt_to_rd_11(wr_cnt_to_rd_11),
	.wr_cnt_to_rd_12(wr_cnt_to_rd_12),
	.wr_cnt_to_rd_13(wr_cnt_to_rd_13),
	.wr_cnt_to_rd_14(wr_cnt_to_rd_14),
	.wr_cnt_to_rd_15(wr_cnt_to_rd_15),
	.wr_cnt_to_rd_16(wr_cnt_to_rd_16),
	.wr_cnt_to_rd_17(wr_cnt_to_rd_17),
	.wbm_cur_st_2(wbm_cur_st_0),
	.ram_addr_out_i_8(ram_addr_out_i[8]),
	.ram_addr_out_i_7(ram_addr_out_i[7]),
	.ram_addr_out_i_6(ram_addr_out_i[6]),
	.ram_addr_out_i_5(ram_addr_out_i[5]),
	.ram_addr_out_i_4(ram_addr_out_i[4]),
	.ram_addr_out_i_3(ram_addr_out_i[3]),
	.ram_addr_out_i_2(ram_addr_out_i[2]),
	.ram_addr_out_i_1(ram_addr_out_i[1]),
	.ram_addr_out_i_0(ram_addr_out_i[0]),
	.ram_data_out_swap_8(ram_data_out_swap_8),
	.ram_data_out_swap_9(ram_data_out_swap_9),
	.ram_data_out_swap_10(ram_data_out_swap_10),
	.ram_data_out_swap_11(ram_data_out_swap_11),
	.ram_data_out_swap_12(ram_data_out_swap_12),
	.ram_data_out_swap_13(ram_data_out_swap_13),
	.ram_data_out_swap_14(ram_data_out_swap_14),
	.ram_data_out_swap_15(ram_data_out_swap_15),
	.ram_data_out_swap_0(ram_data_out_swap_0),
	.ram_data_out_swap_1(ram_data_out_swap_1),
	.ram_data_out_swap_2(ram_data_out_swap_2),
	.ram_data_out_swap_3(ram_data_out_swap_3),
	.ram_data_out_swap_4(ram_data_out_swap_4),
	.ram_data_out_swap_5(ram_data_out_swap_5),
	.ram_data_out_swap_6(ram_data_out_swap_6),
	.ram_data_out_swap_7(ram_data_out_swap_7),
	.cur_wr_addr_0(cur_wr_addr_0),
	.cur_wr_addr_1(cur_wr_addr_1),
	.cur_wr_addr_2(cur_wr_addr_2),
	.cur_wr_addr_3(cur_wr_addr_3),
	.cur_wr_addr_4(cur_wr_addr_4),
	.cur_wr_addr_5(cur_wr_addr_5),
	.cur_wr_addr_6(cur_wr_addr_6),
	.cur_wr_addr_7(cur_wr_addr_7),
	.cur_wr_addr_8(cur_wr_addr_8),
	.cur_wr_addr_9(cur_wr_addr_9),
	.cur_wr_addr_10(cur_wr_addr_10),
	.cur_wr_addr_11(cur_wr_addr_11),
	.cur_wr_addr_12(cur_wr_addr_12),
	.cur_wr_addr_13(cur_wr_addr_13),
	.cur_wr_addr_14(cur_wr_addr_14),
	.cur_wr_addr_15(cur_wr_addr_15),
	.cur_wr_addr_16(cur_wr_addr_16),
	.cur_wr_addr_17(cur_wr_addr_17),
	.cur_wr_addr_18(cur_wr_addr_18),
	.cur_wr_addr_19(cur_wr_addr_19),
	.cur_wr_addr_20(cur_wr_addr_20),
	.cur_wr_addr_21(cur_wr_addr_21),
	.wbs_ack_o_i(wbs_ack_o_i),
	.wbs_err_o(wbs_err_o_0),
	.wr_gnt_i_i(wr_gnt_i_i),
	.wr_bank_val(wr_bank_val),
	.wbs_stall_o_0(wbs_stall_o_0),
	.wbm_cyc_o(wbm_cyc_o),
	.wr_gnt(wr_gnt),
	.ram_ready_flt(ram_ready_flt),
	.un67_wbm_cur_st_1_o3(un67_wbm_cur_st_1_o3),
	.arbiter_req(arbiter_req),
	.wbm_busy_i_0(wbm_busy_i_0),
	.bank_switch_1(bank_switch_1),
	.wbm_stb_internal(wbm_stb_internal),
	.dat_1st_bool_i(dat_1st_bool_i),
	.r_274_0_g2_i(r_274_0_g2_i),
	.r_255_0_g2_i(r_255_0_g2_i),
	.sync_rst_out(sync_rst_out),
	.clk_133_c(clk_133_c)
);
  assign  sync_rst_out_0_i = ~ sync_rst_out_0;
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* mem_ctrl_wr */

// VQM4.1+ 
module mem_mng_arbiter (
  wbm_tga_o_1_5,
  wbm_tga_o_1_4,
  wbm_tga_o_1_3,
  wbm_tga_o_1_2,
  wbm_tga_o_1_1,
  wbm_tga_o_1_7,
  wbm_tga_o_1_6,
  wbm_tga_o_1_0,
  wbm_tga_o_0_5,
  wbm_tga_o_0_4,
  wbm_tga_o_0_3,
  wbm_tga_o_0_2,
  wbm_tga_o_0_1,
  wbm_tga_o_0_7,
  wbm_tga_o_0_6,
  wbm_tga_o_0_0,
  wbm_tga_o_5,
  wbm_tga_o_4,
  wbm_tga_o_3,
  wbm_tga_o_2,
  wbm_tga_o_1,
  wbm_tga_o_7,
  wbm_tga_o_6,
  wbm_tga_o_0,
  un1_rd_cnt_i_16,
  un1_rd_cnt_i_15,
  un1_wbm_cur_st_5,
  r_224_0_g2_i,
  un2_wbs_stall_o,
  stall_r_i,
  rd_wbm_stall_i,
  rx_data_r,
  data_valid_r,
  rd_wbm_ack_i,
  wbm_cyc_o_0,
  wbm_cyc_internal,
  neg_cyc_bool,
  wbm_cyc_o,
  arbiter_req_0,
  arbiter_req,
  rd_gnt,
  wr_gnt_i_i_RNIVHO4,
  wr_gnt,
  sync_rst_out,
  clk_133_c,
  wr_gnt_i_i
)
;
input wbm_tga_o_1_5 ;
input wbm_tga_o_1_4 ;
input wbm_tga_o_1_3 ;
input wbm_tga_o_1_2 ;
input wbm_tga_o_1_1 ;
input wbm_tga_o_1_7 ;
input wbm_tga_o_1_6 ;
input wbm_tga_o_1_0 ;
input wbm_tga_o_0_5 ;
input wbm_tga_o_0_4 ;
input wbm_tga_o_0_3 ;
input wbm_tga_o_0_2 ;
input wbm_tga_o_0_1 ;
input wbm_tga_o_0_7 ;
input wbm_tga_o_0_6 ;
input wbm_tga_o_0_0 ;
output wbm_tga_o_5 ;
output wbm_tga_o_4 ;
output wbm_tga_o_3 ;
output wbm_tga_o_2 ;
output wbm_tga_o_1 ;
output wbm_tga_o_7 ;
output wbm_tga_o_6 ;
output wbm_tga_o_0 ;
input un1_rd_cnt_i_16 ;
input un1_rd_cnt_i_15 ;
input un1_wbm_cur_st_5 ;
output r_224_0_g2_i ;
input un2_wbs_stall_o ;
input stall_r_i ;
output rd_wbm_stall_i ;
input rx_data_r ;
input data_valid_r ;
output rd_wbm_ack_i ;
input wbm_cyc_o_0 ;
input wbm_cyc_internal ;
input neg_cyc_bool ;
output wbm_cyc_o ;
input arbiter_req_0 ;
input arbiter_req ;
output rd_gnt ;
output wr_gnt_i_i_RNIVHO4 ;
output wr_gnt ;
input sync_rst_out ;
input clk_133_c ;
output wr_gnt_i_i ;
wire wbm_tga_o_1_5 ;
wire wbm_tga_o_1_4 ;
wire wbm_tga_o_1_3 ;
wire wbm_tga_o_1_2 ;
wire wbm_tga_o_1_1 ;
wire wbm_tga_o_1_7 ;
wire wbm_tga_o_1_6 ;
wire wbm_tga_o_1_0 ;
wire wbm_tga_o_0_5 ;
wire wbm_tga_o_0_4 ;
wire wbm_tga_o_0_3 ;
wire wbm_tga_o_0_2 ;
wire wbm_tga_o_0_1 ;
wire wbm_tga_o_0_7 ;
wire wbm_tga_o_0_6 ;
wire wbm_tga_o_0_0 ;
wire wbm_tga_o_5 ;
wire wbm_tga_o_4 ;
wire wbm_tga_o_3 ;
wire wbm_tga_o_2 ;
wire wbm_tga_o_1 ;
wire wbm_tga_o_7 ;
wire wbm_tga_o_6 ;
wire wbm_tga_o_0 ;
wire un1_rd_cnt_i_16 ;
wire un1_rd_cnt_i_15 ;
wire un1_wbm_cur_st_5 ;
wire r_224_0_g2_i ;
wire un2_wbs_stall_o ;
wire stall_r_i ;
wire rd_wbm_stall_i ;
wire rx_data_r ;
wire data_valid_r ;
wire rd_wbm_ack_i ;
wire wbm_cyc_o_0 ;
wire wbm_cyc_internal ;
wire neg_cyc_bool ;
wire wbm_cyc_o ;
wire arbiter_req_0 ;
wire arbiter_req ;
wire rd_gnt ;
wire wr_gnt_i_i_RNIVHO4 ;
wire wr_gnt ;
wire sync_rst_out ;
wire clk_133_c ;
wire wr_gnt_i_i ;
wire wr_gnt_i_5_0_0_g0 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @30:148
  cycloneii_lcell_ff wr_gnt_i_i_Z (
	.regout(wr_gnt_i_i),
	.datain(wr_gnt_i_5_0_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @30:176
  cycloneii_lcell_ff wr_gnt_Z (
	.regout(wr_gnt),
	.datain(wr_gnt_i_i_RNIVHO4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @30:176
  cycloneii_lcell_ff rd_gnt_Z (
	.regout(rd_gnt),
	.datain(wr_gnt_i_i),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  wr_gnt_i_i_RNIVHO4 = ~ wr_gnt_i_i;
// @30:98
  cycloneii_lcell_comb wbm_tga_o_0_ (
	.combout(wbm_tga_o_0),
	.dataa(wbm_tga_o_0_0),
	.datab(wbm_tga_o_1_0),
	.datac(wr_gnt_i_i),
	.datad(VCC)
);
defparam wbm_tga_o_0_.lut_mask=16'hacac;
defparam wbm_tga_o_0_.sum_lutc_input="datac";
// @30:98
  cycloneii_lcell_comb wbm_tga_o_6_ (
	.combout(wbm_tga_o_6),
	.dataa(wbm_tga_o_0_6),
	.datab(wbm_tga_o_1_6),
	.datac(wr_gnt_i_i),
	.datad(VCC)
);
defparam wbm_tga_o_6_.lut_mask=16'hacac;
defparam wbm_tga_o_6_.sum_lutc_input="datac";
// @30:98
  cycloneii_lcell_comb wbm_tga_o_7_ (
	.combout(wbm_tga_o_7),
	.dataa(wbm_tga_o_0_7),
	.datab(wbm_tga_o_1_7),
	.datac(wr_gnt_i_i),
	.datad(VCC)
);
defparam wbm_tga_o_7_.lut_mask=16'hacac;
defparam wbm_tga_o_7_.sum_lutc_input="datac";
// @30:98
  cycloneii_lcell_comb wbm_tga_o_1_ (
	.combout(wbm_tga_o_1),
	.dataa(wbm_tga_o_0_1),
	.datab(wbm_tga_o_1_1),
	.datac(wr_gnt_i_i),
	.datad(VCC)
);
defparam wbm_tga_o_1_.lut_mask=16'hacac;
defparam wbm_tga_o_1_.sum_lutc_input="datac";
// @30:98
  cycloneii_lcell_comb wbm_tga_o_2_ (
	.combout(wbm_tga_o_2),
	.dataa(wbm_tga_o_0_2),
	.datab(wbm_tga_o_1_2),
	.datac(wr_gnt_i_i),
	.datad(VCC)
);
defparam wbm_tga_o_2_.lut_mask=16'hacac;
defparam wbm_tga_o_2_.sum_lutc_input="datac";
// @30:98
  cycloneii_lcell_comb wbm_tga_o_3_ (
	.combout(wbm_tga_o_3),
	.dataa(wbm_tga_o_0_3),
	.datab(wbm_tga_o_1_3),
	.datac(wr_gnt_i_i),
	.datad(VCC)
);
defparam wbm_tga_o_3_.lut_mask=16'hacac;
defparam wbm_tga_o_3_.sum_lutc_input="datac";
// @30:98
  cycloneii_lcell_comb wbm_tga_o_4_ (
	.combout(wbm_tga_o_4),
	.dataa(wbm_tga_o_0_4),
	.datab(wbm_tga_o_1_4),
	.datac(wr_gnt_i_i),
	.datad(VCC)
);
defparam wbm_tga_o_4_.lut_mask=16'hacac;
defparam wbm_tga_o_4_.sum_lutc_input="datac";
// @30:98
  cycloneii_lcell_comb wbm_tga_o_5_ (
	.combout(wbm_tga_o_5),
	.dataa(wbm_tga_o_0_5),
	.datab(wbm_tga_o_1_5),
	.datac(wr_gnt_i_i),
	.datad(VCC)
);
defparam wbm_tga_o_5_.lut_mask=16'hacac;
defparam wbm_tga_o_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wr_gnt_i_i_RNO (
	.combout(wr_gnt_i_5_0_0_g0),
	.dataa(arbiter_req),
	.datab(arbiter_req_0),
	.datac(wr_gnt_i_i),
	.datad(VCC)
);
defparam wr_gnt_i_i_RNO.lut_mask=16'hc4c4;
defparam wr_gnt_i_i_RNO.sum_lutc_input="datac";
// @30:102
  cycloneii_lcell_comb wbm_cyc_o_cZ (
	.combout(wbm_cyc_o),
	.dataa(neg_cyc_bool),
	.datab(wbm_cyc_internal),
	.datac(wr_gnt_i_i),
	.datad(wbm_cyc_o_0)
);
defparam wbm_cyc_o_cZ.lut_mask=16'h4f40;
defparam wbm_cyc_o_cZ.sum_lutc_input="datac";
// @30:138
  cycloneii_lcell_comb rd_wbm_ack_i_cZ (
	.combout(rd_wbm_ack_i),
	.dataa(data_valid_r),
	.datab(rx_data_r),
	.datac(wr_gnt_i_i),
	.datad(wbm_cyc_o)
);
defparam rd_wbm_ack_i_cZ.lut_mask=16'he000;
defparam rd_wbm_ack_i_cZ.sum_lutc_input="datac";
// @30:130
  cycloneii_lcell_comb rd_wbm_stall_i_cZ (
	.combout(rd_wbm_stall_i),
	.dataa(stall_r_i),
	.datab(wr_gnt_i_i),
	.datac(un2_wbs_stall_o),
	.datad(wbm_cyc_o)
);
defparam rd_wbm_stall_i_cZ.lut_mask=16'h3777;
defparam rd_wbm_stall_i_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb rd_wbm_ack_i_RNI0NBC (
	.combout(r_224_0_g2_i),
	.dataa(un1_wbm_cur_st_5),
	.datab(un1_rd_cnt_i_15),
	.datac(un1_rd_cnt_i_16),
	.datad(rd_wbm_ack_i)
);
defparam rd_wbm_ack_i_RNI0NBC.lut_mask=16'h7f55;
defparam rd_wbm_ack_i_RNI0NBC.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* mem_mng_arbiter */

// VQM4.1+ 
module altera_16to8_dc_ram (
  ram_expect_adr_9,
  ram_expect_adr_8,
  ram_expect_adr_7,
  ram_expect_adr_6,
  ram_expect_adr_5,
  ram_expect_adr_4,
  ram_expect_adr_3,
  ram_expect_adr_2,
  ram_expect_adr_1,
  ram_expect_adr_0,
  rd_wbs_cmp_dat_o_7,
  rd_wbs_cmp_dat_o_6,
  rd_wbs_cmp_dat_o_5,
  rd_wbs_cmp_dat_o_4,
  rd_wbs_cmp_dat_o_3,
  rd_wbs_cmp_dat_o_2,
  rd_wbs_cmp_dat_o_1,
  rd_wbs_cmp_dat_o_0,
  dat_o_r_7,
  dat_o_r_6,
  dat_o_r_5,
  dat_o_r_4,
  dat_o_r_3,
  dat_o_r_2,
  dat_o_r_1,
  dat_o_r_0,
  dat_o_r_15,
  dat_o_r_14,
  dat_o_r_13,
  dat_o_r_12,
  dat_o_r_11,
  dat_o_r_10,
  dat_o_r_9,
  dat_o_r_8,
  ram_addr_in_i_8,
  ram_addr_in_i_7,
  ram_addr_in_i_6,
  ram_addr_in_i_5,
  ram_addr_in_i_4,
  ram_addr_in_i_3,
  ram_addr_in_i_2,
  ram_addr_in_i_1,
  ram_addr_in_i_0,
  clk_100,
  rd_wbm_ack_i,
  clk_133_c
)
;
input ram_expect_adr_9 ;
input ram_expect_adr_8 ;
input ram_expect_adr_7 ;
input ram_expect_adr_6 ;
input ram_expect_adr_5 ;
input ram_expect_adr_4 ;
input ram_expect_adr_3 ;
input ram_expect_adr_2 ;
input ram_expect_adr_1 ;
input ram_expect_adr_0 ;
output rd_wbs_cmp_dat_o_7 ;
output rd_wbs_cmp_dat_o_6 ;
output rd_wbs_cmp_dat_o_5 ;
output rd_wbs_cmp_dat_o_4 ;
output rd_wbs_cmp_dat_o_3 ;
output rd_wbs_cmp_dat_o_2 ;
output rd_wbs_cmp_dat_o_1 ;
output rd_wbs_cmp_dat_o_0 ;
input dat_o_r_7 ;
input dat_o_r_6 ;
input dat_o_r_5 ;
input dat_o_r_4 ;
input dat_o_r_3 ;
input dat_o_r_2 ;
input dat_o_r_1 ;
input dat_o_r_0 ;
input dat_o_r_15 ;
input dat_o_r_14 ;
input dat_o_r_13 ;
input dat_o_r_12 ;
input dat_o_r_11 ;
input dat_o_r_10 ;
input dat_o_r_9 ;
input dat_o_r_8 ;
input ram_addr_in_i_8 ;
input ram_addr_in_i_7 ;
input ram_addr_in_i_6 ;
input ram_addr_in_i_5 ;
input ram_addr_in_i_4 ;
input ram_addr_in_i_3 ;
input ram_addr_in_i_2 ;
input ram_addr_in_i_1 ;
input ram_addr_in_i_0 ;
input clk_100 ;
input rd_wbm_ack_i ;
input clk_133_c ;
wire ram_expect_adr_9 ;
wire ram_expect_adr_8 ;
wire ram_expect_adr_7 ;
wire ram_expect_adr_6 ;
wire ram_expect_adr_5 ;
wire ram_expect_adr_4 ;
wire ram_expect_adr_3 ;
wire ram_expect_adr_2 ;
wire ram_expect_adr_1 ;
wire ram_expect_adr_0 ;
wire rd_wbs_cmp_dat_o_7 ;
wire rd_wbs_cmp_dat_o_6 ;
wire rd_wbs_cmp_dat_o_5 ;
wire rd_wbs_cmp_dat_o_4 ;
wire rd_wbs_cmp_dat_o_3 ;
wire rd_wbs_cmp_dat_o_2 ;
wire rd_wbs_cmp_dat_o_1 ;
wire rd_wbs_cmp_dat_o_0 ;
wire dat_o_r_7 ;
wire dat_o_r_6 ;
wire dat_o_r_5 ;
wire dat_o_r_4 ;
wire dat_o_r_3 ;
wire dat_o_r_2 ;
wire dat_o_r_1 ;
wire dat_o_r_0 ;
wire dat_o_r_15 ;
wire dat_o_r_14 ;
wire dat_o_r_13 ;
wire dat_o_r_12 ;
wire dat_o_r_11 ;
wire dat_o_r_10 ;
wire dat_o_r_9 ;
wire dat_o_r_8 ;
wire ram_addr_in_i_8 ;
wire ram_addr_in_i_7 ;
wire ram_addr_in_i_6 ;
wire ram_addr_in_i_5 ;
wire ram_addr_in_i_4 ;
wire ram_addr_in_i_3 ;
wire ram_addr_in_i_2 ;
wire ram_addr_in_i_1 ;
wire ram_addr_in_i_0 ;
wire clk_100 ;
wire rd_wbm_ack_i ;
wire clk_133_c ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @17:97
  altsyncram altsyncram_component (
	.address_a({ram_addr_in_i_8, ram_addr_in_i_7, ram_addr_in_i_6, ram_addr_in_i_5, 
   ram_addr_in_i_4, ram_addr_in_i_3, ram_addr_in_i_2, ram_addr_in_i_1, 
   ram_addr_in_i_0}),
	.clock0(clk_133_c),
	.data_a({dat_o_r_7, dat_o_r_6, dat_o_r_5, dat_o_r_4, dat_o_r_3, dat_o_r_2, 
   dat_o_r_1, dat_o_r_0, dat_o_r_15, dat_o_r_14, dat_o_r_13, dat_o_r_12, 
   dat_o_r_11, dat_o_r_10, dat_o_r_9, dat_o_r_8}),
	.q_b({rd_wbs_cmp_dat_o_7, rd_wbs_cmp_dat_o_6, rd_wbs_cmp_dat_o_5, rd_wbs_cmp_dat_o_4, 
   rd_wbs_cmp_dat_o_3, rd_wbs_cmp_dat_o_2, rd_wbs_cmp_dat_o_1, rd_wbs_cmp_dat_o_0}),
	.wren_a(rd_wbm_ack_i),
	.address_b({ram_expect_adr_9, ram_expect_adr_8, ram_expect_adr_7, ram_expect_adr_6, 
   ram_expect_adr_5, ram_expect_adr_4, ram_expect_adr_3, ram_expect_adr_2, 
   ram_expect_adr_1, ram_expect_adr_0}),
	.clock1(clk_100)
);
defparam altsyncram_component.width_byteena_a =  1;
defparam altsyncram_component.width_b =  8;
defparam altsyncram_component.width_a =  16;
defparam altsyncram_component.widthad_b =  10;
defparam altsyncram_component.widthad_a =  9;
defparam altsyncram_component.power_up_uninitialized =  "FALSE";
defparam altsyncram_component.outdata_reg_b =  "UNREGISTERED";
defparam altsyncram_component.outdata_aclr_b =  "NONE";
defparam altsyncram_component.operation_mode =  "DUAL_PORT";
defparam altsyncram_component.numwords_b =  1024;
defparam altsyncram_component.numwords_a =  512;
defparam altsyncram_component.lpm_type =  "altsyncram";
defparam altsyncram_component.intended_device_family =  "Cyclone II";
defparam altsyncram_component.clock_enable_output_b =  "BYPASS";
defparam altsyncram_component.clock_enable_output_a =  "BYPASS";
defparam altsyncram_component.clock_enable_input_b =  "BYPASS";
defparam altsyncram_component.clock_enable_input_a =  "BYPASS";
defparam altsyncram_component.address_reg_b =  "CLOCK1";
endmodule /* altera_16to8_dc_ram */

// VQM4.1+ 
module mem_ctrl_rd_wbs (
  ic_wbs_cyc_i_i_0,
  ic_wbs_stb_i_0_0,
  ic_wbs_stb_i_0_a4_0,
  ic_wbs_we_i_0,
  ic_wbs_adr_i_0_1,
  ic_wbs_adr_i_0_4,
  ic_wbs_adr_i_0_5,
  ic_wbs_adr_i_0_8,
  ic_wbs_adr_i_0_9,
  ic_wbs_adr_i_0_6,
  ic_wbs_adr_i_0_7,
  ic_wbs_adr_i_0_2,
  ic_wbs_adr_i_0_0,
  ic_wbs_adr_i_0_3,
  ic_wbs_stb_i_0_a2_0,
  wbm_tga_o_1_0,
  wbm_tga_o_1_4,
  cur_st_0,
  wbm_gnt_i_0_rep1_0,
  wbm_tga_o_0,
  wbm_tga_o_4,
  wbm_tga_o_8,
  wbm_tga_o_7,
  wbm_tga_o_6,
  wbm_tga_o_5,
  wbm_tga_o_3,
  wbm_tga_o_2,
  wbm_tga_o_1,
  ram_words_in_0,
  ram_words_in_1,
  ram_words_in_2,
  ram_words_in_3,
  ram_words_in_4,
  ram_words_in_5,
  ram_words_in_6,
  ram_words_in_7,
  ram_words_in_8,
  reg_data_2_0,
  type_reg_wbm_0,
  reg_data_1_0,
  reg_data_1_1,
  reg_data_1_2,
  reg_data_1_3,
  reg_data_1_4,
  reg_data_1_5,
  reg_data_0_6,
  reg_data_0_7,
  reg_data_0_0,
  reg_data_0_1,
  reg_data_0_2,
  reg_data_0_3,
  reg_data_0_4,
  reg_data_0_5,
  reg_data_6,
  reg_data_7,
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  reg_data_4,
  reg_data_5,
  rd_addr_reg_wbm_0,
  rd_addr_reg_wbm_1,
  rd_addr_reg_wbm_2,
  rd_addr_reg_wbm_3,
  rd_addr_reg_wbm_4,
  rd_addr_reg_wbm_5,
  rd_addr_reg_wbm_6,
  rd_addr_reg_wbm_7,
  rd_addr_reg_wbm_8,
  rd_addr_reg_wbm_9,
  rd_addr_reg_wbm_10,
  rd_addr_reg_wbm_11,
  rd_addr_reg_wbm_12,
  rd_addr_reg_wbm_13,
  rd_addr_reg_wbm_14,
  rd_addr_reg_wbm_15,
  rd_addr_reg_wbm_16,
  rd_addr_reg_wbm_17,
  rd_addr_reg_wbm_18,
  rd_addr_reg_wbm_19,
  rd_addr_reg_wbm_20,
  rd_addr_reg_wbm_21,
  ram_expect_adr_9,
  ram_expect_adr_8,
  ram_expect_adr_7,
  ram_expect_adr_6,
  ram_expect_adr_5,
  ram_expect_adr_4,
  ram_expect_adr_3,
  ram_expect_adr_2,
  ram_expect_adr_1,
  ram_expect_adr_0,
  ram_ready_flt,
  d_m2_e,
  rd_wbs_reg_cyc,
  m36_d,
  wbm_stb_internal,
  we_internal,
  un2_ic_wbm_cyc_o,
  cur_st_tr22_0_a2_0_g0_2_0,
  wbm_tgc_o_rep1,
  wbm_busy_d2_i_0,
  rd_cnt_zero_d2,
  ack_o_sr_2_0_g0_1,
  init_rd,
  restart_i_i,
  wbs_stall_o_int_i,
  wbs_err_o,
  ack_o_sr,
  sync_rst_out,
  clk_100
)
;
input ic_wbs_cyc_i_i_0 ;
input ic_wbs_stb_i_0_0 ;
input ic_wbs_stb_i_0_a4_0 ;
input ic_wbs_we_i_0 ;
input ic_wbs_adr_i_0_1 ;
input ic_wbs_adr_i_0_4 ;
input ic_wbs_adr_i_0_5 ;
input ic_wbs_adr_i_0_8 ;
input ic_wbs_adr_i_0_9 ;
input ic_wbs_adr_i_0_6 ;
input ic_wbs_adr_i_0_7 ;
input ic_wbs_adr_i_0_2 ;
input ic_wbs_adr_i_0_0 ;
input ic_wbs_adr_i_0_3 ;
input ic_wbs_stb_i_0_a2_0 ;
input wbm_tga_o_1_0 ;
input wbm_tga_o_1_4 ;
input cur_st_0 ;
input wbm_gnt_i_0_rep1_0 ;
input wbm_tga_o_0 ;
input wbm_tga_o_4 ;
input wbm_tga_o_8 ;
input wbm_tga_o_7 ;
input wbm_tga_o_6 ;
input wbm_tga_o_5 ;
input wbm_tga_o_3 ;
input wbm_tga_o_2 ;
input wbm_tga_o_1 ;
output ram_words_in_0 ;
output ram_words_in_1 ;
output ram_words_in_2 ;
output ram_words_in_3 ;
output ram_words_in_4 ;
output ram_words_in_5 ;
output ram_words_in_6 ;
output ram_words_in_7 ;
output ram_words_in_8 ;
input reg_data_2_0 ;
output type_reg_wbm_0 ;
input reg_data_1_0 ;
input reg_data_1_1 ;
input reg_data_1_2 ;
input reg_data_1_3 ;
input reg_data_1_4 ;
input reg_data_1_5 ;
input reg_data_0_6 ;
input reg_data_0_7 ;
input reg_data_0_0 ;
input reg_data_0_1 ;
input reg_data_0_2 ;
input reg_data_0_3 ;
input reg_data_0_4 ;
input reg_data_0_5 ;
input reg_data_6 ;
input reg_data_7 ;
input reg_data_0 ;
input reg_data_1 ;
input reg_data_2 ;
input reg_data_3 ;
input reg_data_4 ;
input reg_data_5 ;
output rd_addr_reg_wbm_0 ;
output rd_addr_reg_wbm_1 ;
output rd_addr_reg_wbm_2 ;
output rd_addr_reg_wbm_3 ;
output rd_addr_reg_wbm_4 ;
output rd_addr_reg_wbm_5 ;
output rd_addr_reg_wbm_6 ;
output rd_addr_reg_wbm_7 ;
output rd_addr_reg_wbm_8 ;
output rd_addr_reg_wbm_9 ;
output rd_addr_reg_wbm_10 ;
output rd_addr_reg_wbm_11 ;
output rd_addr_reg_wbm_12 ;
output rd_addr_reg_wbm_13 ;
output rd_addr_reg_wbm_14 ;
output rd_addr_reg_wbm_15 ;
output rd_addr_reg_wbm_16 ;
output rd_addr_reg_wbm_17 ;
output rd_addr_reg_wbm_18 ;
output rd_addr_reg_wbm_19 ;
output rd_addr_reg_wbm_20 ;
output rd_addr_reg_wbm_21 ;
output ram_expect_adr_9 ;
output ram_expect_adr_8 ;
output ram_expect_adr_7 ;
output ram_expect_adr_6 ;
output ram_expect_adr_5 ;
output ram_expect_adr_4 ;
output ram_expect_adr_3 ;
output ram_expect_adr_2 ;
output ram_expect_adr_1 ;
output ram_expect_adr_0 ;
input ram_ready_flt ;
input d_m2_e ;
input rd_wbs_reg_cyc ;
output m36_d ;
input wbm_stb_internal ;
input we_internal ;
input un2_ic_wbm_cyc_o ;
input cur_st_tr22_0_a2_0_g0_2_0 ;
input wbm_tgc_o_rep1 ;
input wbm_busy_d2_i_0 ;
input rd_cnt_zero_d2 ;
output ack_o_sr_2_0_g0_1 ;
output init_rd ;
output restart_i_i ;
output wbs_stall_o_int_i ;
output wbs_err_o ;
output ack_o_sr ;
input sync_rst_out ;
input clk_100 ;
wire ic_wbs_cyc_i_i_0 ;
wire ic_wbs_stb_i_0_0 ;
wire ic_wbs_stb_i_0_a4_0 ;
wire ic_wbs_we_i_0 ;
wire ic_wbs_adr_i_0_1 ;
wire ic_wbs_adr_i_0_4 ;
wire ic_wbs_adr_i_0_5 ;
wire ic_wbs_adr_i_0_8 ;
wire ic_wbs_adr_i_0_9 ;
wire ic_wbs_adr_i_0_6 ;
wire ic_wbs_adr_i_0_7 ;
wire ic_wbs_adr_i_0_2 ;
wire ic_wbs_adr_i_0_0 ;
wire ic_wbs_adr_i_0_3 ;
wire ic_wbs_stb_i_0_a2_0 ;
wire wbm_tga_o_1_0 ;
wire wbm_tga_o_1_4 ;
wire cur_st_0 ;
wire wbm_gnt_i_0_rep1_0 ;
wire wbm_tga_o_0 ;
wire wbm_tga_o_4 ;
wire wbm_tga_o_8 ;
wire wbm_tga_o_7 ;
wire wbm_tga_o_6 ;
wire wbm_tga_o_5 ;
wire wbm_tga_o_3 ;
wire wbm_tga_o_2 ;
wire wbm_tga_o_1 ;
wire ram_words_in_0 ;
wire ram_words_in_1 ;
wire ram_words_in_2 ;
wire ram_words_in_3 ;
wire ram_words_in_4 ;
wire ram_words_in_5 ;
wire ram_words_in_6 ;
wire ram_words_in_7 ;
wire ram_words_in_8 ;
wire reg_data_2_0 ;
wire type_reg_wbm_0 ;
wire reg_data_1_0 ;
wire reg_data_1_1 ;
wire reg_data_1_2 ;
wire reg_data_1_3 ;
wire reg_data_1_4 ;
wire reg_data_1_5 ;
wire reg_data_0_6 ;
wire reg_data_0_7 ;
wire reg_data_0_0 ;
wire reg_data_0_1 ;
wire reg_data_0_2 ;
wire reg_data_0_3 ;
wire reg_data_0_4 ;
wire reg_data_0_5 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire reg_data_4 ;
wire reg_data_5 ;
wire rd_addr_reg_wbm_0 ;
wire rd_addr_reg_wbm_1 ;
wire rd_addr_reg_wbm_2 ;
wire rd_addr_reg_wbm_3 ;
wire rd_addr_reg_wbm_4 ;
wire rd_addr_reg_wbm_5 ;
wire rd_addr_reg_wbm_6 ;
wire rd_addr_reg_wbm_7 ;
wire rd_addr_reg_wbm_8 ;
wire rd_addr_reg_wbm_9 ;
wire rd_addr_reg_wbm_10 ;
wire rd_addr_reg_wbm_11 ;
wire rd_addr_reg_wbm_12 ;
wire rd_addr_reg_wbm_13 ;
wire rd_addr_reg_wbm_14 ;
wire rd_addr_reg_wbm_15 ;
wire rd_addr_reg_wbm_16 ;
wire rd_addr_reg_wbm_17 ;
wire rd_addr_reg_wbm_18 ;
wire rd_addr_reg_wbm_19 ;
wire rd_addr_reg_wbm_20 ;
wire rd_addr_reg_wbm_21 ;
wire ram_expect_adr_9 ;
wire ram_expect_adr_8 ;
wire ram_expect_adr_7 ;
wire ram_expect_adr_6 ;
wire ram_expect_adr_5 ;
wire ram_expect_adr_4 ;
wire ram_expect_adr_3 ;
wire ram_expect_adr_2 ;
wire ram_expect_adr_1 ;
wire ram_expect_adr_0 ;
wire ram_ready_flt ;
wire d_m2_e ;
wire rd_wbs_reg_cyc ;
wire m36_d ;
wire wbm_stb_internal ;
wire we_internal ;
wire un2_ic_wbm_cyc_o ;
wire cur_st_tr22_0_a2_0_g0_2_0 ;
wire wbm_tgc_o_rep1 ;
wire wbm_busy_d2_i_0 ;
wire rd_cnt_zero_d2 ;
wire ack_o_sr_2_0_g0_1 ;
wire init_rd ;
wire restart_i_i ;
wire wbs_stall_o_int_i ;
wire wbs_err_o ;
wire ack_o_sr ;
wire sync_rst_out ;
wire clk_100 ;
wire [5:0] wbs_cur_st;
wire [6:6] wbs_cur_st_i;
wire [0:0] wbs_cur_st_ns_i_a3_0;
wire [5:5] wbs_cur_st_ns_a3_1;
wire ram_expect_adr_lm0_x ;
wire ram_expect_adr_0_0_9__g2_i ;
wire ram_expect_adr_lm1_x ;
wire ram_expect_adr_lm2_x ;
wire ram_expect_adr_lm3_x ;
wire ram_expect_adr_lm4_x ;
wire ram_expect_adr_lm5_x ;
wire ram_expect_adr_lm6_x ;
wire ram_expect_adr_lm7_x ;
wire ram_expect_adr_lm8_x ;
wire ram_expect_adr_lm9_x ;
wire ram_words_in_0_0_8__g1 ;
wire ram_words_in_0_0_7__g1 ;
wire ram_words_in_0_0_6__g1 ;
wire ram_words_in_0_0_5__g1 ;
wire ram_words_in_0_0_4__g1 ;
wire ram_words_in_0_0_3__g1 ;
wire ram_words_in_0_0_2__g1 ;
wire ram_words_in_0_0_1__g1 ;
wire ram_words_in_0_0_0__g1 ;
wire N_202_i_0_g0 ;
wire wbs_cur_st_ns_0_5__g0 ;
wire wbs_cur_st_ns_0_4__g0_0 ;
wire wbs_cur_st_ns_a3_0_3__g0 ;
wire wbs_cur_st_ns_0_2__g0_0 ;
wire wbs_cur_st_ns_a3_0_1__g0 ;
wire N_195_i_0_g0 ;
wire ack_o_sr_2_0_g0 ;
wire wbs_err_o_0_sqmuxa_0_g0 ;
wire un42_wbs_cur_st_i_0_g0 ;
wire ram_expect_adr_c0_combout_0 ;
wire ram_expect_adr_c0_cout_0 ;
wire VCC ;
wire ram_expect_adr_c1_combout_0 ;
wire ram_expect_adr_c1_cout_0 ;
wire ram_expect_adr_c2_combout_0 ;
wire ram_expect_adr_c2_cout_0 ;
wire ram_expect_adr_c3_combout_0 ;
wire ram_expect_adr_c3_cout_0 ;
wire ram_expect_adr_c4_combout_0 ;
wire ram_expect_adr_c4_cout_0 ;
wire ram_expect_adr_c5_combout_0 ;
wire ram_expect_adr_c5_cout_0 ;
wire ram_expect_adr_c6_combout_0 ;
wire ram_expect_adr_c6_cout_0 ;
wire ram_expect_adr_c7_combout_0 ;
wire ram_expect_adr_c7_cout_0 ;
wire ram_expect_adr_c8_combout_0 ;
wire ram_expect_adr_c8_cout_0 ;
wire ram_expect_adr_c9_combout_0 ;
wire un55_wbs_cyc_i_i ;
wire un8_wbs_cyc_i ;
wire un29_wbs_cyc_i_5 ;
wire un29_wbs_cyc_i_6 ;
wire N_195_i_0_g0_2 ;
wire wbs_cur_st_ns_0_5__g0_1_tz ;
wire un29_wbs_cyc_i_7 ;
wire un44_wbs_cur_st_i ;
wire un40_wbs_cyc_i_3_0 ;
wire wbs_cur_st_1_sqmuxa_1 ;
wire ack_o_sr_2_0_g0_0 ;
wire un46_wbs_cur_st ;
wire wbs_cur_st_1_sqmuxa ;
wire wbs_cur_st_ns_0_2__g0_0_a3 ;
wire un40_wbs_cyc_i_NE_0 ;
wire un40_wbs_cyc_i_NE_2 ;
wire un40_wbs_cyc_i_NE_3 ;
wire un40_wbs_cyc_i_NE_4 ;
wire wbs_err_o_0_sqmuxa_0_g0_0 ;
wire wbs_cur_st_ns_0_5__g0_0 ;
wire un40_wbs_cyc_i_NE_5 ;
wire un40_wbs_cyc_i_NE ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_148 ;
wire N_147 ;
wire N_146 ;
wire N_145 ;
wire N_144 ;
wire N_143 ;
wire N_142 ;
wire GND ;
wire sync_rst_out_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff ram_expect_adr_0_ (
	.regout(ram_expect_adr_0),
	.datain(ram_expect_adr_lm0_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2_i)
);
  cycloneii_lcell_ff ram_expect_adr_1_ (
	.regout(ram_expect_adr_1),
	.datain(ram_expect_adr_lm1_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2_i)
);
  cycloneii_lcell_ff ram_expect_adr_2_ (
	.regout(ram_expect_adr_2),
	.datain(ram_expect_adr_lm2_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2_i)
);
  cycloneii_lcell_ff ram_expect_adr_3_ (
	.regout(ram_expect_adr_3),
	.datain(ram_expect_adr_lm3_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2_i)
);
  cycloneii_lcell_ff ram_expect_adr_4_ (
	.regout(ram_expect_adr_4),
	.datain(ram_expect_adr_lm4_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2_i)
);
  cycloneii_lcell_ff ram_expect_adr_5_ (
	.regout(ram_expect_adr_5),
	.datain(ram_expect_adr_lm5_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2_i)
);
  cycloneii_lcell_ff ram_expect_adr_6_ (
	.regout(ram_expect_adr_6),
	.datain(ram_expect_adr_lm6_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2_i)
);
  cycloneii_lcell_ff ram_expect_adr_7_ (
	.regout(ram_expect_adr_7),
	.datain(ram_expect_adr_lm7_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2_i)
);
  cycloneii_lcell_ff ram_expect_adr_8_ (
	.regout(ram_expect_adr_8),
	.datain(ram_expect_adr_lm8_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2_i)
);
  cycloneii_lcell_ff ram_expect_adr_9_ (
	.regout(ram_expect_adr_9),
	.datain(ram_expect_adr_lm9_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_expect_adr_0_0_9__g2_i)
);
  cycloneii_lcell_ff rd_addr_reg_wbm_21_ (
	.regout(rd_addr_reg_wbm_21),
	.datain(reg_data_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_20_ (
	.regout(rd_addr_reg_wbm_20),
	.datain(reg_data_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_19_ (
	.regout(rd_addr_reg_wbm_19),
	.datain(reg_data_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_18_ (
	.regout(rd_addr_reg_wbm_18),
	.datain(reg_data_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_17_ (
	.regout(rd_addr_reg_wbm_17),
	.datain(reg_data_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_16_ (
	.regout(rd_addr_reg_wbm_16),
	.datain(reg_data_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_15_ (
	.regout(rd_addr_reg_wbm_15),
	.datain(reg_data_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_14_ (
	.regout(rd_addr_reg_wbm_14),
	.datain(reg_data_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_13_ (
	.regout(rd_addr_reg_wbm_13),
	.datain(reg_data_0_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_12_ (
	.regout(rd_addr_reg_wbm_12),
	.datain(reg_data_0_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_11_ (
	.regout(rd_addr_reg_wbm_11),
	.datain(reg_data_0_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_10_ (
	.regout(rd_addr_reg_wbm_10),
	.datain(reg_data_0_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_9_ (
	.regout(rd_addr_reg_wbm_9),
	.datain(reg_data_0_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_8_ (
	.regout(rd_addr_reg_wbm_8),
	.datain(reg_data_0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_7_ (
	.regout(rd_addr_reg_wbm_7),
	.datain(reg_data_0_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_6_ (
	.regout(rd_addr_reg_wbm_6),
	.datain(reg_data_0_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_5_ (
	.regout(rd_addr_reg_wbm_5),
	.datain(reg_data_1_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_4_ (
	.regout(rd_addr_reg_wbm_4),
	.datain(reg_data_1_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_3_ (
	.regout(rd_addr_reg_wbm_3),
	.datain(reg_data_1_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_2_ (
	.regout(rd_addr_reg_wbm_2),
	.datain(reg_data_1_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_1_ (
	.regout(rd_addr_reg_wbm_1),
	.datain(reg_data_1_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff rd_addr_reg_wbm_0_ (
	.regout(rd_addr_reg_wbm_0),
	.datain(reg_data_1_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff type_reg_wbm_0_ (
	.regout(type_reg_wbm_0),
	.datain(reg_data_2_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff ram_words_in_8_ (
	.regout(ram_words_in_8),
	.datain(ram_words_in_0_0_8__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff ram_words_in_7_ (
	.regout(ram_words_in_7),
	.datain(ram_words_in_0_0_7__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff ram_words_in_6_ (
	.regout(ram_words_in_6),
	.datain(ram_words_in_0_0_6__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff ram_words_in_5_ (
	.regout(ram_words_in_5),
	.datain(ram_words_in_0_0_5__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff ram_words_in_4_ (
	.regout(ram_words_in_4),
	.datain(ram_words_in_0_0_4__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff ram_words_in_3_ (
	.regout(ram_words_in_3),
	.datain(ram_words_in_0_0_3__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff ram_words_in_2_ (
	.regout(ram_words_in_2),
	.datain(ram_words_in_0_0_2__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff ram_words_in_1_ (
	.regout(ram_words_in_1),
	.datain(ram_words_in_0_0_1__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
  cycloneii_lcell_ff ram_words_in_0_ (
	.regout(ram_words_in_0),
	.datain(ram_words_in_0_0_0__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbs_cur_st[5])
);
// @27:201
  cycloneii_lcell_ff wbs_cur_st_0_ (
	.regout(wbs_cur_st[0]),
	.datain(N_202_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @27:194
  cycloneii_lcell_ff wbs_cur_st_1_ (
	.regout(wbs_cur_st[1]),
	.datain(wbs_cur_st_ns_0_5__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @27:181
  cycloneii_lcell_ff wbs_cur_st_2_ (
	.regout(wbs_cur_st[2]),
	.datain(wbs_cur_st_ns_0_4__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @27:174
  cycloneii_lcell_ff wbs_cur_st_3_ (
	.regout(wbs_cur_st[3]),
	.datain(wbs_cur_st_ns_a3_0_3__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @27:164
  cycloneii_lcell_ff wbs_cur_st_4_ (
	.regout(wbs_cur_st[4]),
	.datain(wbs_cur_st_ns_0_2__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @27:155
  cycloneii_lcell_ff wbs_cur_st_5_ (
	.regout(wbs_cur_st[5]),
	.datain(wbs_cur_st_ns_a3_0_1__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @27:141
  cycloneii_lcell_ff wbs_cur_st_i_6_ (
	.regout(wbs_cur_st_i[6]),
	.datain(N_195_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @27:344
  cycloneii_lcell_ff ack_o_sr_Z (
	.regout(ack_o_sr),
	.datain(ack_o_sr_2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @27:239
  cycloneii_lcell_ff wbs_err_o_Z (
	.regout(wbs_err_o),
	.datain(wbs_err_o_0_sqmuxa_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @27:219
  cycloneii_lcell_ff wbs_stall_o_int_i_Z (
	.regout(wbs_stall_o_int_i),
	.datain(un42_wbs_cur_st_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @27:366
  cycloneii_lcell_ff restart_i_i_Z (
	.regout(restart_i_i),
	.datain(VCC),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @27:266
  cycloneii_lcell_ff init_rd_Z (
	.regout(init_rd),
	.datain(wbs_cur_st[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @27:300
  cycloneii_lcell_comb ram_expect_adr_c0 (
	.combout(ram_expect_adr_c0_combout_0),
	.cout(ram_expect_adr_c0_cout_0),
	.dataa(ram_expect_adr_0),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_c0.lut_mask=16'h6688;
defparam ram_expect_adr_c0.sum_lutc_input="cin";
// @27:300
  cycloneii_lcell_comb ram_expect_adr_c1 (
	.combout(ram_expect_adr_c1_combout_0),
	.cout(ram_expect_adr_c1_cout_0),
	.dataa(ram_expect_adr_1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c0_cout_0)
);
defparam ram_expect_adr_c1.lut_mask=16'h5aa0;
defparam ram_expect_adr_c1.sum_lutc_input="cin";
// @27:300
  cycloneii_lcell_comb ram_expect_adr_c2 (
	.combout(ram_expect_adr_c2_combout_0),
	.cout(ram_expect_adr_c2_cout_0),
	.dataa(ram_expect_adr_2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c1_cout_0)
);
defparam ram_expect_adr_c2.lut_mask=16'h5aa0;
defparam ram_expect_adr_c2.sum_lutc_input="cin";
// @27:300
  cycloneii_lcell_comb ram_expect_adr_c3 (
	.combout(ram_expect_adr_c3_combout_0),
	.cout(ram_expect_adr_c3_cout_0),
	.dataa(ram_expect_adr_3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c2_cout_0)
);
defparam ram_expect_adr_c3.lut_mask=16'h5aa0;
defparam ram_expect_adr_c3.sum_lutc_input="cin";
// @27:300
  cycloneii_lcell_comb ram_expect_adr_c4 (
	.combout(ram_expect_adr_c4_combout_0),
	.cout(ram_expect_adr_c4_cout_0),
	.dataa(ram_expect_adr_4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c3_cout_0)
);
defparam ram_expect_adr_c4.lut_mask=16'h5aa0;
defparam ram_expect_adr_c4.sum_lutc_input="cin";
// @27:300
  cycloneii_lcell_comb ram_expect_adr_c5 (
	.combout(ram_expect_adr_c5_combout_0),
	.cout(ram_expect_adr_c5_cout_0),
	.dataa(ram_expect_adr_5),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c4_cout_0)
);
defparam ram_expect_adr_c5.lut_mask=16'h5aa0;
defparam ram_expect_adr_c5.sum_lutc_input="cin";
// @27:300
  cycloneii_lcell_comb ram_expect_adr_c6 (
	.combout(ram_expect_adr_c6_combout_0),
	.cout(ram_expect_adr_c6_cout_0),
	.dataa(ram_expect_adr_6),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c5_cout_0)
);
defparam ram_expect_adr_c6.lut_mask=16'h5aa0;
defparam ram_expect_adr_c6.sum_lutc_input="cin";
// @27:300
  cycloneii_lcell_comb ram_expect_adr_c7 (
	.combout(ram_expect_adr_c7_combout_0),
	.cout(ram_expect_adr_c7_cout_0),
	.dataa(ram_expect_adr_7),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c6_cout_0)
);
defparam ram_expect_adr_c7.lut_mask=16'h5aa0;
defparam ram_expect_adr_c7.sum_lutc_input="cin";
// @27:300
  cycloneii_lcell_comb ram_expect_adr_c8 (
	.combout(ram_expect_adr_c8_combout_0),
	.cout(ram_expect_adr_c8_cout_0),
	.dataa(ram_expect_adr_8),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c7_cout_0)
);
defparam ram_expect_adr_c8.lut_mask=16'h5aa0;
defparam ram_expect_adr_c8.sum_lutc_input="cin";
// @27:300
  cycloneii_lcell_comb ram_expect_adr_c9 (
	.combout(ram_expect_adr_c9_combout_0),
	.dataa(ram_expect_adr_9),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_expect_adr_c8_cout_0)
);
defparam ram_expect_adr_c9.lut_mask=16'h5a5a;
defparam ram_expect_adr_c9.sum_lutc_input="cin";
// @62:288
  cycloneii_lcell_comb ram_expect_adr_RNO_9_ (
	.combout(ram_expect_adr_lm9_x),
	.dataa(wbs_cur_st_i[6]),
	.datab(ram_expect_adr_c9_combout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_9_.lut_mask=16'h8888;
defparam ram_expect_adr_RNO_9_.sum_lutc_input="datac";
// @62:288
  cycloneii_lcell_comb ram_expect_adr_RNO_8_ (
	.combout(ram_expect_adr_lm8_x),
	.dataa(wbs_cur_st_i[6]),
	.datab(ram_expect_adr_c8_combout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_8_.lut_mask=16'h8888;
defparam ram_expect_adr_RNO_8_.sum_lutc_input="datac";
// @62:288
  cycloneii_lcell_comb ram_expect_adr_RNO_7_ (
	.combout(ram_expect_adr_lm7_x),
	.dataa(wbs_cur_st_i[6]),
	.datab(ram_expect_adr_c7_combout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_7_.lut_mask=16'h8888;
defparam ram_expect_adr_RNO_7_.sum_lutc_input="datac";
// @62:288
  cycloneii_lcell_comb ram_expect_adr_RNO_6_ (
	.combout(ram_expect_adr_lm6_x),
	.dataa(wbs_cur_st_i[6]),
	.datab(ram_expect_adr_c6_combout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_6_.lut_mask=16'h8888;
defparam ram_expect_adr_RNO_6_.sum_lutc_input="datac";
// @62:288
  cycloneii_lcell_comb ram_expect_adr_RNO_5_ (
	.combout(ram_expect_adr_lm5_x),
	.dataa(wbs_cur_st_i[6]),
	.datab(ram_expect_adr_c5_combout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_5_.lut_mask=16'h8888;
defparam ram_expect_adr_RNO_5_.sum_lutc_input="datac";
// @62:288
  cycloneii_lcell_comb ram_expect_adr_RNO_4_ (
	.combout(ram_expect_adr_lm4_x),
	.dataa(wbs_cur_st_i[6]),
	.datab(ram_expect_adr_c4_combout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_4_.lut_mask=16'h8888;
defparam ram_expect_adr_RNO_4_.sum_lutc_input="datac";
// @62:288
  cycloneii_lcell_comb ram_expect_adr_RNO_3_ (
	.combout(ram_expect_adr_lm3_x),
	.dataa(wbs_cur_st_i[6]),
	.datab(ram_expect_adr_c3_combout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_3_.lut_mask=16'h8888;
defparam ram_expect_adr_RNO_3_.sum_lutc_input="datac";
// @62:288
  cycloneii_lcell_comb ram_expect_adr_RNO_2_ (
	.combout(ram_expect_adr_lm2_x),
	.dataa(wbs_cur_st_i[6]),
	.datab(ram_expect_adr_c2_combout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_2_.lut_mask=16'h8888;
defparam ram_expect_adr_RNO_2_.sum_lutc_input="datac";
// @62:288
  cycloneii_lcell_comb ram_expect_adr_RNO_1_ (
	.combout(ram_expect_adr_lm1_x),
	.dataa(wbs_cur_st_i[6]),
	.datab(ram_expect_adr_c1_combout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_1_.lut_mask=16'h8888;
defparam ram_expect_adr_RNO_1_.sum_lutc_input="datac";
// @62:288
  cycloneii_lcell_comb ram_expect_adr_RNO_0_ (
	.combout(ram_expect_adr_lm0_x),
	.dataa(wbs_cur_st_i[6]),
	.datab(ram_expect_adr_c0_combout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_expect_adr_RNO_0_.lut_mask=16'h8888;
defparam ram_expect_adr_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_0_ (
	.combout(N_202_i_0_g0),
	.dataa(wbs_cur_st[1]),
	.datab(ack_o_sr_2_0_g0_1),
	.datac(VCC),
	.datad(VCC)
);
defparam wbs_cur_st_RNO_0_.lut_mask=16'h2222;
defparam wbs_cur_st_RNO_0_.sum_lutc_input="datac";
// @27:349
  cycloneii_lcell_comb ack_o_sr_proc_un55_wbs_cyc_i_i (
	.combout(un55_wbs_cyc_i_i),
	.dataa(wbs_cur_st[1]),
	.datab(restart_i_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_o_sr_proc_un55_wbs_cyc_i_i.lut_mask=16'hdddd;
defparam ack_o_sr_proc_un55_wbs_cyc_i_i.sum_lutc_input="datac";
// @27:145
  cycloneii_lcell_comb wbs_fsm_proc_un8_wbs_cyc_i (
	.combout(un8_wbs_cyc_i),
	.dataa(rd_cnt_zero_d2),
	.datab(wbm_busy_d2_i_0),
	.datac(reg_data_2_0),
	.datad(VCC)
);
defparam wbs_fsm_proc_un8_wbs_cyc_i.lut_mask=16'hf4f4;
defparam wbs_fsm_proc_un8_wbs_cyc_i.sum_lutc_input="datac";
// @27:185
  cycloneii_lcell_comb wbs_fsm_proc_un29_wbs_cyc_i_5 (
	.combout(un29_wbs_cyc_i_5),
	.dataa(ram_expect_adr_8),
	.datab(ram_expect_adr_9),
	.datac(ram_expect_adr_0),
	.datad(ram_expect_adr_1)
);
defparam wbs_fsm_proc_un29_wbs_cyc_i_5.lut_mask=16'h8000;
defparam wbs_fsm_proc_un29_wbs_cyc_i_5.sum_lutc_input="datac";
// @27:185
  cycloneii_lcell_comb wbs_fsm_proc_un29_wbs_cyc_i_6 (
	.combout(un29_wbs_cyc_i_6),
	.dataa(ram_expect_adr_4),
	.datab(ram_expect_adr_5),
	.datac(ram_expect_adr_6),
	.datad(ram_expect_adr_7)
);
defparam wbs_fsm_proc_un29_wbs_cyc_i_6.lut_mask=16'h8000;
defparam wbs_fsm_proc_un29_wbs_cyc_i_6.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_i_RNO_0_6_ (
	.combout(N_195_i_0_g0_2),
	.dataa(wbs_cur_st[1]),
	.datab(wbs_cur_st[4]),
	.datac(wbs_cur_st[2]),
	.datad(wbs_cur_st[3])
);
defparam wbs_cur_st_i_RNO_0_6_.lut_mask=16'h0001;
defparam wbs_cur_st_i_RNO_0_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_in_RNO_1_ (
	.combout(ram_words_in_0_0_1__g1),
	.dataa(wbm_tga_o_1),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(wbm_tgc_o_rep1),
	.datad(cur_st_0)
);
defparam ram_words_in_RNO_1_.lut_mask=16'h0200;
defparam ram_words_in_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_in_RNO_2_ (
	.combout(ram_words_in_0_0_2__g1),
	.dataa(wbm_tga_o_2),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(wbm_tgc_o_rep1),
	.datad(cur_st_0)
);
defparam ram_words_in_RNO_2_.lut_mask=16'h0200;
defparam ram_words_in_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_in_RNO_3_ (
	.combout(ram_words_in_0_0_3__g1),
	.dataa(wbm_tga_o_3),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(wbm_tgc_o_rep1),
	.datad(cur_st_0)
);
defparam ram_words_in_RNO_3_.lut_mask=16'h0200;
defparam ram_words_in_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_in_RNO_5_ (
	.combout(ram_words_in_0_0_5__g1),
	.dataa(wbm_tga_o_5),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(wbm_tgc_o_rep1),
	.datad(cur_st_0)
);
defparam ram_words_in_RNO_5_.lut_mask=16'h0200;
defparam ram_words_in_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_in_RNO_6_ (
	.combout(ram_words_in_0_0_6__g1),
	.dataa(wbm_tga_o_6),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(wbm_tgc_o_rep1),
	.datad(cur_st_0)
);
defparam ram_words_in_RNO_6_.lut_mask=16'h0200;
defparam ram_words_in_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_in_RNO_7_ (
	.combout(ram_words_in_0_0_7__g1),
	.dataa(wbm_tga_o_7),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(wbm_tgc_o_rep1),
	.datad(cur_st_0)
);
defparam ram_words_in_RNO_7_.lut_mask=16'h0200;
defparam ram_words_in_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_in_RNO_8_ (
	.combout(ram_words_in_0_0_8__g1),
	.dataa(wbm_tga_o_8),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(wbm_tgc_o_rep1),
	.datad(cur_st_0)
);
defparam ram_words_in_RNO_8_.lut_mask=16'h0200;
defparam ram_words_in_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_0_1_ (
	.combout(wbs_cur_st_ns_0_5__g0_1_tz),
	.dataa(wbs_cur_st[0]),
	.datab(wbs_cur_st[2]),
	.datac(wbs_cur_st[1]),
	.datad(restart_i_i)
);
defparam wbs_cur_st_RNO_0_1_.lut_mask=16'hf0f1;
defparam wbs_cur_st_RNO_0_1_.sum_lutc_input="datac";
// @27:185
  cycloneii_lcell_comb wbs_fsm_proc_un29_wbs_cyc_i_7 (
	.combout(un29_wbs_cyc_i_7),
	.dataa(ram_expect_adr_2),
	.datab(ram_expect_adr_3),
	.datac(un29_wbs_cyc_i_5),
	.datad(VCC)
);
defparam wbs_fsm_proc_un29_wbs_cyc_i_7.lut_mask=16'h8080;
defparam wbs_fsm_proc_un29_wbs_cyc_i_7.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_in_RNO_4_ (
	.combout(ram_words_in_0_0_4__g1),
	.dataa(wbm_tga_o_1_4),
	.datab(wbm_tga_o_4),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(ic_wbs_stb_i_0_a2_0)
);
defparam ram_words_in_RNO_4_.lut_mask=16'heca0;
defparam ram_words_in_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_in_RNO_0_ (
	.combout(ram_words_in_0_0_0__g1),
	.dataa(wbm_tga_o_1_0),
	.datab(wbm_tga_o_0),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(ic_wbs_stb_i_0_a2_0)
);
defparam ram_words_in_RNO_0_.lut_mask=16'heca0;
defparam ram_words_in_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_5_ (
	.combout(wbs_cur_st_ns_a3_0_1__g0),
	.dataa(wbs_cur_st_i[6]),
	.datab(restart_i_i),
	.datac(un8_wbs_cyc_i),
	.datad(ack_o_sr_2_0_g0_1)
);
defparam wbs_cur_st_RNO_5_.lut_mask=16'h4000;
defparam wbs_cur_st_RNO_5_.sum_lutc_input="datac";
// @27:136
  cycloneii_lcell_comb wbs_cur_st_ns_i_a3_0_0_ (
	.combout(wbs_cur_st_ns_i_a3_0[0]),
	.dataa(wbs_cur_st[0]),
	.datab(restart_i_i),
	.datac(un8_wbs_cyc_i),
	.datad(VCC)
);
defparam wbs_cur_st_ns_i_a3_0_0_.lut_mask=16'h5151;
defparam wbs_cur_st_ns_i_a3_0_0_.sum_lutc_input="datac";
// @27:223
  cycloneii_lcell_comb wbs_stall_o_int_proc_un44_wbs_cur_st_i (
	.combout(un44_wbs_cur_st_i),
	.dataa(wbs_cur_st[2]),
	.datab(cur_st_0),
	.datac(un2_ic_wbm_cyc_o),
	.datad(VCC)
);
defparam wbs_stall_o_int_proc_un44_wbs_cur_st_i.lut_mask=16'h7f7f;
defparam wbs_stall_o_int_proc_un44_wbs_cur_st_i.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_o_sr_proc_ack_o_sr_2_0_g0_1 (
	.combout(ack_o_sr_2_0_g0_1),
	.dataa(we_internal),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(cur_st_0),
	.datad(un2_ic_wbm_cyc_o)
);
defparam ack_o_sr_proc_ack_o_sr_2_0_g0_1.lut_mask=16'h7000;
defparam ack_o_sr_proc_ack_o_sr_2_0_g0_1.sum_lutc_input="datac";
// @27:245
  cycloneii_lcell_comb wbs_err_o_proc_un40_wbs_cyc_i_3_0 (
	.combout(un40_wbs_cyc_i_3_0),
	.dataa(ram_expect_adr_3),
	.datab(ic_wbs_adr_i_0_3),
	.datac(VCC),
	.datad(VCC)
);
defparam wbs_err_o_proc_un40_wbs_cyc_i_3_0.lut_mask=16'h6666;
defparam wbs_err_o_proc_un40_wbs_cyc_i_3_0.sum_lutc_input="datac";
// @27:185
  cycloneii_lcell_comb wbs_cur_st_1_sqmuxa_1_cZ (
	.combout(wbs_cur_st_1_sqmuxa_1),
	.dataa(restart_i_i),
	.datab(un29_wbs_cyc_i_6),
	.datac(ic_wbs_we_i_0),
	.datad(un29_wbs_cyc_i_7)
);
defparam wbs_cur_st_1_sqmuxa_1_cZ.lut_mask=16'h020a;
defparam wbs_cur_st_1_sqmuxa_1_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_o_sr_RNO_0 (
	.combout(ack_o_sr_2_0_g0_0),
	.dataa(wbm_stb_internal),
	.datab(ic_wbs_stb_i_0_a4_0),
	.datac(ic_wbs_stb_i_0_a2_0),
	.datad(ack_o_sr_2_0_g0_1)
);
defparam ack_o_sr_RNO_0.lut_mask=16'hec00;
defparam ack_o_sr_RNO_0.sum_lutc_input="datac";
// @27:223
  cycloneii_lcell_comb wbs_stall_o_int_proc_un46_wbs_cur_st (
	.combout(un46_wbs_cur_st),
	.dataa(wbm_stb_internal),
	.datab(ic_wbs_stb_i_0_a4_0),
	.datac(ic_wbs_stb_i_0_a2_0),
	.datad(un44_wbs_cur_st_i)
);
defparam wbs_stall_o_int_proc_un46_wbs_cur_st.lut_mask=16'h00ec;
defparam wbs_stall_o_int_proc_un46_wbs_cur_st.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb ack_o_sr_RNI3JLM1 (
	.combout(m36_d),
	.dataa(ack_o_sr),
	.datab(ack_o_sr_2_0_g0_1),
	.datac(rd_wbs_reg_cyc),
	.datad(d_m2_e)
);
defparam ack_o_sr_RNI3JLM1.lut_mask=16'hf808;
defparam ack_o_sr_RNI3JLM1.sum_lutc_input="datac";
// @27:185
  cycloneii_lcell_comb wbs_cur_st_1_sqmuxa_cZ (
	.combout(wbs_cur_st_1_sqmuxa),
	.dataa(cur_st_0),
	.datab(un2_ic_wbm_cyc_o),
	.datac(ic_wbs_stb_i_0_0),
	.datad(wbs_cur_st_1_sqmuxa_1)
);
defparam wbs_cur_st_1_sqmuxa_cZ.lut_mask=16'h8000;
defparam wbs_cur_st_1_sqmuxa_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_3_ (
	.combout(wbs_cur_st_ns_a3_0_3__g0),
	.dataa(ram_ready_flt),
	.datab(wbs_cur_st[4]),
	.datac(restart_i_i),
	.datad(ic_wbs_cyc_i_i_0)
);
defparam wbs_cur_st_RNO_3_.lut_mask=16'h0080;
defparam wbs_cur_st_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_0_4_ (
	.combout(wbs_cur_st_ns_0_2__g0_0_a3),
	.dataa(ram_ready_flt),
	.datab(wbs_cur_st[4]),
	.datac(restart_i_i),
	.datad(ic_wbs_cyc_i_i_0)
);
defparam wbs_cur_st_RNO_0_4_.lut_mask=16'h0040;
defparam wbs_cur_st_RNO_0_4_.sum_lutc_input="datac";
// @27:245
  cycloneii_lcell_comb wbs_err_o_proc_un40_wbs_cyc_i_NE_0 (
	.combout(un40_wbs_cyc_i_NE_0),
	.dataa(ram_expect_adr_2),
	.datab(ram_expect_adr_0),
	.datac(ic_wbs_adr_i_0_0),
	.datad(ic_wbs_adr_i_0_2)
);
defparam wbs_err_o_proc_un40_wbs_cyc_i_NE_0.lut_mask=16'h7dbe;
defparam wbs_err_o_proc_un40_wbs_cyc_i_NE_0.sum_lutc_input="datac";
// @27:245
  cycloneii_lcell_comb wbs_err_o_proc_un40_wbs_cyc_i_NE_2 (
	.combout(un40_wbs_cyc_i_NE_2),
	.dataa(ram_expect_adr_7),
	.datab(ram_expect_adr_6),
	.datac(ic_wbs_adr_i_0_7),
	.datad(ic_wbs_adr_i_0_6)
);
defparam wbs_err_o_proc_un40_wbs_cyc_i_NE_2.lut_mask=16'h7bde;
defparam wbs_err_o_proc_un40_wbs_cyc_i_NE_2.sum_lutc_input="datac";
// @27:245
  cycloneii_lcell_comb wbs_err_o_proc_un40_wbs_cyc_i_NE_3 (
	.combout(un40_wbs_cyc_i_NE_3),
	.dataa(ram_expect_adr_9),
	.datab(ram_expect_adr_8),
	.datac(ic_wbs_adr_i_0_9),
	.datad(ic_wbs_adr_i_0_8)
);
defparam wbs_err_o_proc_un40_wbs_cyc_i_NE_3.lut_mask=16'h7bde;
defparam wbs_err_o_proc_un40_wbs_cyc_i_NE_3.sum_lutc_input="datac";
// @27:245
  cycloneii_lcell_comb wbs_err_o_proc_un40_wbs_cyc_i_NE_4 (
	.combout(un40_wbs_cyc_i_NE_4),
	.dataa(ram_expect_adr_5),
	.datab(ram_expect_adr_4),
	.datac(ic_wbs_adr_i_0_5),
	.datad(ic_wbs_adr_i_0_4)
);
defparam wbs_err_o_proc_un40_wbs_cyc_i_NE_4.lut_mask=16'h7bde;
defparam wbs_err_o_proc_un40_wbs_cyc_i_NE_4.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_err_o_RNO_0 (
	.combout(wbs_err_o_0_sqmuxa_0_g0_0),
	.dataa(cur_st_0),
	.datab(ic_wbs_we_i_0),
	.datac(un2_ic_wbm_cyc_o),
	.datad(ic_wbs_stb_i_0_0)
);
defparam wbs_err_o_RNO_0.lut_mask=16'h2000;
defparam wbs_err_o_RNO_0.sum_lutc_input="datac";
// @27:136
  cycloneii_lcell_comb wbs_cur_st_ns_a3_1_5_ (
	.combout(wbs_cur_st_ns_a3_1[5]),
	.dataa(wbs_cur_st[2]),
	.datab(ic_wbs_cyc_i_i_0),
	.datac(ic_wbs_stb_i_0_0),
	.datad(wbs_cur_st_1_sqmuxa_1)
);
defparam wbs_cur_st_ns_a3_1_5_.lut_mask=16'h8aaa;
defparam wbs_cur_st_ns_a3_1_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_4_ (
	.combout(wbs_cur_st_ns_0_2__g0_0),
	.dataa(wbs_cur_st[5]),
	.datab(restart_i_i),
	.datac(wbs_cur_st_ns_0_2__g0_0_a3),
	.datad(ack_o_sr_2_0_g0_1)
);
defparam wbs_cur_st_RNO_4_.lut_mask=16'hf8f0;
defparam wbs_cur_st_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_stall_o_int_i_RNO (
	.combout(un42_wbs_cur_st_i_0_g0),
	.dataa(wbs_cur_st_i[6]),
	.datab(wbs_cur_st[3]),
	.datac(restart_i_i),
	.datad(un46_wbs_cur_st)
);
defparam wbs_stall_o_int_i_RNO.lut_mask=16'hffcd;
defparam wbs_stall_o_int_i_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_i_RNO_6_ (
	.combout(N_195_i_0_g0),
	.dataa(wbs_cur_st[5]),
	.datab(N_195_i_0_g0_2),
	.datac(wbs_cur_st_ns_i_a3_0[0]),
	.datad(ack_o_sr_2_0_g0_1)
);
defparam wbs_cur_st_i_RNO_6_.lut_mask=16'hfb33;
defparam wbs_cur_st_i_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_1_1_ (
	.combout(wbs_cur_st_ns_0_5__g0_0),
	.dataa(wbs_cur_st[3]),
	.datab(wbs_cur_st[4]),
	.datac(restart_i_i),
	.datad(ic_wbs_cyc_i_i_0)
);
defparam wbs_cur_st_RNO_1_1_.lut_mask=16'hce0e;
defparam wbs_cur_st_RNO_1_1_.sum_lutc_input="datac";
// @27:245
  cycloneii_lcell_comb wbs_err_o_proc_un40_wbs_cyc_i_NE_5 (
	.combout(un40_wbs_cyc_i_NE_5),
	.dataa(ram_expect_adr_1),
	.datab(ic_wbs_adr_i_0_1),
	.datac(un40_wbs_cyc_i_3_0),
	.datad(un40_wbs_cyc_i_NE_0)
);
defparam wbs_err_o_proc_un40_wbs_cyc_i_NE_5.lut_mask=16'hfff6;
defparam wbs_err_o_proc_un40_wbs_cyc_i_NE_5.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_2_ (
	.combout(wbs_cur_st_ns_0_4__g0_0),
	.dataa(wbs_cur_st[2]),
	.datab(wbs_cur_st[3]),
	.datac(restart_i_i),
	.datad(wbs_cur_st_1_sqmuxa)
);
defparam wbs_cur_st_RNO_2_.lut_mask=16'heac0;
defparam wbs_cur_st_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_cur_st_RNO_1_ (
	.combout(wbs_cur_st_ns_0_5__g0),
	.dataa(wbs_cur_st_ns_0_5__g0_1_tz),
	.datab(wbs_cur_st_ns_0_5__g0_0),
	.datac(ack_o_sr_2_0_g0_1),
	.datad(wbs_cur_st_ns_a3_1[5])
);
defparam wbs_cur_st_RNO_1_.lut_mask=16'hffec;
defparam wbs_cur_st_RNO_1_.sum_lutc_input="datac";
// @27:245
  cycloneii_lcell_comb wbs_err_o_proc_un40_wbs_cyc_i_NE (
	.combout(un40_wbs_cyc_i_NE),
	.dataa(un40_wbs_cyc_i_NE_4),
	.datab(un40_wbs_cyc_i_NE_2),
	.datac(un40_wbs_cyc_i_NE_3),
	.datad(un40_wbs_cyc_i_NE_5)
);
defparam wbs_err_o_proc_un40_wbs_cyc_i_NE.lut_mask=16'hfffe;
defparam wbs_err_o_proc_un40_wbs_cyc_i_NE.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_stall_o_int_proc_un44_wbs_cur_st_i_RNINO9G (
	.combout(ram_expect_adr_0_0_9__g2_i),
	.dataa(wbs_cur_st_i[6]),
	.datab(ic_wbs_we_i_0),
	.datac(un44_wbs_cur_st_i),
	.datad(un40_wbs_cyc_i_NE)
);
defparam wbs_stall_o_int_proc_un44_wbs_cur_st_i_RNINO9G.lut_mask=16'h5557;
defparam wbs_stall_o_int_proc_un44_wbs_cur_st_i_RNINO9G.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_err_o_RNO (
	.combout(wbs_err_o_0_sqmuxa_0_g0),
	.dataa(wbs_cur_st[2]),
	.datab(wbs_cur_st[1]),
	.datac(wbs_err_o_0_sqmuxa_0_g0_0),
	.datad(un40_wbs_cyc_i_NE)
);
defparam wbs_err_o_RNO.lut_mask=16'he0c0;
defparam wbs_err_o_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_o_sr_RNO (
	.combout(ack_o_sr_2_0_g0),
	.dataa(wbs_stall_o_int_i),
	.datab(un55_wbs_cyc_i_i),
	.datac(ack_o_sr_2_0_g0_0),
	.datad(un40_wbs_cyc_i_NE)
);
defparam ack_o_sr_RNO.lut_mask=16'h30b0;
defparam ack_o_sr_RNO.sum_lutc_input="datac";
//@27:136
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* mem_ctrl_rd_wbs */

// VQM4.1+ 
module mem_ctrl_rd_wbm (
  type_reg_wbm_d2_0,
  ram_words_in_d2_8,
  ram_words_in_d2_7,
  ram_words_in_d2_6,
  ram_words_in_d2_5,
  ram_words_in_d2_4,
  ram_words_in_d2_3,
  ram_words_in_d2_2,
  ram_words_in_d2_1,
  ram_words_in_d2_0,
  rd_addr_reg_wbm_d2_20,
  rd_addr_reg_wbm_d2_19,
  rd_addr_reg_wbm_d2_18,
  rd_addr_reg_wbm_d2_17,
  rd_addr_reg_wbm_d2_16,
  rd_addr_reg_wbm_d2_15,
  rd_addr_reg_wbm_d2_14,
  rd_addr_reg_wbm_d2_13,
  rd_addr_reg_wbm_d2_12,
  rd_addr_reg_wbm_d2_11,
  rd_addr_reg_wbm_d2_10,
  rd_addr_reg_wbm_d2_9,
  rd_addr_reg_wbm_d2_8,
  rd_addr_reg_wbm_d2_21,
  rd_addr_reg_wbm_d2_7,
  rd_addr_reg_wbm_d2_6,
  rd_addr_reg_wbm_d2_5,
  rd_addr_reg_wbm_d2_4,
  rd_addr_reg_wbm_d2_3,
  rd_addr_reg_wbm_d2_2,
  rd_addr_reg_wbm_d2_1,
  rd_addr_reg_wbm_d2_0,
  wr_cnt_to_rd_0,
  wr_cnt_to_rd_1,
  wr_cnt_to_rd_2,
  wr_cnt_to_rd_3,
  wr_cnt_to_rd_4,
  wr_cnt_to_rd_5,
  wr_cnt_to_rd_6,
  wr_cnt_to_rd_7,
  wr_cnt_to_rd_8,
  wr_cnt_to_rd_9,
  wr_cnt_to_rd_10,
  wr_cnt_to_rd_11,
  wr_cnt_to_rd_12,
  wr_cnt_to_rd_13,
  wr_cnt_to_rd_14,
  wr_cnt_to_rd_15,
  wr_cnt_to_rd_16,
  wr_cnt_to_rd_17,
  wbm_tga_o_0,
  wbm_tga_o_1,
  wbm_tga_o_2,
  wbm_tga_o_3,
  wbm_tga_o_4,
  wbm_tga_o_5,
  wbm_tga_o_6,
  wbm_tga_o_7,
  cur_rd_addr_21,
  cur_rd_addr_20,
  cur_rd_addr_19,
  cur_rd_addr_18,
  cur_rd_addr_17,
  cur_rd_addr_16,
  cur_rd_addr_15,
  cur_rd_addr_14,
  cur_rd_addr_13,
  cur_rd_addr_12,
  cur_rd_addr_11,
  cur_rd_addr_10,
  cur_rd_addr_9,
  cur_rd_addr_8,
  cur_rd_addr_7,
  cur_rd_addr_6,
  cur_rd_addr_5,
  cur_rd_addr_4,
  cur_rd_addr_3,
  cur_rd_addr_2,
  cur_rd_addr_1,
  cur_rd_addr_0,
  ram_addr_in_i_8,
  ram_addr_in_i_7,
  ram_addr_in_i_6,
  ram_addr_in_i_5,
  ram_addr_in_i_4,
  ram_addr_in_i_3,
  ram_addr_in_i_2,
  ram_addr_in_i_1,
  ram_addr_in_i_0,
  rd_wbm_stall_i,
  wbs_err_o,
  un1_rd_cnt_i_16,
  wbs_ack_o_i,
  wr_gnt_i_i,
  un1_rd_cnt_i_15,
  rd_gnt,
  rd_bank_val_i,
  un1_wbm_cur_st_5,
  rd_cnt_zero_i_RNIB2I7,
  arbiter_req,
  wbm_busy_i_0,
  init_rd_flt,
  restart_rd_flt,
  ram_ready,
  neg_cyc_bool,
  wbm_cyc_internal,
  wbm_stb_internal,
  bank_switch_1,
  r_224_0_g2_i,
  sync_rst_out,
  clk_133_c
)
;
input type_reg_wbm_d2_0 ;
input ram_words_in_d2_8 ;
input ram_words_in_d2_7 ;
input ram_words_in_d2_6 ;
input ram_words_in_d2_5 ;
input ram_words_in_d2_4 ;
input ram_words_in_d2_3 ;
input ram_words_in_d2_2 ;
input ram_words_in_d2_1 ;
input ram_words_in_d2_0 ;
input rd_addr_reg_wbm_d2_20 ;
input rd_addr_reg_wbm_d2_19 ;
input rd_addr_reg_wbm_d2_18 ;
input rd_addr_reg_wbm_d2_17 ;
input rd_addr_reg_wbm_d2_16 ;
input rd_addr_reg_wbm_d2_15 ;
input rd_addr_reg_wbm_d2_14 ;
input rd_addr_reg_wbm_d2_13 ;
input rd_addr_reg_wbm_d2_12 ;
input rd_addr_reg_wbm_d2_11 ;
input rd_addr_reg_wbm_d2_10 ;
input rd_addr_reg_wbm_d2_9 ;
input rd_addr_reg_wbm_d2_8 ;
input rd_addr_reg_wbm_d2_21 ;
input rd_addr_reg_wbm_d2_7 ;
input rd_addr_reg_wbm_d2_6 ;
input rd_addr_reg_wbm_d2_5 ;
input rd_addr_reg_wbm_d2_4 ;
input rd_addr_reg_wbm_d2_3 ;
input rd_addr_reg_wbm_d2_2 ;
input rd_addr_reg_wbm_d2_1 ;
input rd_addr_reg_wbm_d2_0 ;
input wr_cnt_to_rd_0 ;
input wr_cnt_to_rd_1 ;
input wr_cnt_to_rd_2 ;
input wr_cnt_to_rd_3 ;
input wr_cnt_to_rd_4 ;
input wr_cnt_to_rd_5 ;
input wr_cnt_to_rd_6 ;
input wr_cnt_to_rd_7 ;
input wr_cnt_to_rd_8 ;
input wr_cnt_to_rd_9 ;
input wr_cnt_to_rd_10 ;
input wr_cnt_to_rd_11 ;
input wr_cnt_to_rd_12 ;
input wr_cnt_to_rd_13 ;
input wr_cnt_to_rd_14 ;
input wr_cnt_to_rd_15 ;
input wr_cnt_to_rd_16 ;
input wr_cnt_to_rd_17 ;
output wbm_tga_o_0 ;
output wbm_tga_o_1 ;
output wbm_tga_o_2 ;
output wbm_tga_o_3 ;
output wbm_tga_o_4 ;
output wbm_tga_o_5 ;
output wbm_tga_o_6 ;
output wbm_tga_o_7 ;
output cur_rd_addr_21 ;
output cur_rd_addr_20 ;
output cur_rd_addr_19 ;
output cur_rd_addr_18 ;
output cur_rd_addr_17 ;
output cur_rd_addr_16 ;
output cur_rd_addr_15 ;
output cur_rd_addr_14 ;
output cur_rd_addr_13 ;
output cur_rd_addr_12 ;
output cur_rd_addr_11 ;
output cur_rd_addr_10 ;
output cur_rd_addr_9 ;
output cur_rd_addr_8 ;
output cur_rd_addr_7 ;
output cur_rd_addr_6 ;
output cur_rd_addr_5 ;
output cur_rd_addr_4 ;
output cur_rd_addr_3 ;
output cur_rd_addr_2 ;
output cur_rd_addr_1 ;
output cur_rd_addr_0 ;
output ram_addr_in_i_8 ;
output ram_addr_in_i_7 ;
output ram_addr_in_i_6 ;
output ram_addr_in_i_5 ;
output ram_addr_in_i_4 ;
output ram_addr_in_i_3 ;
output ram_addr_in_i_2 ;
output ram_addr_in_i_1 ;
output ram_addr_in_i_0 ;
input rd_wbm_stall_i ;
input wbs_err_o ;
output un1_rd_cnt_i_16 ;
input wbs_ack_o_i ;
input wr_gnt_i_i ;
output un1_rd_cnt_i_15 ;
input rd_gnt ;
input rd_bank_val_i ;
output un1_wbm_cur_st_5 ;
output rd_cnt_zero_i_RNIB2I7 ;
output arbiter_req ;
output wbm_busy_i_0 ;
input init_rd_flt ;
input restart_rd_flt ;
output ram_ready ;
output neg_cyc_bool ;
output wbm_cyc_internal ;
output wbm_stb_internal ;
input bank_switch_1 ;
input r_224_0_g2_i ;
input sync_rst_out ;
input clk_133_c ;
wire type_reg_wbm_d2_0 ;
wire ram_words_in_d2_8 ;
wire ram_words_in_d2_7 ;
wire ram_words_in_d2_6 ;
wire ram_words_in_d2_5 ;
wire ram_words_in_d2_4 ;
wire ram_words_in_d2_3 ;
wire ram_words_in_d2_2 ;
wire ram_words_in_d2_1 ;
wire ram_words_in_d2_0 ;
wire rd_addr_reg_wbm_d2_20 ;
wire rd_addr_reg_wbm_d2_19 ;
wire rd_addr_reg_wbm_d2_18 ;
wire rd_addr_reg_wbm_d2_17 ;
wire rd_addr_reg_wbm_d2_16 ;
wire rd_addr_reg_wbm_d2_15 ;
wire rd_addr_reg_wbm_d2_14 ;
wire rd_addr_reg_wbm_d2_13 ;
wire rd_addr_reg_wbm_d2_12 ;
wire rd_addr_reg_wbm_d2_11 ;
wire rd_addr_reg_wbm_d2_10 ;
wire rd_addr_reg_wbm_d2_9 ;
wire rd_addr_reg_wbm_d2_8 ;
wire rd_addr_reg_wbm_d2_21 ;
wire rd_addr_reg_wbm_d2_7 ;
wire rd_addr_reg_wbm_d2_6 ;
wire rd_addr_reg_wbm_d2_5 ;
wire rd_addr_reg_wbm_d2_4 ;
wire rd_addr_reg_wbm_d2_3 ;
wire rd_addr_reg_wbm_d2_2 ;
wire rd_addr_reg_wbm_d2_1 ;
wire rd_addr_reg_wbm_d2_0 ;
wire wr_cnt_to_rd_0 ;
wire wr_cnt_to_rd_1 ;
wire wr_cnt_to_rd_2 ;
wire wr_cnt_to_rd_3 ;
wire wr_cnt_to_rd_4 ;
wire wr_cnt_to_rd_5 ;
wire wr_cnt_to_rd_6 ;
wire wr_cnt_to_rd_7 ;
wire wr_cnt_to_rd_8 ;
wire wr_cnt_to_rd_9 ;
wire wr_cnt_to_rd_10 ;
wire wr_cnt_to_rd_11 ;
wire wr_cnt_to_rd_12 ;
wire wr_cnt_to_rd_13 ;
wire wr_cnt_to_rd_14 ;
wire wr_cnt_to_rd_15 ;
wire wr_cnt_to_rd_16 ;
wire wr_cnt_to_rd_17 ;
wire wbm_tga_o_0 ;
wire wbm_tga_o_1 ;
wire wbm_tga_o_2 ;
wire wbm_tga_o_3 ;
wire wbm_tga_o_4 ;
wire wbm_tga_o_5 ;
wire wbm_tga_o_6 ;
wire wbm_tga_o_7 ;
wire cur_rd_addr_21 ;
wire cur_rd_addr_20 ;
wire cur_rd_addr_19 ;
wire cur_rd_addr_18 ;
wire cur_rd_addr_17 ;
wire cur_rd_addr_16 ;
wire cur_rd_addr_15 ;
wire cur_rd_addr_14 ;
wire cur_rd_addr_13 ;
wire cur_rd_addr_12 ;
wire cur_rd_addr_11 ;
wire cur_rd_addr_10 ;
wire cur_rd_addr_9 ;
wire cur_rd_addr_8 ;
wire cur_rd_addr_7 ;
wire cur_rd_addr_6 ;
wire cur_rd_addr_5 ;
wire cur_rd_addr_4 ;
wire cur_rd_addr_3 ;
wire cur_rd_addr_2 ;
wire cur_rd_addr_1 ;
wire cur_rd_addr_0 ;
wire ram_addr_in_i_8 ;
wire ram_addr_in_i_7 ;
wire ram_addr_in_i_6 ;
wire ram_addr_in_i_5 ;
wire ram_addr_in_i_4 ;
wire ram_addr_in_i_3 ;
wire ram_addr_in_i_2 ;
wire ram_addr_in_i_1 ;
wire ram_addr_in_i_0 ;
wire rd_wbm_stall_i ;
wire wbs_err_o ;
wire un1_rd_cnt_i_16 ;
wire wbs_ack_o_i ;
wire wr_gnt_i_i ;
wire un1_rd_cnt_i_15 ;
wire rd_gnt ;
wire rd_bank_val_i ;
wire un1_wbm_cur_st_5 ;
wire rd_cnt_zero_i_RNIB2I7 ;
wire arbiter_req ;
wire wbm_busy_i_0 ;
wire init_rd_flt ;
wire restart_rd_flt ;
wire ram_ready ;
wire neg_cyc_bool ;
wire wbm_cyc_internal ;
wire wbm_stb_internal ;
wire bank_switch_1 ;
wire r_224_0_g2_i ;
wire sync_rst_out ;
wire clk_133_c ;
wire [8:0] ack_i_cnt;
wire [8:0] ram_words_cnt;
wire [8:0] ram_words_cnt_15_m3;
wire [8:0] ram_words_cnt_15_m4;
wire [3:0] ram_delay_cnt;
wire [12:0] release_arb_cnt;
wire [10:5] release_arb_cnt_i;
wire [18:0] rd_cnt_i;
wire [8:0] ram_words_left;
wire [3:0] wbm_cur_st;
wire [4:4] wbm_cur_st_i;
wire [3:0] ram_ready_sr;
wire [7:0] wbm_tga_o_14_m2;
wire [7:0] addr_pipe;
wire [7:0] addr_pipe_RNO;
wire [17:0] rd_cnt;
wire [21:21] cur_rd_addr_10_Z;
wire [17:0] rd_cnt_i_5;
wire [8:8] un1_wbm_ack_i_combout;
wire [8:0] un1_addr_pipe;
wire [4:4] wbm_cur_st_ns_i_o3;
wire [8:1] un1_addr_pipe_0;
wire [7:0] wbm_tga_o_14_m2_a;
wire [2:0] wbm_cur_st_ns_0_a3;
wire [8:8] ram_words_cnt_15_m2;
wire [4:4] wbm_cur_st_ns_i_a3_0_1;
wire [0:0] un1_arbiter_gnt_1;
wire [0:0] un1_type_reg;
wire un1_wbm_ack_i_2_add8 ;
wire un1_wbm_ack_i_2_add7 ;
wire un1_wbm_ack_i_2_add6 ;
wire un1_wbm_ack_i_2_add5 ;
wire un1_wbm_ack_i_2_add4 ;
wire un1_wbm_ack_i_2_add3 ;
wire un1_wbm_ack_i_2_add2 ;
wire un1_wbm_ack_i_2_add1 ;
wire un1_wbm_ack_i_2_add0 ;
wire ram_words_cnt_15_m3s2 ;
wire ram_delay_cnt_lm0_x ;
wire r_174_0_g2_i ;
wire ram_delay_cnt_lm1_x ;
wire ram_delay_cnt_lm2_x ;
wire ram_delay_cnt_lm3_x ;
wire release_arb_cnt_lm0_x ;
wire release_arb_cnt_lm1_x ;
wire release_arb_cnt_lm2_x ;
wire release_arb_cnt_lm3_x ;
wire release_arb_cnt_lm4_x ;
wire release_arb_cnt_lm5_x ;
wire release_arb_cnt_lm6_x ;
wire release_arb_cnt_lm7_x ;
wire release_arb_cnt_lm8_x ;
wire release_arb_cnt_lm9_x ;
wire release_arb_cnt_lm10_x ;
wire release_arb_cnt_lm11_x ;
wire release_arb_cnt_lm12_x ;
wire ram_addr_in_i_lm0_x ;
wire r_183_0_g2_i ;
wire ram_addr_in_i_lm1_x ;
wire ram_addr_in_i_lm2_x ;
wire ram_addr_in_i_lm3_x ;
wire ram_addr_in_i_lm4_x ;
wire ram_addr_in_i_lm5_x ;
wire ram_addr_in_i_lm6_x ;
wire ram_addr_in_i_lm7_x ;
wire ram_addr_in_i_lm8_x ;
wire cur_rd_addr_lm0 ;
wire r_205_0_g2_i ;
wire cur_rd_addr_lm1 ;
wire cur_rd_addr_lm2 ;
wire cur_rd_addr_lm3 ;
wire cur_rd_addr_lm4 ;
wire cur_rd_addr_lm5 ;
wire cur_rd_addr_lm6 ;
wire cur_rd_addr_lm7 ;
wire cur_rd_addr_lm8 ;
wire cur_rd_addr_lm9 ;
wire cur_rd_addr_lm10 ;
wire cur_rd_addr_lm11 ;
wire cur_rd_addr_lm12 ;
wire cur_rd_addr_lm13 ;
wire cur_rd_addr_lm14 ;
wire cur_rd_addr_lm15 ;
wire cur_rd_addr_lm16 ;
wire cur_rd_addr_lm17 ;
wire cur_rd_addr_lm18 ;
wire cur_rd_addr_lm19 ;
wire cur_rd_addr_lm20 ;
wire cur_rd_addr_lm21 ;
wire rd_cnt_i_lm0 ;
wire rd_cnt_i_lm1 ;
wire rd_cnt_i_lm2 ;
wire rd_cnt_i_lm3 ;
wire rd_cnt_i_lm4 ;
wire rd_cnt_i_lm5 ;
wire rd_cnt_i_lm6 ;
wire rd_cnt_i_lm7 ;
wire rd_cnt_i_lm8 ;
wire rd_cnt_i_lm9 ;
wire rd_cnt_i_lm10 ;
wire rd_cnt_i_lm11 ;
wire rd_cnt_i_lm12 ;
wire rd_cnt_i_lm13 ;
wire rd_cnt_i_lm14 ;
wire rd_cnt_i_lm15 ;
wire rd_cnt_i_lm16 ;
wire rd_cnt_i_lm17 ;
wire rd_cnt_i_lm18_x ;
wire ram_words_left_lm0 ;
wire r_233_0_g2_i ;
wire ram_words_left_lm1 ;
wire ram_words_left_lm2 ;
wire ram_words_left_lm3 ;
wire ram_words_left_lm4 ;
wire ram_words_left_lm5 ;
wire ram_words_left_lm6 ;
wire ram_words_left_lm7 ;
wire ram_words_left_lm8 ;
wire N_953_i_0_g0 ;
wire wbm_cur_st_ns_0_0_3__g0_0 ;
wire wbm_cur_st_ns_0_0_2__g0 ;
wire wbm_cur_st_ns_0_0_1__g0_0 ;
wire wbm_cur_st_ns_0_0_0__g0 ;
wire ram_ready_i ;
wire un1_wbm_cur_st_1_i_a2 ;
wire wbm_tga_o_2_sqmuxa ;
wire un1_wbm_cur_st_7_0_o2 ;
wire un1_addr_pipe_1_sqmuxa_2_add7 ;
wire cur_rd_addr_1_sqmuxa ;
wire addr_pipe_1_0_7__g0_i_o4 ;
wire un1_addr_pipe_1_sqmuxa_2_add6 ;
wire un1_addr_pipe_1_sqmuxa_2_add5 ;
wire un1_addr_pipe_1_sqmuxa_2_add4 ;
wire un1_addr_pipe_1_sqmuxa_2_add3 ;
wire un1_addr_pipe_1_sqmuxa_2_add2 ;
wire un1_addr_pipe_1_sqmuxa_2_add1 ;
wire un1_addr_pipe_1_sqmuxa_2_add0 ;
wire wbm_stb_internal_0_0_g2_0_282 ;
wire wbm_stb_internal_0_0_g0_i_o4_i ;
wire first_rx_bool_i ;
wire first_rx_bool_0_0_g0 ;
wire wbm_cyc_internal_0_0_g2 ;
wire wbm_cyc_internal_0_0_g0_i_o4 ;
wire dat_1st_bool_i_0 ;
wire dat_1st_bool_0_0_g0 ;
wire neg_cyc_bool_0_sqmuxa_0_g0 ;
wire rd_cnt_zero_i ;
wire un1_rd_cnt_i ;
wire ram_ready_i_2_0_g0 ;
wire err_i_status ;
wire err_i_status_2_0_g0 ;
wire un19_ram_ready_sr_0_g0 ;
wire restart_rd_bool ;
wire un2_restart_rd_d1_0_g0 ;
wire init_rd_bool ;
wire un2_init_rd_d1_0_g0 ;
wire restart_rd_d1 ;
wire init_rd_d1 ;
wire wbm_busy_i_0_RNO ;
wire ram_delay_cnt_c0_combout ;
wire ram_delay_cnt_c0_cout ;
wire ram_delay_cnt_c1_combout ;
wire ram_delay_cnt_c1_cout ;
wire ram_delay_cnt_c2_combout ;
wire ram_delay_cnt_c2_cout ;
wire ram_delay_cnt_c3_combout ;
wire release_arb_cnt_c0_combout ;
wire release_arb_cnt_c0_cout ;
wire release_arb_cnt_c1_combout ;
wire release_arb_cnt_c1_cout ;
wire release_arb_cnt_c2_combout ;
wire release_arb_cnt_c2_cout ;
wire release_arb_cnt_c3_combout ;
wire release_arb_cnt_c3_cout ;
wire release_arb_cnt_c4_combout ;
wire release_arb_cnt_c4_cout ;
wire release_arb_cnt_c5_combout ;
wire release_arb_cnt_c5_cout ;
wire release_arb_cnt_c6_combout ;
wire release_arb_cnt_c6_cout ;
wire release_arb_cnt_c7_combout ;
wire release_arb_cnt_c7_cout ;
wire release_arb_cnt_c8_combout ;
wire release_arb_cnt_c8_cout ;
wire release_arb_cnt_c9_combout ;
wire release_arb_cnt_c9_cout ;
wire release_arb_cnt_c10_combout ;
wire release_arb_cnt_c10_cout ;
wire release_arb_cnt_c11_combout ;
wire release_arb_cnt_c11_cout ;
wire release_arb_cnt_c12_combout ;
wire ram_addr_in_i_c0_combout ;
wire ram_addr_in_i_c0_cout ;
wire VCC ;
wire ram_addr_in_i_c1_combout ;
wire ram_addr_in_i_c1_cout ;
wire ram_addr_in_i_c2_combout ;
wire ram_addr_in_i_c2_cout ;
wire ram_addr_in_i_c3_combout ;
wire ram_addr_in_i_c3_cout ;
wire ram_addr_in_i_c4_combout ;
wire ram_addr_in_i_c4_cout ;
wire ram_addr_in_i_c5_combout ;
wire ram_addr_in_i_c5_cout ;
wire ram_addr_in_i_c6_combout ;
wire ram_addr_in_i_c6_cout ;
wire ram_addr_in_i_c7_combout ;
wire ram_addr_in_i_c7_cout ;
wire ram_addr_in_i_c8_combout ;
wire cur_rd_addr_c0_combout ;
wire cur_rd_addr_c0_cout ;
wire cur_rd_addr_c1_combout ;
wire cur_rd_addr_c1_cout ;
wire cur_rd_addr_c2_combout ;
wire cur_rd_addr_c2_cout ;
wire cur_rd_addr_c3_combout ;
wire cur_rd_addr_c3_cout ;
wire cur_rd_addr_c4_combout ;
wire cur_rd_addr_c4_cout ;
wire cur_rd_addr_c5_combout ;
wire cur_rd_addr_c5_cout ;
wire cur_rd_addr_c6_combout ;
wire cur_rd_addr_c6_cout ;
wire cur_rd_addr_c7_combout ;
wire cur_rd_addr_c7_cout ;
wire cur_rd_addr_c8_combout ;
wire cur_rd_addr_c8_cout ;
wire cur_rd_addr_c9_combout ;
wire cur_rd_addr_c9_cout ;
wire cur_rd_addr_c10_combout ;
wire cur_rd_addr_c10_cout ;
wire cur_rd_addr_c11_combout ;
wire cur_rd_addr_c11_cout ;
wire cur_rd_addr_c12_combout ;
wire cur_rd_addr_c12_cout ;
wire cur_rd_addr_c13_combout ;
wire cur_rd_addr_c13_cout ;
wire cur_rd_addr_c14_combout ;
wire cur_rd_addr_c14_cout ;
wire cur_rd_addr_c15_combout ;
wire cur_rd_addr_c15_cout ;
wire cur_rd_addr_c16_combout ;
wire cur_rd_addr_c16_cout ;
wire cur_rd_addr_c17_combout ;
wire cur_rd_addr_c17_cout ;
wire cur_rd_addr_c18_combout ;
wire cur_rd_addr_c18_cout ;
wire cur_rd_addr_c19_combout ;
wire cur_rd_addr_c19_cout ;
wire cur_rd_addr_c20_combout ;
wire cur_rd_addr_c20_cout ;
wire cur_rd_addr_c21_combout ;
wire rd_cnt_i_c0_combout ;
wire rd_cnt_i_c0_cout ;
wire rd_cnt_i_c1_combout ;
wire rd_cnt_i_c1_cout ;
wire rd_cnt_i_c2_combout ;
wire rd_cnt_i_c2_cout ;
wire rd_cnt_i_c3_combout ;
wire rd_cnt_i_c3_cout ;
wire rd_cnt_i_c4_combout ;
wire rd_cnt_i_c4_cout ;
wire rd_cnt_i_c5_combout ;
wire rd_cnt_i_c5_cout ;
wire rd_cnt_i_c6_combout ;
wire rd_cnt_i_c6_cout ;
wire rd_cnt_i_c7_combout ;
wire rd_cnt_i_c7_cout ;
wire rd_cnt_i_c8_combout ;
wire rd_cnt_i_c8_cout ;
wire rd_cnt_i_c9_combout ;
wire rd_cnt_i_c9_cout ;
wire rd_cnt_i_c10_combout ;
wire rd_cnt_i_c10_cout ;
wire rd_cnt_i_c11_combout ;
wire rd_cnt_i_c11_cout ;
wire rd_cnt_i_c12_combout ;
wire rd_cnt_i_c12_cout ;
wire rd_cnt_i_c13_combout ;
wire rd_cnt_i_c13_cout ;
wire rd_cnt_i_c14_combout ;
wire rd_cnt_i_c14_cout ;
wire rd_cnt_i_c15_combout ;
wire rd_cnt_i_c15_cout ;
wire rd_cnt_i_c16_combout ;
wire rd_cnt_i_c16_cout ;
wire rd_cnt_i_c17_combout ;
wire rd_cnt_i_c17_cout ;
wire rd_cnt_i_c18_combout ;
wire ram_words_left_c0_combout_0 ;
wire ram_words_left_c0_cout_0 ;
wire ram_words_left_c1_combout_0 ;
wire ram_words_left_c1_cout_0 ;
wire ram_words_left_c2_combout_0 ;
wire ram_words_left_c2_cout_0 ;
wire ram_words_left_c3_combout_0 ;
wire ram_words_left_c3_cout_0 ;
wire ram_words_left_c4_combout_0 ;
wire ram_words_left_c4_cout_0 ;
wire ram_words_left_c5_combout_0 ;
wire ram_words_left_c5_cout_0 ;
wire ram_words_left_c6_combout_0 ;
wire ram_words_left_c6_cout_0 ;
wire ram_words_left_c7_combout_0 ;
wire ram_words_left_c7_cout_0 ;
wire ram_words_left_c8_combout_0 ;
wire lt_0 ;
wire lt_1 ;
wire lt_2 ;
wire lt_3 ;
wire lt_4 ;
wire lt_5 ;
wire lt_6 ;
wire lt7 ;
wire lt_0_0 ;
wire lt_1_0 ;
wire lt_2_0 ;
wire lt_3_0 ;
wire lt_4_0 ;
wire lt_5_0 ;
wire lt_6_0 ;
wire lt7_0 ;
wire lt_0_1 ;
wire lt_1_1 ;
wire lt_2_1 ;
wire lt_3_1 ;
wire lt_4_1 ;
wire lt_5_1 ;
wire lt_6_1 ;
wire lt7_1 ;
wire lt_0_2 ;
wire lt_1_2 ;
wire lt_2_2 ;
wire lt_3_2 ;
wire lt_4_2 ;
wire lt_5_2 ;
wire lt_6_2 ;
wire lt7_2 ;
wire lt_0_3 ;
wire lt_1_3 ;
wire lt_2_3 ;
wire lt_3_3 ;
wire lt_4_3 ;
wire lt_5_3 ;
wire lt_6_3 ;
wire lt7_3 ;
wire un1_wbm_cur_st_17 ;
wire un1_wbm_ack_i_2_carry_0 ;
wire un1_wbm_ack_i_2_carry_1 ;
wire neg_cyc_bool_0_sqmuxa_1 ;
wire un1_wbm_ack_i_2_carry_2 ;
wire un1_wbm_ack_i_2_carry_3 ;
wire un1_wbm_ack_i_2_carry_4 ;
wire un1_wbm_ack_i_2_carry_5 ;
wire un1_wbm_ack_i_2_carry_6 ;
wire un1_wbm_ack_i_2_carry_7 ;
wire un1_addr_pipe_1_sqmuxa_2_carry_0 ;
wire addr_pipe_1_sqmuxa ;
wire un1_addr_pipe_1_sqmuxa_2_carry_1 ;
wire un1_addr_pipe_1_sqmuxa_2_carry_2 ;
wire un1_addr_pipe_1_sqmuxa_2_carry_3 ;
wire un1_addr_pipe_1_sqmuxa_2_carry_4 ;
wire un1_addr_pipe_1_sqmuxa_2_carry_5 ;
wire un1_addr_pipe_1_sqmuxa_2_carry_6 ;
wire un1_dat_1st_bool_0_sqmuxa_5_add0 ;
wire un1_dat_1st_bool_0_sqmuxa_5_carry_0 ;
wire un1_dat_1st_bool_0_sqmuxa_2 ;
wire un1_dat_1st_bool_0_sqmuxa_5_add1 ;
wire un1_dat_1st_bool_0_sqmuxa_5_carry_1 ;
wire un1_dat_1st_bool_0_sqmuxa_5_add2 ;
wire un1_dat_1st_bool_0_sqmuxa_5_carry_2 ;
wire un1_dat_1st_bool_0_sqmuxa_5_add3 ;
wire un1_dat_1st_bool_0_sqmuxa_5_carry_3 ;
wire un1_dat_1st_bool_0_sqmuxa_5_add4 ;
wire un1_dat_1st_bool_0_sqmuxa_5_carry_4 ;
wire un1_dat_1st_bool_0_sqmuxa_5_add5 ;
wire un1_dat_1st_bool_0_sqmuxa_5_carry_5 ;
wire un1_dat_1st_bool_0_sqmuxa_5_add6 ;
wire un1_dat_1st_bool_0_sqmuxa_5_carry_6 ;
wire un1_dat_1st_bool_0_sqmuxa_5_add7 ;
wire un1_dat_1st_bool_0_sqmuxa_5_carry_7 ;
wire un1_dat_1st_bool_0_sqmuxa_5_add8 ;
wire un49_wbm_cur_st_i_0_a2 ;
wire un31_wbm_cur_st ;
wire un10_release_arb_cnt_2 ;
wire ram_ready_i_2_1 ;
wire un1_rd_cnt_i_0 ;
wire un1_rd_cnt_i_7 ;
wire ram_words_cnt_15_m2s2 ;
wire wbm_tga_o_14_ss0 ;
wire wbm_stb_internal_0_sqmuxa_2 ;
wire addr_pipe_1_sqmuxa_1 ;
wire wbm_cur_st_ns_0_0_1__g1 ;
wire wbm_tga_o_3_sqmuxa ;
wire un10_type_reglt18_5 ;
wire un10_type_reglt18_6 ;
wire un10_type_reglt18_7 ;
wire un24_ram_words_cnt_4 ;
wire un24_ram_words_cnt_5 ;
wire un12_wbm_ack_ilt8_4 ;
wire un12_wbm_ack_ilt8_5 ;
wire un20_ram_words_cnt_4 ;
wire un20_ram_words_cnt_5 ;
wire un1_rd_cnt_i_10 ;
wire un1_rd_cnt_i_11 ;
wire un1_rd_cnt_i_12 ;
wire neg_cyc_bool_0_sqmuxa_0_g0_4 ;
wire neg_cyc_bool_0_sqmuxa_0_g0_5 ;
wire ram_addr_in_i_1_sqmuxa_1_0 ;
wire ram_addr_in_i_0_sqmuxa ;
wire un20_ram_words_cnt ;
wire un24_ram_words_cnt ;
wire un12_wbm_ack_ilt8 ;
wire un1_wbm_cur_st_13_1 ;
wire un10_type_reglto18 ;
wire un11_arbiter_gntlto18 ;
wire ram_addr_in_i_0_sqmuxa_1 ;
wire ram_words_left_0_sqmuxa ;
wire un1_release_arb_cnt_1 ;
wire dat_1st_bool_0_sqmuxa ;
wire un2_rd_cnt_i ;
wire un3_ack_i_cnt ;
wire wbm_cur_st_ns_0_0_2__g0_0 ;
wire wbm_cur_st_ns_0_0_3__g0_0_a3 ;
wire wbm_cur_st_tr1_i_a2 ;
wire dat_1st_bool_0_0_g0_0 ;
wire wbm_cur_st_tr13_a ;
wire wbm_cur_st_tr13 ;
wire N_36735 ;
wire N_338 ;
wire N_337 ;
wire N_336 ;
wire N_335 ;
wire N_334 ;
wire GND ;
wire sync_rst_out_i ;
wire cur_rd_addr_1_sqmuxa_i ;
wire wbm_tga_o_2_sqmuxa_i ;
wire un1_wbm_cur_st_1_i_a2_i ;
wire ram_words_cnt_15_m3s2_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @25:451
  cycloneii_lcell_ff ack_i_cnt_8_ (
	.regout(ack_i_cnt[8]),
	.datain(un1_wbm_ack_i_2_add8),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:451
  cycloneii_lcell_ff ack_i_cnt_7_ (
	.regout(ack_i_cnt[7]),
	.datain(un1_wbm_ack_i_2_add7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:451
  cycloneii_lcell_ff ack_i_cnt_6_ (
	.regout(ack_i_cnt[6]),
	.datain(un1_wbm_ack_i_2_add6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:451
  cycloneii_lcell_ff ack_i_cnt_5_ (
	.regout(ack_i_cnt[5]),
	.datain(un1_wbm_ack_i_2_add5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:451
  cycloneii_lcell_ff ack_i_cnt_4_ (
	.regout(ack_i_cnt[4]),
	.datain(un1_wbm_ack_i_2_add4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:451
  cycloneii_lcell_ff ack_i_cnt_3_ (
	.regout(ack_i_cnt[3]),
	.datain(un1_wbm_ack_i_2_add3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:451
  cycloneii_lcell_ff ack_i_cnt_2_ (
	.regout(ack_i_cnt[2]),
	.datain(un1_wbm_ack_i_2_add2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:451
  cycloneii_lcell_ff ack_i_cnt_1_ (
	.regout(ack_i_cnt[1]),
	.datain(un1_wbm_ack_i_2_add1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:451
  cycloneii_lcell_ff ack_i_cnt_0_ (
	.regout(ack_i_cnt[0]),
	.datain(un1_wbm_ack_i_2_add0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:188
  cycloneii_lcell_ff ram_words_cnt_8_ (
	.regout(ram_words_cnt[8]),
	.datain(ram_words_cnt_15_m3[8]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(ram_words_cnt_15_m3s2_i),
	.sdata(ram_words_cnt_15_m4[8]),
	.ena(VCC)
);
// @25:188
  cycloneii_lcell_ff ram_words_cnt_7_ (
	.regout(ram_words_cnt[7]),
	.datain(ram_words_cnt_15_m3[7]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(ram_words_cnt_15_m3s2_i),
	.sdata(ram_words_cnt_15_m4[7]),
	.ena(VCC)
);
// @25:188
  cycloneii_lcell_ff ram_words_cnt_6_ (
	.regout(ram_words_cnt[6]),
	.datain(ram_words_cnt_15_m3[6]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(ram_words_cnt_15_m3s2_i),
	.sdata(ram_words_cnt_15_m4[6]),
	.ena(VCC)
);
// @25:188
  cycloneii_lcell_ff ram_words_cnt_5_ (
	.regout(ram_words_cnt[5]),
	.datain(ram_words_cnt_15_m3[5]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(ram_words_cnt_15_m3s2_i),
	.sdata(ram_words_cnt_15_m4[5]),
	.ena(VCC)
);
// @25:188
  cycloneii_lcell_ff ram_words_cnt_4_ (
	.regout(ram_words_cnt[4]),
	.datain(ram_words_cnt_15_m3[4]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(ram_words_cnt_15_m3s2_i),
	.sdata(ram_words_cnt_15_m4[4]),
	.ena(VCC)
);
// @25:188
  cycloneii_lcell_ff ram_words_cnt_3_ (
	.regout(ram_words_cnt[3]),
	.datain(ram_words_cnt_15_m3[3]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(ram_words_cnt_15_m3s2_i),
	.sdata(ram_words_cnt_15_m4[3]),
	.ena(VCC)
);
// @25:188
  cycloneii_lcell_ff ram_words_cnt_2_ (
	.regout(ram_words_cnt[2]),
	.datain(ram_words_cnt_15_m3[2]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(ram_words_cnt_15_m3s2_i),
	.sdata(ram_words_cnt_15_m4[2]),
	.ena(VCC)
);
// @25:188
  cycloneii_lcell_ff ram_words_cnt_1_ (
	.regout(ram_words_cnt[1]),
	.datain(ram_words_cnt_15_m3[1]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(ram_words_cnt_15_m3s2_i),
	.sdata(ram_words_cnt_15_m4[1]),
	.ena(VCC)
);
// @25:188
  cycloneii_lcell_ff ram_words_cnt_0_ (
	.regout(ram_words_cnt[0]),
	.datain(ram_words_cnt_15_m3[0]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(ram_words_cnt_15_m3s2_i),
	.sdata(ram_words_cnt_15_m4[0]),
	.ena(VCC)
);
// @25:522
  cycloneii_lcell_ff ram_delay_cnt_0_ (
	.regout(ram_delay_cnt[0]),
	.datain(ram_delay_cnt_lm0_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_174_0_g2_i)
);
// @25:522
  cycloneii_lcell_ff ram_delay_cnt_1_ (
	.regout(ram_delay_cnt[1]),
	.datain(ram_delay_cnt_lm1_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_174_0_g2_i)
);
// @25:522
  cycloneii_lcell_ff ram_delay_cnt_2_ (
	.regout(ram_delay_cnt[2]),
	.datain(ram_delay_cnt_lm2_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_174_0_g2_i)
);
// @25:522
  cycloneii_lcell_ff ram_delay_cnt_3_ (
	.regout(ram_delay_cnt[3]),
	.datain(ram_delay_cnt_lm3_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_174_0_g2_i)
);
// @25:625
  cycloneii_lcell_ff release_arb_cnt_0_ (
	.regout(release_arb_cnt[0]),
	.datain(release_arb_cnt_lm0_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:625
  cycloneii_lcell_ff release_arb_cnt_1_ (
	.regout(release_arb_cnt[1]),
	.datain(release_arb_cnt_lm1_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:625
  cycloneii_lcell_ff release_arb_cnt_2_ (
	.regout(release_arb_cnt[2]),
	.datain(release_arb_cnt_lm2_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:625
  cycloneii_lcell_ff release_arb_cnt_3_ (
	.regout(release_arb_cnt[3]),
	.datain(release_arb_cnt_lm3_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:625
  cycloneii_lcell_ff release_arb_cnt_4_ (
	.regout(release_arb_cnt[4]),
	.datain(release_arb_cnt_lm4_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:625
  cycloneii_lcell_ff release_arb_cnt_i_5_ (
	.regout(release_arb_cnt_i[5]),
	.datain(release_arb_cnt_lm5_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:625
  cycloneii_lcell_ff release_arb_cnt_i_6_ (
	.regout(release_arb_cnt_i[6]),
	.datain(release_arb_cnt_lm6_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:625
  cycloneii_lcell_ff release_arb_cnt_7_ (
	.regout(release_arb_cnt[7]),
	.datain(release_arb_cnt_lm7_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:625
  cycloneii_lcell_ff release_arb_cnt_i_8_ (
	.regout(release_arb_cnt_i[8]),
	.datain(release_arb_cnt_lm8_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:625
  cycloneii_lcell_ff release_arb_cnt_9_ (
	.regout(release_arb_cnt[9]),
	.datain(release_arb_cnt_lm9_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:625
  cycloneii_lcell_ff release_arb_cnt_i_10_ (
	.regout(release_arb_cnt_i[10]),
	.datain(release_arb_cnt_lm10_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:625
  cycloneii_lcell_ff release_arb_cnt_11_ (
	.regout(release_arb_cnt[11]),
	.datain(release_arb_cnt_lm11_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:625
  cycloneii_lcell_ff release_arb_cnt_12_ (
	.regout(release_arb_cnt[12]),
	.datain(release_arb_cnt_lm12_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:188
  cycloneii_lcell_ff ram_addr_in_i_0_ (
	.regout(ram_addr_in_i_0),
	.datain(ram_addr_in_i_lm0_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_183_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_addr_in_i_1_ (
	.regout(ram_addr_in_i_1),
	.datain(ram_addr_in_i_lm1_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_183_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_addr_in_i_2_ (
	.regout(ram_addr_in_i_2),
	.datain(ram_addr_in_i_lm2_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_183_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_addr_in_i_3_ (
	.regout(ram_addr_in_i_3),
	.datain(ram_addr_in_i_lm3_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_183_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_addr_in_i_4_ (
	.regout(ram_addr_in_i_4),
	.datain(ram_addr_in_i_lm4_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_183_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_addr_in_i_5_ (
	.regout(ram_addr_in_i_5),
	.datain(ram_addr_in_i_lm5_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_183_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_addr_in_i_6_ (
	.regout(ram_addr_in_i_6),
	.datain(ram_addr_in_i_lm6_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_183_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_addr_in_i_7_ (
	.regout(ram_addr_in_i_7),
	.datain(ram_addr_in_i_lm7_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_183_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_addr_in_i_8_ (
	.regout(ram_addr_in_i_8),
	.datain(ram_addr_in_i_lm8_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_183_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_0_ (
	.regout(cur_rd_addr_0),
	.datain(cur_rd_addr_lm0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_1_ (
	.regout(cur_rd_addr_1),
	.datain(cur_rd_addr_lm1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_2_ (
	.regout(cur_rd_addr_2),
	.datain(cur_rd_addr_lm2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_3_ (
	.regout(cur_rd_addr_3),
	.datain(cur_rd_addr_lm3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_4_ (
	.regout(cur_rd_addr_4),
	.datain(cur_rd_addr_lm4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_5_ (
	.regout(cur_rd_addr_5),
	.datain(cur_rd_addr_lm5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_6_ (
	.regout(cur_rd_addr_6),
	.datain(cur_rd_addr_lm6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_7_ (
	.regout(cur_rd_addr_7),
	.datain(cur_rd_addr_lm7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_8_ (
	.regout(cur_rd_addr_8),
	.datain(cur_rd_addr_lm8),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_9_ (
	.regout(cur_rd_addr_9),
	.datain(cur_rd_addr_lm9),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_10_ (
	.regout(cur_rd_addr_10),
	.datain(cur_rd_addr_lm10),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_11_ (
	.regout(cur_rd_addr_11),
	.datain(cur_rd_addr_lm11),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_12_ (
	.regout(cur_rd_addr_12),
	.datain(cur_rd_addr_lm12),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_13_ (
	.regout(cur_rd_addr_13),
	.datain(cur_rd_addr_lm13),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_14_ (
	.regout(cur_rd_addr_14),
	.datain(cur_rd_addr_lm14),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_15_ (
	.regout(cur_rd_addr_15),
	.datain(cur_rd_addr_lm15),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_16_ (
	.regout(cur_rd_addr_16),
	.datain(cur_rd_addr_lm16),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_17_ (
	.regout(cur_rd_addr_17),
	.datain(cur_rd_addr_lm17),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_18_ (
	.regout(cur_rd_addr_18),
	.datain(cur_rd_addr_lm18),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_19_ (
	.regout(cur_rd_addr_19),
	.datain(cur_rd_addr_lm19),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_20_ (
	.regout(cur_rd_addr_20),
	.datain(cur_rd_addr_lm20),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff cur_rd_addr_21_ (
	.regout(cur_rd_addr_21),
	.datain(cur_rd_addr_lm21),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_205_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_0_ (
	.regout(rd_cnt_i[0]),
	.datain(rd_cnt_i_lm0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_1_ (
	.regout(rd_cnt_i[1]),
	.datain(rd_cnt_i_lm1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_2_ (
	.regout(rd_cnt_i[2]),
	.datain(rd_cnt_i_lm2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_3_ (
	.regout(rd_cnt_i[3]),
	.datain(rd_cnt_i_lm3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_4_ (
	.regout(rd_cnt_i[4]),
	.datain(rd_cnt_i_lm4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_5_ (
	.regout(rd_cnt_i[5]),
	.datain(rd_cnt_i_lm5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_6_ (
	.regout(rd_cnt_i[6]),
	.datain(rd_cnt_i_lm6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_7_ (
	.regout(rd_cnt_i[7]),
	.datain(rd_cnt_i_lm7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_8_ (
	.regout(rd_cnt_i[8]),
	.datain(rd_cnt_i_lm8),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_9_ (
	.regout(rd_cnt_i[9]),
	.datain(rd_cnt_i_lm9),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_10_ (
	.regout(rd_cnt_i[10]),
	.datain(rd_cnt_i_lm10),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_11_ (
	.regout(rd_cnt_i[11]),
	.datain(rd_cnt_i_lm11),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_12_ (
	.regout(rd_cnt_i[12]),
	.datain(rd_cnt_i_lm12),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_13_ (
	.regout(rd_cnt_i[13]),
	.datain(rd_cnt_i_lm13),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_14_ (
	.regout(rd_cnt_i[14]),
	.datain(rd_cnt_i_lm14),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_15_ (
	.regout(rd_cnt_i[15]),
	.datain(rd_cnt_i_lm15),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_16_ (
	.regout(rd_cnt_i[16]),
	.datain(rd_cnt_i_lm16),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_17_ (
	.regout(rd_cnt_i[17]),
	.datain(rd_cnt_i_lm17),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:409
  cycloneii_lcell_ff rd_cnt_i_18_ (
	.regout(rd_cnt_i[18]),
	.datain(rd_cnt_i_lm18_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_224_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_words_left_0_ (
	.regout(ram_words_left[0]),
	.datain(ram_words_left_lm0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_233_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_words_left_1_ (
	.regout(ram_words_left[1]),
	.datain(ram_words_left_lm1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_233_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_words_left_2_ (
	.regout(ram_words_left[2]),
	.datain(ram_words_left_lm2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_233_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_words_left_3_ (
	.regout(ram_words_left[3]),
	.datain(ram_words_left_lm3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_233_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_words_left_4_ (
	.regout(ram_words_left[4]),
	.datain(ram_words_left_lm4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_233_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_words_left_5_ (
	.regout(ram_words_left[5]),
	.datain(ram_words_left_lm5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_233_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_words_left_6_ (
	.regout(ram_words_left[6]),
	.datain(ram_words_left_lm6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_233_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_words_left_7_ (
	.regout(ram_words_left[7]),
	.datain(ram_words_left_lm7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_233_0_g2_i)
);
// @25:188
  cycloneii_lcell_ff ram_words_left_8_ (
	.regout(ram_words_left[8]),
	.datain(ram_words_left_lm8),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_233_0_g2_i)
);
// @25:381
  cycloneii_lcell_ff wbm_cur_st_0_ (
	.regout(wbm_cur_st[0]),
	.datain(N_953_i_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:315
  cycloneii_lcell_ff wbm_cur_st_1_ (
	.regout(wbm_cur_st[1]),
	.datain(wbm_cur_st_ns_0_0_3__g0_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:272
  cycloneii_lcell_ff wbm_cur_st_2_ (
	.regout(wbm_cur_st[2]),
	.datain(wbm_cur_st_ns_0_0_2__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:230
  cycloneii_lcell_ff wbm_cur_st_3_ (
	.regout(wbm_cur_st[3]),
	.datain(wbm_cur_st_ns_0_0_1__g0_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:203
  cycloneii_lcell_ff wbm_cur_st_i_4_ (
	.regout(wbm_cur_st_i[4]),
	.datain(wbm_cur_st_ns_0_0_0__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:552
  cycloneii_lcell_ff ram_ready_sr_3_ (
	.regout(ram_ready_sr[3]),
	.datain(ram_ready_i),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:552
  cycloneii_lcell_ff ram_ready_sr_2_ (
	.regout(ram_ready_sr[2]),
	.datain(ram_ready_sr[3]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:552
  cycloneii_lcell_ff ram_ready_sr_1_ (
	.regout(ram_ready_sr[1]),
	.datain(ram_ready_sr[2]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:552
  cycloneii_lcell_ff ram_ready_sr_0_ (
	.regout(ram_ready_sr[0]),
	.datain(ram_ready_sr[1]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:188
  cycloneii_lcell_ff wbm_tga_o_7_ (
	.regout(wbm_tga_o_7),
	.datain(wbm_tga_o_14_m2[7]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(un1_wbm_cur_st_1_i_a2_i),
	.sload(wbm_tga_o_2_sqmuxa_i),
	.sdata(ram_words_left[7]),
	.ena(un1_wbm_cur_st_7_0_o2)
);
// @25:188
  cycloneii_lcell_ff wbm_tga_o_6_ (
	.regout(wbm_tga_o_6),
	.datain(wbm_tga_o_14_m2[6]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(un1_wbm_cur_st_1_i_a2_i),
	.sload(wbm_tga_o_2_sqmuxa_i),
	.sdata(ram_words_left[6]),
	.ena(un1_wbm_cur_st_7_0_o2)
);
// @25:188
  cycloneii_lcell_ff wbm_tga_o_5_ (
	.regout(wbm_tga_o_5),
	.datain(wbm_tga_o_14_m2[5]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(un1_wbm_cur_st_1_i_a2_i),
	.sload(wbm_tga_o_2_sqmuxa_i),
	.sdata(ram_words_left[5]),
	.ena(un1_wbm_cur_st_7_0_o2)
);
// @25:188
  cycloneii_lcell_ff wbm_tga_o_4_ (
	.regout(wbm_tga_o_4),
	.datain(wbm_tga_o_14_m2[4]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(un1_wbm_cur_st_1_i_a2_i),
	.sload(wbm_tga_o_2_sqmuxa_i),
	.sdata(ram_words_left[4]),
	.ena(un1_wbm_cur_st_7_0_o2)
);
// @25:188
  cycloneii_lcell_ff wbm_tga_o_3_ (
	.regout(wbm_tga_o_3),
	.datain(wbm_tga_o_14_m2[3]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(un1_wbm_cur_st_1_i_a2_i),
	.sload(wbm_tga_o_2_sqmuxa_i),
	.sdata(ram_words_left[3]),
	.ena(un1_wbm_cur_st_7_0_o2)
);
// @25:188
  cycloneii_lcell_ff wbm_tga_o_2_ (
	.regout(wbm_tga_o_2),
	.datain(wbm_tga_o_14_m2[2]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(un1_wbm_cur_st_1_i_a2_i),
	.sload(wbm_tga_o_2_sqmuxa_i),
	.sdata(ram_words_left[2]),
	.ena(un1_wbm_cur_st_7_0_o2)
);
// @25:188
  cycloneii_lcell_ff wbm_tga_o_1_ (
	.regout(wbm_tga_o_1),
	.datain(wbm_tga_o_14_m2[1]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(un1_wbm_cur_st_1_i_a2_i),
	.sload(wbm_tga_o_2_sqmuxa_i),
	.sdata(ram_words_left[1]),
	.ena(un1_wbm_cur_st_7_0_o2)
);
// @25:188
  cycloneii_lcell_ff wbm_tga_o_0_ (
	.regout(wbm_tga_o_0),
	.datain(wbm_tga_o_14_m2[0]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(un1_wbm_cur_st_1_i_a2_i),
	.sload(wbm_tga_o_2_sqmuxa_i),
	.sdata(ram_words_left[0]),
	.ena(un1_wbm_cur_st_7_0_o2)
);
// @25:188
  cycloneii_lcell_ff addr_pipe_7_ (
	.regout(addr_pipe[7]),
	.datain(un1_addr_pipe_1_sqmuxa_2_add7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_rd_addr_1_sqmuxa_i),
	.sdata(addr_pipe_RNO[7]),
	.ena(addr_pipe_1_0_7__g0_i_o4)
);
// @25:188
  cycloneii_lcell_ff addr_pipe_6_ (
	.regout(addr_pipe[6]),
	.datain(un1_addr_pipe_1_sqmuxa_2_add6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_rd_addr_1_sqmuxa_i),
	.sdata(addr_pipe_RNO[6]),
	.ena(addr_pipe_1_0_7__g0_i_o4)
);
// @25:188
  cycloneii_lcell_ff addr_pipe_5_ (
	.regout(addr_pipe[5]),
	.datain(un1_addr_pipe_1_sqmuxa_2_add5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_rd_addr_1_sqmuxa_i),
	.sdata(addr_pipe_RNO[5]),
	.ena(addr_pipe_1_0_7__g0_i_o4)
);
// @25:188
  cycloneii_lcell_ff addr_pipe_4_ (
	.regout(addr_pipe[4]),
	.datain(un1_addr_pipe_1_sqmuxa_2_add4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_rd_addr_1_sqmuxa_i),
	.sdata(addr_pipe_RNO[4]),
	.ena(addr_pipe_1_0_7__g0_i_o4)
);
// @25:188
  cycloneii_lcell_ff addr_pipe_3_ (
	.regout(addr_pipe[3]),
	.datain(un1_addr_pipe_1_sqmuxa_2_add3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_rd_addr_1_sqmuxa_i),
	.sdata(addr_pipe_RNO[3]),
	.ena(addr_pipe_1_0_7__g0_i_o4)
);
// @25:188
  cycloneii_lcell_ff addr_pipe_2_ (
	.regout(addr_pipe[2]),
	.datain(un1_addr_pipe_1_sqmuxa_2_add2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_rd_addr_1_sqmuxa_i),
	.sdata(addr_pipe_RNO[2]),
	.ena(addr_pipe_1_0_7__g0_i_o4)
);
// @25:188
  cycloneii_lcell_ff addr_pipe_1_ (
	.regout(addr_pipe[1]),
	.datain(un1_addr_pipe_1_sqmuxa_2_add1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_rd_addr_1_sqmuxa_i),
	.sdata(addr_pipe_RNO[1]),
	.ena(addr_pipe_1_0_7__g0_i_o4)
);
// @25:188
  cycloneii_lcell_ff addr_pipe_0_ (
	.regout(addr_pipe[0]),
	.datain(un1_addr_pipe_1_sqmuxa_2_add0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_rd_addr_1_sqmuxa_i),
	.sdata(addr_pipe_RNO[0]),
	.ena(addr_pipe_1_0_7__g0_i_o4)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_17_ (
	.regout(rd_cnt[17]),
	.datain(wr_cnt_to_rd_17),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_16_ (
	.regout(rd_cnt[16]),
	.datain(wr_cnt_to_rd_16),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_15_ (
	.regout(rd_cnt[15]),
	.datain(wr_cnt_to_rd_15),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_14_ (
	.regout(rd_cnt[14]),
	.datain(wr_cnt_to_rd_14),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_13_ (
	.regout(rd_cnt[13]),
	.datain(wr_cnt_to_rd_13),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_12_ (
	.regout(rd_cnt[12]),
	.datain(wr_cnt_to_rd_12),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_11_ (
	.regout(rd_cnt[11]),
	.datain(wr_cnt_to_rd_11),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_10_ (
	.regout(rd_cnt[10]),
	.datain(wr_cnt_to_rd_10),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_9_ (
	.regout(rd_cnt[9]),
	.datain(wr_cnt_to_rd_9),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_8_ (
	.regout(rd_cnt[8]),
	.datain(wr_cnt_to_rd_8),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_7_ (
	.regout(rd_cnt[7]),
	.datain(wr_cnt_to_rd_7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_6_ (
	.regout(rd_cnt[6]),
	.datain(wr_cnt_to_rd_6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_5_ (
	.regout(rd_cnt[5]),
	.datain(wr_cnt_to_rd_5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_4_ (
	.regout(rd_cnt[4]),
	.datain(wr_cnt_to_rd_4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_3_ (
	.regout(rd_cnt[3]),
	.datain(wr_cnt_to_rd_3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_2_ (
	.regout(rd_cnt[2]),
	.datain(wr_cnt_to_rd_2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_1_ (
	.regout(rd_cnt[1]),
	.datain(wr_cnt_to_rd_1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:486
  cycloneii_lcell_ff rd_cnt_0_ (
	.regout(rd_cnt[0]),
	.datain(wr_cnt_to_rd_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(bank_switch_1)
);
// @25:188
  cycloneii_lcell_ff wbm_stb_internal_Z (
	.regout(wbm_stb_internal),
	.datain(wbm_stb_internal_0_0_g2_0_282),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_stb_internal_0_0_g0_i_o4_i)
);
// @25:588
  cycloneii_lcell_ff first_rx_bool_i_Z (
	.regout(first_rx_bool_i),
	.datain(first_rx_bool_0_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:188
  cycloneii_lcell_ff wbm_cyc_internal_Z (
	.regout(wbm_cyc_internal),
	.datain(wbm_cyc_internal_0_0_g2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cyc_internal_0_0_g0_i_o4)
);
// @25:188
  cycloneii_lcell_ff dat_1st_bool_i_0_Z (
	.regout(dat_1st_bool_i_0),
	.datain(dat_1st_bool_0_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:451
  cycloneii_lcell_ff neg_cyc_bool_Z (
	.regout(neg_cyc_bool),
	.datain(neg_cyc_bool_0_sqmuxa_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:646
  cycloneii_lcell_ff rd_cnt_zero_i_Z (
	.regout(rd_cnt_zero_i),
	.datain(un1_rd_cnt_i),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:522
  cycloneii_lcell_ff ram_ready_i_Z (
	.regout(ram_ready_i),
	.datain(ram_ready_i_2_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:504
  cycloneii_lcell_ff err_i_status_Z (
	.regout(err_i_status),
	.datain(err_i_status_2_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:567
  cycloneii_lcell_ff ram_ready_Z (
	.regout(ram_ready),
	.datain(un19_ram_ready_sr_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:684
  cycloneii_lcell_ff restart_rd_bool_Z (
	.regout(restart_rd_bool),
	.datain(un2_restart_rd_d1_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:664
  cycloneii_lcell_ff init_rd_bool_Z (
	.regout(init_rd_bool),
	.datain(un2_init_rd_d1_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:684
  cycloneii_lcell_ff restart_rd_d1_Z (
	.regout(restart_rd_d1),
	.datain(restart_rd_flt),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:664
  cycloneii_lcell_ff init_rd_d1_Z (
	.regout(init_rd_d1),
	.datain(init_rd_flt),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:607
  cycloneii_lcell_ff wbm_busy_i_0_Z (
	.regout(wbm_busy_i_0),
	.datain(wbm_busy_i_0_RNO),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @25:431
  cycloneii_lcell_ff arbiter_req_Z (
	.regout(arbiter_req),
	.datain(wbm_cur_st_i[4]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  addr_pipe_RNO[0] = ~ rd_addr_reg_wbm_d2_0;
  assign  addr_pipe_RNO[1] = ~ rd_addr_reg_wbm_d2_1;
  assign  addr_pipe_RNO[2] = ~ rd_addr_reg_wbm_d2_2;
  assign  addr_pipe_RNO[3] = ~ rd_addr_reg_wbm_d2_3;
  assign  addr_pipe_RNO[4] = ~ rd_addr_reg_wbm_d2_4;
  assign  addr_pipe_RNO[5] = ~ rd_addr_reg_wbm_d2_5;
  assign  addr_pipe_RNO[6] = ~ rd_addr_reg_wbm_d2_6;
  assign  addr_pipe_RNO[7] = ~ rd_addr_reg_wbm_d2_7;
  assign  rd_cnt_zero_i_RNIB2I7 = ~ rd_cnt_zero_i;
  assign  wbm_busy_i_0_RNO = ~ wbm_cur_st_i[4];
// @25:522
  cycloneii_lcell_comb ram_delay_cnt_c0 (
	.combout(ram_delay_cnt_c0_combout),
	.cout(ram_delay_cnt_c0_cout),
	.dataa(ram_delay_cnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_delay_cnt_c0.lut_mask=16'h6688;
defparam ram_delay_cnt_c0.sum_lutc_input="cin";
// @25:522
  cycloneii_lcell_comb ram_delay_cnt_c1 (
	.combout(ram_delay_cnt_c1_combout),
	.cout(ram_delay_cnt_c1_cout),
	.dataa(ram_delay_cnt[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_delay_cnt_c0_cout)
);
defparam ram_delay_cnt_c1.lut_mask=16'h5aa0;
defparam ram_delay_cnt_c1.sum_lutc_input="cin";
// @25:522
  cycloneii_lcell_comb ram_delay_cnt_c2 (
	.combout(ram_delay_cnt_c2_combout),
	.cout(ram_delay_cnt_c2_cout),
	.dataa(ram_delay_cnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_delay_cnt_c1_cout)
);
defparam ram_delay_cnt_c2.lut_mask=16'h5aa0;
defparam ram_delay_cnt_c2.sum_lutc_input="cin";
// @25:522
  cycloneii_lcell_comb ram_delay_cnt_c3 (
	.combout(ram_delay_cnt_c3_combout),
	.dataa(ram_delay_cnt[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_delay_cnt_c2_cout)
);
defparam ram_delay_cnt_c3.lut_mask=16'h5a5a;
defparam ram_delay_cnt_c3.sum_lutc_input="cin";
// @25:625
  cycloneii_lcell_comb release_arb_cnt_c0 (
	.combout(release_arb_cnt_c0_combout),
	.cout(release_arb_cnt_c0_cout),
	.dataa(release_arb_cnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_c0.lut_mask=16'h55aa;
defparam release_arb_cnt_c0.sum_lutc_input="cin";
// @25:625
  cycloneii_lcell_comb release_arb_cnt_c1 (
	.combout(release_arb_cnt_c1_combout),
	.cout(release_arb_cnt_c1_cout),
	.dataa(release_arb_cnt[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(release_arb_cnt_c0_cout)
);
defparam release_arb_cnt_c1.lut_mask=16'ha5fa;
defparam release_arb_cnt_c1.sum_lutc_input="cin";
// @25:625
  cycloneii_lcell_comb release_arb_cnt_c2 (
	.combout(release_arb_cnt_c2_combout),
	.cout(release_arb_cnt_c2_cout),
	.dataa(release_arb_cnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(release_arb_cnt_c1_cout)
);
defparam release_arb_cnt_c2.lut_mask=16'ha5fa;
defparam release_arb_cnt_c2.sum_lutc_input="cin";
// @25:625
  cycloneii_lcell_comb release_arb_cnt_c3 (
	.combout(release_arb_cnt_c3_combout),
	.cout(release_arb_cnt_c3_cout),
	.dataa(release_arb_cnt[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(release_arb_cnt_c2_cout)
);
defparam release_arb_cnt_c3.lut_mask=16'ha5fa;
defparam release_arb_cnt_c3.sum_lutc_input="cin";
// @25:625
  cycloneii_lcell_comb release_arb_cnt_c4 (
	.combout(release_arb_cnt_c4_combout),
	.cout(release_arb_cnt_c4_cout),
	.dataa(release_arb_cnt[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(release_arb_cnt_c3_cout)
);
defparam release_arb_cnt_c4.lut_mask=16'ha5fa;
defparam release_arb_cnt_c4.sum_lutc_input="cin";
// @25:625
  cycloneii_lcell_comb release_arb_cnt_c5 (
	.combout(release_arb_cnt_c5_combout),
	.cout(release_arb_cnt_c5_cout),
	.dataa(release_arb_cnt_i[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(release_arb_cnt_c4_cout)
);
defparam release_arb_cnt_c5.lut_mask=16'ha5f5;
defparam release_arb_cnt_c5.sum_lutc_input="cin";
// @25:625
  cycloneii_lcell_comb release_arb_cnt_c6 (
	.combout(release_arb_cnt_c6_combout),
	.cout(release_arb_cnt_c6_cout),
	.dataa(release_arb_cnt_i[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(release_arb_cnt_c5_cout)
);
defparam release_arb_cnt_c6.lut_mask=16'ha5f5;
defparam release_arb_cnt_c6.sum_lutc_input="cin";
// @25:625
  cycloneii_lcell_comb release_arb_cnt_c7 (
	.combout(release_arb_cnt_c7_combout),
	.cout(release_arb_cnt_c7_cout),
	.dataa(release_arb_cnt[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(release_arb_cnt_c6_cout)
);
defparam release_arb_cnt_c7.lut_mask=16'ha5fa;
defparam release_arb_cnt_c7.sum_lutc_input="cin";
// @25:625
  cycloneii_lcell_comb release_arb_cnt_c8 (
	.combout(release_arb_cnt_c8_combout),
	.cout(release_arb_cnt_c8_cout),
	.dataa(release_arb_cnt_i[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(release_arb_cnt_c7_cout)
);
defparam release_arb_cnt_c8.lut_mask=16'ha5f5;
defparam release_arb_cnt_c8.sum_lutc_input="cin";
// @25:625
  cycloneii_lcell_comb release_arb_cnt_c9 (
	.combout(release_arb_cnt_c9_combout),
	.cout(release_arb_cnt_c9_cout),
	.dataa(release_arb_cnt[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(release_arb_cnt_c8_cout)
);
defparam release_arb_cnt_c9.lut_mask=16'ha5fa;
defparam release_arb_cnt_c9.sum_lutc_input="cin";
// @25:625
  cycloneii_lcell_comb release_arb_cnt_c10 (
	.combout(release_arb_cnt_c10_combout),
	.cout(release_arb_cnt_c10_cout),
	.dataa(release_arb_cnt_i[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(release_arb_cnt_c9_cout)
);
defparam release_arb_cnt_c10.lut_mask=16'ha5f5;
defparam release_arb_cnt_c10.sum_lutc_input="cin";
// @25:625
  cycloneii_lcell_comb release_arb_cnt_c11 (
	.combout(release_arb_cnt_c11_combout),
	.cout(release_arb_cnt_c11_cout),
	.dataa(release_arb_cnt[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(release_arb_cnt_c10_cout)
);
defparam release_arb_cnt_c11.lut_mask=16'ha5fa;
defparam release_arb_cnt_c11.sum_lutc_input="cin";
// @25:625
  cycloneii_lcell_comb release_arb_cnt_c12 (
	.combout(release_arb_cnt_c12_combout),
	.dataa(release_arb_cnt[12]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(release_arb_cnt_c11_cout)
);
defparam release_arb_cnt_c12.lut_mask=16'ha5a5;
defparam release_arb_cnt_c12.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_addr_in_i_c0 (
	.combout(ram_addr_in_i_c0_combout),
	.cout(ram_addr_in_i_c0_cout),
	.dataa(ram_addr_in_i_0),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_in_i_c0.lut_mask=16'h6688;
defparam ram_addr_in_i_c0.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_addr_in_i_c1 (
	.combout(ram_addr_in_i_c1_combout),
	.cout(ram_addr_in_i_c1_cout),
	.dataa(ram_addr_in_i_1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_in_i_c0_cout)
);
defparam ram_addr_in_i_c1.lut_mask=16'h5aa0;
defparam ram_addr_in_i_c1.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_addr_in_i_c2 (
	.combout(ram_addr_in_i_c2_combout),
	.cout(ram_addr_in_i_c2_cout),
	.dataa(ram_addr_in_i_2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_in_i_c1_cout)
);
defparam ram_addr_in_i_c2.lut_mask=16'h5aa0;
defparam ram_addr_in_i_c2.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_addr_in_i_c3 (
	.combout(ram_addr_in_i_c3_combout),
	.cout(ram_addr_in_i_c3_cout),
	.dataa(ram_addr_in_i_3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_in_i_c2_cout)
);
defparam ram_addr_in_i_c3.lut_mask=16'h5aa0;
defparam ram_addr_in_i_c3.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_addr_in_i_c4 (
	.combout(ram_addr_in_i_c4_combout),
	.cout(ram_addr_in_i_c4_cout),
	.dataa(ram_addr_in_i_4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_in_i_c3_cout)
);
defparam ram_addr_in_i_c4.lut_mask=16'h5aa0;
defparam ram_addr_in_i_c4.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_addr_in_i_c5 (
	.combout(ram_addr_in_i_c5_combout),
	.cout(ram_addr_in_i_c5_cout),
	.dataa(ram_addr_in_i_5),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_in_i_c4_cout)
);
defparam ram_addr_in_i_c5.lut_mask=16'h5aa0;
defparam ram_addr_in_i_c5.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_addr_in_i_c6 (
	.combout(ram_addr_in_i_c6_combout),
	.cout(ram_addr_in_i_c6_cout),
	.dataa(ram_addr_in_i_6),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_in_i_c5_cout)
);
defparam ram_addr_in_i_c6.lut_mask=16'h5aa0;
defparam ram_addr_in_i_c6.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_addr_in_i_c7 (
	.combout(ram_addr_in_i_c7_combout),
	.cout(ram_addr_in_i_c7_cout),
	.dataa(ram_addr_in_i_7),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_in_i_c6_cout)
);
defparam ram_addr_in_i_c7.lut_mask=16'h5aa0;
defparam ram_addr_in_i_c7.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_addr_in_i_c8 (
	.combout(ram_addr_in_i_c8_combout),
	.dataa(ram_addr_in_i_8),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_in_i_c7_cout)
);
defparam ram_addr_in_i_c8.lut_mask=16'h5a5a;
defparam ram_addr_in_i_c8.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c0 (
	.combout(cur_rd_addr_c0_combout),
	.cout(cur_rd_addr_c0_cout),
	.dataa(cur_rd_addr_0),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_rd_addr_c0.lut_mask=16'h6688;
defparam cur_rd_addr_c0.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c1 (
	.combout(cur_rd_addr_c1_combout),
	.cout(cur_rd_addr_c1_cout),
	.dataa(cur_rd_addr_1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c0_cout)
);
defparam cur_rd_addr_c1.lut_mask=16'h5aa0;
defparam cur_rd_addr_c1.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c2 (
	.combout(cur_rd_addr_c2_combout),
	.cout(cur_rd_addr_c2_cout),
	.dataa(cur_rd_addr_2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c1_cout)
);
defparam cur_rd_addr_c2.lut_mask=16'h5aa0;
defparam cur_rd_addr_c2.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c3 (
	.combout(cur_rd_addr_c3_combout),
	.cout(cur_rd_addr_c3_cout),
	.dataa(cur_rd_addr_3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c2_cout)
);
defparam cur_rd_addr_c3.lut_mask=16'h5aa0;
defparam cur_rd_addr_c3.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c4 (
	.combout(cur_rd_addr_c4_combout),
	.cout(cur_rd_addr_c4_cout),
	.dataa(cur_rd_addr_4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c3_cout)
);
defparam cur_rd_addr_c4.lut_mask=16'h5aa0;
defparam cur_rd_addr_c4.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c5 (
	.combout(cur_rd_addr_c5_combout),
	.cout(cur_rd_addr_c5_cout),
	.dataa(cur_rd_addr_5),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c4_cout)
);
defparam cur_rd_addr_c5.lut_mask=16'h5aa0;
defparam cur_rd_addr_c5.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c6 (
	.combout(cur_rd_addr_c6_combout),
	.cout(cur_rd_addr_c6_cout),
	.dataa(cur_rd_addr_6),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c5_cout)
);
defparam cur_rd_addr_c6.lut_mask=16'h5aa0;
defparam cur_rd_addr_c6.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c7 (
	.combout(cur_rd_addr_c7_combout),
	.cout(cur_rd_addr_c7_cout),
	.dataa(cur_rd_addr_7),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c6_cout)
);
defparam cur_rd_addr_c7.lut_mask=16'h5aa0;
defparam cur_rd_addr_c7.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c8 (
	.combout(cur_rd_addr_c8_combout),
	.cout(cur_rd_addr_c8_cout),
	.dataa(cur_rd_addr_8),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c7_cout)
);
defparam cur_rd_addr_c8.lut_mask=16'h5aa0;
defparam cur_rd_addr_c8.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c9 (
	.combout(cur_rd_addr_c9_combout),
	.cout(cur_rd_addr_c9_cout),
	.dataa(cur_rd_addr_9),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c8_cout)
);
defparam cur_rd_addr_c9.lut_mask=16'h5aa0;
defparam cur_rd_addr_c9.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c10 (
	.combout(cur_rd_addr_c10_combout),
	.cout(cur_rd_addr_c10_cout),
	.dataa(cur_rd_addr_10),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c9_cout)
);
defparam cur_rd_addr_c10.lut_mask=16'h5aa0;
defparam cur_rd_addr_c10.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c11 (
	.combout(cur_rd_addr_c11_combout),
	.cout(cur_rd_addr_c11_cout),
	.dataa(cur_rd_addr_11),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c10_cout)
);
defparam cur_rd_addr_c11.lut_mask=16'h5aa0;
defparam cur_rd_addr_c11.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c12 (
	.combout(cur_rd_addr_c12_combout),
	.cout(cur_rd_addr_c12_cout),
	.dataa(cur_rd_addr_12),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c11_cout)
);
defparam cur_rd_addr_c12.lut_mask=16'h5aa0;
defparam cur_rd_addr_c12.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c13 (
	.combout(cur_rd_addr_c13_combout),
	.cout(cur_rd_addr_c13_cout),
	.dataa(cur_rd_addr_13),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c12_cout)
);
defparam cur_rd_addr_c13.lut_mask=16'h5aa0;
defparam cur_rd_addr_c13.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c14 (
	.combout(cur_rd_addr_c14_combout),
	.cout(cur_rd_addr_c14_cout),
	.dataa(cur_rd_addr_14),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c13_cout)
);
defparam cur_rd_addr_c14.lut_mask=16'h5aa0;
defparam cur_rd_addr_c14.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c15 (
	.combout(cur_rd_addr_c15_combout),
	.cout(cur_rd_addr_c15_cout),
	.dataa(cur_rd_addr_15),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c14_cout)
);
defparam cur_rd_addr_c15.lut_mask=16'h5aa0;
defparam cur_rd_addr_c15.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c16 (
	.combout(cur_rd_addr_c16_combout),
	.cout(cur_rd_addr_c16_cout),
	.dataa(cur_rd_addr_16),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c15_cout)
);
defparam cur_rd_addr_c16.lut_mask=16'h5aa0;
defparam cur_rd_addr_c16.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c17 (
	.combout(cur_rd_addr_c17_combout),
	.cout(cur_rd_addr_c17_cout),
	.dataa(cur_rd_addr_17),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c16_cout)
);
defparam cur_rd_addr_c17.lut_mask=16'h5aa0;
defparam cur_rd_addr_c17.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c18 (
	.combout(cur_rd_addr_c18_combout),
	.cout(cur_rd_addr_c18_cout),
	.dataa(cur_rd_addr_18),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c17_cout)
);
defparam cur_rd_addr_c18.lut_mask=16'h5aa0;
defparam cur_rd_addr_c18.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c19 (
	.combout(cur_rd_addr_c19_combout),
	.cout(cur_rd_addr_c19_cout),
	.dataa(cur_rd_addr_19),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c18_cout)
);
defparam cur_rd_addr_c19.lut_mask=16'h5aa0;
defparam cur_rd_addr_c19.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c20 (
	.combout(cur_rd_addr_c20_combout),
	.cout(cur_rd_addr_c20_cout),
	.dataa(cur_rd_addr_20),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c19_cout)
);
defparam cur_rd_addr_c20.lut_mask=16'h5aa0;
defparam cur_rd_addr_c20.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_c21 (
	.combout(cur_rd_addr_c21_combout),
	.dataa(cur_rd_addr_21),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cur_rd_addr_c20_cout)
);
defparam cur_rd_addr_c21.lut_mask=16'h5a5a;
defparam cur_rd_addr_c21.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c0 (
	.combout(rd_cnt_i_c0_combout),
	.cout(rd_cnt_i_c0_cout),
	.dataa(rd_cnt_i[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam rd_cnt_i_c0.lut_mask=16'h55aa;
defparam rd_cnt_i_c0.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c1 (
	.combout(rd_cnt_i_c1_combout),
	.cout(rd_cnt_i_c1_cout),
	.dataa(rd_cnt_i[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c0_cout)
);
defparam rd_cnt_i_c1.lut_mask=16'ha5fa;
defparam rd_cnt_i_c1.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c2 (
	.combout(rd_cnt_i_c2_combout),
	.cout(rd_cnt_i_c2_cout),
	.dataa(rd_cnt_i[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c1_cout)
);
defparam rd_cnt_i_c2.lut_mask=16'ha5fa;
defparam rd_cnt_i_c2.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c3 (
	.combout(rd_cnt_i_c3_combout),
	.cout(rd_cnt_i_c3_cout),
	.dataa(rd_cnt_i[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c2_cout)
);
defparam rd_cnt_i_c3.lut_mask=16'ha5fa;
defparam rd_cnt_i_c3.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c4 (
	.combout(rd_cnt_i_c4_combout),
	.cout(rd_cnt_i_c4_cout),
	.dataa(rd_cnt_i[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c3_cout)
);
defparam rd_cnt_i_c4.lut_mask=16'ha5fa;
defparam rd_cnt_i_c4.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c5 (
	.combout(rd_cnt_i_c5_combout),
	.cout(rd_cnt_i_c5_cout),
	.dataa(rd_cnt_i[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c4_cout)
);
defparam rd_cnt_i_c5.lut_mask=16'ha5fa;
defparam rd_cnt_i_c5.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c6 (
	.combout(rd_cnt_i_c6_combout),
	.cout(rd_cnt_i_c6_cout),
	.dataa(rd_cnt_i[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c5_cout)
);
defparam rd_cnt_i_c6.lut_mask=16'ha5fa;
defparam rd_cnt_i_c6.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c7 (
	.combout(rd_cnt_i_c7_combout),
	.cout(rd_cnt_i_c7_cout),
	.dataa(rd_cnt_i[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c6_cout)
);
defparam rd_cnt_i_c7.lut_mask=16'ha5fa;
defparam rd_cnt_i_c7.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c8 (
	.combout(rd_cnt_i_c8_combout),
	.cout(rd_cnt_i_c8_cout),
	.dataa(rd_cnt_i[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c7_cout)
);
defparam rd_cnt_i_c8.lut_mask=16'ha5fa;
defparam rd_cnt_i_c8.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c9 (
	.combout(rd_cnt_i_c9_combout),
	.cout(rd_cnt_i_c9_cout),
	.dataa(rd_cnt_i[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c8_cout)
);
defparam rd_cnt_i_c9.lut_mask=16'ha5fa;
defparam rd_cnt_i_c9.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c10 (
	.combout(rd_cnt_i_c10_combout),
	.cout(rd_cnt_i_c10_cout),
	.dataa(rd_cnt_i[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c9_cout)
);
defparam rd_cnt_i_c10.lut_mask=16'ha5fa;
defparam rd_cnt_i_c10.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c11 (
	.combout(rd_cnt_i_c11_combout),
	.cout(rd_cnt_i_c11_cout),
	.dataa(rd_cnt_i[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c10_cout)
);
defparam rd_cnt_i_c11.lut_mask=16'ha5fa;
defparam rd_cnt_i_c11.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c12 (
	.combout(rd_cnt_i_c12_combout),
	.cout(rd_cnt_i_c12_cout),
	.dataa(rd_cnt_i[12]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c11_cout)
);
defparam rd_cnt_i_c12.lut_mask=16'ha5fa;
defparam rd_cnt_i_c12.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c13 (
	.combout(rd_cnt_i_c13_combout),
	.cout(rd_cnt_i_c13_cout),
	.dataa(rd_cnt_i[13]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c12_cout)
);
defparam rd_cnt_i_c13.lut_mask=16'ha5fa;
defparam rd_cnt_i_c13.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c14 (
	.combout(rd_cnt_i_c14_combout),
	.cout(rd_cnt_i_c14_cout),
	.dataa(rd_cnt_i[14]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c13_cout)
);
defparam rd_cnt_i_c14.lut_mask=16'ha5fa;
defparam rd_cnt_i_c14.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c15 (
	.combout(rd_cnt_i_c15_combout),
	.cout(rd_cnt_i_c15_cout),
	.dataa(rd_cnt_i[15]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c14_cout)
);
defparam rd_cnt_i_c15.lut_mask=16'ha5fa;
defparam rd_cnt_i_c15.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c16 (
	.combout(rd_cnt_i_c16_combout),
	.cout(rd_cnt_i_c16_cout),
	.dataa(rd_cnt_i[16]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c15_cout)
);
defparam rd_cnt_i_c16.lut_mask=16'ha5fa;
defparam rd_cnt_i_c16.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c17 (
	.combout(rd_cnt_i_c17_combout),
	.cout(rd_cnt_i_c17_cout),
	.dataa(rd_cnt_i[17]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c16_cout)
);
defparam rd_cnt_i_c17.lut_mask=16'ha5fa;
defparam rd_cnt_i_c17.sum_lutc_input="cin";
// @25:409
  cycloneii_lcell_comb rd_cnt_i_c18 (
	.combout(rd_cnt_i_c18_combout),
	.dataa(rd_cnt_i[18]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rd_cnt_i_c17_cout)
);
defparam rd_cnt_i_c18.lut_mask=16'ha5a5;
defparam rd_cnt_i_c18.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_words_left_c0 (
	.combout(ram_words_left_c0_combout_0),
	.cout(ram_words_left_c0_cout_0),
	.dataa(ram_words_left[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_words_left_c0.lut_mask=16'h55aa;
defparam ram_words_left_c0.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_words_left_c1 (
	.combout(ram_words_left_c1_combout_0),
	.cout(ram_words_left_c1_cout_0),
	.dataa(ram_words_left[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c0_cout_0)
);
defparam ram_words_left_c1.lut_mask=16'ha5fa;
defparam ram_words_left_c1.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_words_left_c2 (
	.combout(ram_words_left_c2_combout_0),
	.cout(ram_words_left_c2_cout_0),
	.dataa(ram_words_left[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c1_cout_0)
);
defparam ram_words_left_c2.lut_mask=16'ha5fa;
defparam ram_words_left_c2.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_words_left_c3 (
	.combout(ram_words_left_c3_combout_0),
	.cout(ram_words_left_c3_cout_0),
	.dataa(ram_words_left[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c2_cout_0)
);
defparam ram_words_left_c3.lut_mask=16'ha5fa;
defparam ram_words_left_c3.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_words_left_c4 (
	.combout(ram_words_left_c4_combout_0),
	.cout(ram_words_left_c4_cout_0),
	.dataa(ram_words_left[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c3_cout_0)
);
defparam ram_words_left_c4.lut_mask=16'ha5fa;
defparam ram_words_left_c4.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_words_left_c5 (
	.combout(ram_words_left_c5_combout_0),
	.cout(ram_words_left_c5_cout_0),
	.dataa(ram_words_left[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c4_cout_0)
);
defparam ram_words_left_c5.lut_mask=16'ha5fa;
defparam ram_words_left_c5.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_words_left_c6 (
	.combout(ram_words_left_c6_combout_0),
	.cout(ram_words_left_c6_cout_0),
	.dataa(ram_words_left[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c5_cout_0)
);
defparam ram_words_left_c6.lut_mask=16'ha5fa;
defparam ram_words_left_c6.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_words_left_c7 (
	.combout(ram_words_left_c7_combout_0),
	.cout(ram_words_left_c7_cout_0),
	.dataa(ram_words_left[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c6_cout_0)
);
defparam ram_words_left_c7.lut_mask=16'ha5fa;
defparam ram_words_left_c7.sum_lutc_input="cin";
// @25:188
  cycloneii_lcell_comb ram_words_left_c8 (
	.combout(ram_words_left_c8_combout_0),
	.dataa(ram_words_left[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c7_cout_0)
);
defparam ram_words_left_c8.lut_mask=16'ha5a5;
defparam ram_words_left_c8.sum_lutc_input="cin";
// @25:246
  cycloneii_lcell_comb wbm_fsm_proc_un11_arbiter_gnt_lt0 (
	.cout(lt_0),
	.dataa(addr_pipe[0]),
	.datab(rd_cnt_i[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_un11_arbiter_gnt_lt0.lut_mask=16'h0044;
defparam wbm_fsm_proc_un11_arbiter_gnt_lt0.sum_lutc_input="cin";
// @25:246
  cycloneii_lcell_comb wbm_fsm_proc_un11_arbiter_gnt_lt1 (
	.cout(lt_1),
	.dataa(addr_pipe[1]),
	.datab(rd_cnt_i[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam wbm_fsm_proc_un11_arbiter_gnt_lt1.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un11_arbiter_gnt_lt1.sum_lutc_input="cin";
// @25:246
  cycloneii_lcell_comb wbm_fsm_proc_un11_arbiter_gnt_lt2 (
	.cout(lt_2),
	.dataa(addr_pipe[2]),
	.datab(rd_cnt_i[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam wbm_fsm_proc_un11_arbiter_gnt_lt2.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un11_arbiter_gnt_lt2.sum_lutc_input="cin";
// @25:246
  cycloneii_lcell_comb wbm_fsm_proc_un11_arbiter_gnt_lt3 (
	.cout(lt_3),
	.dataa(addr_pipe[3]),
	.datab(rd_cnt_i[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam wbm_fsm_proc_un11_arbiter_gnt_lt3.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un11_arbiter_gnt_lt3.sum_lutc_input="cin";
// @25:246
  cycloneii_lcell_comb wbm_fsm_proc_un11_arbiter_gnt_lt4 (
	.cout(lt_4),
	.dataa(addr_pipe[4]),
	.datab(rd_cnt_i[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam wbm_fsm_proc_un11_arbiter_gnt_lt4.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un11_arbiter_gnt_lt4.sum_lutc_input="cin";
// @25:246
  cycloneii_lcell_comb wbm_fsm_proc_un11_arbiter_gnt_lt5 (
	.cout(lt_5),
	.dataa(addr_pipe[5]),
	.datab(rd_cnt_i[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam wbm_fsm_proc_un11_arbiter_gnt_lt5.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un11_arbiter_gnt_lt5.sum_lutc_input="cin";
// @25:246
  cycloneii_lcell_comb wbm_fsm_proc_un11_arbiter_gnt_lt6 (
	.cout(lt_6),
	.dataa(addr_pipe[6]),
	.datab(rd_cnt_i[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5)
);
defparam wbm_fsm_proc_un11_arbiter_gnt_lt6.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un11_arbiter_gnt_lt6.sum_lutc_input="cin";
// @25:246
  cycloneii_lcell_comb wbm_fsm_proc_un11_arbiter_gnt_lt7 (
	.combout(lt7),
	.dataa(addr_pipe[7]),
	.datab(rd_cnt_i[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6)
);
defparam wbm_fsm_proc_un11_arbiter_gnt_lt7.lut_mask=16'hd4d4;
defparam wbm_fsm_proc_un11_arbiter_gnt_lt7.sum_lutc_input="cin";
// @25:328
  cycloneii_lcell_comb wbm_fsm_proc_un10_type_reg_lt0 (
	.cout(lt_0_0),
	.dataa(rd_cnt_i[0]),
	.datab(cur_rd_addr_0),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_un10_type_reg_lt0.lut_mask=16'h0088;
defparam wbm_fsm_proc_un10_type_reg_lt0.sum_lutc_input="cin";
// @25:328
  cycloneii_lcell_comb wbm_fsm_proc_un10_type_reg_lt1 (
	.cout(lt_1_0),
	.dataa(rd_cnt_i[1]),
	.datab(cur_rd_addr_1),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0_0)
);
defparam wbm_fsm_proc_un10_type_reg_lt1.lut_mask=16'h00e8;
defparam wbm_fsm_proc_un10_type_reg_lt1.sum_lutc_input="cin";
// @25:328
  cycloneii_lcell_comb wbm_fsm_proc_un10_type_reg_lt2 (
	.cout(lt_2_0),
	.dataa(rd_cnt_i[2]),
	.datab(cur_rd_addr_2),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_0)
);
defparam wbm_fsm_proc_un10_type_reg_lt2.lut_mask=16'h00e8;
defparam wbm_fsm_proc_un10_type_reg_lt2.sum_lutc_input="cin";
// @25:328
  cycloneii_lcell_comb wbm_fsm_proc_un10_type_reg_lt3 (
	.cout(lt_3_0),
	.dataa(rd_cnt_i[3]),
	.datab(cur_rd_addr_3),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_0)
);
defparam wbm_fsm_proc_un10_type_reg_lt3.lut_mask=16'h00e8;
defparam wbm_fsm_proc_un10_type_reg_lt3.sum_lutc_input="cin";
// @25:328
  cycloneii_lcell_comb wbm_fsm_proc_un10_type_reg_lt4 (
	.cout(lt_4_0),
	.dataa(rd_cnt_i[4]),
	.datab(cur_rd_addr_4),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_0)
);
defparam wbm_fsm_proc_un10_type_reg_lt4.lut_mask=16'h00e8;
defparam wbm_fsm_proc_un10_type_reg_lt4.sum_lutc_input="cin";
// @25:328
  cycloneii_lcell_comb wbm_fsm_proc_un10_type_reg_lt5 (
	.cout(lt_5_0),
	.dataa(rd_cnt_i[5]),
	.datab(cur_rd_addr_5),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_0)
);
defparam wbm_fsm_proc_un10_type_reg_lt5.lut_mask=16'h00e8;
defparam wbm_fsm_proc_un10_type_reg_lt5.sum_lutc_input="cin";
// @25:328
  cycloneii_lcell_comb wbm_fsm_proc_un10_type_reg_lt6 (
	.cout(lt_6_0),
	.dataa(rd_cnt_i[6]),
	.datab(cur_rd_addr_6),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5_0)
);
defparam wbm_fsm_proc_un10_type_reg_lt6.lut_mask=16'h00e8;
defparam wbm_fsm_proc_un10_type_reg_lt6.sum_lutc_input="cin";
// @25:328
  cycloneii_lcell_comb wbm_fsm_proc_un10_type_reg_lt7 (
	.combout(lt7_0),
	.dataa(rd_cnt_i[7]),
	.datab(cur_rd_addr_7),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6_0)
);
defparam wbm_fsm_proc_un10_type_reg_lt7.lut_mask=16'he8e8;
defparam wbm_fsm_proc_un10_type_reg_lt7.sum_lutc_input="cin";
// @25:255
  cycloneii_lcell_comb wbm_fsm_proc_un15_arbiter_gnt_lt0 (
	.cout(lt_0_1),
	.dataa(addr_pipe[0]),
	.datab(ram_words_in_d2_0),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_un15_arbiter_gnt_lt0.lut_mask=16'h0044;
defparam wbm_fsm_proc_un15_arbiter_gnt_lt0.sum_lutc_input="cin";
// @25:255
  cycloneii_lcell_comb wbm_fsm_proc_un15_arbiter_gnt_lt1 (
	.cout(lt_1_1),
	.dataa(addr_pipe[1]),
	.datab(ram_words_in_d2_1),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0_1)
);
defparam wbm_fsm_proc_un15_arbiter_gnt_lt1.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un15_arbiter_gnt_lt1.sum_lutc_input="cin";
// @25:255
  cycloneii_lcell_comb wbm_fsm_proc_un15_arbiter_gnt_lt2 (
	.cout(lt_2_1),
	.dataa(addr_pipe[2]),
	.datab(ram_words_in_d2_2),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_1)
);
defparam wbm_fsm_proc_un15_arbiter_gnt_lt2.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un15_arbiter_gnt_lt2.sum_lutc_input="cin";
// @25:255
  cycloneii_lcell_comb wbm_fsm_proc_un15_arbiter_gnt_lt3 (
	.cout(lt_3_1),
	.dataa(addr_pipe[3]),
	.datab(ram_words_in_d2_3),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_1)
);
defparam wbm_fsm_proc_un15_arbiter_gnt_lt3.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un15_arbiter_gnt_lt3.sum_lutc_input="cin";
// @25:255
  cycloneii_lcell_comb wbm_fsm_proc_un15_arbiter_gnt_lt4 (
	.cout(lt_4_1),
	.dataa(addr_pipe[4]),
	.datab(ram_words_in_d2_4),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_1)
);
defparam wbm_fsm_proc_un15_arbiter_gnt_lt4.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un15_arbiter_gnt_lt4.sum_lutc_input="cin";
// @25:255
  cycloneii_lcell_comb wbm_fsm_proc_un15_arbiter_gnt_lt5 (
	.cout(lt_5_1),
	.dataa(addr_pipe[5]),
	.datab(ram_words_in_d2_5),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_1)
);
defparam wbm_fsm_proc_un15_arbiter_gnt_lt5.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un15_arbiter_gnt_lt5.sum_lutc_input="cin";
// @25:255
  cycloneii_lcell_comb wbm_fsm_proc_un15_arbiter_gnt_lt6 (
	.cout(lt_6_1),
	.dataa(addr_pipe[6]),
	.datab(ram_words_in_d2_6),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5_1)
);
defparam wbm_fsm_proc_un15_arbiter_gnt_lt6.lut_mask=16'h00d4;
defparam wbm_fsm_proc_un15_arbiter_gnt_lt6.sum_lutc_input="cin";
// @25:255
  cycloneii_lcell_comb wbm_fsm_proc_un15_arbiter_gnt_lt7 (
	.combout(lt7_1),
	.dataa(addr_pipe[7]),
	.datab(ram_words_in_d2_7),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6_1)
);
defparam wbm_fsm_proc_un15_arbiter_gnt_lt7.lut_mask=16'hd4d4;
defparam wbm_fsm_proc_un15_arbiter_gnt_lt7.sum_lutc_input="cin";
// @25:337
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt55_lt0 (
	.cout(lt_0_2),
	.dataa(ram_words_left[0]),
	.datab(cur_rd_addr_0),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt55_lt0.lut_mask=16'h0088;
defparam wbm_fsm_proc_ram_words_cnt55_lt0.sum_lutc_input="cin";
// @25:337
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt55_lt1 (
	.cout(lt_1_2),
	.dataa(ram_words_left[1]),
	.datab(cur_rd_addr_1),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0_2)
);
defparam wbm_fsm_proc_ram_words_cnt55_lt1.lut_mask=16'h00e8;
defparam wbm_fsm_proc_ram_words_cnt55_lt1.sum_lutc_input="cin";
// @25:337
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt55_lt2 (
	.cout(lt_2_2),
	.dataa(ram_words_left[2]),
	.datab(cur_rd_addr_2),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_2)
);
defparam wbm_fsm_proc_ram_words_cnt55_lt2.lut_mask=16'h00e8;
defparam wbm_fsm_proc_ram_words_cnt55_lt2.sum_lutc_input="cin";
// @25:337
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt55_lt3 (
	.cout(lt_3_2),
	.dataa(ram_words_left[3]),
	.datab(cur_rd_addr_3),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_2)
);
defparam wbm_fsm_proc_ram_words_cnt55_lt3.lut_mask=16'h00e8;
defparam wbm_fsm_proc_ram_words_cnt55_lt3.sum_lutc_input="cin";
// @25:337
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt55_lt4 (
	.cout(lt_4_2),
	.dataa(ram_words_left[4]),
	.datab(cur_rd_addr_4),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_2)
);
defparam wbm_fsm_proc_ram_words_cnt55_lt4.lut_mask=16'h00e8;
defparam wbm_fsm_proc_ram_words_cnt55_lt4.sum_lutc_input="cin";
// @25:337
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt55_lt5 (
	.cout(lt_5_2),
	.dataa(ram_words_left[5]),
	.datab(cur_rd_addr_5),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_2)
);
defparam wbm_fsm_proc_ram_words_cnt55_lt5.lut_mask=16'h00e8;
defparam wbm_fsm_proc_ram_words_cnt55_lt5.sum_lutc_input="cin";
// @25:337
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt55_lt6 (
	.cout(lt_6_2),
	.dataa(ram_words_left[6]),
	.datab(cur_rd_addr_6),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5_2)
);
defparam wbm_fsm_proc_ram_words_cnt55_lt6.lut_mask=16'h00e8;
defparam wbm_fsm_proc_ram_words_cnt55_lt6.sum_lutc_input="cin";
// @25:337
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt55_lt7 (
	.combout(lt7_2),
	.dataa(ram_words_left[7]),
	.datab(cur_rd_addr_7),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6_2)
);
defparam wbm_fsm_proc_ram_words_cnt55_lt7.lut_mask=16'he8e8;
defparam wbm_fsm_proc_ram_words_cnt55_lt7.sum_lutc_input="cin";
// @25:458
  cycloneii_lcell_comb ack_i_cnt_proc_un34_wbm_cur_st_lt0 (
	.cout(lt_0_3),
	.dataa(addr_pipe[0]),
	.datab(ram_words_left[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt0.lut_mask=16'h0044;
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt0.sum_lutc_input="cin";
// @25:458
  cycloneii_lcell_comb ack_i_cnt_proc_un34_wbm_cur_st_lt1 (
	.cout(lt_1_3),
	.dataa(addr_pipe[1]),
	.datab(ram_words_left[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0_3)
);
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt1.lut_mask=16'h00d4;
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt1.sum_lutc_input="cin";
// @25:458
  cycloneii_lcell_comb ack_i_cnt_proc_un34_wbm_cur_st_lt2 (
	.cout(lt_2_3),
	.dataa(addr_pipe[2]),
	.datab(ram_words_left[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_3)
);
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt2.lut_mask=16'h00d4;
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt2.sum_lutc_input="cin";
// @25:458
  cycloneii_lcell_comb ack_i_cnt_proc_un34_wbm_cur_st_lt3 (
	.cout(lt_3_3),
	.dataa(addr_pipe[3]),
	.datab(ram_words_left[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_3)
);
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt3.lut_mask=16'h00d4;
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt3.sum_lutc_input="cin";
// @25:458
  cycloneii_lcell_comb ack_i_cnt_proc_un34_wbm_cur_st_lt4 (
	.cout(lt_4_3),
	.dataa(addr_pipe[4]),
	.datab(ram_words_left[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_3)
);
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt4.lut_mask=16'h00d4;
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt4.sum_lutc_input="cin";
// @25:458
  cycloneii_lcell_comb ack_i_cnt_proc_un34_wbm_cur_st_lt5 (
	.cout(lt_5_3),
	.dataa(addr_pipe[5]),
	.datab(ram_words_left[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_3)
);
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt5.lut_mask=16'h00d4;
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt5.sum_lutc_input="cin";
// @25:458
  cycloneii_lcell_comb ack_i_cnt_proc_un34_wbm_cur_st_lt6 (
	.cout(lt_6_3),
	.dataa(addr_pipe[6]),
	.datab(ram_words_left[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5_3)
);
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt6.lut_mask=16'h00d4;
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt6.sum_lutc_input="cin";
// @25:458
  cycloneii_lcell_comb ack_i_cnt_proc_un34_wbm_cur_st_lt7 (
	.combout(lt7_3),
	.dataa(addr_pipe[7]),
	.datab(ram_words_left[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6_3)
);
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt7.lut_mask=16'hd4d4;
defparam ack_i_cnt_proc_un34_wbm_cur_st_lt7.sum_lutc_input="cin";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_21_ (
	.combout(cur_rd_addr_lm21),
	.dataa(cur_rd_addr_10_Z[21]),
	.datab(un1_wbm_cur_st_17),
	.datac(cur_rd_addr_c21_combout),
	.datad(VCC)
);
defparam cur_rd_addr_RNO_21_.lut_mask=16'he2e2;
defparam cur_rd_addr_RNO_21_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_0_ (
	.combout(rd_cnt_i_lm0),
	.dataa(rd_cnt_i_c0_combout),
	.datab(rd_cnt_i_5[0]),
	.datac(un1_wbm_cur_st_5),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_0_.lut_mask=16'hacac;
defparam rd_cnt_i_RNO_0_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_1_ (
	.combout(rd_cnt_i_lm1),
	.dataa(rd_cnt_i_5[1]),
	.datab(rd_cnt_i_c1_combout),
	.datac(un1_wbm_cur_st_5),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_1_.lut_mask=16'hcaca;
defparam rd_cnt_i_RNO_1_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_2_ (
	.combout(rd_cnt_i_lm2),
	.dataa(rd_cnt_i_5[2]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c2_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_2_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_2_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_3_ (
	.combout(rd_cnt_i_lm3),
	.dataa(rd_cnt_i_5[3]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c3_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_3_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_3_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_4_ (
	.combout(rd_cnt_i_lm4),
	.dataa(rd_cnt_i_5[4]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c4_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_4_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_4_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_5_ (
	.combout(rd_cnt_i_lm5),
	.dataa(rd_cnt_i_5[5]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c5_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_5_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_5_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_6_ (
	.combout(rd_cnt_i_lm6),
	.dataa(rd_cnt_i_5[6]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c6_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_6_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_6_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_7_ (
	.combout(rd_cnt_i_lm7),
	.dataa(rd_cnt_i_5[7]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c7_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_7_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_7_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_8_ (
	.combout(rd_cnt_i_lm8),
	.dataa(rd_cnt_i_5[8]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c8_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_8_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_8_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_9_ (
	.combout(rd_cnt_i_lm9),
	.dataa(rd_cnt_i_5[9]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c9_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_9_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_9_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_10_ (
	.combout(rd_cnt_i_lm10),
	.dataa(rd_cnt_i_5[10]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c10_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_10_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_10_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_11_ (
	.combout(rd_cnt_i_lm11),
	.dataa(rd_cnt_i_5[11]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c11_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_11_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_11_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_12_ (
	.combout(rd_cnt_i_lm12),
	.dataa(rd_cnt_i_5[12]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c12_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_12_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_12_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_13_ (
	.combout(rd_cnt_i_lm13),
	.dataa(rd_cnt_i_5[13]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c13_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_13_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_13_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_14_ (
	.combout(rd_cnt_i_lm14),
	.dataa(rd_cnt_i_5[14]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c14_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_14_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_14_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_15_ (
	.combout(rd_cnt_i_lm15),
	.dataa(rd_cnt_i_5[15]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c15_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_15_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_15_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_16_ (
	.combout(rd_cnt_i_lm16),
	.dataa(rd_cnt_i_5[16]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c16_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_16_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_16_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_17_ (
	.combout(rd_cnt_i_lm17),
	.dataa(rd_cnt_i_5[17]),
	.datab(un1_wbm_cur_st_5),
	.datac(rd_cnt_i_c17_combout),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_17_.lut_mask=16'he2e2;
defparam rd_cnt_i_RNO_17_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_words_left_RNO_0_ (
	.combout(ram_words_left_lm0),
	.dataa(ram_words_in_d2_0),
	.datab(wbm_cur_st_i[4]),
	.datac(ram_words_left_c0_combout_0),
	.datad(VCC)
);
defparam ram_words_left_RNO_0_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_0_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_words_left_RNO_1_ (
	.combout(ram_words_left_lm1),
	.dataa(ram_words_in_d2_1),
	.datab(wbm_cur_st_i[4]),
	.datac(ram_words_left_c1_combout_0),
	.datad(VCC)
);
defparam ram_words_left_RNO_1_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_1_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_words_left_RNO_2_ (
	.combout(ram_words_left_lm2),
	.dataa(ram_words_in_d2_2),
	.datab(wbm_cur_st_i[4]),
	.datac(ram_words_left_c2_combout_0),
	.datad(VCC)
);
defparam ram_words_left_RNO_2_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_2_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_words_left_RNO_3_ (
	.combout(ram_words_left_lm3),
	.dataa(ram_words_in_d2_3),
	.datab(wbm_cur_st_i[4]),
	.datac(ram_words_left_c3_combout_0),
	.datad(VCC)
);
defparam ram_words_left_RNO_3_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_3_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_words_left_RNO_4_ (
	.combout(ram_words_left_lm4),
	.dataa(ram_words_in_d2_4),
	.datab(wbm_cur_st_i[4]),
	.datac(ram_words_left_c4_combout_0),
	.datad(VCC)
);
defparam ram_words_left_RNO_4_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_4_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_words_left_RNO_5_ (
	.combout(ram_words_left_lm5),
	.dataa(ram_words_in_d2_5),
	.datab(wbm_cur_st_i[4]),
	.datac(ram_words_left_c5_combout_0),
	.datad(VCC)
);
defparam ram_words_left_RNO_5_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_5_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_words_left_RNO_6_ (
	.combout(ram_words_left_lm6),
	.dataa(ram_words_in_d2_6),
	.datab(wbm_cur_st_i[4]),
	.datac(ram_words_left_c6_combout_0),
	.datad(VCC)
);
defparam ram_words_left_RNO_6_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_6_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_words_left_RNO_7_ (
	.combout(ram_words_left_lm7),
	.dataa(ram_words_in_d2_7),
	.datab(wbm_cur_st_i[4]),
	.datac(ram_words_left_c7_combout_0),
	.datad(VCC)
);
defparam ram_words_left_RNO_7_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_7_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_words_left_RNO_8_ (
	.combout(ram_words_left_lm8),
	.dataa(ram_words_in_d2_8),
	.datab(wbm_cur_st_i[4]),
	.datac(ram_words_left_c8_combout_0),
	.datad(VCC)
);
defparam ram_words_left_RNO_8_.lut_mask=16'he2e2;
defparam ram_words_left_RNO_8_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_wbm_ack_i_2_add0_cZ (
	.combout(un1_wbm_ack_i_2_add0),
	.cout(un1_wbm_ack_i_2_carry_0),
	.dataa(un1_wbm_ack_i_combout[8]),
	.datab(un1_addr_pipe[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wbm_ack_i_2_add0_cZ.lut_mask=16'h6688;
defparam un1_wbm_ack_i_2_add0_cZ.sum_lutc_input="cin";
// @25:456
  cycloneii_lcell_comb un1_wbm_ack_i_2_add1_cZ (
	.combout(un1_wbm_ack_i_2_add1),
	.cout(un1_wbm_ack_i_2_carry_1),
	.dataa(neg_cyc_bool_0_sqmuxa_1),
	.datab(un1_addr_pipe[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_ack_i_2_carry_0)
);
defparam un1_wbm_ack_i_2_add1_cZ.lut_mask=16'h96e8;
defparam un1_wbm_ack_i_2_add1_cZ.sum_lutc_input="cin";
// @25:456
  cycloneii_lcell_comb un1_wbm_ack_i_2_add2_cZ (
	.combout(un1_wbm_ack_i_2_add2),
	.cout(un1_wbm_ack_i_2_carry_2),
	.dataa(neg_cyc_bool_0_sqmuxa_1),
	.datab(un1_addr_pipe[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_ack_i_2_carry_1)
);
defparam un1_wbm_ack_i_2_add2_cZ.lut_mask=16'h96e8;
defparam un1_wbm_ack_i_2_add2_cZ.sum_lutc_input="cin";
// @25:456
  cycloneii_lcell_comb un1_wbm_ack_i_2_add3_cZ (
	.combout(un1_wbm_ack_i_2_add3),
	.cout(un1_wbm_ack_i_2_carry_3),
	.dataa(neg_cyc_bool_0_sqmuxa_1),
	.datab(un1_addr_pipe[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_ack_i_2_carry_2)
);
defparam un1_wbm_ack_i_2_add3_cZ.lut_mask=16'h96e8;
defparam un1_wbm_ack_i_2_add3_cZ.sum_lutc_input="cin";
// @25:456
  cycloneii_lcell_comb un1_wbm_ack_i_2_add4_cZ (
	.combout(un1_wbm_ack_i_2_add4),
	.cout(un1_wbm_ack_i_2_carry_4),
	.dataa(neg_cyc_bool_0_sqmuxa_1),
	.datab(un1_addr_pipe[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_ack_i_2_carry_3)
);
defparam un1_wbm_ack_i_2_add4_cZ.lut_mask=16'h96e8;
defparam un1_wbm_ack_i_2_add4_cZ.sum_lutc_input="cin";
// @25:456
  cycloneii_lcell_comb un1_wbm_ack_i_2_add5_cZ (
	.combout(un1_wbm_ack_i_2_add5),
	.cout(un1_wbm_ack_i_2_carry_5),
	.dataa(neg_cyc_bool_0_sqmuxa_1),
	.datab(un1_addr_pipe[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_ack_i_2_carry_4)
);
defparam un1_wbm_ack_i_2_add5_cZ.lut_mask=16'h96e8;
defparam un1_wbm_ack_i_2_add5_cZ.sum_lutc_input="cin";
// @25:456
  cycloneii_lcell_comb un1_wbm_ack_i_2_add6_cZ (
	.combout(un1_wbm_ack_i_2_add6),
	.cout(un1_wbm_ack_i_2_carry_6),
	.dataa(neg_cyc_bool_0_sqmuxa_1),
	.datab(un1_addr_pipe[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_ack_i_2_carry_5)
);
defparam un1_wbm_ack_i_2_add6_cZ.lut_mask=16'h96e8;
defparam un1_wbm_ack_i_2_add6_cZ.sum_lutc_input="cin";
// @25:456
  cycloneii_lcell_comb un1_wbm_ack_i_2_add7_cZ (
	.combout(un1_wbm_ack_i_2_add7),
	.cout(un1_wbm_ack_i_2_carry_7),
	.dataa(neg_cyc_bool_0_sqmuxa_1),
	.datab(un1_addr_pipe[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_ack_i_2_carry_6)
);
defparam un1_wbm_ack_i_2_add7_cZ.lut_mask=16'h96e8;
defparam un1_wbm_ack_i_2_add7_cZ.sum_lutc_input="cin";
// @25:456
  cycloneii_lcell_comb un1_wbm_ack_i_2_add8_cZ (
	.combout(un1_wbm_ack_i_2_add8),
	.dataa(neg_cyc_bool_0_sqmuxa_1),
	.datab(un1_addr_pipe[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_ack_i_2_carry_7)
);
defparam un1_wbm_ack_i_2_add8_cZ.lut_mask=16'h9696;
defparam un1_wbm_ack_i_2_add8_cZ.sum_lutc_input="cin";
// @25:286
  cycloneii_lcell_comb un1_addr_pipe_1_sqmuxa_2_add0_cZ (
	.combout(un1_addr_pipe_1_sqmuxa_2_add0),
	.cout(un1_addr_pipe_1_sqmuxa_2_carry_0),
	.dataa(cur_rd_addr_0),
	.datab(addr_pipe_1_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_addr_pipe_1_sqmuxa_2_add0_cZ.lut_mask=16'h6611;
defparam un1_addr_pipe_1_sqmuxa_2_add0_cZ.sum_lutc_input="cin";
// @25:286
  cycloneii_lcell_comb un1_addr_pipe_1_sqmuxa_2_add1_cZ (
	.combout(un1_addr_pipe_1_sqmuxa_2_add1),
	.cout(un1_addr_pipe_1_sqmuxa_2_carry_1),
	.dataa(cur_rd_addr_1),
	.datab(addr_pipe_1_sqmuxa),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_1_sqmuxa_2_carry_0)
);
defparam un1_addr_pipe_1_sqmuxa_2_add1_cZ.lut_mask=16'h9671;
defparam un1_addr_pipe_1_sqmuxa_2_add1_cZ.sum_lutc_input="cin";
// @25:286
  cycloneii_lcell_comb un1_addr_pipe_1_sqmuxa_2_add2_cZ (
	.combout(un1_addr_pipe_1_sqmuxa_2_add2),
	.cout(un1_addr_pipe_1_sqmuxa_2_carry_2),
	.dataa(cur_rd_addr_2),
	.datab(addr_pipe_1_sqmuxa),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_1_sqmuxa_2_carry_1)
);
defparam un1_addr_pipe_1_sqmuxa_2_add2_cZ.lut_mask=16'h9671;
defparam un1_addr_pipe_1_sqmuxa_2_add2_cZ.sum_lutc_input="cin";
// @25:286
  cycloneii_lcell_comb un1_addr_pipe_1_sqmuxa_2_add3_cZ (
	.combout(un1_addr_pipe_1_sqmuxa_2_add3),
	.cout(un1_addr_pipe_1_sqmuxa_2_carry_3),
	.dataa(cur_rd_addr_3),
	.datab(addr_pipe_1_sqmuxa),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_1_sqmuxa_2_carry_2)
);
defparam un1_addr_pipe_1_sqmuxa_2_add3_cZ.lut_mask=16'h9671;
defparam un1_addr_pipe_1_sqmuxa_2_add3_cZ.sum_lutc_input="cin";
// @25:286
  cycloneii_lcell_comb un1_addr_pipe_1_sqmuxa_2_add4_cZ (
	.combout(un1_addr_pipe_1_sqmuxa_2_add4),
	.cout(un1_addr_pipe_1_sqmuxa_2_carry_4),
	.dataa(cur_rd_addr_4),
	.datab(addr_pipe_1_sqmuxa),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_1_sqmuxa_2_carry_3)
);
defparam un1_addr_pipe_1_sqmuxa_2_add4_cZ.lut_mask=16'h9671;
defparam un1_addr_pipe_1_sqmuxa_2_add4_cZ.sum_lutc_input="cin";
// @25:286
  cycloneii_lcell_comb un1_addr_pipe_1_sqmuxa_2_add5_cZ (
	.combout(un1_addr_pipe_1_sqmuxa_2_add5),
	.cout(un1_addr_pipe_1_sqmuxa_2_carry_5),
	.dataa(cur_rd_addr_5),
	.datab(addr_pipe_1_sqmuxa),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_1_sqmuxa_2_carry_4)
);
defparam un1_addr_pipe_1_sqmuxa_2_add5_cZ.lut_mask=16'h9671;
defparam un1_addr_pipe_1_sqmuxa_2_add5_cZ.sum_lutc_input="cin";
// @25:286
  cycloneii_lcell_comb un1_addr_pipe_1_sqmuxa_2_add6_cZ (
	.combout(un1_addr_pipe_1_sqmuxa_2_add6),
	.cout(un1_addr_pipe_1_sqmuxa_2_carry_6),
	.dataa(cur_rd_addr_6),
	.datab(addr_pipe_1_sqmuxa),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_1_sqmuxa_2_carry_5)
);
defparam un1_addr_pipe_1_sqmuxa_2_add6_cZ.lut_mask=16'h9671;
defparam un1_addr_pipe_1_sqmuxa_2_add6_cZ.sum_lutc_input="cin";
// @25:286
  cycloneii_lcell_comb un1_addr_pipe_1_sqmuxa_2_add7_cZ (
	.combout(un1_addr_pipe_1_sqmuxa_2_add7),
	.dataa(cur_rd_addr_7),
	.datab(addr_pipe_1_sqmuxa),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_addr_pipe_1_sqmuxa_2_carry_6)
);
defparam un1_addr_pipe_1_sqmuxa_2_add7_cZ.lut_mask=16'h9696;
defparam un1_addr_pipe_1_sqmuxa_2_add7_cZ.sum_lutc_input="cin";
// @25:306
  cycloneii_lcell_comb un1_dat_1st_bool_0_sqmuxa_5_add0_cZ (
	.combout(un1_dat_1st_bool_0_sqmuxa_5_add0),
	.cout(un1_dat_1st_bool_0_sqmuxa_5_carry_0),
	.dataa(ram_words_cnt[0]),
	.datab(un1_dat_1st_bool_0_sqmuxa_2),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_dat_1st_bool_0_sqmuxa_5_add0_cZ.lut_mask=16'h9922;
defparam un1_dat_1st_bool_0_sqmuxa_5_add0_cZ.sum_lutc_input="cin";
// @25:306
  cycloneii_lcell_comb un1_dat_1st_bool_0_sqmuxa_5_add1_cZ (
	.combout(un1_dat_1st_bool_0_sqmuxa_5_add1),
	.cout(un1_dat_1st_bool_0_sqmuxa_5_carry_1),
	.dataa(ram_words_cnt[1]),
	.datab(un1_dat_1st_bool_0_sqmuxa_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_dat_1st_bool_0_sqmuxa_5_carry_0)
);
defparam un1_dat_1st_bool_0_sqmuxa_5_add1_cZ.lut_mask=16'h69b2;
defparam un1_dat_1st_bool_0_sqmuxa_5_add1_cZ.sum_lutc_input="cin";
// @25:306
  cycloneii_lcell_comb un1_dat_1st_bool_0_sqmuxa_5_add2_cZ (
	.combout(un1_dat_1st_bool_0_sqmuxa_5_add2),
	.cout(un1_dat_1st_bool_0_sqmuxa_5_carry_2),
	.dataa(ram_words_cnt[2]),
	.datab(un1_dat_1st_bool_0_sqmuxa_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_dat_1st_bool_0_sqmuxa_5_carry_1)
);
defparam un1_dat_1st_bool_0_sqmuxa_5_add2_cZ.lut_mask=16'h69b2;
defparam un1_dat_1st_bool_0_sqmuxa_5_add2_cZ.sum_lutc_input="cin";
// @25:306
  cycloneii_lcell_comb un1_dat_1st_bool_0_sqmuxa_5_add3_cZ (
	.combout(un1_dat_1st_bool_0_sqmuxa_5_add3),
	.cout(un1_dat_1st_bool_0_sqmuxa_5_carry_3),
	.dataa(ram_words_cnt[3]),
	.datab(un1_dat_1st_bool_0_sqmuxa_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_dat_1st_bool_0_sqmuxa_5_carry_2)
);
defparam un1_dat_1st_bool_0_sqmuxa_5_add3_cZ.lut_mask=16'h69b2;
defparam un1_dat_1st_bool_0_sqmuxa_5_add3_cZ.sum_lutc_input="cin";
// @25:306
  cycloneii_lcell_comb un1_dat_1st_bool_0_sqmuxa_5_add4_cZ (
	.combout(un1_dat_1st_bool_0_sqmuxa_5_add4),
	.cout(un1_dat_1st_bool_0_sqmuxa_5_carry_4),
	.dataa(ram_words_cnt[4]),
	.datab(un1_dat_1st_bool_0_sqmuxa_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_dat_1st_bool_0_sqmuxa_5_carry_3)
);
defparam un1_dat_1st_bool_0_sqmuxa_5_add4_cZ.lut_mask=16'h69b2;
defparam un1_dat_1st_bool_0_sqmuxa_5_add4_cZ.sum_lutc_input="cin";
// @25:306
  cycloneii_lcell_comb un1_dat_1st_bool_0_sqmuxa_5_add5_cZ (
	.combout(un1_dat_1st_bool_0_sqmuxa_5_add5),
	.cout(un1_dat_1st_bool_0_sqmuxa_5_carry_5),
	.dataa(ram_words_cnt[5]),
	.datab(un1_dat_1st_bool_0_sqmuxa_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_dat_1st_bool_0_sqmuxa_5_carry_4)
);
defparam un1_dat_1st_bool_0_sqmuxa_5_add5_cZ.lut_mask=16'h69b2;
defparam un1_dat_1st_bool_0_sqmuxa_5_add5_cZ.sum_lutc_input="cin";
// @25:306
  cycloneii_lcell_comb un1_dat_1st_bool_0_sqmuxa_5_add6_cZ (
	.combout(un1_dat_1st_bool_0_sqmuxa_5_add6),
	.cout(un1_dat_1st_bool_0_sqmuxa_5_carry_6),
	.dataa(ram_words_cnt[6]),
	.datab(un1_dat_1st_bool_0_sqmuxa_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_dat_1st_bool_0_sqmuxa_5_carry_5)
);
defparam un1_dat_1st_bool_0_sqmuxa_5_add6_cZ.lut_mask=16'h69b2;
defparam un1_dat_1st_bool_0_sqmuxa_5_add6_cZ.sum_lutc_input="cin";
// @25:306
  cycloneii_lcell_comb un1_dat_1st_bool_0_sqmuxa_5_add7_cZ (
	.combout(un1_dat_1st_bool_0_sqmuxa_5_add7),
	.cout(un1_dat_1st_bool_0_sqmuxa_5_carry_7),
	.dataa(ram_words_cnt[7]),
	.datab(un1_dat_1st_bool_0_sqmuxa_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_dat_1st_bool_0_sqmuxa_5_carry_6)
);
defparam un1_dat_1st_bool_0_sqmuxa_5_add7_cZ.lut_mask=16'h69b2;
defparam un1_dat_1st_bool_0_sqmuxa_5_add7_cZ.sum_lutc_input="cin";
// @25:306
  cycloneii_lcell_comb un1_dat_1st_bool_0_sqmuxa_5_add8_cZ (
	.combout(un1_dat_1st_bool_0_sqmuxa_5_add8),
	.dataa(ram_words_cnt[8]),
	.datab(un1_dat_1st_bool_0_sqmuxa_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_dat_1st_bool_0_sqmuxa_5_carry_7)
);
defparam un1_dat_1st_bool_0_sqmuxa_5_add8_cZ.lut_mask=16'h6969;
defparam un1_dat_1st_bool_0_sqmuxa_5_add8_cZ.sum_lutc_input="cin";
// @62:326
  cycloneii_lcell_comb ram_addr_in_i_RNO_8_ (
	.combout(ram_addr_in_i_lm8_x),
	.dataa(un1_wbm_cur_st_1_i_a2),
	.datab(ram_addr_in_i_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_in_i_RNO_8_.lut_mask=16'h8888;
defparam ram_addr_in_i_RNO_8_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_addr_in_i_RNO_7_ (
	.combout(ram_addr_in_i_lm7_x),
	.dataa(un1_wbm_cur_st_1_i_a2),
	.datab(ram_addr_in_i_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_in_i_RNO_7_.lut_mask=16'h8888;
defparam ram_addr_in_i_RNO_7_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_addr_in_i_RNO_6_ (
	.combout(ram_addr_in_i_lm6_x),
	.dataa(un1_wbm_cur_st_1_i_a2),
	.datab(ram_addr_in_i_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_in_i_RNO_6_.lut_mask=16'h8888;
defparam ram_addr_in_i_RNO_6_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_addr_in_i_RNO_5_ (
	.combout(ram_addr_in_i_lm5_x),
	.dataa(un1_wbm_cur_st_1_i_a2),
	.datab(ram_addr_in_i_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_in_i_RNO_5_.lut_mask=16'h8888;
defparam ram_addr_in_i_RNO_5_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_addr_in_i_RNO_4_ (
	.combout(ram_addr_in_i_lm4_x),
	.dataa(un1_wbm_cur_st_1_i_a2),
	.datab(ram_addr_in_i_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_in_i_RNO_4_.lut_mask=16'h8888;
defparam ram_addr_in_i_RNO_4_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_addr_in_i_RNO_3_ (
	.combout(ram_addr_in_i_lm3_x),
	.dataa(un1_wbm_cur_st_1_i_a2),
	.datab(ram_addr_in_i_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_in_i_RNO_3_.lut_mask=16'h8888;
defparam ram_addr_in_i_RNO_3_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_addr_in_i_RNO_2_ (
	.combout(ram_addr_in_i_lm2_x),
	.dataa(un1_wbm_cur_st_1_i_a2),
	.datab(ram_addr_in_i_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_in_i_RNO_2_.lut_mask=16'h8888;
defparam ram_addr_in_i_RNO_2_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_addr_in_i_RNO_1_ (
	.combout(ram_addr_in_i_lm1_x),
	.dataa(un1_wbm_cur_st_1_i_a2),
	.datab(ram_addr_in_i_c1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_in_i_RNO_1_.lut_mask=16'h8888;
defparam ram_addr_in_i_RNO_1_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_addr_in_i_RNO_0_ (
	.combout(ram_addr_in_i_lm0_x),
	.dataa(ram_addr_in_i_c0_combout),
	.datab(un1_wbm_cur_st_1_i_a2),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_in_i_RNO_0_.lut_mask=16'h8888;
defparam ram_addr_in_i_RNO_0_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb release_arb_cnt_RNO_12_ (
	.combout(release_arb_cnt_lm12_x),
	.dataa(un49_wbm_cur_st_i_0_a2),
	.datab(release_arb_cnt_c12_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_RNO_12_.lut_mask=16'h4444;
defparam release_arb_cnt_RNO_12_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb release_arb_cnt_RNO_11_ (
	.combout(release_arb_cnt_lm11_x),
	.dataa(un49_wbm_cur_st_i_0_a2),
	.datab(release_arb_cnt_c11_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_RNO_11_.lut_mask=16'h4444;
defparam release_arb_cnt_RNO_11_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb release_arb_cnt_i_RNO_10_ (
	.combout(release_arb_cnt_lm10_x),
	.dataa(un49_wbm_cur_st_i_0_a2),
	.datab(release_arb_cnt_c10_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_i_RNO_10_.lut_mask=16'h4444;
defparam release_arb_cnt_i_RNO_10_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb release_arb_cnt_RNO_9_ (
	.combout(release_arb_cnt_lm9_x),
	.dataa(un49_wbm_cur_st_i_0_a2),
	.datab(release_arb_cnt_c9_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_RNO_9_.lut_mask=16'h4444;
defparam release_arb_cnt_RNO_9_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb release_arb_cnt_i_RNO_8_ (
	.combout(release_arb_cnt_lm8_x),
	.dataa(un49_wbm_cur_st_i_0_a2),
	.datab(release_arb_cnt_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_i_RNO_8_.lut_mask=16'h4444;
defparam release_arb_cnt_i_RNO_8_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb release_arb_cnt_RNO_7_ (
	.combout(release_arb_cnt_lm7_x),
	.dataa(un49_wbm_cur_st_i_0_a2),
	.datab(release_arb_cnt_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_RNO_7_.lut_mask=16'h4444;
defparam release_arb_cnt_RNO_7_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb release_arb_cnt_i_RNO_6_ (
	.combout(release_arb_cnt_lm6_x),
	.dataa(un49_wbm_cur_st_i_0_a2),
	.datab(release_arb_cnt_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_i_RNO_6_.lut_mask=16'h4444;
defparam release_arb_cnt_i_RNO_6_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb release_arb_cnt_i_RNO_5_ (
	.combout(release_arb_cnt_lm5_x),
	.dataa(un49_wbm_cur_st_i_0_a2),
	.datab(release_arb_cnt_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_i_RNO_5_.lut_mask=16'h4444;
defparam release_arb_cnt_i_RNO_5_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb release_arb_cnt_RNO_4_ (
	.combout(release_arb_cnt_lm4_x),
	.dataa(un49_wbm_cur_st_i_0_a2),
	.datab(release_arb_cnt_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_RNO_4_.lut_mask=16'h4444;
defparam release_arb_cnt_RNO_4_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb release_arb_cnt_RNO_3_ (
	.combout(release_arb_cnt_lm3_x),
	.dataa(un49_wbm_cur_st_i_0_a2),
	.datab(release_arb_cnt_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_RNO_3_.lut_mask=16'h4444;
defparam release_arb_cnt_RNO_3_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb release_arb_cnt_RNO_2_ (
	.combout(release_arb_cnt_lm2_x),
	.dataa(un49_wbm_cur_st_i_0_a2),
	.datab(release_arb_cnt_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_RNO_2_.lut_mask=16'h4444;
defparam release_arb_cnt_RNO_2_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb release_arb_cnt_RNO_1_ (
	.combout(release_arb_cnt_lm1_x),
	.dataa(release_arb_cnt_c1_combout),
	.datab(un49_wbm_cur_st_i_0_a2),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_RNO_1_.lut_mask=16'h2222;
defparam release_arb_cnt_RNO_1_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb release_arb_cnt_RNO_0_ (
	.combout(release_arb_cnt_lm0_x),
	.dataa(release_arb_cnt_c0_combout),
	.datab(un49_wbm_cur_st_i_0_a2),
	.datac(VCC),
	.datad(VCC)
);
defparam release_arb_cnt_RNO_0_.lut_mask=16'h2222;
defparam release_arb_cnt_RNO_0_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_delay_cnt_RNO_3_ (
	.combout(ram_delay_cnt_lm3_x),
	.dataa(wbm_cur_st[2]),
	.datab(ram_delay_cnt_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_delay_cnt_RNO_3_.lut_mask=16'h8888;
defparam ram_delay_cnt_RNO_3_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_delay_cnt_RNO_2_ (
	.combout(ram_delay_cnt_lm2_x),
	.dataa(wbm_cur_st[2]),
	.datab(ram_delay_cnt_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_delay_cnt_RNO_2_.lut_mask=16'h8888;
defparam ram_delay_cnt_RNO_2_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_delay_cnt_RNO_1_ (
	.combout(ram_delay_cnt_lm1_x),
	.dataa(wbm_cur_st[2]),
	.datab(ram_delay_cnt_c1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_delay_cnt_RNO_1_.lut_mask=16'h8888;
defparam ram_delay_cnt_RNO_1_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb ram_delay_cnt_RNO_0_ (
	.combout(ram_delay_cnt_lm0_x),
	.dataa(wbm_cur_st[2]),
	.datab(ram_delay_cnt_c0_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_delay_cnt_RNO_0_.lut_mask=16'h8888;
defparam ram_delay_cnt_RNO_0_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb rd_cnt_i_RNO_18_ (
	.combout(rd_cnt_i_lm18_x),
	.dataa(un1_wbm_cur_st_5),
	.datab(rd_cnt_i_c18_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam rd_cnt_i_RNO_18_.lut_mask=16'h8888;
defparam rd_cnt_i_RNO_18_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb init_rd_bool_RNO (
	.combout(un2_init_rd_d1_0_g0),
	.dataa(init_rd_d1),
	.datab(init_rd_flt),
	.datac(VCC),
	.datad(VCC)
);
defparam init_rd_bool_RNO.lut_mask=16'h4444;
defparam init_rd_bool_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb restart_rd_bool_RNO (
	.combout(un2_restart_rd_d1_0_g0),
	.dataa(restart_rd_d1),
	.datab(restart_rd_flt),
	.datac(VCC),
	.datad(VCC)
);
defparam restart_rd_bool_RNO.lut_mask=16'h4444;
defparam restart_rd_bool_RNO.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_0_ (
	.combout(un1_addr_pipe[0]),
	.dataa(ack_i_cnt[8]),
	.datab(un31_wbm_cur_st),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_addr_pipe_0_.lut_mask=16'h2222;
defparam un1_addr_pipe_0_.sum_lutc_input="datac";
// @25:188
  cycloneii_lcell_comb wbm_cur_st_ns_i_o3_4_ (
	.combout(wbm_cur_st_ns_i_o3[4]),
	.dataa(wbm_cur_st[2]),
	.datab(release_arb_cnt[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cur_st_ns_i_o3_4_.lut_mask=16'h7777;
defparam wbm_cur_st_ns_i_o3_4_.sum_lutc_input="datac";
// @25:373
  cycloneii_lcell_comb wbm_fsm_proc_un10_release_arb_cnt_2 (
	.combout(un10_release_arb_cnt_2),
	.dataa(restart_rd_bool),
	.datab(release_arb_cnt[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_un10_release_arb_cnt_2.lut_mask=16'heeee;
defparam wbm_fsm_proc_un10_release_arb_cnt_2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNI1P0B_3_ (
	.combout(wbm_cyc_internal_0_0_g0_i_o4),
	.dataa(wbm_cur_st[3]),
	.datab(restart_rd_bool),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cur_st_RNI1P0B_3_.lut_mask=16'h7777;
defparam wbm_cur_st_RNI1P0B_3_.sum_lutc_input="datac";
// @25:526
  cycloneii_lcell_comb ram_ready_i_proc_ram_ready_i_2_1 (
	.combout(ram_ready_i_2_1),
	.dataa(ram_delay_cnt[3]),
	.datab(ram_delay_cnt[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_ready_i_proc_ram_ready_i_2_1.lut_mask=16'h8888;
defparam ram_ready_i_proc_ram_ready_i_2_1.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb wbm_cur_st_RNI5CO9_1_ (
	.combout(un49_wbm_cur_st_i_0_a2),
	.dataa(wbm_cur_st[2]),
	.datab(wbm_cur_st[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cur_st_RNI5CO9_1_.lut_mask=16'h1111;
defparam wbm_cur_st_RNI5CO9_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb first_rx_bool_i_RNO (
	.combout(first_rx_bool_0_0_g0),
	.dataa(first_rx_bool_i),
	.datab(wbm_cur_st[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam first_rx_bool_i_RNO.lut_mask=16'heeee;
defparam first_rx_bool_i_RNO.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_cur_rd_addr_10_21_ (
	.combout(cur_rd_addr_10_Z[21]),
	.dataa(rd_addr_reg_wbm_d2_21),
	.datab(rd_bank_val_i),
	.datac(cur_rd_addr_1_sqmuxa),
	.datad(VCC)
);
defparam wbm_fsm_proc_cur_rd_addr_10_21_.lut_mask=16'h3a3a;
defparam wbm_fsm_proc_cur_rd_addr_10_21_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_0_ (
	.combout(rd_cnt_i_5[0]),
	.dataa(rd_cnt[0]),
	.datab(wr_cnt_to_rd_0),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_0_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_0_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_1_ (
	.combout(rd_cnt_i_5[1]),
	.dataa(rd_cnt[1]),
	.datab(wr_cnt_to_rd_1),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_1_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_1_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_2_ (
	.combout(rd_cnt_i_5[2]),
	.dataa(rd_cnt[2]),
	.datab(wr_cnt_to_rd_2),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_2_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_2_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_3_ (
	.combout(rd_cnt_i_5[3]),
	.dataa(rd_cnt[3]),
	.datab(wr_cnt_to_rd_3),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_3_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_3_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_4_ (
	.combout(rd_cnt_i_5[4]),
	.dataa(rd_cnt[4]),
	.datab(wr_cnt_to_rd_4),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_4_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_4_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_5_ (
	.combout(rd_cnt_i_5[5]),
	.dataa(rd_cnt[5]),
	.datab(wr_cnt_to_rd_5),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_5_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_5_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_6_ (
	.combout(rd_cnt_i_5[6]),
	.dataa(rd_cnt[6]),
	.datab(wr_cnt_to_rd_6),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_6_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_6_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_7_ (
	.combout(rd_cnt_i_5[7]),
	.dataa(rd_cnt[7]),
	.datab(wr_cnt_to_rd_7),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_7_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_7_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_8_ (
	.combout(rd_cnt_i_5[8]),
	.dataa(rd_cnt[8]),
	.datab(wr_cnt_to_rd_8),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_8_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_8_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_9_ (
	.combout(rd_cnt_i_5[9]),
	.dataa(rd_cnt[9]),
	.datab(wr_cnt_to_rd_9),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_9_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_9_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_10_ (
	.combout(rd_cnt_i_5[10]),
	.dataa(rd_cnt[10]),
	.datab(wr_cnt_to_rd_10),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_10_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_10_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_11_ (
	.combout(rd_cnt_i_5[11]),
	.dataa(rd_cnt[11]),
	.datab(wr_cnt_to_rd_11),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_11_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_11_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_12_ (
	.combout(rd_cnt_i_5[12]),
	.dataa(rd_cnt[12]),
	.datab(wr_cnt_to_rd_12),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_12_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_12_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_13_ (
	.combout(rd_cnt_i_5[13]),
	.dataa(rd_cnt[13]),
	.datab(wr_cnt_to_rd_13),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_13_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_13_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_14_ (
	.combout(rd_cnt_i_5[14]),
	.dataa(rd_cnt[14]),
	.datab(wr_cnt_to_rd_14),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_14_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_14_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_15_ (
	.combout(rd_cnt_i_5[15]),
	.dataa(rd_cnt[15]),
	.datab(wr_cnt_to_rd_15),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_15_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_15_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_16_ (
	.combout(rd_cnt_i_5[16]),
	.dataa(rd_cnt[16]),
	.datab(wr_cnt_to_rd_16),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_16_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_16_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb rd_cnt_i_proc_rd_cnt_i_5_17_ (
	.combout(rd_cnt_i_5[17]),
	.dataa(rd_cnt[17]),
	.datab(wr_cnt_to_rd_17),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam rd_cnt_i_proc_rd_cnt_i_5_17_.lut_mask=16'hacac;
defparam rd_cnt_i_proc_rd_cnt_i_5_17_.sum_lutc_input="datac";
// @25:218
  cycloneii_lcell_comb addr_pipe_1_sqmuxa_cZ (
	.combout(addr_pipe_1_sqmuxa),
	.dataa(type_reg_wbm_d2_0),
	.datab(wbm_cur_st_i[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam addr_pipe_1_sqmuxa_cZ.lut_mask=16'h1111;
defparam addr_pipe_1_sqmuxa_cZ.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb un1_wbm_cur_st_1_i_a2_cZ (
	.combout(un1_wbm_cur_st_1_i_a2),
	.dataa(wbm_cur_st_i[4]),
	.datab(wbm_cur_st[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wbm_cur_st_1_i_a2_cZ.lut_mask=16'h2222;
defparam un1_wbm_cur_st_1_i_a2_cZ.sum_lutc_input="datac";
// @25:355
  cycloneii_lcell_comb wbm_fsm_proc_un1_rd_cnt_i_0 (
	.combout(un1_rd_cnt_i_0),
	.dataa(rd_cnt_i[13]),
	.datab(rd_cnt_i[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_un1_rd_cnt_i_0.lut_mask=16'h1111;
defparam wbm_fsm_proc_un1_rd_cnt_i_0.sum_lutc_input="datac";
// @25:355
  cycloneii_lcell_comb wbm_fsm_proc_un1_rd_cnt_i_7 (
	.combout(un1_rd_cnt_i_7),
	.dataa(rd_cnt_i[9]),
	.datab(rd_cnt_i[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_un1_rd_cnt_i_7.lut_mask=16'h1111;
defparam wbm_fsm_proc_un1_rd_cnt_i_7.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_0_1_ (
	.combout(un1_addr_pipe_0[1]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[7]),
	.datac(ram_words_left[7]),
	.datad(lt7_3)
);
defparam un1_addr_pipe_0_1_.lut_mask=16'hccd8;
defparam un1_addr_pipe_0_1_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_0_2_ (
	.combout(un1_addr_pipe_0[2]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[6]),
	.datac(ram_words_left[6]),
	.datad(lt7_3)
);
defparam un1_addr_pipe_0_2_.lut_mask=16'hccd8;
defparam un1_addr_pipe_0_2_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_0_3_ (
	.combout(un1_addr_pipe_0[3]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[5]),
	.datac(ram_words_left[5]),
	.datad(lt7_3)
);
defparam un1_addr_pipe_0_3_.lut_mask=16'hccd8;
defparam un1_addr_pipe_0_3_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_0_4_ (
	.combout(un1_addr_pipe_0[4]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[4]),
	.datac(ram_words_left[4]),
	.datad(lt7_3)
);
defparam un1_addr_pipe_0_4_.lut_mask=16'hccd8;
defparam un1_addr_pipe_0_4_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_0_5_ (
	.combout(un1_addr_pipe_0[5]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[3]),
	.datac(ram_words_left[3]),
	.datad(lt7_3)
);
defparam un1_addr_pipe_0_5_.lut_mask=16'hccd8;
defparam un1_addr_pipe_0_5_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_0_6_ (
	.combout(un1_addr_pipe_0[6]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[2]),
	.datac(ram_words_left[2]),
	.datad(lt7_3)
);
defparam un1_addr_pipe_0_6_.lut_mask=16'hccd8;
defparam un1_addr_pipe_0_6_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_0_7_ (
	.combout(un1_addr_pipe_0[7]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[1]),
	.datac(ram_words_left[1]),
	.datad(lt7_3)
);
defparam un1_addr_pipe_0_7_.lut_mask=16'hccd8;
defparam un1_addr_pipe_0_7_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_0_8_ (
	.combout(un1_addr_pipe_0[8]),
	.dataa(ram_words_left[8]),
	.datab(addr_pipe[0]),
	.datac(ram_words_left[0]),
	.datad(lt7_3)
);
defparam un1_addr_pipe_0_8_.lut_mask=16'hccd8;
defparam un1_addr_pipe_0_8_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m3s2 (
	.combout(ram_words_cnt_15_m3s2),
	.dataa(wbm_cur_st_i[4]),
	.datab(wbm_cur_st[0]),
	.datac(wbm_tga_o_2_sqmuxa),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m3s2.lut_mask=16'hdfdf;
defparam wbm_fsm_proc_ram_words_cnt_15_m3s2.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_a_3_ (
	.combout(wbm_tga_o_14_m2_a[3]),
	.dataa(addr_pipe[3]),
	.datab(rd_cnt_i[3]),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_ss0)
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_3_.lut_mask=16'h05f3;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_3_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_3_ (
	.combout(wbm_tga_o_14_m2[3]),
	.dataa(cur_rd_addr_3),
	.datab(ram_words_in_d2_3),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_m2_a[3])
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_3_.lut_mask=16'h50cf;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_3_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m3_0_ (
	.combout(ram_words_cnt_15_m3[0]),
	.dataa(ram_words_left[0]),
	.datab(wbm_cur_st_i[4]),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m3_0_.lut_mask=16'h0808;
defparam wbm_fsm_proc_ram_words_cnt_15_m3_0_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m3_1_ (
	.combout(ram_words_cnt_15_m3[1]),
	.dataa(ram_words_left[1]),
	.datab(wbm_cur_st_i[4]),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m3_1_.lut_mask=16'h0808;
defparam wbm_fsm_proc_ram_words_cnt_15_m3_1_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m3_2_ (
	.combout(ram_words_cnt_15_m3[2]),
	.dataa(ram_words_left[2]),
	.datab(wbm_cur_st_i[4]),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m3_2_.lut_mask=16'h0808;
defparam wbm_fsm_proc_ram_words_cnt_15_m3_2_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m3_3_ (
	.combout(ram_words_cnt_15_m3[3]),
	.dataa(ram_words_left[3]),
	.datab(wbm_cur_st_i[4]),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m3_3_.lut_mask=16'h0808;
defparam wbm_fsm_proc_ram_words_cnt_15_m3_3_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m3_4_ (
	.combout(ram_words_cnt_15_m3[4]),
	.dataa(ram_words_left[4]),
	.datab(wbm_cur_st_i[4]),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m3_4_.lut_mask=16'h0808;
defparam wbm_fsm_proc_ram_words_cnt_15_m3_4_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m3_5_ (
	.combout(ram_words_cnt_15_m3[5]),
	.dataa(ram_words_left[5]),
	.datab(wbm_cur_st_i[4]),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m3_5_.lut_mask=16'h0808;
defparam wbm_fsm_proc_ram_words_cnt_15_m3_5_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m3_6_ (
	.combout(ram_words_cnt_15_m3[6]),
	.dataa(ram_words_left[6]),
	.datab(wbm_cur_st_i[4]),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m3_6_.lut_mask=16'h0808;
defparam wbm_fsm_proc_ram_words_cnt_15_m3_6_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m3_7_ (
	.combout(ram_words_cnt_15_m3[7]),
	.dataa(ram_words_left[7]),
	.datab(wbm_cur_st_i[4]),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m3_7_.lut_mask=16'h0808;
defparam wbm_fsm_proc_ram_words_cnt_15_m3_7_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m3_8_ (
	.combout(ram_words_cnt_15_m3[8]),
	.dataa(ram_words_left[8]),
	.datab(wbm_cur_st_i[4]),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m3_8_.lut_mask=16'h0808;
defparam wbm_fsm_proc_ram_words_cnt_15_m3_8_.sum_lutc_input="datac";
// @67:597
  cycloneii_lcell_comb wbm_stb_internal_0_sqmuxa_2_cZ (
	.combout(wbm_stb_internal_0_sqmuxa_2),
	.dataa(release_arb_cnt[12]),
	.datab(restart_rd_bool),
	.datac(wbm_cur_st[2]),
	.datad(VCC)
);
defparam wbm_stb_internal_0_sqmuxa_2_cZ.lut_mask=16'he0e0;
defparam wbm_stb_internal_0_sqmuxa_2_cZ.sum_lutc_input="datac";
// @25:188
  cycloneii_lcell_comb wbm_cur_st_ns_0_a3_2_ (
	.combout(wbm_cur_st_ns_0_a3[2]),
	.dataa(restart_rd_bool),
	.datab(wbm_cur_st[3]),
	.datac(rd_gnt),
	.datad(VCC)
);
defparam wbm_cur_st_ns_0_a3_2_.lut_mask=16'h4040;
defparam wbm_cur_st_ns_0_a3_2_.sum_lutc_input="datac";
// @25:218
  cycloneii_lcell_comb addr_pipe_1_sqmuxa_1_cZ (
	.combout(addr_pipe_1_sqmuxa_1),
	.dataa(init_rd_bool),
	.datab(restart_rd_bool),
	.datac(type_reg_wbm_d2_0),
	.datad(VCC)
);
defparam addr_pipe_1_sqmuxa_1_cZ.lut_mask=16'h2020;
defparam addr_pipe_1_sqmuxa_1_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb init_rd_bool_RNI6SOC (
	.combout(wbm_cur_st_ns_0_0_1__g1),
	.dataa(init_rd_bool),
	.datab(restart_rd_bool),
	.datac(wbm_cur_st_i[4]),
	.datad(VCC)
);
defparam init_rd_bool_RNI6SOC.lut_mask=16'h0202;
defparam init_rd_bool_RNI6SOC.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_a_7_ (
	.combout(wbm_tga_o_14_m2_a[7]),
	.dataa(addr_pipe[7]),
	.datab(rd_cnt_i[7]),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_ss0)
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_7_.lut_mask=16'h05f3;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_7_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_7_ (
	.combout(wbm_tga_o_14_m2[7]),
	.dataa(cur_rd_addr_7),
	.datab(ram_words_in_d2_7),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_m2_a[7])
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_7_.lut_mask=16'h50cf;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_7_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_a_6_ (
	.combout(wbm_tga_o_14_m2_a[6]),
	.dataa(addr_pipe[6]),
	.datab(rd_cnt_i[6]),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_ss0)
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_6_.lut_mask=16'h05f3;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_6_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_6_ (
	.combout(wbm_tga_o_14_m2[6]),
	.dataa(cur_rd_addr_6),
	.datab(ram_words_in_d2_6),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_m2_a[6])
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_6_.lut_mask=16'h50cf;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_6_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_a_5_ (
	.combout(wbm_tga_o_14_m2_a[5]),
	.dataa(addr_pipe[5]),
	.datab(rd_cnt_i[5]),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_ss0)
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_5_.lut_mask=16'h05f3;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_5_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_5_ (
	.combout(wbm_tga_o_14_m2[5]),
	.dataa(cur_rd_addr_5),
	.datab(ram_words_in_d2_5),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_m2_a[5])
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_5_.lut_mask=16'h50cf;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_5_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_a_4_ (
	.combout(wbm_tga_o_14_m2_a[4]),
	.dataa(addr_pipe[4]),
	.datab(rd_cnt_i[4]),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_ss0)
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_4_.lut_mask=16'h05f3;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_4_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_4_ (
	.combout(wbm_tga_o_14_m2[4]),
	.dataa(cur_rd_addr_4),
	.datab(ram_words_in_d2_4),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_m2_a[4])
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_4_.lut_mask=16'h50cf;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_4_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_a_2_ (
	.combout(wbm_tga_o_14_m2_a[2]),
	.dataa(addr_pipe[2]),
	.datab(rd_cnt_i[2]),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_ss0)
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_2_.lut_mask=16'h05f3;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_2_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_2_ (
	.combout(wbm_tga_o_14_m2[2]),
	.dataa(cur_rd_addr_2),
	.datab(ram_words_in_d2_2),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_m2_a[2])
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_2_.lut_mask=16'h50cf;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_2_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_a_1_ (
	.combout(wbm_tga_o_14_m2_a[1]),
	.dataa(addr_pipe[1]),
	.datab(rd_cnt_i[1]),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_ss0)
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_1_.lut_mask=16'h05f3;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_1_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_1_ (
	.combout(wbm_tga_o_14_m2[1]),
	.dataa(cur_rd_addr_1),
	.datab(ram_words_in_d2_1),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_m2_a[1])
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_1_.lut_mask=16'h50cf;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_1_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_a_0_ (
	.combout(wbm_tga_o_14_m2_a[0]),
	.dataa(addr_pipe[0]),
	.datab(rd_cnt_i[0]),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_ss0)
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_0_.lut_mask=16'h05f3;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_a_0_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_m2_0_ (
	.combout(wbm_tga_o_14_m2[0]),
	.dataa(cur_rd_addr_0),
	.datab(ram_words_in_d2_0),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_m2_a[0])
);
defparam wbm_fsm_proc_wbm_tga_o_14_m2_0_.lut_mask=16'h50cf;
defparam wbm_fsm_proc_wbm_tga_o_14_m2_0_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m2_8_ (
	.combout(ram_words_cnt_15_m2[8]),
	.dataa(ram_words_in_d2_8),
	.datab(rd_cnt_i[8]),
	.datac(ram_words_cnt_15_m2s2),
	.datad(wbm_tga_o_14_ss0)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m2_8_.lut_mask=16'ha00c;
defparam wbm_fsm_proc_ram_words_cnt_15_m2_8_.sum_lutc_input="datac";
// @25:412
  cycloneii_lcell_comb un1_wbm_cur_st_5_cZ (
	.combout(un1_wbm_cur_st_5),
	.dataa(first_rx_bool_i),
	.datab(bank_switch_1),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam un1_wbm_cur_st_5_cZ.lut_mask=16'h0b0b;
defparam un1_wbm_cur_st_5_cZ.sum_lutc_input="datac";
// @25:188
  cycloneii_lcell_comb wbm_cur_st_ns_i_a3_0_1_4_ (
	.combout(wbm_cur_st_ns_i_a3_0_1[4]),
	.dataa(wbm_cur_st[3]),
	.datab(wbm_cur_st[2]),
	.datac(wbm_cur_st_i[4]),
	.datad(VCC)
);
defparam wbm_cur_st_ns_i_a3_0_1_4_.lut_mask=16'h1010;
defparam wbm_cur_st_ns_i_a3_0_1_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_ready_RNO (
	.combout(un19_ram_ready_sr_0_g0),
	.dataa(ram_ready_sr[0]),
	.datab(ram_ready_sr[1]),
	.datac(ram_ready_sr[2]),
	.datad(ram_ready_sr[3])
);
defparam ram_ready_RNO.lut_mask=16'hfffe;
defparam ram_ready_RNO.sum_lutc_input="datac";
// @25:188
  cycloneii_lcell_comb wbm_cur_st_ns_0_a3_0_ (
	.combout(wbm_cur_st_ns_0_a3[0]),
	.dataa(restart_rd_bool),
	.datab(init_rd_bool),
	.datac(wbm_cur_st_i[4]),
	.datad(VCC)
);
defparam wbm_cur_st_ns_0_a3_0_.lut_mask=16'h0101;
defparam wbm_cur_st_ns_0_a3_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_ready_i_RNO (
	.combout(ram_ready_i_2_0_g0),
	.dataa(ram_delay_cnt[2]),
	.datab(ram_delay_cnt[3]),
	.datac(ram_delay_cnt[0]),
	.datad(wbm_cur_st[2])
);
defparam ram_ready_i_RNO.lut_mask=16'h0800;
defparam ram_ready_i_RNO.sum_lutc_input="datac";
// @25:237
  cycloneii_lcell_comb wbm_tga_o_3_sqmuxa_cZ (
	.combout(wbm_tga_o_3_sqmuxa),
	.dataa(type_reg_wbm_d2_0),
	.datab(wbm_cur_st[3]),
	.datac(ram_words_in_d2_8),
	.datad(lt7_1)
);
defparam wbm_tga_o_3_sqmuxa_cZ.lut_mask=16'h0008;
defparam wbm_tga_o_3_sqmuxa_cZ.sum_lutc_input="datac";
// @25:188
  cycloneii_lcell_comb wbm_tga_o_2_sqmuxa_cZ (
	.combout(wbm_tga_o_2_sqmuxa),
	.dataa(type_reg_wbm_d2_0),
	.datab(wbm_cur_st[1]),
	.datac(ram_words_left[8]),
	.datad(lt7_2)
);
defparam wbm_tga_o_2_sqmuxa_cZ.lut_mask=16'hfff7;
defparam wbm_tga_o_2_sqmuxa_cZ.sum_lutc_input="datac";
// @25:328
  cycloneii_lcell_comb wbm_fsm_proc_un10_type_reglt18_5 (
	.combout(un10_type_reglt18_5),
	.dataa(rd_cnt_i[16]),
	.datab(rd_cnt_i[17]),
	.datac(rd_cnt_i[18]),
	.datad(VCC)
);
defparam wbm_fsm_proc_un10_type_reglt18_5.lut_mask=16'hfefe;
defparam wbm_fsm_proc_un10_type_reglt18_5.sum_lutc_input="datac";
// @25:328
  cycloneii_lcell_comb wbm_fsm_proc_un10_type_reglt18_6 (
	.combout(un10_type_reglt18_6),
	.dataa(rd_cnt_i[10]),
	.datab(rd_cnt_i[11]),
	.datac(rd_cnt_i[8]),
	.datad(rd_cnt_i[9])
);
defparam wbm_fsm_proc_un10_type_reglt18_6.lut_mask=16'hfffe;
defparam wbm_fsm_proc_un10_type_reglt18_6.sum_lutc_input="datac";
// @25:328
  cycloneii_lcell_comb wbm_fsm_proc_un10_type_reglt18_7 (
	.combout(un10_type_reglt18_7),
	.dataa(rd_cnt_i[14]),
	.datab(rd_cnt_i[15]),
	.datac(rd_cnt_i[12]),
	.datad(rd_cnt_i[13])
);
defparam wbm_fsm_proc_un10_type_reglt18_7.lut_mask=16'hfffe;
defparam wbm_fsm_proc_un10_type_reglt18_7.sum_lutc_input="datac";
// @25:281
  cycloneii_lcell_comb wbm_fsm_proc_un24_ram_words_cnt_4 (
	.combout(un24_ram_words_cnt_4),
	.dataa(ram_words_left[0]),
	.datab(ram_words_left[4]),
	.datac(ram_words_left[5]),
	.datad(VCC)
);
defparam wbm_fsm_proc_un24_ram_words_cnt_4.lut_mask=16'h0101;
defparam wbm_fsm_proc_un24_ram_words_cnt_4.sum_lutc_input="datac";
// @25:281
  cycloneii_lcell_comb wbm_fsm_proc_un24_ram_words_cnt_5 (
	.combout(un24_ram_words_cnt_5),
	.dataa(ram_words_left[2]),
	.datab(ram_words_left[7]),
	.datac(ram_words_left[1]),
	.datad(ram_words_left[3])
);
defparam wbm_fsm_proc_un24_ram_words_cnt_5.lut_mask=16'h0001;
defparam wbm_fsm_proc_un24_ram_words_cnt_5.sum_lutc_input="datac";
// @25:465
  cycloneii_lcell_comb ack_i_cnt_proc_un12_wbm_ack_ilt8_4 (
	.combout(un12_wbm_ack_ilt8_4),
	.dataa(ack_i_cnt[2]),
	.datab(ack_i_cnt[3]),
	.datac(ack_i_cnt[6]),
	.datad(VCC)
);
defparam ack_i_cnt_proc_un12_wbm_ack_ilt8_4.lut_mask=16'hfefe;
defparam ack_i_cnt_proc_un12_wbm_ack_ilt8_4.sum_lutc_input="datac";
// @25:465
  cycloneii_lcell_comb ack_i_cnt_proc_un12_wbm_ack_ilt8_5 (
	.combout(un12_wbm_ack_ilt8_5),
	.dataa(ack_i_cnt[1]),
	.datab(ack_i_cnt[7]),
	.datac(ack_i_cnt[5]),
	.datad(ack_i_cnt[8])
);
defparam ack_i_cnt_proc_un12_wbm_ack_ilt8_5.lut_mask=16'hfffe;
defparam ack_i_cnt_proc_un12_wbm_ack_ilt8_5.sum_lutc_input="datac";
// @25:278
  cycloneii_lcell_comb wbm_fsm_proc_un20_ram_words_cnt_4 (
	.combout(un20_ram_words_cnt_4),
	.dataa(ram_words_cnt[4]),
	.datab(ram_words_cnt[5]),
	.datac(ram_words_cnt[2]),
	.datad(VCC)
);
defparam wbm_fsm_proc_un20_ram_words_cnt_4.lut_mask=16'h0101;
defparam wbm_fsm_proc_un20_ram_words_cnt_4.sum_lutc_input="datac";
// @25:278
  cycloneii_lcell_comb wbm_fsm_proc_un20_ram_words_cnt_5 (
	.combout(un20_ram_words_cnt_5),
	.dataa(ram_words_cnt[0]),
	.datab(ram_words_cnt[6]),
	.datac(ram_words_cnt[1]),
	.datad(ram_words_cnt[8])
);
defparam wbm_fsm_proc_un20_ram_words_cnt_5.lut_mask=16'h0001;
defparam wbm_fsm_proc_un20_ram_words_cnt_5.sum_lutc_input="datac";
// @25:355
  cycloneii_lcell_comb wbm_fsm_proc_un1_rd_cnt_i_10 (
	.combout(un1_rd_cnt_i_10),
	.dataa(rd_cnt_i[0]),
	.datab(rd_cnt_i[16]),
	.datac(rd_cnt_i[14]),
	.datad(rd_cnt_i[15])
);
defparam wbm_fsm_proc_un1_rd_cnt_i_10.lut_mask=16'h0001;
defparam wbm_fsm_proc_un1_rd_cnt_i_10.sum_lutc_input="datac";
// @25:355
  cycloneii_lcell_comb wbm_fsm_proc_un1_rd_cnt_i_11 (
	.combout(un1_rd_cnt_i_11),
	.dataa(rd_cnt_i[3]),
	.datab(rd_cnt_i[18]),
	.datac(rd_cnt_i[1]),
	.datad(rd_cnt_i[17])
);
defparam wbm_fsm_proc_un1_rd_cnt_i_11.lut_mask=16'h0001;
defparam wbm_fsm_proc_un1_rd_cnt_i_11.sum_lutc_input="datac";
// @25:355
  cycloneii_lcell_comb wbm_fsm_proc_un1_rd_cnt_i_12 (
	.combout(un1_rd_cnt_i_12),
	.dataa(rd_cnt_i[4]),
	.datab(rd_cnt_i[7]),
	.datac(rd_cnt_i[2]),
	.datad(rd_cnt_i[5])
);
defparam wbm_fsm_proc_un1_rd_cnt_i_12.lut_mask=16'h0001;
defparam wbm_fsm_proc_un1_rd_cnt_i_12.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb neg_cyc_bool_RNO_0 (
	.combout(neg_cyc_bool_0_sqmuxa_0_g0_4),
	.dataa(ack_i_cnt[4]),
	.datab(ack_i_cnt[5]),
	.datac(ack_i_cnt[2]),
	.datad(ack_i_cnt[3])
);
defparam neg_cyc_bool_RNO_0.lut_mask=16'h0001;
defparam neg_cyc_bool_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb neg_cyc_bool_RNO_1 (
	.combout(neg_cyc_bool_0_sqmuxa_0_g0_5),
	.dataa(ack_i_cnt[1]),
	.datab(ack_i_cnt[7]),
	.datac(ack_i_cnt[6]),
	.datad(ack_i_cnt[8])
);
defparam neg_cyc_bool_RNO_1.lut_mask=16'h0001;
defparam neg_cyc_bool_RNO_1.sum_lutc_input="datac";
// @25:188
  cycloneii_lcell_comb ram_addr_in_i_1_sqmuxa_1_0_cZ (
	.combout(ram_addr_in_i_1_sqmuxa_1_0),
	.dataa(release_arb_cnt[12]),
	.datab(restart_rd_bool),
	.datac(wbm_cur_st[2]),
	.datad(VCC)
);
defparam ram_addr_in_i_1_sqmuxa_1_0_cZ.lut_mask=16'h1010;
defparam ram_addr_in_i_1_sqmuxa_1_0_cZ.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_1_ (
	.combout(un1_addr_pipe[1]),
	.dataa(ack_i_cnt[7]),
	.datab(un31_wbm_cur_st),
	.datac(un1_addr_pipe_0[1]),
	.datad(VCC)
);
defparam un1_addr_pipe_1_.lut_mask=16'he2e2;
defparam un1_addr_pipe_1_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_2_ (
	.combout(un1_addr_pipe[2]),
	.dataa(ack_i_cnt[6]),
	.datab(un31_wbm_cur_st),
	.datac(un1_addr_pipe_0[2]),
	.datad(VCC)
);
defparam un1_addr_pipe_2_.lut_mask=16'he2e2;
defparam un1_addr_pipe_2_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_3_ (
	.combout(un1_addr_pipe[3]),
	.dataa(ack_i_cnt[5]),
	.datab(un31_wbm_cur_st),
	.datac(un1_addr_pipe_0[3]),
	.datad(VCC)
);
defparam un1_addr_pipe_3_.lut_mask=16'he2e2;
defparam un1_addr_pipe_3_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_4_ (
	.combout(un1_addr_pipe[4]),
	.dataa(ack_i_cnt[4]),
	.datab(un31_wbm_cur_st),
	.datac(un1_addr_pipe_0[4]),
	.datad(VCC)
);
defparam un1_addr_pipe_4_.lut_mask=16'he2e2;
defparam un1_addr_pipe_4_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_5_ (
	.combout(un1_addr_pipe[5]),
	.dataa(ack_i_cnt[3]),
	.datab(un31_wbm_cur_st),
	.datac(un1_addr_pipe_0[5]),
	.datad(VCC)
);
defparam un1_addr_pipe_5_.lut_mask=16'he2e2;
defparam un1_addr_pipe_5_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_6_ (
	.combout(un1_addr_pipe[6]),
	.dataa(ack_i_cnt[2]),
	.datab(un31_wbm_cur_st),
	.datac(un1_addr_pipe_0[6]),
	.datad(VCC)
);
defparam un1_addr_pipe_6_.lut_mask=16'he2e2;
defparam un1_addr_pipe_6_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_7_ (
	.combout(un1_addr_pipe[7]),
	.dataa(ack_i_cnt[1]),
	.datab(un31_wbm_cur_st),
	.datac(un1_addr_pipe_0[7]),
	.datad(VCC)
);
defparam un1_addr_pipe_7_.lut_mask=16'he2e2;
defparam un1_addr_pipe_7_.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_addr_pipe_8_ (
	.combout(un1_addr_pipe[8]),
	.dataa(ack_i_cnt[0]),
	.datab(un31_wbm_cur_st),
	.datac(un1_addr_pipe_0[8]),
	.datad(VCC)
);
defparam un1_addr_pipe_8_.lut_mask=16'he2e2;
defparam un1_addr_pipe_8_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m4_0_ (
	.combout(ram_words_cnt_15_m4[0]),
	.dataa(un1_wbm_cur_st_7_0_o2),
	.datab(un1_dat_1st_bool_0_sqmuxa_5_add0),
	.datac(wbm_tga_o_14_m2[0]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m4_0_.lut_mask=16'he4e4;
defparam wbm_fsm_proc_ram_words_cnt_15_m4_0_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m4_1_ (
	.combout(ram_words_cnt_15_m4[1]),
	.dataa(un1_wbm_cur_st_7_0_o2),
	.datab(un1_dat_1st_bool_0_sqmuxa_5_add1),
	.datac(wbm_tga_o_14_m2[1]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m4_1_.lut_mask=16'he4e4;
defparam wbm_fsm_proc_ram_words_cnt_15_m4_1_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m4_2_ (
	.combout(ram_words_cnt_15_m4[2]),
	.dataa(un1_wbm_cur_st_7_0_o2),
	.datab(un1_dat_1st_bool_0_sqmuxa_5_add2),
	.datac(wbm_tga_o_14_m2[2]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m4_2_.lut_mask=16'he4e4;
defparam wbm_fsm_proc_ram_words_cnt_15_m4_2_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m4_3_ (
	.combout(ram_words_cnt_15_m4[3]),
	.dataa(un1_wbm_cur_st_7_0_o2),
	.datab(un1_dat_1st_bool_0_sqmuxa_5_add3),
	.datac(wbm_tga_o_14_m2[3]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m4_3_.lut_mask=16'he4e4;
defparam wbm_fsm_proc_ram_words_cnt_15_m4_3_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m4_4_ (
	.combout(ram_words_cnt_15_m4[4]),
	.dataa(un1_wbm_cur_st_7_0_o2),
	.datab(un1_dat_1st_bool_0_sqmuxa_5_add4),
	.datac(wbm_tga_o_14_m2[4]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m4_4_.lut_mask=16'he4e4;
defparam wbm_fsm_proc_ram_words_cnt_15_m4_4_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m4_5_ (
	.combout(ram_words_cnt_15_m4[5]),
	.dataa(un1_wbm_cur_st_7_0_o2),
	.datab(un1_dat_1st_bool_0_sqmuxa_5_add5),
	.datac(wbm_tga_o_14_m2[5]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m4_5_.lut_mask=16'he4e4;
defparam wbm_fsm_proc_ram_words_cnt_15_m4_5_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m4_6_ (
	.combout(ram_words_cnt_15_m4[6]),
	.dataa(un1_wbm_cur_st_7_0_o2),
	.datab(un1_dat_1st_bool_0_sqmuxa_5_add6),
	.datac(wbm_tga_o_14_m2[6]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m4_6_.lut_mask=16'he4e4;
defparam wbm_fsm_proc_ram_words_cnt_15_m4_6_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m4_7_ (
	.combout(ram_words_cnt_15_m4[7]),
	.dataa(un1_wbm_cur_st_7_0_o2),
	.datab(un1_dat_1st_bool_0_sqmuxa_5_add7),
	.datac(wbm_tga_o_14_m2[7]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m4_7_.lut_mask=16'he4e4;
defparam wbm_fsm_proc_ram_words_cnt_15_m4_7_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb un1_wbm_cur_st_7_0_o2_cZ (
	.combout(un1_wbm_cur_st_7_0_o2),
	.dataa(rd_gnt),
	.datab(restart_rd_bool),
	.datac(wbm_cur_st[3]),
	.datad(wbm_cur_st[2])
);
defparam un1_wbm_cur_st_7_0_o2_cZ.lut_mask=16'h002f;
defparam un1_wbm_cur_st_7_0_o2_cZ.sum_lutc_input="datac";
// @25:188
  cycloneii_lcell_comb cur_rd_addr_1_sqmuxa_cZ (
	.combout(cur_rd_addr_1_sqmuxa),
	.dataa(init_rd_bool),
	.datab(restart_rd_bool),
	.datac(type_reg_wbm_d2_0),
	.datad(wbm_cur_st_i[4])
);
defparam cur_rd_addr_1_sqmuxa_cZ.lut_mask=16'hffdf;
defparam cur_rd_addr_1_sqmuxa_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_3_ (
	.combout(wbm_cur_st_ns_0_0_1__g0_0),
	.dataa(restart_rd_bool),
	.datab(wbm_cur_st[3]),
	.datac(rd_gnt),
	.datad(wbm_cur_st_ns_0_0_1__g1)
);
defparam wbm_cur_st_RNO_3_.lut_mask=16'hff04;
defparam wbm_cur_st_RNO_3_.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m4_8_ (
	.combout(ram_words_cnt_15_m4[8]),
	.dataa(un1_wbm_cur_st_7_0_o2),
	.datab(un1_dat_1st_bool_0_sqmuxa_5_add8),
	.datac(ram_words_cnt_15_m2[8]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m4_8_.lut_mask=16'he4e4;
defparam wbm_fsm_proc_ram_words_cnt_15_m4_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_ready_i_proc_ram_ready_i_2_1_RNI02S7 (
	.combout(r_174_0_g2_i),
	.dataa(ram_delay_cnt[0]),
	.datab(wbm_cur_st[2]),
	.datac(ram_delay_cnt[1]),
	.datad(ram_ready_i_2_1)
);
defparam ram_ready_i_proc_ram_ready_i_2_1_RNI02S7.lut_mask=16'hf7ff;
defparam ram_ready_i_proc_ram_ready_i_2_1_RNI02S7.sum_lutc_input="datac";
// @25:355
  cycloneii_lcell_comb wbm_fsm_proc_un1_rd_cnt_i_15 (
	.combout(un1_rd_cnt_i_15),
	.dataa(rd_cnt_i[8]),
	.datab(rd_cnt_i[11]),
	.datac(un1_rd_cnt_i_7),
	.datad(un1_rd_cnt_i_12)
);
defparam wbm_fsm_proc_un1_rd_cnt_i_15.lut_mask=16'h1000;
defparam wbm_fsm_proc_un1_rd_cnt_i_15.sum_lutc_input="datac";
// @25:320
  cycloneii_lcell_comb ram_addr_in_i_0_sqmuxa_cZ (
	.combout(ram_addr_in_i_0_sqmuxa),
	.dataa(wbm_cur_st[1]),
	.datab(wr_gnt_i_i),
	.datac(wbs_ack_o_i),
	.datad(VCC)
);
defparam ram_addr_in_i_0_sqmuxa_cZ.lut_mask=16'h0808;
defparam ram_addr_in_i_0_sqmuxa_cZ.sum_lutc_input="datac";
// @25:278
  cycloneii_lcell_comb wbm_fsm_proc_un20_ram_words_cnt (
	.combout(un20_ram_words_cnt),
	.dataa(ram_words_cnt[3]),
	.datab(ram_words_cnt[7]),
	.datac(un20_ram_words_cnt_4),
	.datad(un20_ram_words_cnt_5)
);
defparam wbm_fsm_proc_un20_ram_words_cnt.lut_mask=16'h1000;
defparam wbm_fsm_proc_un20_ram_words_cnt.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb neg_cyc_bool_RNO (
	.combout(neg_cyc_bool_0_sqmuxa_0_g0),
	.dataa(neg_cyc_bool_0_sqmuxa_0_g0_4),
	.datab(neg_cyc_bool_0_sqmuxa_0_g0_5),
	.datac(neg_cyc_bool_0_sqmuxa_1),
	.datad(VCC)
);
defparam neg_cyc_bool_RNO.lut_mask=16'h8080;
defparam neg_cyc_bool_RNO.sum_lutc_input="datac";
// @25:281
  cycloneii_lcell_comb wbm_fsm_proc_un24_ram_words_cnt (
	.combout(un24_ram_words_cnt),
	.dataa(ram_words_left[6]),
	.datab(ram_words_left[8]),
	.datac(un24_ram_words_cnt_4),
	.datad(un24_ram_words_cnt_5)
);
defparam wbm_fsm_proc_un24_ram_words_cnt.lut_mask=16'h1000;
defparam wbm_fsm_proc_un24_ram_words_cnt.sum_lutc_input="datac";
// @25:465
  cycloneii_lcell_comb ack_i_cnt_proc_un12_wbm_ack_ilt8 (
	.combout(un12_wbm_ack_ilt8),
	.dataa(ack_i_cnt[0]),
	.datab(ack_i_cnt[4]),
	.datac(un12_wbm_ack_ilt8_4),
	.datad(un12_wbm_ack_ilt8_5)
);
defparam ack_i_cnt_proc_un12_wbm_ack_ilt8.lut_mask=16'hfffe;
defparam ack_i_cnt_proc_un12_wbm_ack_ilt8.sum_lutc_input="datac";
// @25:355
  cycloneii_lcell_comb wbm_fsm_proc_un1_rd_cnt_i_16 (
	.combout(un1_rd_cnt_i_16),
	.dataa(rd_cnt_i[10]),
	.datab(un1_rd_cnt_i_0),
	.datac(un1_rd_cnt_i_10),
	.datad(un1_rd_cnt_i_11)
);
defparam wbm_fsm_proc_un1_rd_cnt_i_16.lut_mask=16'h4000;
defparam wbm_fsm_proc_un1_rd_cnt_i_16.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb un1_wbm_cur_st_13_1_cZ (
	.combout(un1_wbm_cur_st_13_1),
	.dataa(wbm_cur_st[1]),
	.datab(wbm_cur_st[3]),
	.datac(wbm_cur_st_i[4]),
	.datad(addr_pipe_1_sqmuxa_1)
);
defparam un1_wbm_cur_st_13_1_cZ.lut_mask=16'heeef;
defparam un1_wbm_cur_st_13_1_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb err_i_status_RNO (
	.combout(err_i_status_2_0_g0),
	.dataa(err_i_status),
	.datab(wbm_cur_st_i[4]),
	.datac(wr_gnt_i_i),
	.datad(wbs_err_o)
);
defparam err_i_status_RNO.lut_mask=16'hc888;
defparam err_i_status_RNO.sum_lutc_input="datac";
// @25:328
  cycloneii_lcell_comb wbm_fsm_proc_un10_type_reglto18 (
	.combout(un10_type_reglto18),
	.dataa(un10_type_reglt18_5),
	.datab(un10_type_reglt18_6),
	.datac(un10_type_reglt18_7),
	.datad(lt7_0)
);
defparam wbm_fsm_proc_un10_type_reglto18.lut_mask=16'hfffe;
defparam wbm_fsm_proc_un10_type_reglto18.sum_lutc_input="datac";
// @25:246
  cycloneii_lcell_comb wbm_fsm_proc_un11_arbiter_gntlto18 (
	.combout(un11_arbiter_gntlto18),
	.dataa(un10_type_reglt18_5),
	.datab(un10_type_reglt18_6),
	.datac(un10_type_reglt18_7),
	.datad(lt7)
);
defparam wbm_fsm_proc_un11_arbiter_gntlto18.lut_mask=16'hfffe;
defparam wbm_fsm_proc_un11_arbiter_gntlto18.sum_lutc_input="datac";
// @25:355
  cycloneii_lcell_comb wbm_fsm_proc_un1_rd_cnt_i (
	.combout(un1_rd_cnt_i),
	.dataa(un1_rd_cnt_i_15),
	.datab(un1_rd_cnt_i_16),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_un1_rd_cnt_i.lut_mask=16'h7777;
defparam wbm_fsm_proc_un1_rd_cnt_i.sum_lutc_input="datac";
// @25:278
  cycloneii_lcell_comb ram_addr_in_i_0_sqmuxa_1_cZ (
	.combout(ram_addr_in_i_0_sqmuxa_1),
	.dataa(dat_1st_bool_i_0),
	.datab(un20_ram_words_cnt),
	.datac(rd_wbm_stall_i),
	.datad(VCC)
);
defparam ram_addr_in_i_0_sqmuxa_1_cZ.lut_mask=16'h3131;
defparam ram_addr_in_i_0_sqmuxa_1_cZ.sum_lutc_input="datac";
// @25:281
  cycloneii_lcell_comb ram_words_left_0_sqmuxa_cZ (
	.combout(ram_words_left_0_sqmuxa),
	.dataa(release_arb_cnt[12]),
	.datab(restart_rd_bool),
	.datac(un24_ram_words_cnt),
	.datad(un20_ram_words_cnt)
);
defparam ram_words_left_0_sqmuxa_cZ.lut_mask=16'h0100;
defparam ram_words_left_0_sqmuxa_cZ.sum_lutc_input="datac";
// @25:274
  cycloneii_lcell_comb un1_release_arb_cnt_1_cZ (
	.combout(un1_release_arb_cnt_1),
	.dataa(release_arb_cnt[12]),
	.datab(restart_rd_bool),
	.datac(un20_ram_words_cnt),
	.datad(rd_wbm_stall_i)
);
defparam un1_release_arb_cnt_1_cZ.lut_mask=16'hefee;
defparam un1_release_arb_cnt_1_cZ.sum_lutc_input="datac";
// @25:296
  cycloneii_lcell_comb dat_1st_bool_0_sqmuxa_cZ (
	.combout(dat_1st_bool_0_sqmuxa),
	.dataa(release_arb_cnt[12]),
	.datab(restart_rd_bool),
	.datac(un20_ram_words_cnt),
	.datad(rd_wbm_stall_i)
);
defparam dat_1st_bool_0_sqmuxa_cZ.lut_mask=16'h0001;
defparam dat_1st_bool_0_sqmuxa_cZ.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb ack_i_cnt_proc_un31_wbm_cur_st (
	.combout(un31_wbm_cur_st),
	.dataa(wbm_cur_st[1]),
	.datab(wbm_cur_st[3]),
	.datac(un12_wbm_ack_ilt8),
	.datad(VCC)
);
defparam ack_i_cnt_proc_un31_wbm_cur_st.lut_mask=16'hcece;
defparam ack_i_cnt_proc_un31_wbm_cur_st.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_stb_internal_RNO (
	.combout(wbm_stb_internal_0_0_g2_0_282),
	.dataa(rd_gnt),
	.datab(wbm_cur_st[3]),
	.datac(wbm_cur_st[2]),
	.datad(un20_ram_words_cnt)
);
defparam wbm_stb_internal_RNO.lut_mask=16'h88f8;
defparam wbm_stb_internal_RNO.sum_lutc_input="datac";
// @27:344
  cycloneii_lcell_comb un1_arbiter_gnt_1_0_ (
	.combout(un1_arbiter_gnt_1[0]),
	.dataa(ram_words_in_d2_8),
	.datab(type_reg_wbm_d2_0),
	.datac(lt7_1),
	.datad(un11_arbiter_gntlto18)
);
defparam un1_arbiter_gnt_1_0_.lut_mask=16'hfbc8;
defparam un1_arbiter_gnt_1_0_.sum_lutc_input="datac";
// @27:344
  cycloneii_lcell_comb un1_type_reg_0_ (
	.combout(un1_type_reg[0]),
	.dataa(ram_words_left[8]),
	.datab(type_reg_wbm_d2_0),
	.datac(lt7_2),
	.datad(un10_type_reglto18)
);
defparam un1_type_reg_0_.lut_mask=16'hfbc8;
defparam un1_type_reg_0_.sum_lutc_input="datac";
// @25:466
  cycloneii_lcell_comb neg_cyc_bool_0_sqmuxa_1_cZ (
	.combout(neg_cyc_bool_0_sqmuxa_1),
	.dataa(wr_gnt_i_i),
	.datab(un12_wbm_ack_ilt8),
	.datac(un31_wbm_cur_st),
	.datad(wbs_ack_o_i)
);
defparam neg_cyc_bool_0_sqmuxa_1_cZ.lut_mask=16'h0008;
defparam neg_cyc_bool_0_sqmuxa_1_cZ.sum_lutc_input="datac";
// @25:456
  cycloneii_lcell_comb un1_wbm_ack_i_8_ (
	.combout(un1_wbm_ack_i_combout[8]),
	.dataa(wr_gnt_i_i),
	.datab(un12_wbm_ack_ilt8),
	.datac(un31_wbm_cur_st),
	.datad(wbs_ack_o_i)
);
defparam un1_wbm_ack_i_8_.lut_mask=16'hf0f8;
defparam un1_wbm_ack_i_8_.sum_lutc_input="datac";
// @25:355
  cycloneii_lcell_comb wbm_fsm_proc_un2_rd_cnt_i (
	.combout(un2_rd_cnt_i),
	.dataa(err_i_status),
	.datab(un1_rd_cnt_i_15),
	.datac(un1_rd_cnt_i_16),
	.datad(VCC)
);
defparam wbm_fsm_proc_un2_rd_cnt_i.lut_mask=16'heaea;
defparam wbm_fsm_proc_un2_rd_cnt_i.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_stb_internal_RNO_0 (
	.combout(wbm_stb_internal_0_0_g0_i_o4_i),
	.dataa(wbm_cur_st[1]),
	.datab(wbm_cyc_internal_0_0_g0_i_o4),
	.datac(wbm_stb_internal_0_sqmuxa_2),
	.datad(rd_wbm_stall_i)
);
defparam wbm_stb_internal_RNO_0.lut_mask=16'h040c;
defparam wbm_stb_internal_RNO_0.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb un1_dat_1st_bool_0_sqmuxa_2_cZ (
	.combout(un1_dat_1st_bool_0_sqmuxa_2),
	.dataa(rd_gnt),
	.datab(restart_rd_bool),
	.datac(wbm_cur_st[3]),
	.datad(dat_1st_bool_0_sqmuxa)
);
defparam un1_dat_1st_bool_0_sqmuxa_2_cZ.lut_mask=16'hd0ff;
defparam un1_dat_1st_bool_0_sqmuxa_2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_fsm_proc_un10_release_arb_cnt_2_RNIAM1L (
	.combout(addr_pipe_1_0_7__g0_i_o4),
	.dataa(wbm_cur_st[2]),
	.datab(un10_release_arb_cnt_2),
	.datac(wbm_cur_st_ns_0_0_1__g1),
	.datad(un20_ram_words_cnt)
);
defparam wbm_fsm_proc_un10_release_arb_cnt_2_RNIAM1L.lut_mask=16'hf2f0;
defparam wbm_fsm_proc_un10_release_arb_cnt_2_RNIAM1L.sum_lutc_input="datac";
// @25:358
  cycloneii_lcell_comb wbm_fsm_proc_un3_ack_i_cnt (
	.combout(un3_ack_i_cnt),
	.dataa(err_i_status),
	.datab(un1_rd_cnt_i_15),
	.datac(un1_rd_cnt_i_16),
	.datad(un12_wbm_ack_ilt8)
);
defparam wbm_fsm_proc_un3_ack_i_cnt.lut_mask=16'h0015;
defparam wbm_fsm_proc_un3_ack_i_cnt.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_0_2_ (
	.combout(wbm_cur_st_ns_0_0_2__g0_0),
	.dataa(wbm_cur_st[2]),
	.datab(wbm_cur_st_ns_0_a3[2]),
	.datac(un10_release_arb_cnt_2),
	.datad(un20_ram_words_cnt)
);
defparam wbm_cur_st_RNO_0_2_.lut_mask=16'hccce;
defparam wbm_cur_st_RNO_0_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_fsm_proc_un2_rd_cnt_i_RNICV1F (
	.combout(wbm_cur_st_ns_0_0_3__g0_0_a3),
	.dataa(wbm_cur_st[1]),
	.datab(un10_release_arb_cnt_2),
	.datac(un12_wbm_ack_ilt8),
	.datad(un2_rd_cnt_i)
);
defparam wbm_fsm_proc_un2_rd_cnt_i_RNICV1F.lut_mask=16'h0020;
defparam wbm_fsm_proc_un2_rd_cnt_i_RNICV1F.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_ram_words_cnt_15_m2s2 (
	.combout(ram_words_cnt_15_m2s2),
	.dataa(wbm_cur_st[1]),
	.datab(wbm_tga_o_3_sqmuxa),
	.datac(un1_type_reg[0]),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_words_cnt_15_m2s2.lut_mask=16'hecec;
defparam wbm_fsm_proc_ram_words_cnt_15_m2s2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_addr_in_i_0_sqmuxa_RNIHG4I (
	.combout(r_183_0_g2_i),
	.dataa(ram_addr_in_i_1_sqmuxa_1_0),
	.datab(un1_wbm_cur_st_1_i_a2),
	.datac(ram_addr_in_i_0_sqmuxa_1),
	.datad(ram_addr_in_i_0_sqmuxa)
);
defparam ram_addr_in_i_0_sqmuxa_RNIHG4I.lut_mask=16'hff3b;
defparam ram_addr_in_i_0_sqmuxa_RNIHG4I.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_left_0_sqmuxa_RNIRJCF (
	.combout(r_233_0_g2_i),
	.dataa(wbm_cur_st[2]),
	.datab(wbm_cur_st_i[4]),
	.datac(ram_words_left_0_sqmuxa),
	.datad(dat_1st_bool_0_sqmuxa)
);
defparam ram_words_left_0_sqmuxa_RNIRJCF.lut_mask=16'hbbb3;
defparam ram_words_left_0_sqmuxa_RNIRJCF.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb un1_wbm_cur_st_17_cZ (
	.combout(un1_wbm_cur_st_17),
	.dataa(wbm_cur_st[2]),
	.datab(un1_wbm_cur_st_13_1),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wbm_cur_st_17_cZ.lut_mask=16'heeee;
defparam un1_wbm_cur_st_17_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_1_ (
	.combout(wbm_cur_st_ns_0_0_3__g0_0),
	.dataa(wbm_cur_st[2]),
	.datab(un10_release_arb_cnt_2),
	.datac(un20_ram_words_cnt),
	.datad(wbm_cur_st_ns_0_0_3__g0_0_a3)
);
defparam wbm_cur_st_RNO_1_.lut_mask=16'hff20;
defparam wbm_cur_st_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_release_arb_cnt_1_RNI1SSA (
	.combout(r_205_0_g2_i),
	.dataa(wbm_cur_st[2]),
	.datab(un1_wbm_cur_st_13_1),
	.datac(un1_wbm_cur_st_17),
	.datad(un1_release_arb_cnt_1)
);
defparam un1_release_arb_cnt_1_RNI1SSA.lut_mask=16'h1f3f;
defparam un1_release_arb_cnt_1_RNI1SSA.sum_lutc_input="datac";
// @25:188
  cycloneii_lcell_comb wbm_cur_st_tr1_i_a2_cZ (
	.combout(wbm_cur_st_tr1_i_a2),
	.dataa(type_reg_wbm_d2_0),
	.datab(err_i_status),
	.datac(un24_ram_words_cnt),
	.datad(un3_ack_i_cnt)
);
defparam wbm_cur_st_tr1_i_a2_cZ.lut_mask=16'h2333;
defparam wbm_cur_st_tr1_i_a2_cZ.sum_lutc_input="datac";
// @25:202
  cycloneii_lcell_comb wbm_fsm_proc_wbm_tga_o_14_ss0 (
	.combout(wbm_tga_o_14_ss0),
	.dataa(wbm_cur_st[3]),
	.datab(wbm_tga_o_3_sqmuxa),
	.datac(un1_arbiter_gnt_1[0]),
	.datad(ram_words_cnt_15_m2s2)
);
defparam wbm_fsm_proc_wbm_tga_o_14_ss0.lut_mask=16'hcca0;
defparam wbm_fsm_proc_wbm_tga_o_14_ss0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cyc_internal_RNO (
	.combout(wbm_cyc_internal_0_0_g2),
	.dataa(wbm_cur_st[2]),
	.datab(wbm_cur_st_ns_0_a3[2]),
	.datac(wbm_cur_st_ns_0_0_3__g0_0_a3),
	.datad(VCC)
);
defparam wbm_cyc_internal_RNO.lut_mask=16'hfefe;
defparam wbm_cyc_internal_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dat_1st_bool_i_0_RNO_0 (
	.combout(dat_1st_bool_0_0_g0_0),
	.dataa(wbm_cur_st[2]),
	.datab(dat_1st_bool_i_0),
	.datac(wbm_cur_st_ns_0_a3[2]),
	.datad(dat_1st_bool_0_sqmuxa)
);
defparam dat_1st_bool_i_0_RNO_0.lut_mask=16'h0e0c;
defparam dat_1st_bool_i_0_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_2_ (
	.combout(wbm_cur_st_ns_0_0_2__g0),
	.dataa(wbm_cur_st[1]),
	.datab(un24_ram_words_cnt),
	.datac(un3_ack_i_cnt),
	.datad(wbm_cur_st_ns_0_0_2__g0_0)
);
defparam wbm_cur_st_RNO_2_.lut_mask=16'hff20;
defparam wbm_cur_st_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dat_1st_bool_i_0_RNO (
	.combout(dat_1st_bool_0_0_g0),
	.dataa(wbm_cur_st[1]),
	.datab(un24_ram_words_cnt),
	.datac(un3_ack_i_cnt),
	.datad(dat_1st_bool_0_0_g0_0)
);
defparam dat_1st_bool_i_0_RNO.lut_mask=16'hdf00;
defparam dat_1st_bool_i_0_RNO.sum_lutc_input="datac";
// @25:188
  cycloneii_lcell_comb wbm_cur_st_tr13_a_cZ (
	.combout(wbm_cur_st_tr13_a),
	.dataa(type_reg_wbm_d2_0),
	.datab(un10_release_arb_cnt_2),
	.datac(un24_ram_words_cnt),
	.datad(un12_wbm_ack_ilt8)
);
defparam wbm_cur_st_tr13_a_cZ.lut_mask=16'h335f;
defparam wbm_cur_st_tr13_a_cZ.sum_lutc_input="datac";
// @25:188
  cycloneii_lcell_comb wbm_cur_st_tr13_cZ (
	.combout(wbm_cur_st_tr13),
	.dataa(wbm_cur_st[1]),
	.datab(err_i_status),
	.datac(un2_rd_cnt_i),
	.datad(wbm_cur_st_tr13_a)
);
defparam wbm_cur_st_tr13_cZ.lut_mask=16'h2022;
defparam wbm_cur_st_tr13_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_0_ (
	.combout(N_953_i_0_g0),
	.dataa(restart_rd_bool),
	.datab(wbm_cur_st_ns_i_o3[4]),
	.datac(wbm_cur_st_ns_i_a3_0_1[4]),
	.datad(wbm_cur_st_tr13)
);
defparam wbm_cur_st_RNO_0_.lut_mask=16'hff0b;
defparam wbm_cur_st_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_i_RNO_4_ (
	.combout(wbm_cur_st_ns_0_0_0__g0),
	.dataa(wbm_cur_st[1]),
	.datab(wbm_cur_st[0]),
	.datac(wbm_cur_st_ns_0_a3[0]),
	.datad(wbm_cur_st_tr1_i_a2)
);
defparam wbm_cur_st_i_RNO_4_.lut_mask=16'h0301;
defparam wbm_cur_st_i_RNO_4_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_2_ (
	.combout(cur_rd_addr_lm2),
	.dataa(rd_addr_reg_wbm_d2_2),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(cur_rd_addr_c2_combout),
	.datad(un1_wbm_cur_st_17)
);
defparam cur_rd_addr_RNO_2_.lut_mask=16'hf022;
defparam cur_rd_addr_RNO_2_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_0_ (
	.combout(cur_rd_addr_lm0),
	.dataa(rd_addr_reg_wbm_d2_0),
	.datab(cur_rd_addr_c0_combout),
	.datac(cur_rd_addr_1_sqmuxa),
	.datad(un1_wbm_cur_st_17)
);
defparam cur_rd_addr_RNO_0_.lut_mask=16'hcc0a;
defparam cur_rd_addr_RNO_0_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_1_ (
	.combout(cur_rd_addr_lm1),
	.dataa(rd_addr_reg_wbm_d2_1),
	.datab(cur_rd_addr_c1_combout),
	.datac(cur_rd_addr_1_sqmuxa),
	.datad(un1_wbm_cur_st_17)
);
defparam cur_rd_addr_RNO_1_.lut_mask=16'hcc0a;
defparam cur_rd_addr_RNO_1_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_3_ (
	.combout(cur_rd_addr_lm3),
	.dataa(rd_addr_reg_wbm_d2_3),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(cur_rd_addr_c3_combout),
	.datad(un1_wbm_cur_st_17)
);
defparam cur_rd_addr_RNO_3_.lut_mask=16'hf022;
defparam cur_rd_addr_RNO_3_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_4_ (
	.combout(cur_rd_addr_lm4),
	.dataa(rd_addr_reg_wbm_d2_4),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c4_combout)
);
defparam cur_rd_addr_RNO_4_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_4_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_5_ (
	.combout(cur_rd_addr_lm5),
	.dataa(rd_addr_reg_wbm_d2_5),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c5_combout)
);
defparam cur_rd_addr_RNO_5_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_5_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_6_ (
	.combout(cur_rd_addr_lm6),
	.dataa(rd_addr_reg_wbm_d2_6),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c6_combout)
);
defparam cur_rd_addr_RNO_6_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_6_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_7_ (
	.combout(cur_rd_addr_lm7),
	.dataa(rd_addr_reg_wbm_d2_7),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c7_combout)
);
defparam cur_rd_addr_RNO_7_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_7_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_8_ (
	.combout(cur_rd_addr_lm8),
	.dataa(rd_addr_reg_wbm_d2_8),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c8_combout)
);
defparam cur_rd_addr_RNO_8_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_8_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_9_ (
	.combout(cur_rd_addr_lm9),
	.dataa(rd_addr_reg_wbm_d2_9),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c9_combout)
);
defparam cur_rd_addr_RNO_9_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_9_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_10_ (
	.combout(cur_rd_addr_lm10),
	.dataa(rd_addr_reg_wbm_d2_10),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c10_combout)
);
defparam cur_rd_addr_RNO_10_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_10_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_11_ (
	.combout(cur_rd_addr_lm11),
	.dataa(rd_addr_reg_wbm_d2_11),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c11_combout)
);
defparam cur_rd_addr_RNO_11_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_11_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_12_ (
	.combout(cur_rd_addr_lm12),
	.dataa(rd_addr_reg_wbm_d2_12),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c12_combout)
);
defparam cur_rd_addr_RNO_12_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_12_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_13_ (
	.combout(cur_rd_addr_lm13),
	.dataa(rd_addr_reg_wbm_d2_13),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c13_combout)
);
defparam cur_rd_addr_RNO_13_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_13_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_14_ (
	.combout(cur_rd_addr_lm14),
	.dataa(rd_addr_reg_wbm_d2_14),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c14_combout)
);
defparam cur_rd_addr_RNO_14_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_14_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_15_ (
	.combout(cur_rd_addr_lm15),
	.dataa(rd_addr_reg_wbm_d2_15),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c15_combout)
);
defparam cur_rd_addr_RNO_15_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_15_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_16_ (
	.combout(cur_rd_addr_lm16),
	.dataa(rd_addr_reg_wbm_d2_16),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c16_combout)
);
defparam cur_rd_addr_RNO_16_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_16_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_17_ (
	.combout(cur_rd_addr_lm17),
	.dataa(rd_addr_reg_wbm_d2_17),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c17_combout)
);
defparam cur_rd_addr_RNO_17_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_17_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_18_ (
	.combout(cur_rd_addr_lm18),
	.dataa(rd_addr_reg_wbm_d2_18),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c18_combout)
);
defparam cur_rd_addr_RNO_18_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_18_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_19_ (
	.combout(cur_rd_addr_lm19),
	.dataa(rd_addr_reg_wbm_d2_19),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c19_combout)
);
defparam cur_rd_addr_RNO_19_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_19_.sum_lutc_input="datac";
// @62:326
  cycloneii_lcell_comb cur_rd_addr_RNO_20_ (
	.combout(cur_rd_addr_lm20),
	.dataa(rd_addr_reg_wbm_d2_20),
	.datab(cur_rd_addr_1_sqmuxa),
	.datac(un1_wbm_cur_st_17),
	.datad(cur_rd_addr_c20_combout)
);
defparam cur_rd_addr_RNO_20_.lut_mask=16'hf202;
defparam cur_rd_addr_RNO_20_.sum_lutc_input="datac";
//@55:253
//@25:188
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  cur_rd_addr_1_sqmuxa_i = ~ cur_rd_addr_1_sqmuxa;
  assign  wbm_tga_o_2_sqmuxa_i = ~ wbm_tga_o_2_sqmuxa;
  assign  un1_wbm_cur_st_1_i_a2_i = ~ un1_wbm_cur_st_1_i_a2;
  assign  ram_words_cnt_15_m3s2_i = ~ ram_words_cnt_15_m3s2;
endmodule /* mem_ctrl_rd_wbm */

// VQM4.1+ 
module mem_ctrl_rd (
  cur_rd_addr_0,
  cur_rd_addr_1,
  cur_rd_addr_2,
  cur_rd_addr_3,
  cur_rd_addr_4,
  cur_rd_addr_5,
  cur_rd_addr_6,
  cur_rd_addr_7,
  cur_rd_addr_8,
  cur_rd_addr_9,
  cur_rd_addr_10,
  cur_rd_addr_11,
  cur_rd_addr_12,
  cur_rd_addr_13,
  cur_rd_addr_14,
  cur_rd_addr_15,
  cur_rd_addr_16,
  cur_rd_addr_17,
  cur_rd_addr_18,
  cur_rd_addr_19,
  cur_rd_addr_20,
  cur_rd_addr_21,
  wbm_tga_o_0_6,
  wbm_tga_o_0_5,
  wbm_tga_o_0_4,
  wbm_tga_o_0_3,
  wbm_tga_o_0_2,
  wbm_tga_o_0_1,
  wbm_tga_o_0_0,
  wr_cnt_to_rd_17,
  wr_cnt_to_rd_16,
  wr_cnt_to_rd_15,
  wr_cnt_to_rd_14,
  wr_cnt_to_rd_13,
  wr_cnt_to_rd_12,
  wr_cnt_to_rd_11,
  wr_cnt_to_rd_10,
  wr_cnt_to_rd_9,
  wr_cnt_to_rd_8,
  wr_cnt_to_rd_7,
  wr_cnt_to_rd_6,
  wr_cnt_to_rd_5,
  wr_cnt_to_rd_4,
  wr_cnt_to_rd_3,
  wr_cnt_to_rd_2,
  wr_cnt_to_rd_1,
  wr_cnt_to_rd_0,
  reg_data_2_0,
  reg_data_1_5,
  reg_data_1_4,
  reg_data_1_3,
  reg_data_1_2,
  reg_data_1_1,
  reg_data_1_0,
  reg_data_0_7,
  reg_data_0_6,
  reg_data_0_5,
  reg_data_0_4,
  reg_data_0_3,
  reg_data_0_2,
  reg_data_0_1,
  reg_data_0_0,
  reg_data_7,
  reg_data_6,
  reg_data_5,
  reg_data_4,
  reg_data_3,
  reg_data_2,
  reg_data_1,
  reg_data_0,
  wbm_tga_o_0,
  wbm_tga_o_2,
  wbm_tga_o_3,
  wbm_tga_o_4,
  wbm_tga_o_6,
  wbm_tga_o_7,
  wbm_tga_o_8,
  wbm_tga_o_9,
  wbm_tga_o_5,
  wbm_tga_o_1,
  wbm_gnt_i_0_rep1_0,
  cur_st_0,
  wbm_tga_o_1_4,
  wbm_tga_o_1_0,
  ic_wbs_stb_i_0_a2_0,
  ic_wbs_adr_i_0_3,
  ic_wbs_adr_i_0_0,
  ic_wbs_adr_i_0_2,
  ic_wbs_adr_i_0_7,
  ic_wbs_adr_i_0_6,
  ic_wbs_adr_i_0_9,
  ic_wbs_adr_i_0_8,
  ic_wbs_adr_i_0_5,
  ic_wbs_adr_i_0_4,
  ic_wbs_adr_i_0_1,
  ic_wbs_we_i_0,
  ic_wbs_stb_i_0_a4_0,
  ic_wbs_stb_i_0_0,
  ic_wbs_cyc_i_i_0,
  dat_o_r_8,
  dat_o_r_9,
  dat_o_r_10,
  dat_o_r_11,
  dat_o_r_12,
  dat_o_r_13,
  dat_o_r_14,
  dat_o_r_15,
  dat_o_r_0,
  dat_o_r_1,
  dat_o_r_2,
  dat_o_r_3,
  dat_o_r_4,
  dat_o_r_5,
  dat_o_r_6,
  dat_o_r_7,
  rd_wbs_cmp_dat_o_0,
  rd_wbs_cmp_dat_o_1,
  rd_wbs_cmp_dat_o_2,
  rd_wbs_cmp_dat_o_3,
  rd_wbs_cmp_dat_o_4,
  rd_wbs_cmp_dat_o_5,
  rd_wbs_cmp_dat_o_6,
  rd_wbs_cmp_dat_o_7,
  r_224_0_g2_i,
  bank_switch_1,
  wbm_stb_internal_0,
  wbm_cyc_internal,
  neg_cyc_bool,
  arbiter_req,
  un1_wbm_cur_st_5,
  rd_bank_val_i,
  rd_gnt,
  un1_rd_cnt_i_15,
  wr_gnt_i_i,
  wbs_ack_o_i,
  un1_rd_cnt_i_16,
  wbs_err_o_0,
  rd_wbm_stall_i,
  ack_o_sr,
  wbs_err_o,
  wbs_stall_o_int_i,
  ack_o_sr_2_0_g0_1,
  wbm_tgc_o_rep1,
  cur_st_tr22_0_a2_0_g0_2_0,
  un2_ic_wbm_cyc_o,
  we_internal,
  wbm_stb_internal,
  m36_d,
  rd_wbs_reg_cyc,
  d_m2_e,
  rd_wbm_ack_i,
  restart_i_i,
  sync_rst_out_0,
  clk_100,
  sync_rst_out,
  clk_133_c
)
;
output cur_rd_addr_0 ;
output cur_rd_addr_1 ;
output cur_rd_addr_2 ;
output cur_rd_addr_3 ;
output cur_rd_addr_4 ;
output cur_rd_addr_5 ;
output cur_rd_addr_6 ;
output cur_rd_addr_7 ;
output cur_rd_addr_8 ;
output cur_rd_addr_9 ;
output cur_rd_addr_10 ;
output cur_rd_addr_11 ;
output cur_rd_addr_12 ;
output cur_rd_addr_13 ;
output cur_rd_addr_14 ;
output cur_rd_addr_15 ;
output cur_rd_addr_16 ;
output cur_rd_addr_17 ;
output cur_rd_addr_18 ;
output cur_rd_addr_19 ;
output cur_rd_addr_20 ;
output cur_rd_addr_21 ;
output wbm_tga_o_0_6 ;
output wbm_tga_o_0_5 ;
output wbm_tga_o_0_4 ;
output wbm_tga_o_0_3 ;
output wbm_tga_o_0_2 ;
output wbm_tga_o_0_1 ;
output wbm_tga_o_0_0 ;
input wr_cnt_to_rd_17 ;
input wr_cnt_to_rd_16 ;
input wr_cnt_to_rd_15 ;
input wr_cnt_to_rd_14 ;
input wr_cnt_to_rd_13 ;
input wr_cnt_to_rd_12 ;
input wr_cnt_to_rd_11 ;
input wr_cnt_to_rd_10 ;
input wr_cnt_to_rd_9 ;
input wr_cnt_to_rd_8 ;
input wr_cnt_to_rd_7 ;
input wr_cnt_to_rd_6 ;
input wr_cnt_to_rd_5 ;
input wr_cnt_to_rd_4 ;
input wr_cnt_to_rd_3 ;
input wr_cnt_to_rd_2 ;
input wr_cnt_to_rd_1 ;
input wr_cnt_to_rd_0 ;
input reg_data_2_0 ;
input reg_data_1_5 ;
input reg_data_1_4 ;
input reg_data_1_3 ;
input reg_data_1_2 ;
input reg_data_1_1 ;
input reg_data_1_0 ;
input reg_data_0_7 ;
input reg_data_0_6 ;
input reg_data_0_5 ;
input reg_data_0_4 ;
input reg_data_0_3 ;
input reg_data_0_2 ;
input reg_data_0_1 ;
input reg_data_0_0 ;
input reg_data_7 ;
input reg_data_6 ;
input reg_data_5 ;
input reg_data_4 ;
input reg_data_3 ;
input reg_data_2 ;
input reg_data_1 ;
input reg_data_0 ;
output wbm_tga_o_0 ;
input wbm_tga_o_2 ;
input wbm_tga_o_3 ;
input wbm_tga_o_4 ;
input wbm_tga_o_6 ;
input wbm_tga_o_7 ;
input wbm_tga_o_8 ;
input wbm_tga_o_9 ;
input wbm_tga_o_5 ;
input wbm_tga_o_1 ;
input wbm_gnt_i_0_rep1_0 ;
input cur_st_0 ;
input wbm_tga_o_1_4 ;
input wbm_tga_o_1_0 ;
input ic_wbs_stb_i_0_a2_0 ;
input ic_wbs_adr_i_0_3 ;
input ic_wbs_adr_i_0_0 ;
input ic_wbs_adr_i_0_2 ;
input ic_wbs_adr_i_0_7 ;
input ic_wbs_adr_i_0_6 ;
input ic_wbs_adr_i_0_9 ;
input ic_wbs_adr_i_0_8 ;
input ic_wbs_adr_i_0_5 ;
input ic_wbs_adr_i_0_4 ;
input ic_wbs_adr_i_0_1 ;
input ic_wbs_we_i_0 ;
input ic_wbs_stb_i_0_a4_0 ;
input ic_wbs_stb_i_0_0 ;
input ic_wbs_cyc_i_i_0 ;
input dat_o_r_8 ;
input dat_o_r_9 ;
input dat_o_r_10 ;
input dat_o_r_11 ;
input dat_o_r_12 ;
input dat_o_r_13 ;
input dat_o_r_14 ;
input dat_o_r_15 ;
input dat_o_r_0 ;
input dat_o_r_1 ;
input dat_o_r_2 ;
input dat_o_r_3 ;
input dat_o_r_4 ;
input dat_o_r_5 ;
input dat_o_r_6 ;
input dat_o_r_7 ;
output rd_wbs_cmp_dat_o_0 ;
output rd_wbs_cmp_dat_o_1 ;
output rd_wbs_cmp_dat_o_2 ;
output rd_wbs_cmp_dat_o_3 ;
output rd_wbs_cmp_dat_o_4 ;
output rd_wbs_cmp_dat_o_5 ;
output rd_wbs_cmp_dat_o_6 ;
output rd_wbs_cmp_dat_o_7 ;
input r_224_0_g2_i ;
input bank_switch_1 ;
output wbm_stb_internal_0 ;
output wbm_cyc_internal ;
output neg_cyc_bool ;
output arbiter_req ;
output un1_wbm_cur_st_5 ;
input rd_bank_val_i ;
input rd_gnt ;
output un1_rd_cnt_i_15 ;
input wr_gnt_i_i ;
input wbs_ack_o_i ;
output un1_rd_cnt_i_16 ;
input wbs_err_o_0 ;
input rd_wbm_stall_i ;
output ack_o_sr ;
output wbs_err_o ;
output wbs_stall_o_int_i ;
output ack_o_sr_2_0_g0_1 ;
input wbm_tgc_o_rep1 ;
input cur_st_tr22_0_a2_0_g0_2_0 ;
input un2_ic_wbm_cyc_o ;
input we_internal ;
input wbm_stb_internal ;
output m36_d ;
input rd_wbs_reg_cyc ;
input d_m2_e ;
input rd_wbm_ack_i ;
output restart_i_i ;
input sync_rst_out_0 ;
input clk_100 ;
input sync_rst_out ;
input clk_133_c ;
wire cur_rd_addr_0 ;
wire cur_rd_addr_1 ;
wire cur_rd_addr_2 ;
wire cur_rd_addr_3 ;
wire cur_rd_addr_4 ;
wire cur_rd_addr_5 ;
wire cur_rd_addr_6 ;
wire cur_rd_addr_7 ;
wire cur_rd_addr_8 ;
wire cur_rd_addr_9 ;
wire cur_rd_addr_10 ;
wire cur_rd_addr_11 ;
wire cur_rd_addr_12 ;
wire cur_rd_addr_13 ;
wire cur_rd_addr_14 ;
wire cur_rd_addr_15 ;
wire cur_rd_addr_16 ;
wire cur_rd_addr_17 ;
wire cur_rd_addr_18 ;
wire cur_rd_addr_19 ;
wire cur_rd_addr_20 ;
wire cur_rd_addr_21 ;
wire wbm_tga_o_0_6 ;
wire wbm_tga_o_0_5 ;
wire wbm_tga_o_0_4 ;
wire wbm_tga_o_0_3 ;
wire wbm_tga_o_0_2 ;
wire wbm_tga_o_0_1 ;
wire wbm_tga_o_0_0 ;
wire wr_cnt_to_rd_17 ;
wire wr_cnt_to_rd_16 ;
wire wr_cnt_to_rd_15 ;
wire wr_cnt_to_rd_14 ;
wire wr_cnt_to_rd_13 ;
wire wr_cnt_to_rd_12 ;
wire wr_cnt_to_rd_11 ;
wire wr_cnt_to_rd_10 ;
wire wr_cnt_to_rd_9 ;
wire wr_cnt_to_rd_8 ;
wire wr_cnt_to_rd_7 ;
wire wr_cnt_to_rd_6 ;
wire wr_cnt_to_rd_5 ;
wire wr_cnt_to_rd_4 ;
wire wr_cnt_to_rd_3 ;
wire wr_cnt_to_rd_2 ;
wire wr_cnt_to_rd_1 ;
wire wr_cnt_to_rd_0 ;
wire reg_data_2_0 ;
wire reg_data_1_5 ;
wire reg_data_1_4 ;
wire reg_data_1_3 ;
wire reg_data_1_2 ;
wire reg_data_1_1 ;
wire reg_data_1_0 ;
wire reg_data_0_7 ;
wire reg_data_0_6 ;
wire reg_data_0_5 ;
wire reg_data_0_4 ;
wire reg_data_0_3 ;
wire reg_data_0_2 ;
wire reg_data_0_1 ;
wire reg_data_0_0 ;
wire reg_data_7 ;
wire reg_data_6 ;
wire reg_data_5 ;
wire reg_data_4 ;
wire reg_data_3 ;
wire reg_data_2 ;
wire reg_data_1 ;
wire reg_data_0 ;
wire wbm_tga_o_0 ;
wire wbm_tga_o_2 ;
wire wbm_tga_o_3 ;
wire wbm_tga_o_4 ;
wire wbm_tga_o_6 ;
wire wbm_tga_o_7 ;
wire wbm_tga_o_8 ;
wire wbm_tga_o_9 ;
wire wbm_tga_o_5 ;
wire wbm_tga_o_1 ;
wire wbm_gnt_i_0_rep1_0 ;
wire cur_st_0 ;
wire wbm_tga_o_1_4 ;
wire wbm_tga_o_1_0 ;
wire ic_wbs_stb_i_0_a2_0 ;
wire ic_wbs_adr_i_0_3 ;
wire ic_wbs_adr_i_0_0 ;
wire ic_wbs_adr_i_0_2 ;
wire ic_wbs_adr_i_0_7 ;
wire ic_wbs_adr_i_0_6 ;
wire ic_wbs_adr_i_0_9 ;
wire ic_wbs_adr_i_0_8 ;
wire ic_wbs_adr_i_0_5 ;
wire ic_wbs_adr_i_0_4 ;
wire ic_wbs_adr_i_0_1 ;
wire ic_wbs_we_i_0 ;
wire ic_wbs_stb_i_0_a4_0 ;
wire ic_wbs_stb_i_0_0 ;
wire ic_wbs_cyc_i_i_0 ;
wire dat_o_r_8 ;
wire dat_o_r_9 ;
wire dat_o_r_10 ;
wire dat_o_r_11 ;
wire dat_o_r_12 ;
wire dat_o_r_13 ;
wire dat_o_r_14 ;
wire dat_o_r_15 ;
wire dat_o_r_0 ;
wire dat_o_r_1 ;
wire dat_o_r_2 ;
wire dat_o_r_3 ;
wire dat_o_r_4 ;
wire dat_o_r_5 ;
wire dat_o_r_6 ;
wire dat_o_r_7 ;
wire rd_wbs_cmp_dat_o_0 ;
wire rd_wbs_cmp_dat_o_1 ;
wire rd_wbs_cmp_dat_o_2 ;
wire rd_wbs_cmp_dat_o_3 ;
wire rd_wbs_cmp_dat_o_4 ;
wire rd_wbs_cmp_dat_o_5 ;
wire rd_wbs_cmp_dat_o_6 ;
wire rd_wbs_cmp_dat_o_7 ;
wire r_224_0_g2_i ;
wire bank_switch_1 ;
wire wbm_stb_internal_0 ;
wire wbm_cyc_internal ;
wire neg_cyc_bool ;
wire arbiter_req ;
wire un1_wbm_cur_st_5 ;
wire rd_bank_val_i ;
wire rd_gnt ;
wire un1_rd_cnt_i_15 ;
wire wr_gnt_i_i ;
wire wbs_ack_o_i ;
wire un1_rd_cnt_i_16 ;
wire wbs_err_o_0 ;
wire rd_wbm_stall_i ;
wire ack_o_sr ;
wire wbs_err_o ;
wire wbs_stall_o_int_i ;
wire ack_o_sr_2_0_g0_1 ;
wire wbm_tgc_o_rep1 ;
wire cur_st_tr22_0_a2_0_g0_2_0 ;
wire un2_ic_wbm_cyc_o ;
wire we_internal ;
wire wbm_stb_internal ;
wire m36_d ;
wire rd_wbs_reg_cyc ;
wire d_m2_e ;
wire rd_wbm_ack_i ;
wire restart_i_i ;
wire sync_rst_out_0 ;
wire clk_100 ;
wire sync_rst_out ;
wire clk_133_c ;
wire [0:0] type_reg_wbm_d1;
wire [0:0] type_reg_wbm;
wire [8:0] ram_words_in_d1;
wire [8:0] ram_words_in;
wire [21:0] rd_addr_reg_wbm_d1;
wire [21:0] rd_addr_reg_wbm;
wire [0:0] type_reg_wbm_d2;
wire [8:0] ram_words_in_d2;
wire [21:0] rd_addr_reg_wbm_d2;
wire [9:0] ram_expect_adr;
wire [8:0] ram_addr_in_i;
wire ram_ready_d1 ;
wire ram_ready ;
wire ram_ready_d2 ;
wire ram_ready_d3_0 ;
wire restart_rd_d1_i ;
wire restart_rd_d2_i ;
wire restart_rd_d3_0_i ;
wire init_rd_d1 ;
wire init_rd ;
wire init_rd_d2 ;
wire init_rd_d3_0 ;
wire ram_ready_d4 ;
wire restart_rd_d4_i ;
wire init_rd_d4 ;
wire ram_ready_flt ;
wire un4_ram_ready_d3 ;
wire restart_rd_flt ;
wire un4_restart_rd_d3 ;
wire init_rd_flt ;
wire un4_init_rd_d3 ;
wire wbm_busy_d2_i_0 ;
wire wbm_busy_d1_i_0 ;
wire rd_cnt_zero_d2 ;
wire rd_cnt_zero_d1 ;
wire wbm_busy_i_0 ;
wire rd_cnt_zero_i_RNIB2I7 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire GND ;
wire VCC ;
wire sync_rst_out_0_i ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @62:382
  cycloneii_lcell_ff type_reg_wbm_d1_0_ (
	.regout(type_reg_wbm_d1[0]),
	.datain(type_reg_wbm[0]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d1_8_ (
	.regout(ram_words_in_d1[8]),
	.datain(ram_words_in[8]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d1_7_ (
	.regout(ram_words_in_d1[7]),
	.datain(ram_words_in[7]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d1_6_ (
	.regout(ram_words_in_d1[6]),
	.datain(ram_words_in[6]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d1_5_ (
	.regout(ram_words_in_d1[5]),
	.datain(ram_words_in[5]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d1_4_ (
	.regout(ram_words_in_d1[4]),
	.datain(ram_words_in[4]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d1_3_ (
	.regout(ram_words_in_d1[3]),
	.datain(ram_words_in[3]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d1_2_ (
	.regout(ram_words_in_d1[2]),
	.datain(ram_words_in[2]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d1_1_ (
	.regout(ram_words_in_d1[1]),
	.datain(ram_words_in[1]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d1_0_ (
	.regout(ram_words_in_d1[0]),
	.datain(ram_words_in[0]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_21_ (
	.regout(rd_addr_reg_wbm_d1[21]),
	.datain(rd_addr_reg_wbm[21]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_20_ (
	.regout(rd_addr_reg_wbm_d1[20]),
	.datain(rd_addr_reg_wbm[20]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_19_ (
	.regout(rd_addr_reg_wbm_d1[19]),
	.datain(rd_addr_reg_wbm[19]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_18_ (
	.regout(rd_addr_reg_wbm_d1[18]),
	.datain(rd_addr_reg_wbm[18]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_17_ (
	.regout(rd_addr_reg_wbm_d1[17]),
	.datain(rd_addr_reg_wbm[17]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_16_ (
	.regout(rd_addr_reg_wbm_d1[16]),
	.datain(rd_addr_reg_wbm[16]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_15_ (
	.regout(rd_addr_reg_wbm_d1[15]),
	.datain(rd_addr_reg_wbm[15]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_14_ (
	.regout(rd_addr_reg_wbm_d1[14]),
	.datain(rd_addr_reg_wbm[14]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_13_ (
	.regout(rd_addr_reg_wbm_d1[13]),
	.datain(rd_addr_reg_wbm[13]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_12_ (
	.regout(rd_addr_reg_wbm_d1[12]),
	.datain(rd_addr_reg_wbm[12]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_11_ (
	.regout(rd_addr_reg_wbm_d1[11]),
	.datain(rd_addr_reg_wbm[11]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_10_ (
	.regout(rd_addr_reg_wbm_d1[10]),
	.datain(rd_addr_reg_wbm[10]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_9_ (
	.regout(rd_addr_reg_wbm_d1[9]),
	.datain(rd_addr_reg_wbm[9]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_8_ (
	.regout(rd_addr_reg_wbm_d1[8]),
	.datain(rd_addr_reg_wbm[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_7_ (
	.regout(rd_addr_reg_wbm_d1[7]),
	.datain(rd_addr_reg_wbm[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_6_ (
	.regout(rd_addr_reg_wbm_d1[6]),
	.datain(rd_addr_reg_wbm[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_5_ (
	.regout(rd_addr_reg_wbm_d1[5]),
	.datain(rd_addr_reg_wbm[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_4_ (
	.regout(rd_addr_reg_wbm_d1[4]),
	.datain(rd_addr_reg_wbm[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_3_ (
	.regout(rd_addr_reg_wbm_d1[3]),
	.datain(rd_addr_reg_wbm[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_2_ (
	.regout(rd_addr_reg_wbm_d1[2]),
	.datain(rd_addr_reg_wbm[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_1_ (
	.regout(rd_addr_reg_wbm_d1[1]),
	.datain(rd_addr_reg_wbm[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d1_0_ (
	.regout(rd_addr_reg_wbm_d1[0]),
	.datain(rd_addr_reg_wbm[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff type_reg_wbm_d2_0_ (
	.regout(type_reg_wbm_d2[0]),
	.datain(type_reg_wbm_d1[0]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d2_8_ (
	.regout(ram_words_in_d2[8]),
	.datain(ram_words_in_d1[8]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d2_7_ (
	.regout(ram_words_in_d2[7]),
	.datain(ram_words_in_d1[7]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d2_6_ (
	.regout(ram_words_in_d2[6]),
	.datain(ram_words_in_d1[6]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d2_5_ (
	.regout(ram_words_in_d2[5]),
	.datain(ram_words_in_d1[5]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d2_4_ (
	.regout(ram_words_in_d2[4]),
	.datain(ram_words_in_d1[4]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d2_3_ (
	.regout(ram_words_in_d2[3]),
	.datain(ram_words_in_d1[3]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d2_2_ (
	.regout(ram_words_in_d2[2]),
	.datain(ram_words_in_d1[2]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d2_1_ (
	.regout(ram_words_in_d2[1]),
	.datain(ram_words_in_d1[1]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff ram_words_in_d2_0_ (
	.regout(ram_words_in_d2[0]),
	.datain(ram_words_in_d1[0]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_21_ (
	.regout(rd_addr_reg_wbm_d2[21]),
	.datain(rd_addr_reg_wbm_d1[21]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_20_ (
	.regout(rd_addr_reg_wbm_d2[20]),
	.datain(rd_addr_reg_wbm_d1[20]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_19_ (
	.regout(rd_addr_reg_wbm_d2[19]),
	.datain(rd_addr_reg_wbm_d1[19]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_18_ (
	.regout(rd_addr_reg_wbm_d2[18]),
	.datain(rd_addr_reg_wbm_d1[18]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_17_ (
	.regout(rd_addr_reg_wbm_d2[17]),
	.datain(rd_addr_reg_wbm_d1[17]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_16_ (
	.regout(rd_addr_reg_wbm_d2[16]),
	.datain(rd_addr_reg_wbm_d1[16]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_15_ (
	.regout(rd_addr_reg_wbm_d2[15]),
	.datain(rd_addr_reg_wbm_d1[15]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_14_ (
	.regout(rd_addr_reg_wbm_d2[14]),
	.datain(rd_addr_reg_wbm_d1[14]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_13_ (
	.regout(rd_addr_reg_wbm_d2[13]),
	.datain(rd_addr_reg_wbm_d1[13]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_12_ (
	.regout(rd_addr_reg_wbm_d2[12]),
	.datain(rd_addr_reg_wbm_d1[12]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_11_ (
	.regout(rd_addr_reg_wbm_d2[11]),
	.datain(rd_addr_reg_wbm_d1[11]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_10_ (
	.regout(rd_addr_reg_wbm_d2[10]),
	.datain(rd_addr_reg_wbm_d1[10]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_9_ (
	.regout(rd_addr_reg_wbm_d2[9]),
	.datain(rd_addr_reg_wbm_d1[9]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_8_ (
	.regout(rd_addr_reg_wbm_d2[8]),
	.datain(rd_addr_reg_wbm_d1[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_7_ (
	.regout(rd_addr_reg_wbm_d2[7]),
	.datain(rd_addr_reg_wbm_d1[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_6_ (
	.regout(rd_addr_reg_wbm_d2[6]),
	.datain(rd_addr_reg_wbm_d1[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_5_ (
	.regout(rd_addr_reg_wbm_d2[5]),
	.datain(rd_addr_reg_wbm_d1[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_4_ (
	.regout(rd_addr_reg_wbm_d2[4]),
	.datain(rd_addr_reg_wbm_d1[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_3_ (
	.regout(rd_addr_reg_wbm_d2[3]),
	.datain(rd_addr_reg_wbm_d1[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_2_ (
	.regout(rd_addr_reg_wbm_d2[2]),
	.datain(rd_addr_reg_wbm_d1[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_1_ (
	.regout(rd_addr_reg_wbm_d2[1]),
	.datain(rd_addr_reg_wbm_d1[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_addr_reg_wbm_d2_0_ (
	.regout(rd_addr_reg_wbm_d2[0]),
	.datain(rd_addr_reg_wbm_d1[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff ram_ready_d1_Z (
	.regout(ram_ready_d1),
	.datain(ram_ready),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff ram_ready_d2_Z (
	.regout(ram_ready_d2),
	.datain(ram_ready_d1),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff ram_ready_d3_0_Z (
	.regout(ram_ready_d3_0),
	.datain(ram_ready_d2),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff restart_rd_d1_i_Z (
	.regout(restart_rd_d1_i),
	.datain(restart_i_i),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff restart_rd_d2_i_Z (
	.regout(restart_rd_d2_i),
	.datain(restart_rd_d1_i),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff restart_rd_d3_0_i_Z (
	.regout(restart_rd_d3_0_i),
	.datain(restart_rd_d2_i),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff init_rd_d1_Z (
	.regout(init_rd_d1),
	.datain(init_rd),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff init_rd_d2_Z (
	.regout(init_rd_d2),
	.datain(init_rd_d1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff init_rd_d3_0_Z (
	.regout(init_rd_d3_0),
	.datain(init_rd_d2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff ram_ready_d4_Z (
	.regout(ram_ready_d4),
	.datain(ram_ready_d3_0),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff restart_rd_d4_i_Z (
	.regout(restart_rd_d4_i),
	.datain(restart_rd_d3_0_i),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:382
  cycloneii_lcell_ff init_rd_d4_Z (
	.regout(init_rd_d4),
	.datain(init_rd_d3_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:488
  cycloneii_lcell_ff ram_ready_flt_Z (
	.regout(ram_ready_flt),
	.datain(un4_ram_ready_d3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:427
  cycloneii_lcell_ff restart_rd_flt_Z (
	.regout(restart_rd_flt),
	.datain(un4_restart_rd_d3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:427
  cycloneii_lcell_ff init_rd_flt_Z (
	.regout(init_rd_flt),
	.datain(un4_init_rd_d3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff wbm_busy_d2_i_0_Z (
	.regout(wbm_busy_d2_i_0),
	.datain(wbm_busy_d1_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_cnt_zero_d2_Z (
	.regout(rd_cnt_zero_d2),
	.datain(rd_cnt_zero_d1),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff wbm_busy_d1_i_0_Z (
	.regout(wbm_busy_d1_i_0),
	.datain(wbm_busy_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:456
  cycloneii_lcell_ff rd_cnt_zero_d1_Z (
	.regout(rd_cnt_zero_d1),
	.datain(rd_cnt_zero_i_RNIB2I7),
	.clk(clk_100),
	.aclr(sync_rst_out_0_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @62:432
  cycloneii_lcell_comb init_restart_flt_proc_un4_init_rd_d3 (
	.combout(un4_init_rd_d3),
	.dataa(init_rd_d4),
	.datab(init_rd_d3_0),
	.datac(VCC),
	.datad(VCC)
);
defparam init_restart_flt_proc_un4_init_rd_d3.lut_mask=16'h8888;
defparam init_restart_flt_proc_un4_init_rd_d3.sum_lutc_input="datac";
// @62:439
  cycloneii_lcell_comb init_restart_flt_proc_un4_restart_rd_d3 (
	.combout(un4_restart_rd_d3),
	.dataa(restart_rd_d4_i),
	.datab(restart_rd_d3_0_i),
	.datac(VCC),
	.datad(VCC)
);
defparam init_restart_flt_proc_un4_restart_rd_d3.lut_mask=16'h1111;
defparam init_restart_flt_proc_un4_restart_rd_d3.sum_lutc_input="datac";
// @62:491
  cycloneii_lcell_comb ram_ready_flt_proc_un4_ram_ready_d3 (
	.combout(un4_ram_ready_d3),
	.dataa(ram_ready_d4),
	.datab(ram_ready_d3_0),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_ready_flt_proc_un4_ram_ready_d3.lut_mask=16'h8888;
defparam ram_ready_flt_proc_un4_ram_ready_d3.sum_lutc_input="datac";
// @62:274
  altera_16to8_dc_ram ram1_inst (
	.ram_expect_adr_9(ram_expect_adr[9]),
	.ram_expect_adr_8(ram_expect_adr[8]),
	.ram_expect_adr_7(ram_expect_adr[7]),
	.ram_expect_adr_6(ram_expect_adr[6]),
	.ram_expect_adr_5(ram_expect_adr[5]),
	.ram_expect_adr_4(ram_expect_adr[4]),
	.ram_expect_adr_3(ram_expect_adr[3]),
	.ram_expect_adr_2(ram_expect_adr[2]),
	.ram_expect_adr_1(ram_expect_adr[1]),
	.ram_expect_adr_0(ram_expect_adr[0]),
	.rd_wbs_cmp_dat_o_7(rd_wbs_cmp_dat_o_7),
	.rd_wbs_cmp_dat_o_6(rd_wbs_cmp_dat_o_6),
	.rd_wbs_cmp_dat_o_5(rd_wbs_cmp_dat_o_5),
	.rd_wbs_cmp_dat_o_4(rd_wbs_cmp_dat_o_4),
	.rd_wbs_cmp_dat_o_3(rd_wbs_cmp_dat_o_3),
	.rd_wbs_cmp_dat_o_2(rd_wbs_cmp_dat_o_2),
	.rd_wbs_cmp_dat_o_1(rd_wbs_cmp_dat_o_1),
	.rd_wbs_cmp_dat_o_0(rd_wbs_cmp_dat_o_0),
	.dat_o_r_7(dat_o_r_7),
	.dat_o_r_6(dat_o_r_6),
	.dat_o_r_5(dat_o_r_5),
	.dat_o_r_4(dat_o_r_4),
	.dat_o_r_3(dat_o_r_3),
	.dat_o_r_2(dat_o_r_2),
	.dat_o_r_1(dat_o_r_1),
	.dat_o_r_0(dat_o_r_0),
	.dat_o_r_15(dat_o_r_15),
	.dat_o_r_14(dat_o_r_14),
	.dat_o_r_13(dat_o_r_13),
	.dat_o_r_12(dat_o_r_12),
	.dat_o_r_11(dat_o_r_11),
	.dat_o_r_10(dat_o_r_10),
	.dat_o_r_9(dat_o_r_9),
	.dat_o_r_8(dat_o_r_8),
	.ram_addr_in_i_8(ram_addr_in_i[8]),
	.ram_addr_in_i_7(ram_addr_in_i[7]),
	.ram_addr_in_i_6(ram_addr_in_i[6]),
	.ram_addr_in_i_5(ram_addr_in_i[5]),
	.ram_addr_in_i_4(ram_addr_in_i[4]),
	.ram_addr_in_i_3(ram_addr_in_i[3]),
	.ram_addr_in_i_2(ram_addr_in_i[2]),
	.ram_addr_in_i_1(ram_addr_in_i[1]),
	.ram_addr_in_i_0(ram_addr_in_i[0]),
	.clk_100(clk_100),
	.rd_wbm_ack_i(rd_wbm_ack_i),
	.clk_133_c(clk_133_c)
);
// @62:288
  mem_ctrl_rd_wbs wbs_inst (
	.ic_wbs_cyc_i_i_0(ic_wbs_cyc_i_i_0),
	.ic_wbs_stb_i_0_0(ic_wbs_stb_i_0_0),
	.ic_wbs_stb_i_0_a4_0(ic_wbs_stb_i_0_a4_0),
	.ic_wbs_we_i_0(ic_wbs_we_i_0),
	.ic_wbs_adr_i_0_1(ic_wbs_adr_i_0_1),
	.ic_wbs_adr_i_0_4(ic_wbs_adr_i_0_4),
	.ic_wbs_adr_i_0_5(ic_wbs_adr_i_0_5),
	.ic_wbs_adr_i_0_8(ic_wbs_adr_i_0_8),
	.ic_wbs_adr_i_0_9(ic_wbs_adr_i_0_9),
	.ic_wbs_adr_i_0_6(ic_wbs_adr_i_0_6),
	.ic_wbs_adr_i_0_7(ic_wbs_adr_i_0_7),
	.ic_wbs_adr_i_0_2(ic_wbs_adr_i_0_2),
	.ic_wbs_adr_i_0_0(ic_wbs_adr_i_0_0),
	.ic_wbs_adr_i_0_3(ic_wbs_adr_i_0_3),
	.ic_wbs_stb_i_0_a2_0(ic_wbs_stb_i_0_a2_0),
	.wbm_tga_o_1_0(wbm_tga_o_1_0),
	.wbm_tga_o_1_4(wbm_tga_o_1_4),
	.cur_st_0(cur_st_0),
	.wbm_gnt_i_0_rep1_0(wbm_gnt_i_0_rep1_0),
	.wbm_tga_o_0(wbm_tga_o_1),
	.wbm_tga_o_4(wbm_tga_o_5),
	.wbm_tga_o_8(wbm_tga_o_9),
	.wbm_tga_o_7(wbm_tga_o_8),
	.wbm_tga_o_6(wbm_tga_o_7),
	.wbm_tga_o_5(wbm_tga_o_6),
	.wbm_tga_o_3(wbm_tga_o_4),
	.wbm_tga_o_2(wbm_tga_o_3),
	.wbm_tga_o_1(wbm_tga_o_2),
	.ram_words_in_0(ram_words_in[0]),
	.ram_words_in_1(ram_words_in[1]),
	.ram_words_in_2(ram_words_in[2]),
	.ram_words_in_3(ram_words_in[3]),
	.ram_words_in_4(ram_words_in[4]),
	.ram_words_in_5(ram_words_in[5]),
	.ram_words_in_6(ram_words_in[6]),
	.ram_words_in_7(ram_words_in[7]),
	.ram_words_in_8(ram_words_in[8]),
	.reg_data_2_0(reg_data_0),
	.type_reg_wbm_0(type_reg_wbm[0]),
	.reg_data_1_0(reg_data_0_0),
	.reg_data_1_1(reg_data_1),
	.reg_data_1_2(reg_data_2),
	.reg_data_1_3(reg_data_3),
	.reg_data_1_4(reg_data_4),
	.reg_data_1_5(reg_data_5),
	.reg_data_0_6(reg_data_6),
	.reg_data_0_7(reg_data_7),
	.reg_data_0_0(reg_data_1_0),
	.reg_data_0_1(reg_data_0_1),
	.reg_data_0_2(reg_data_0_2),
	.reg_data_0_3(reg_data_0_3),
	.reg_data_0_4(reg_data_0_4),
	.reg_data_0_5(reg_data_0_5),
	.reg_data_6(reg_data_0_6),
	.reg_data_7(reg_data_0_7),
	.reg_data_0(reg_data_2_0),
	.reg_data_1(reg_data_1_1),
	.reg_data_2(reg_data_1_2),
	.reg_data_3(reg_data_1_3),
	.reg_data_4(reg_data_1_4),
	.reg_data_5(reg_data_1_5),
	.rd_addr_reg_wbm_0(rd_addr_reg_wbm[0]),
	.rd_addr_reg_wbm_1(rd_addr_reg_wbm[1]),
	.rd_addr_reg_wbm_2(rd_addr_reg_wbm[2]),
	.rd_addr_reg_wbm_3(rd_addr_reg_wbm[3]),
	.rd_addr_reg_wbm_4(rd_addr_reg_wbm[4]),
	.rd_addr_reg_wbm_5(rd_addr_reg_wbm[5]),
	.rd_addr_reg_wbm_6(rd_addr_reg_wbm[6]),
	.rd_addr_reg_wbm_7(rd_addr_reg_wbm[7]),
	.rd_addr_reg_wbm_8(rd_addr_reg_wbm[8]),
	.rd_addr_reg_wbm_9(rd_addr_reg_wbm[9]),
	.rd_addr_reg_wbm_10(rd_addr_reg_wbm[10]),
	.rd_addr_reg_wbm_11(rd_addr_reg_wbm[11]),
	.rd_addr_reg_wbm_12(rd_addr_reg_wbm[12]),
	.rd_addr_reg_wbm_13(rd_addr_reg_wbm[13]),
	.rd_addr_reg_wbm_14(rd_addr_reg_wbm[14]),
	.rd_addr_reg_wbm_15(rd_addr_reg_wbm[15]),
	.rd_addr_reg_wbm_16(rd_addr_reg_wbm[16]),
	.rd_addr_reg_wbm_17(rd_addr_reg_wbm[17]),
	.rd_addr_reg_wbm_18(rd_addr_reg_wbm[18]),
	.rd_addr_reg_wbm_19(rd_addr_reg_wbm[19]),
	.rd_addr_reg_wbm_20(rd_addr_reg_wbm[20]),
	.rd_addr_reg_wbm_21(rd_addr_reg_wbm[21]),
	.ram_expect_adr_9(ram_expect_adr[9]),
	.ram_expect_adr_8(ram_expect_adr[8]),
	.ram_expect_adr_7(ram_expect_adr[7]),
	.ram_expect_adr_6(ram_expect_adr[6]),
	.ram_expect_adr_5(ram_expect_adr[5]),
	.ram_expect_adr_4(ram_expect_adr[4]),
	.ram_expect_adr_3(ram_expect_adr[3]),
	.ram_expect_adr_2(ram_expect_adr[2]),
	.ram_expect_adr_1(ram_expect_adr[1]),
	.ram_expect_adr_0(ram_expect_adr[0]),
	.ram_ready_flt(ram_ready_flt),
	.d_m2_e(d_m2_e),
	.rd_wbs_reg_cyc(rd_wbs_reg_cyc),
	.m36_d(m36_d),
	.wbm_stb_internal(wbm_stb_internal),
	.we_internal(we_internal),
	.un2_ic_wbm_cyc_o(un2_ic_wbm_cyc_o),
	.cur_st_tr22_0_a2_0_g0_2_0(cur_st_tr22_0_a2_0_g0_2_0),
	.wbm_tgc_o_rep1(wbm_tgc_o_rep1),
	.wbm_busy_d2_i_0(wbm_busy_d2_i_0),
	.rd_cnt_zero_d2(rd_cnt_zero_d2),
	.ack_o_sr_2_0_g0_1(ack_o_sr_2_0_g0_1),
	.init_rd(init_rd),
	.restart_i_i(restart_i_i),
	.wbs_stall_o_int_i(wbs_stall_o_int_i),
	.wbs_err_o(wbs_err_o),
	.ack_o_sr(ack_o_sr),
	.sync_rst_out(sync_rst_out_0),
	.clk_100(clk_100)
);
// @62:326
  mem_ctrl_rd_wbm wbm_inst (
	.type_reg_wbm_d2_0(type_reg_wbm_d2[0]),
	.ram_words_in_d2_8(ram_words_in_d2[8]),
	.ram_words_in_d2_7(ram_words_in_d2[7]),
	.ram_words_in_d2_6(ram_words_in_d2[6]),
	.ram_words_in_d2_5(ram_words_in_d2[5]),
	.ram_words_in_d2_4(ram_words_in_d2[4]),
	.ram_words_in_d2_3(ram_words_in_d2[3]),
	.ram_words_in_d2_2(ram_words_in_d2[2]),
	.ram_words_in_d2_1(ram_words_in_d2[1]),
	.ram_words_in_d2_0(ram_words_in_d2[0]),
	.rd_addr_reg_wbm_d2_20(rd_addr_reg_wbm_d2[20]),
	.rd_addr_reg_wbm_d2_19(rd_addr_reg_wbm_d2[19]),
	.rd_addr_reg_wbm_d2_18(rd_addr_reg_wbm_d2[18]),
	.rd_addr_reg_wbm_d2_17(rd_addr_reg_wbm_d2[17]),
	.rd_addr_reg_wbm_d2_16(rd_addr_reg_wbm_d2[16]),
	.rd_addr_reg_wbm_d2_15(rd_addr_reg_wbm_d2[15]),
	.rd_addr_reg_wbm_d2_14(rd_addr_reg_wbm_d2[14]),
	.rd_addr_reg_wbm_d2_13(rd_addr_reg_wbm_d2[13]),
	.rd_addr_reg_wbm_d2_12(rd_addr_reg_wbm_d2[12]),
	.rd_addr_reg_wbm_d2_11(rd_addr_reg_wbm_d2[11]),
	.rd_addr_reg_wbm_d2_10(rd_addr_reg_wbm_d2[10]),
	.rd_addr_reg_wbm_d2_9(rd_addr_reg_wbm_d2[9]),
	.rd_addr_reg_wbm_d2_8(rd_addr_reg_wbm_d2[8]),
	.rd_addr_reg_wbm_d2_21(rd_addr_reg_wbm_d2[21]),
	.rd_addr_reg_wbm_d2_7(rd_addr_reg_wbm_d2[7]),
	.rd_addr_reg_wbm_d2_6(rd_addr_reg_wbm_d2[6]),
	.rd_addr_reg_wbm_d2_5(rd_addr_reg_wbm_d2[5]),
	.rd_addr_reg_wbm_d2_4(rd_addr_reg_wbm_d2[4]),
	.rd_addr_reg_wbm_d2_3(rd_addr_reg_wbm_d2[3]),
	.rd_addr_reg_wbm_d2_2(rd_addr_reg_wbm_d2[2]),
	.rd_addr_reg_wbm_d2_1(rd_addr_reg_wbm_d2[1]),
	.rd_addr_reg_wbm_d2_0(rd_addr_reg_wbm_d2[0]),
	.wr_cnt_to_rd_0(wr_cnt_to_rd_0),
	.wr_cnt_to_rd_1(wr_cnt_to_rd_1),
	.wr_cnt_to_rd_2(wr_cnt_to_rd_2),
	.wr_cnt_to_rd_3(wr_cnt_to_rd_3),
	.wr_cnt_to_rd_4(wr_cnt_to_rd_4),
	.wr_cnt_to_rd_5(wr_cnt_to_rd_5),
	.wr_cnt_to_rd_6(wr_cnt_to_rd_6),
	.wr_cnt_to_rd_7(wr_cnt_to_rd_7),
	.wr_cnt_to_rd_8(wr_cnt_to_rd_8),
	.wr_cnt_to_rd_9(wr_cnt_to_rd_9),
	.wr_cnt_to_rd_10(wr_cnt_to_rd_10),
	.wr_cnt_to_rd_11(wr_cnt_to_rd_11),
	.wr_cnt_to_rd_12(wr_cnt_to_rd_12),
	.wr_cnt_to_rd_13(wr_cnt_to_rd_13),
	.wr_cnt_to_rd_14(wr_cnt_to_rd_14),
	.wr_cnt_to_rd_15(wr_cnt_to_rd_15),
	.wr_cnt_to_rd_16(wr_cnt_to_rd_16),
	.wr_cnt_to_rd_17(wr_cnt_to_rd_17),
	.wbm_tga_o_0(wbm_tga_o_0),
	.wbm_tga_o_1(wbm_tga_o_0_0),
	.wbm_tga_o_2(wbm_tga_o_0_1),
	.wbm_tga_o_3(wbm_tga_o_0_2),
	.wbm_tga_o_4(wbm_tga_o_0_3),
	.wbm_tga_o_5(wbm_tga_o_0_4),
	.wbm_tga_o_6(wbm_tga_o_0_5),
	.wbm_tga_o_7(wbm_tga_o_0_6),
	.cur_rd_addr_21(cur_rd_addr_21),
	.cur_rd_addr_20(cur_rd_addr_20),
	.cur_rd_addr_19(cur_rd_addr_19),
	.cur_rd_addr_18(cur_rd_addr_18),
	.cur_rd_addr_17(cur_rd_addr_17),
	.cur_rd_addr_16(cur_rd_addr_16),
	.cur_rd_addr_15(cur_rd_addr_15),
	.cur_rd_addr_14(cur_rd_addr_14),
	.cur_rd_addr_13(cur_rd_addr_13),
	.cur_rd_addr_12(cur_rd_addr_12),
	.cur_rd_addr_11(cur_rd_addr_11),
	.cur_rd_addr_10(cur_rd_addr_10),
	.cur_rd_addr_9(cur_rd_addr_9),
	.cur_rd_addr_8(cur_rd_addr_8),
	.cur_rd_addr_7(cur_rd_addr_7),
	.cur_rd_addr_6(cur_rd_addr_6),
	.cur_rd_addr_5(cur_rd_addr_5),
	.cur_rd_addr_4(cur_rd_addr_4),
	.cur_rd_addr_3(cur_rd_addr_3),
	.cur_rd_addr_2(cur_rd_addr_2),
	.cur_rd_addr_1(cur_rd_addr_1),
	.cur_rd_addr_0(cur_rd_addr_0),
	.ram_addr_in_i_8(ram_addr_in_i[8]),
	.ram_addr_in_i_7(ram_addr_in_i[7]),
	.ram_addr_in_i_6(ram_addr_in_i[6]),
	.ram_addr_in_i_5(ram_addr_in_i[5]),
	.ram_addr_in_i_4(ram_addr_in_i[4]),
	.ram_addr_in_i_3(ram_addr_in_i[3]),
	.ram_addr_in_i_2(ram_addr_in_i[2]),
	.ram_addr_in_i_1(ram_addr_in_i[1]),
	.ram_addr_in_i_0(ram_addr_in_i[0]),
	.rd_wbm_stall_i(rd_wbm_stall_i),
	.wbs_err_o(wbs_err_o_0),
	.un1_rd_cnt_i_16(un1_rd_cnt_i_16),
	.wbs_ack_o_i(wbs_ack_o_i),
	.wr_gnt_i_i(wr_gnt_i_i),
	.un1_rd_cnt_i_15(un1_rd_cnt_i_15),
	.rd_gnt(rd_gnt),
	.rd_bank_val_i(rd_bank_val_i),
	.un1_wbm_cur_st_5(un1_wbm_cur_st_5),
	.rd_cnt_zero_i_RNIB2I7(rd_cnt_zero_i_RNIB2I7),
	.arbiter_req(arbiter_req),
	.wbm_busy_i_0(wbm_busy_i_0),
	.init_rd_flt(init_rd_flt),
	.restart_rd_flt(restart_rd_flt),
	.ram_ready(ram_ready),
	.neg_cyc_bool(neg_cyc_bool),
	.wbm_cyc_internal(wbm_cyc_internal),
	.wbm_stb_internal(wbm_stb_internal_0),
	.bank_switch_1(bank_switch_1),
	.r_224_0_g2_i(r_224_0_g2_i),
	.sync_rst_out(sync_rst_out),
	.clk_133_c(clk_133_c)
);
  assign  sync_rst_out_0_i = ~ sync_rst_out_0;
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* mem_ctrl_rd */

// VQM4.1+ 
module gen_regZ3 (
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  reg_data_4,
  reg_data_5,
  reg_data_6,
  reg_data_7,
  wr_en_0,
  m20,
  rd_wbs_reg_cyc,
  wr_wbs_reg_cyc,
  din_ack,
  reg_data_0_0_0__g2_0_1651_i_m2,
  reg_data_0_0_1__g2_0_1670_i_m2,
  reg_data_0_0_2__g2_0_1689_i_m2,
  reg_data_0_0_3__g2_0_1708_i_m2,
  reg_data_0_0_4__g2_0_1727_i_m2,
  reg_data_0_0_5__g2_0_1746_i_m2,
  reg_data_0_0_6__g2_0_1765_i_m2,
  sync_rst_out,
  clk_100,
  reg_data_0_0_7__g2_0_1784_i_m2
)
;
output reg_data_0 ;
output reg_data_1 ;
output reg_data_2 ;
output reg_data_3 ;
output reg_data_4 ;
output reg_data_5 ;
output reg_data_6 ;
output reg_data_7 ;
input wr_en_0 ;
input m20 ;
input rd_wbs_reg_cyc ;
input wr_wbs_reg_cyc ;
output din_ack ;
input reg_data_0_0_0__g2_0_1651_i_m2 ;
input reg_data_0_0_1__g2_0_1670_i_m2 ;
input reg_data_0_0_2__g2_0_1689_i_m2 ;
input reg_data_0_0_3__g2_0_1708_i_m2 ;
input reg_data_0_0_4__g2_0_1727_i_m2 ;
input reg_data_0_0_5__g2_0_1746_i_m2 ;
input reg_data_0_0_6__g2_0_1765_i_m2 ;
input sync_rst_out ;
input clk_100 ;
input reg_data_0_0_7__g2_0_1784_i_m2 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire reg_data_4 ;
wire reg_data_5 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire wr_en_0 ;
wire m20 ;
wire rd_wbs_reg_cyc ;
wire wr_wbs_reg_cyc ;
wire din_ack ;
wire reg_data_0_0_0__g2_0_1651_i_m2 ;
wire reg_data_0_0_1__g2_0_1670_i_m2 ;
wire reg_data_0_0_2__g2_0_1689_i_m2 ;
wire reg_data_0_0_3__g2_0_1708_i_m2 ;
wire reg_data_0_0_4__g2_0_1727_i_m2 ;
wire reg_data_0_0_5__g2_0_1746_i_m2 ;
wire reg_data_0_0_6__g2_0_1765_i_m2 ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_7__g2_0_1784_i_m2 ;
wire un1_reg_data6_i_0_g0 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_7_ (
	.regout(reg_data_7),
	.datain(reg_data_0_0_7__g2_0_1784_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_6_ (
	.regout(reg_data_6),
	.datain(reg_data_0_0_6__g2_0_1765_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_5_ (
	.regout(reg_data_5),
	.datain(reg_data_0_0_5__g2_0_1746_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_4_ (
	.regout(reg_data_4),
	.datain(reg_data_0_0_4__g2_0_1727_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_3_ (
	.regout(reg_data_3),
	.datain(reg_data_0_0_3__g2_0_1708_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_2_ (
	.regout(reg_data_2),
	.datain(reg_data_0_0_2__g2_0_1689_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_1_ (
	.regout(reg_data_1),
	.datain(reg_data_0_0_1__g2_0_1670_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__g2_0_1651_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
// @21:86
  cycloneii_lcell_ff din_ack_Z (
	.regout(din_ack),
	.datain(un1_reg_data6_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:253
  cycloneii_lcell_comb un1_reg_data6_i_0_g0_cZ (
	.combout(un1_reg_data6_i_0_g0),
	.dataa(wr_wbs_reg_cyc),
	.datab(rd_wbs_reg_cyc),
	.datac(m20),
	.datad(wr_en_0)
);
defparam un1_reg_data6_i_0_g0_cZ.lut_mask=16'he000;
defparam un1_reg_data6_i_0_g0_cZ.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ3 */

// VQM4.1+ 
module gen_regZ2 (
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  reg_data_4,
  reg_data_5,
  reg_data_6,
  reg_data_7,
  wr_en_0,
  m17,
  rd_wbs_reg_cyc,
  wr_wbs_reg_cyc,
  din_ack,
  reg_data_0_0_0__g2_0_1651_i_m2,
  reg_data_0_0_1__g2_0_1670_i_m2,
  reg_data_0_0_2__g2_0_1689_i_m2,
  reg_data_0_0_3__g2_0_1708_i_m2,
  reg_data_0_0_4__g2_0_1727_i_m2,
  reg_data_0_0_5__g2_0_1746_i_m2,
  reg_data_0_0_6__g2_0_1765_i_m2,
  sync_rst_out,
  clk_100,
  reg_data_0_0_7__g2_0_1784_i_m2
)
;
output reg_data_0 ;
output reg_data_1 ;
output reg_data_2 ;
output reg_data_3 ;
output reg_data_4 ;
output reg_data_5 ;
output reg_data_6 ;
output reg_data_7 ;
input wr_en_0 ;
input m17 ;
input rd_wbs_reg_cyc ;
input wr_wbs_reg_cyc ;
output din_ack ;
input reg_data_0_0_0__g2_0_1651_i_m2 ;
input reg_data_0_0_1__g2_0_1670_i_m2 ;
input reg_data_0_0_2__g2_0_1689_i_m2 ;
input reg_data_0_0_3__g2_0_1708_i_m2 ;
input reg_data_0_0_4__g2_0_1727_i_m2 ;
input reg_data_0_0_5__g2_0_1746_i_m2 ;
input reg_data_0_0_6__g2_0_1765_i_m2 ;
input sync_rst_out ;
input clk_100 ;
input reg_data_0_0_7__g2_0_1784_i_m2 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire reg_data_4 ;
wire reg_data_5 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire wr_en_0 ;
wire m17 ;
wire rd_wbs_reg_cyc ;
wire wr_wbs_reg_cyc ;
wire din_ack ;
wire reg_data_0_0_0__g2_0_1651_i_m2 ;
wire reg_data_0_0_1__g2_0_1670_i_m2 ;
wire reg_data_0_0_2__g2_0_1689_i_m2 ;
wire reg_data_0_0_3__g2_0_1708_i_m2 ;
wire reg_data_0_0_4__g2_0_1727_i_m2 ;
wire reg_data_0_0_5__g2_0_1746_i_m2 ;
wire reg_data_0_0_6__g2_0_1765_i_m2 ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_7__g2_0_1784_i_m2 ;
wire un1_reg_data6_i_0_g0 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_7_ (
	.regout(reg_data_7),
	.datain(reg_data_0_0_7__g2_0_1784_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_6_ (
	.regout(reg_data_6),
	.datain(reg_data_0_0_6__g2_0_1765_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_5_ (
	.regout(reg_data_5),
	.datain(reg_data_0_0_5__g2_0_1746_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_4_ (
	.regout(reg_data_4),
	.datain(reg_data_0_0_4__g2_0_1727_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_3_ (
	.regout(reg_data_3),
	.datain(reg_data_0_0_3__g2_0_1708_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_2_ (
	.regout(reg_data_2),
	.datain(reg_data_0_0_2__g2_0_1689_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_1_ (
	.regout(reg_data_1),
	.datain(reg_data_0_0_1__g2_0_1670_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__g2_0_1651_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
// @21:86
  cycloneii_lcell_ff din_ack_Z (
	.regout(din_ack),
	.datain(un1_reg_data6_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:253
  cycloneii_lcell_comb un1_reg_data6_i_0_g0_cZ (
	.combout(un1_reg_data6_i_0_g0),
	.dataa(wr_wbs_reg_cyc),
	.datab(rd_wbs_reg_cyc),
	.datac(m17),
	.datad(wr_en_0)
);
defparam un1_reg_data6_i_0_g0_cZ.lut_mask=16'he000;
defparam un1_reg_data6_i_0_g0_cZ.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ2 */

// VQM4.1+ 
module gen_regZ1 (
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  reg_data_4,
  reg_data_5,
  reg_data_6,
  reg_data_7,
  wr_en_0,
  m28,
  rd_wbs_reg_cyc,
  wr_wbs_reg_cyc,
  din_ack,
  reg_data_0_0_0__g2_0_1651_i_m2,
  reg_data_0_0_1__g2_0_1670_i_m2,
  reg_data_0_0_2__g2_0_1689_i_m2,
  reg_data_0_0_3__g2_0_1708_i_m2,
  reg_data_0_0_4__g2_0_1727_i_m2,
  reg_data_0_0_5__g2_0_1746_i_m2,
  reg_data_0_0_6__g2_0_1765_i_m2,
  sync_rst_out,
  clk_100,
  reg_data_0_0_7__g2_0_1784_i_m2
)
;
output reg_data_0 ;
output reg_data_1 ;
output reg_data_2 ;
output reg_data_3 ;
output reg_data_4 ;
output reg_data_5 ;
output reg_data_6 ;
output reg_data_7 ;
input wr_en_0 ;
input m28 ;
input rd_wbs_reg_cyc ;
input wr_wbs_reg_cyc ;
output din_ack ;
input reg_data_0_0_0__g2_0_1651_i_m2 ;
input reg_data_0_0_1__g2_0_1670_i_m2 ;
input reg_data_0_0_2__g2_0_1689_i_m2 ;
input reg_data_0_0_3__g2_0_1708_i_m2 ;
input reg_data_0_0_4__g2_0_1727_i_m2 ;
input reg_data_0_0_5__g2_0_1746_i_m2 ;
input reg_data_0_0_6__g2_0_1765_i_m2 ;
input sync_rst_out ;
input clk_100 ;
input reg_data_0_0_7__g2_0_1784_i_m2 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire reg_data_4 ;
wire reg_data_5 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire wr_en_0 ;
wire m28 ;
wire rd_wbs_reg_cyc ;
wire wr_wbs_reg_cyc ;
wire din_ack ;
wire reg_data_0_0_0__g2_0_1651_i_m2 ;
wire reg_data_0_0_1__g2_0_1670_i_m2 ;
wire reg_data_0_0_2__g2_0_1689_i_m2 ;
wire reg_data_0_0_3__g2_0_1708_i_m2 ;
wire reg_data_0_0_4__g2_0_1727_i_m2 ;
wire reg_data_0_0_5__g2_0_1746_i_m2 ;
wire reg_data_0_0_6__g2_0_1765_i_m2 ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_7__g2_0_1784_i_m2 ;
wire un1_reg_data6_i_0_g0 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_7_ (
	.regout(reg_data_7),
	.datain(reg_data_0_0_7__g2_0_1784_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_6_ (
	.regout(reg_data_6),
	.datain(reg_data_0_0_6__g2_0_1765_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_5_ (
	.regout(reg_data_5),
	.datain(reg_data_0_0_5__g2_0_1746_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_4_ (
	.regout(reg_data_4),
	.datain(reg_data_0_0_4__g2_0_1727_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_3_ (
	.regout(reg_data_3),
	.datain(reg_data_0_0_3__g2_0_1708_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_2_ (
	.regout(reg_data_2),
	.datain(reg_data_0_0_2__g2_0_1689_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_1_ (
	.regout(reg_data_1),
	.datain(reg_data_0_0_1__g2_0_1670_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__g2_0_1651_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
// @21:86
  cycloneii_lcell_ff din_ack_Z (
	.regout(din_ack),
	.datain(un1_reg_data6_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:253
  cycloneii_lcell_comb un1_reg_data6_i_0_g0_cZ (
	.combout(un1_reg_data6_i_0_g0),
	.dataa(wr_wbs_reg_cyc),
	.datab(rd_wbs_reg_cyc),
	.datac(m28),
	.datad(wr_en_0)
);
defparam un1_reg_data6_i_0_g0_cZ.lut_mask=16'he000;
defparam un1_reg_data6_i_0_g0_cZ.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ1 */

// VQM4.1+ 
module gen_regZ0 (
  wbm_dat_o_0,
  wbm_dat_o_1,
  wbm_dat_o_2,
  wbm_dat_o_3,
  wbm_dat_o_4,
  wbm_dat_o_5,
  wbm_dat_o_6,
  wbm_dat_o_7,
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  reg_data_4,
  reg_data_5,
  reg_data_6,
  reg_data_7,
  wr_en_0,
  m26,
  rd_wbs_reg_cyc,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  reg_data_0_0_1__I0_i_0_1051_i_m3,
  reg_data_0_0_2__I0_i_0_1070_i_m3,
  reg_data_0_0_3__I0_i_0_1089_i_m3,
  reg_data_0_0_4__I0_i_0_1108_i_m3,
  reg_data_0_0_5__I0_i_0_1127_i_m3,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  wr_wbs_reg_cyc,
  reg_data_0_0_7__g2_0_1014_i_m3,
  din_ack,
  reg_data_0_0_0__g2_0_1651_i_m2,
  reg_data_0_0_1__g2_0_1670_i_m2,
  reg_data_0_0_2__g2_0_1689_i_m2,
  reg_data_0_0_3__g2_0_1708_i_m2,
  reg_data_0_0_4__g2_0_1727_i_m2,
  reg_data_0_0_5__g2_0_1746_i_m2,
  reg_data_0_0_6__g2_0_1765_i_m2,
  sync_rst_out,
  clk_100,
  reg_data_0_0_7__g2_0_1784_i_m2
)
;
input wbm_dat_o_0 ;
input wbm_dat_o_1 ;
input wbm_dat_o_2 ;
input wbm_dat_o_3 ;
input wbm_dat_o_4 ;
input wbm_dat_o_5 ;
input wbm_dat_o_6 ;
input wbm_dat_o_7 ;
output reg_data_0 ;
output reg_data_1 ;
output reg_data_2 ;
output reg_data_3 ;
output reg_data_4 ;
output reg_data_5 ;
output reg_data_6 ;
output reg_data_7 ;
input wr_en_0 ;
input m26 ;
input rd_wbs_reg_cyc ;
input reg_data_0_0_0__I0_i_0_1032_i_m3 ;
input reg_data_0_0_1__I0_i_0_1051_i_m3 ;
input reg_data_0_0_2__I0_i_0_1070_i_m3 ;
input reg_data_0_0_3__I0_i_0_1089_i_m3 ;
input reg_data_0_0_4__I0_i_0_1108_i_m3 ;
input reg_data_0_0_5__I0_i_0_1127_i_m3 ;
input reg_data_0_0_6__I0_i_0_1146_i_m3 ;
input wr_wbs_reg_cyc ;
input reg_data_0_0_7__g2_0_1014_i_m3 ;
output din_ack ;
output reg_data_0_0_0__g2_0_1651_i_m2 ;
output reg_data_0_0_1__g2_0_1670_i_m2 ;
output reg_data_0_0_2__g2_0_1689_i_m2 ;
output reg_data_0_0_3__g2_0_1708_i_m2 ;
output reg_data_0_0_4__g2_0_1727_i_m2 ;
output reg_data_0_0_5__g2_0_1746_i_m2 ;
output reg_data_0_0_6__g2_0_1765_i_m2 ;
input sync_rst_out ;
input clk_100 ;
output reg_data_0_0_7__g2_0_1784_i_m2 ;
wire wbm_dat_o_0 ;
wire wbm_dat_o_1 ;
wire wbm_dat_o_2 ;
wire wbm_dat_o_3 ;
wire wbm_dat_o_4 ;
wire wbm_dat_o_5 ;
wire wbm_dat_o_6 ;
wire wbm_dat_o_7 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire reg_data_4 ;
wire reg_data_5 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire wr_en_0 ;
wire m26 ;
wire rd_wbs_reg_cyc ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire reg_data_0_0_3__I0_i_0_1089_i_m3 ;
wire reg_data_0_0_4__I0_i_0_1108_i_m3 ;
wire reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire wr_wbs_reg_cyc ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire din_ack ;
wire reg_data_0_0_0__g2_0_1651_i_m2 ;
wire reg_data_0_0_1__g2_0_1670_i_m2 ;
wire reg_data_0_0_2__g2_0_1689_i_m2 ;
wire reg_data_0_0_3__g2_0_1708_i_m2 ;
wire reg_data_0_0_4__g2_0_1727_i_m2 ;
wire reg_data_0_0_5__g2_0_1746_i_m2 ;
wire reg_data_0_0_6__g2_0_1765_i_m2 ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_7__g2_0_1784_i_m2 ;
wire un1_reg_data6_i_0_g0 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_7_ (
	.regout(reg_data_7),
	.datain(reg_data_0_0_7__g2_0_1784_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_6_ (
	.regout(reg_data_6),
	.datain(reg_data_0_0_6__g2_0_1765_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_5_ (
	.regout(reg_data_5),
	.datain(reg_data_0_0_5__g2_0_1746_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_4_ (
	.regout(reg_data_4),
	.datain(reg_data_0_0_4__g2_0_1727_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_3_ (
	.regout(reg_data_3),
	.datain(reg_data_0_0_3__g2_0_1708_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_2_ (
	.regout(reg_data_2),
	.datain(reg_data_0_0_2__g2_0_1689_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_1_ (
	.regout(reg_data_1),
	.datain(reg_data_0_0_1__g2_0_1670_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__g2_0_1651_i_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
// @21:86
  cycloneii_lcell_ff din_ack_Z (
	.regout(din_ack),
	.datain(un1_reg_data6_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:253
  cycloneii_lcell_comb reg_data_0_0_7__g2_0_1784_i_m2_cZ (
	.combout(reg_data_0_0_7__g2_0_1784_i_m2),
	.dataa(wbm_dat_o_7),
	.datab(reg_data_0_0_7__g2_0_1014_i_m3),
	.datac(wr_wbs_reg_cyc),
	.datad(VCC)
);
defparam reg_data_0_0_7__g2_0_1784_i_m2_cZ.lut_mask=16'hcaca;
defparam reg_data_0_0_7__g2_0_1784_i_m2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_6__g2_0_1765_i_m2_cZ (
	.combout(reg_data_0_0_6__g2_0_1765_i_m2),
	.dataa(wbm_dat_o_6),
	.datab(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.datac(wr_wbs_reg_cyc),
	.datad(VCC)
);
defparam reg_data_0_0_6__g2_0_1765_i_m2_cZ.lut_mask=16'hcaca;
defparam reg_data_0_0_6__g2_0_1765_i_m2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_5__g2_0_1746_i_m2_cZ (
	.combout(reg_data_0_0_5__g2_0_1746_i_m2),
	.dataa(wbm_dat_o_5),
	.datab(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.datac(wr_wbs_reg_cyc),
	.datad(VCC)
);
defparam reg_data_0_0_5__g2_0_1746_i_m2_cZ.lut_mask=16'hcaca;
defparam reg_data_0_0_5__g2_0_1746_i_m2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_4__g2_0_1727_i_m2_cZ (
	.combout(reg_data_0_0_4__g2_0_1727_i_m2),
	.dataa(wbm_dat_o_4),
	.datab(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.datac(wr_wbs_reg_cyc),
	.datad(VCC)
);
defparam reg_data_0_0_4__g2_0_1727_i_m2_cZ.lut_mask=16'hcaca;
defparam reg_data_0_0_4__g2_0_1727_i_m2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_3__g2_0_1708_i_m2_cZ (
	.combout(reg_data_0_0_3__g2_0_1708_i_m2),
	.dataa(wbm_dat_o_3),
	.datab(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.datac(wr_wbs_reg_cyc),
	.datad(VCC)
);
defparam reg_data_0_0_3__g2_0_1708_i_m2_cZ.lut_mask=16'hcaca;
defparam reg_data_0_0_3__g2_0_1708_i_m2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_2__g2_0_1689_i_m2_cZ (
	.combout(reg_data_0_0_2__g2_0_1689_i_m2),
	.dataa(wbm_dat_o_2),
	.datab(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.datac(wr_wbs_reg_cyc),
	.datad(VCC)
);
defparam reg_data_0_0_2__g2_0_1689_i_m2_cZ.lut_mask=16'hcaca;
defparam reg_data_0_0_2__g2_0_1689_i_m2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_1__g2_0_1670_i_m2_cZ (
	.combout(reg_data_0_0_1__g2_0_1670_i_m2),
	.dataa(wbm_dat_o_1),
	.datab(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.datac(wr_wbs_reg_cyc),
	.datad(VCC)
);
defparam reg_data_0_0_1__g2_0_1670_i_m2_cZ.lut_mask=16'hcaca;
defparam reg_data_0_0_1__g2_0_1670_i_m2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_0__g2_0_1651_i_m2_cZ (
	.combout(reg_data_0_0_0__g2_0_1651_i_m2),
	.dataa(wbm_dat_o_0),
	.datab(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.datac(wr_wbs_reg_cyc),
	.datad(VCC)
);
defparam reg_data_0_0_0__g2_0_1651_i_m2_cZ.lut_mask=16'hcaca;
defparam reg_data_0_0_0__g2_0_1651_i_m2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_reg_data6_i_0_g0_cZ (
	.combout(un1_reg_data6_i_0_g0),
	.dataa(wr_wbs_reg_cyc),
	.datab(rd_wbs_reg_cyc),
	.datac(m26),
	.datad(wr_en_0)
);
defparam un1_reg_data6_i_0_g0_cZ.lut_mask=16'he000;
defparam un1_reg_data6_i_0_g0_cZ.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ0 */

// VQM4.1+ 
module wbs_regZ1 (
  ic_wbs_we_i_0,
  wbs_reg_stb,
  wr_wbs_reg_cyc_rep1,
  ic_wbs_dat_i_1_0_1_a4_0_a3,
  wr_en_0
)
;
input ic_wbs_we_i_0 ;
input wbs_reg_stb ;
input wr_wbs_reg_cyc_rep1 ;
input ic_wbs_dat_i_1_0_1_a4_0_a3 ;
output wr_en_0 ;
wire ic_wbs_we_i_0 ;
wire wbs_reg_stb ;
wire wr_wbs_reg_cyc_rep1 ;
wire ic_wbs_dat_i_1_0_1_a4_0_a3 ;
wire wr_en_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @54:79
  cycloneii_lcell_comb wr_en_0_cZ (
	.combout(wr_en_0),
	.dataa(ic_wbs_we_i_0),
	.datab(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.datac(wr_wbs_reg_cyc_rep1),
	.datad(wbs_reg_stb)
);
defparam wr_en_0_cZ.lut_mask=16'hca00;
defparam wr_en_0_cZ.sum_lutc_input="datac";
endmodule /* wbs_regZ1 */

// VQM4.1+ 
module mem_mng_top (
  wbm_dat_o_7,
  wbm_dat_o_6,
  wbm_dat_o_5,
  wbm_dat_o_4,
  wbm_dat_o_3,
  wbm_dat_o_2,
  wbm_dat_o_1,
  wbm_dat_o_0,
  dat_o_r_7,
  dat_o_r_6,
  dat_o_r_5,
  dat_o_r_4,
  dat_o_r_3,
  dat_o_r_2,
  dat_o_r_1,
  dat_o_r_0,
  dat_o_r_15,
  dat_o_r_14,
  dat_o_r_13,
  dat_o_r_12,
  dat_o_r_11,
  dat_o_r_10,
  dat_o_r_9,
  dat_o_r_8,
  ic_wbs_cyc_i_i_0,
  ic_wbs_stb_i_0_0,
  ic_wbs_stb_i_0_a2_0,
  wbm_tga_o_1_0_0,
  wbm_tga_o_1_0_4,
  cur_st_0,
  wbm_tga_o_3_0,
  wbm_tga_o_3_4,
  wbm_tga_o_3_6,
  wbm_tga_o_3_5,
  wbm_tga_o_3_3,
  wbm_tga_o_3_2,
  wbm_tga_o_3_1,
  cur_rd_addr_21,
  cur_rd_addr_20,
  cur_rd_addr_19,
  cur_rd_addr_18,
  cur_rd_addr_17,
  cur_rd_addr_16,
  cur_rd_addr_15,
  cur_rd_addr_14,
  cur_rd_addr_13,
  cur_rd_addr_12,
  cur_rd_addr_11,
  cur_rd_addr_10,
  cur_rd_addr_9,
  cur_rd_addr_8,
  cur_rd_addr_7,
  cur_rd_addr_6,
  cur_rd_addr_5,
  cur_rd_addr_4,
  cur_rd_addr_3,
  cur_rd_addr_2,
  cur_rd_addr_1,
  cur_rd_addr_0,
  wbm_tga_o_1_0_d0,
  wbm_tga_o_2_5,
  wbm_tga_o_2_6,
  wbm_tga_o_2_0,
  wbm_tga_o_2_1,
  wbm_tga_o_2_2,
  wbm_tga_o_2_3,
  wbm_tga_o_2_4,
  ram_data_out_swap_15,
  ram_data_out_swap_14,
  ram_data_out_swap_13,
  ram_data_out_swap_12,
  ram_data_out_swap_11,
  ram_data_out_swap_10,
  ram_data_out_swap_9,
  ram_data_out_swap_8,
  ram_data_out_swap_7,
  ram_data_out_swap_6,
  ram_data_out_swap_5,
  ram_data_out_swap_4,
  ram_data_out_swap_3,
  ram_data_out_swap_2,
  ram_data_out_swap_1,
  ram_data_out_swap_0,
  ic_wbs_stb_i_5_i_m3_i_m3_0,
  wbm_cur_st_2,
  wbm_cur_st_0,
  wbm_tga_o_8,
  wbm_tga_o_9,
  wbm_tga_o_0_9,
  wbm_tga_o_0_8,
  wbm_tga_o_0_2,
  wbm_tga_o_0_3,
  wbm_tga_o_0_4,
  wbm_tga_o_0_5,
  wbm_tga_o_0_6,
  wbm_tga_o_0_7,
  wbm_tga_o_0_1,
  wbm_gnt_i_0_0,
  outc1_wbm_tga_o_i_1,
  outc1_wbm_tga_o_i_2,
  outc1_wbm_tga_o_i_3,
  outc1_wbm_tga_o_i_4,
  outc1_wbm_tga_o_i_5,
  outc1_wbm_tga_o_i_6,
  outc1_wbm_tga_o_i_7,
  outc1_wbm_tga_o_i_8,
  outc1_wbm_tga_o_i_0,
  ram_1st_data_0,
  ram_1st_data_1,
  ram_1st_data_2,
  ram_1st_data_3,
  ram_1st_data_4,
  ram_1st_data_5,
  ram_1st_data_6,
  ram_1st_data_7,
  ram_1st_data_8,
  ram_1st_data_9,
  ram_1st_data_10,
  ram_1st_data_11,
  ram_1st_data_12,
  ram_1st_data_13,
  ram_1st_data_14,
  ram_1st_data_15,
  cur_wr_addr_0,
  cur_wr_addr_1,
  cur_wr_addr_2,
  cur_wr_addr_3,
  cur_wr_addr_4,
  cur_wr_addr_5,
  cur_wr_addr_6,
  cur_wr_addr_7,
  cur_wr_addr_8,
  cur_wr_addr_9,
  cur_wr_addr_10,
  cur_wr_addr_11,
  cur_wr_addr_12,
  cur_wr_addr_13,
  cur_wr_addr_14,
  cur_wr_addr_15,
  cur_wr_addr_16,
  cur_wr_addr_17,
  cur_wr_addr_18,
  cur_wr_addr_19,
  cur_wr_addr_20,
  cur_wr_addr_21,
  cur_st_rep1_0,
  wbs_gnt_rep1_0,
  adrint_i_m3_i_m3_1,
  adrint_i_m3_i_m3_5,
  adrint_i_m3_i_m3_0,
  ic_wbs_tgc_i_i_0_a2_0,
  wbm_gnt_i_0_rep1_0,
  rd_wbs_dat_o_4,
  rd_wbs_dat_o_0,
  rd_wbs_dat_o_6,
  rd_wbs_dat_o_5,
  rd_wbs_dat_o_2,
  rd_wbs_dat_o_1,
  rd_wbs_dat_o_3,
  rd_wbs_dat_o_7,
  ic_wbs_stb_i_0_a4_0_a2_0,
  ic_wbs_we_i_0,
  ic_wbs_stb_i_0_a4_0,
  wbs_reg_dout_m_0,
  wbs_reg_dout_m_1,
  wbs_reg_dout_m_2,
  wbs_reg_dout_m_3,
  wbs_reg_dout_m_5,
  wbs_reg_dout_m_6,
  wbs_reg_dout_1_3_3,
  wbs_reg_dout_1_3_0,
  reg_data_0_7,
  reg_data_0_4,
  reg_data_0_6,
  reg_data_0_5,
  reg_data_0_3,
  reg_data_0_2,
  reg_data_0_1,
  reg_data_0_0,
  ic_wbs_adr_i_0_4,
  ic_wbs_adr_i_0_5,
  ic_wbs_adr_i_0_8,
  ic_wbs_adr_i_0_9,
  ic_wbs_adr_i_0_6,
  ic_wbs_adr_i_0_7,
  ic_wbs_adr_i_0_3,
  ic_wbs_adr_i_0_0,
  ic_wbs_adr_i_0_2,
  ic_wbs_adr_i_0_1,
  wbs_gnt_i_0_rep1_0,
  reg_data_0_0_7__g2_0_1014_i_m3,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  reg_data_0_0_5__I0_i_0_1127_i_m3,
  reg_data_0_0_4__I0_i_0_1108_i_m3,
  reg_data_0_0_3__I0_i_0_1089_i_m3,
  reg_data_0_0_2__I0_i_0_1070_i_m3,
  reg_data_0_0_1__I0_i_0_1051_i_m3,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  restart_i_i,
  wbm_stb_internal_1,
  wbm_tgc_o_rep1,
  ack_o_sr_2_0_g0_1,
  wbs_stall_o_int_i,
  wbs_err_o_1,
  ack_o_sr,
  wbm_stb_internal_0,
  wr_gnt_i_i_RNIVHO4,
  wbm_cyc_o_0,
  data_valid_r,
  rx_data_r,
  stall_r_i,
  un2_wbs_stall_o,
  clk_100,
  sync_rst_out_0,
  ic_wbs_dat_i_1_7_1_a4_0_a2,
  ic_wbs_dat_i_1_6_1_a4_0_a2,
  ic_wbs_dat_i_1_5_1_a4_0_a2,
  ic_wbs_dat_i_1_4_1_a4_0_a2,
  ic_wbs_dat_i_1_3_1_a2_0_a2,
  ic_wbs_dat_i_1_2_1_a2_0_a2,
  ic_wbs_dat_i_1_1_1_a2_0_a2,
  ic_wbs_dat_i_1_0_1_a2_0_a2,
  ic_wbs_adr_i_1_7_1_a4_0_a2,
  ic_wbs_adr_i_1_5_1_a4_0_a2,
  ic_wbs_adr_i_1_6_1_a4_0_a2,
  ic_wbs_adr_i_1_9_1_a4_0_a2,
  wbs_ack_o,
  wbs_err_o_0,
  wbs_ack_o_i,
  wbs_err_o,
  wr_gnt_i_i,
  wbs_stall_o_0,
  un67_wbm_cur_st_1_o3,
  wbm_stb_internal,
  dat_1st_bool_i,
  r_274_0_g2_i,
  r_255_0_g2_i,
  r_m2,
  m36,
  m35_m5,
  un2_ic_wbm_cyc_o,
  cur_st_tr22_0_a2_0_g0_2_0,
  we_internal,
  rd_wbs_reg_cyc_a,
  wr_wbs_reg_cyc_2,
  m18,
  m27,
  m28,
  m26,
  un15_rd_wbs_reg_cyc_0_tz,
  d_m2_e,
  ic_wbs_adr_i_1_3_1_i_0,
  ic_wbs_adr_i_1_0_1_i_i_a2,
  ic_wbs_adr_i_1_2_1_a4_0_a2,
  wr_wbs_reg_cyc,
  ic_wbs_dat_i_1_0_1_a4_0_a3,
  d_m2_e_0,
  un13_ic_wbm_cyc_o_i_m3_i_m3,
  ic_wbs_adr_i_1_3_1_i_0_o2,
  outc0_wbm_cyc_o,
  wbm_cyc_o_i_o2,
  rd_wbs_reg_cyc_0,
  rd_wbs_reg_cyc,
  ic_wbs_adr_i_1_1_1_i_i_a2,
  wr_wbs_reg_cyc_rep1,
  wr_wbs_stall_o,
  rd_bank_val_i_RNINQB4,
  sync_rst_out,
  clk_133_c,
  wr_bank_val
)
;
input wbm_dat_o_7 ;
input wbm_dat_o_6 ;
input wbm_dat_o_5 ;
input wbm_dat_o_4 ;
input wbm_dat_o_3 ;
input wbm_dat_o_2 ;
input wbm_dat_o_1 ;
input wbm_dat_o_0 ;
input dat_o_r_7 ;
input dat_o_r_6 ;
input dat_o_r_5 ;
input dat_o_r_4 ;
input dat_o_r_3 ;
input dat_o_r_2 ;
input dat_o_r_1 ;
input dat_o_r_0 ;
input dat_o_r_15 ;
input dat_o_r_14 ;
input dat_o_r_13 ;
input dat_o_r_12 ;
input dat_o_r_11 ;
input dat_o_r_10 ;
input dat_o_r_9 ;
input dat_o_r_8 ;
input ic_wbs_cyc_i_i_0 ;
input ic_wbs_stb_i_0_0 ;
input ic_wbs_stb_i_0_a2_0 ;
input wbm_tga_o_1_0_0 ;
input wbm_tga_o_1_0_4 ;
input cur_st_0 ;
input wbm_tga_o_3_0 ;
input wbm_tga_o_3_4 ;
input wbm_tga_o_3_6 ;
input wbm_tga_o_3_5 ;
input wbm_tga_o_3_3 ;
input wbm_tga_o_3_2 ;
input wbm_tga_o_3_1 ;
output cur_rd_addr_21 ;
output cur_rd_addr_20 ;
output cur_rd_addr_19 ;
output cur_rd_addr_18 ;
output cur_rd_addr_17 ;
output cur_rd_addr_16 ;
output cur_rd_addr_15 ;
output cur_rd_addr_14 ;
output cur_rd_addr_13 ;
output cur_rd_addr_12 ;
output cur_rd_addr_11 ;
output cur_rd_addr_10 ;
output cur_rd_addr_9 ;
output cur_rd_addr_8 ;
output cur_rd_addr_7 ;
output cur_rd_addr_6 ;
output cur_rd_addr_5 ;
output cur_rd_addr_4 ;
output cur_rd_addr_3 ;
output cur_rd_addr_2 ;
output cur_rd_addr_1 ;
output cur_rd_addr_0 ;
output wbm_tga_o_1_0_d0 ;
output wbm_tga_o_2_5 ;
output wbm_tga_o_2_6 ;
output wbm_tga_o_2_0 ;
output wbm_tga_o_2_1 ;
output wbm_tga_o_2_2 ;
output wbm_tga_o_2_3 ;
output wbm_tga_o_2_4 ;
output ram_data_out_swap_15 ;
output ram_data_out_swap_14 ;
output ram_data_out_swap_13 ;
output ram_data_out_swap_12 ;
output ram_data_out_swap_11 ;
output ram_data_out_swap_10 ;
output ram_data_out_swap_9 ;
output ram_data_out_swap_8 ;
output ram_data_out_swap_7 ;
output ram_data_out_swap_6 ;
output ram_data_out_swap_5 ;
output ram_data_out_swap_4 ;
output ram_data_out_swap_3 ;
output ram_data_out_swap_2 ;
output ram_data_out_swap_1 ;
output ram_data_out_swap_0 ;
input ic_wbs_stb_i_5_i_m3_i_m3_0 ;
input wbm_cur_st_2 ;
output wbm_cur_st_0 ;
input wbm_tga_o_8 ;
input wbm_tga_o_9 ;
input wbm_tga_o_0_9 ;
input wbm_tga_o_0_8 ;
input wbm_tga_o_0_2 ;
input wbm_tga_o_0_3 ;
input wbm_tga_o_0_4 ;
input wbm_tga_o_0_5 ;
input wbm_tga_o_0_6 ;
input wbm_tga_o_0_7 ;
input wbm_tga_o_0_1 ;
input wbm_gnt_i_0_0 ;
input outc1_wbm_tga_o_i_1 ;
input outc1_wbm_tga_o_i_2 ;
input outc1_wbm_tga_o_i_3 ;
input outc1_wbm_tga_o_i_4 ;
input outc1_wbm_tga_o_i_5 ;
input outc1_wbm_tga_o_i_6 ;
input outc1_wbm_tga_o_i_7 ;
input outc1_wbm_tga_o_i_8 ;
input outc1_wbm_tga_o_i_0 ;
output ram_1st_data_0 ;
output ram_1st_data_1 ;
output ram_1st_data_2 ;
output ram_1st_data_3 ;
output ram_1st_data_4 ;
output ram_1st_data_5 ;
output ram_1st_data_6 ;
output ram_1st_data_7 ;
output ram_1st_data_8 ;
output ram_1st_data_9 ;
output ram_1st_data_10 ;
output ram_1st_data_11 ;
output ram_1st_data_12 ;
output ram_1st_data_13 ;
output ram_1st_data_14 ;
output ram_1st_data_15 ;
output cur_wr_addr_0 ;
output cur_wr_addr_1 ;
output cur_wr_addr_2 ;
output cur_wr_addr_3 ;
output cur_wr_addr_4 ;
output cur_wr_addr_5 ;
output cur_wr_addr_6 ;
output cur_wr_addr_7 ;
output cur_wr_addr_8 ;
output cur_wr_addr_9 ;
output cur_wr_addr_10 ;
output cur_wr_addr_11 ;
output cur_wr_addr_12 ;
output cur_wr_addr_13 ;
output cur_wr_addr_14 ;
output cur_wr_addr_15 ;
output cur_wr_addr_16 ;
output cur_wr_addr_17 ;
output cur_wr_addr_18 ;
output cur_wr_addr_19 ;
output cur_wr_addr_20 ;
output cur_wr_addr_21 ;
input cur_st_rep1_0 ;
input wbs_gnt_rep1_0 ;
input adrint_i_m3_i_m3_1 ;
input adrint_i_m3_i_m3_5 ;
input adrint_i_m3_i_m3_0 ;
input ic_wbs_tgc_i_i_0_a2_0 ;
input wbm_gnt_i_0_rep1_0 ;
output rd_wbs_dat_o_4 ;
output rd_wbs_dat_o_0 ;
output rd_wbs_dat_o_6 ;
output rd_wbs_dat_o_5 ;
output rd_wbs_dat_o_2 ;
output rd_wbs_dat_o_1 ;
output rd_wbs_dat_o_3 ;
output rd_wbs_dat_o_7 ;
input ic_wbs_stb_i_0_a4_0_a2_0 ;
input ic_wbs_we_i_0 ;
input ic_wbs_stb_i_0_a4_0 ;
output wbs_reg_dout_m_0 ;
output wbs_reg_dout_m_1 ;
output wbs_reg_dout_m_2 ;
output wbs_reg_dout_m_3 ;
output wbs_reg_dout_m_5 ;
output wbs_reg_dout_m_6 ;
output wbs_reg_dout_1_3_3 ;
output wbs_reg_dout_1_3_0 ;
output reg_data_0_7 ;
output reg_data_0_4 ;
output reg_data_0_6 ;
output reg_data_0_5 ;
output reg_data_0_3 ;
output reg_data_0_2 ;
output reg_data_0_1 ;
output reg_data_0_0 ;
input ic_wbs_adr_i_0_4 ;
input ic_wbs_adr_i_0_5 ;
input ic_wbs_adr_i_0_8 ;
input ic_wbs_adr_i_0_9 ;
input ic_wbs_adr_i_0_6 ;
input ic_wbs_adr_i_0_7 ;
input ic_wbs_adr_i_0_3 ;
input ic_wbs_adr_i_0_0 ;
input ic_wbs_adr_i_0_2 ;
input ic_wbs_adr_i_0_1 ;
input wbs_gnt_i_0_rep1_0 ;
input reg_data_0_0_7__g2_0_1014_i_m3 ;
input reg_data_0_0_6__I0_i_0_1146_i_m3 ;
input reg_data_0_0_5__I0_i_0_1127_i_m3 ;
input reg_data_0_0_4__I0_i_0_1108_i_m3 ;
input reg_data_0_0_3__I0_i_0_1089_i_m3 ;
input reg_data_0_0_2__I0_i_0_1070_i_m3 ;
input reg_data_0_0_1__I0_i_0_1051_i_m3 ;
input reg_data_0_0_0__I0_i_0_1032_i_m3 ;
output restart_i_i ;
input wbm_stb_internal_1 ;
input wbm_tgc_o_rep1 ;
output ack_o_sr_2_0_g0_1 ;
output wbs_stall_o_int_i ;
output wbs_err_o_1 ;
output ack_o_sr ;
output wbm_stb_internal_0 ;
output wr_gnt_i_i_RNIVHO4 ;
output wbm_cyc_o_0 ;
input data_valid_r ;
input rx_data_r ;
input stall_r_i ;
input un2_wbs_stall_o ;
input clk_100 ;
input sync_rst_out_0 ;
input ic_wbs_dat_i_1_7_1_a4_0_a2 ;
input ic_wbs_dat_i_1_6_1_a4_0_a2 ;
input ic_wbs_dat_i_1_5_1_a4_0_a2 ;
input ic_wbs_dat_i_1_4_1_a4_0_a2 ;
input ic_wbs_dat_i_1_3_1_a2_0_a2 ;
input ic_wbs_dat_i_1_2_1_a2_0_a2 ;
input ic_wbs_dat_i_1_1_1_a2_0_a2 ;
input ic_wbs_dat_i_1_0_1_a2_0_a2 ;
input ic_wbs_adr_i_1_7_1_a4_0_a2 ;
input ic_wbs_adr_i_1_5_1_a4_0_a2 ;
input ic_wbs_adr_i_1_6_1_a4_0_a2 ;
input ic_wbs_adr_i_1_9_1_a4_0_a2 ;
output wbs_ack_o ;
output wbs_err_o_0 ;
input wbs_ack_o_i ;
input wbs_err_o ;
output wr_gnt_i_i ;
input wbs_stall_o_0 ;
output un67_wbm_cur_st_1_o3 ;
output wbm_stb_internal ;
output dat_1st_bool_i ;
input r_274_0_g2_i ;
input r_255_0_g2_i ;
input r_m2 ;
output m36 ;
output m35_m5 ;
input un2_ic_wbm_cyc_o ;
input cur_st_tr22_0_a2_0_g0_2_0 ;
input we_internal ;
output rd_wbs_reg_cyc_a ;
output wr_wbs_reg_cyc_2 ;
output m18 ;
output m27 ;
output m28 ;
output m26 ;
output un15_rd_wbs_reg_cyc_0_tz ;
output d_m2_e ;
input ic_wbs_adr_i_1_3_1_i_0 ;
input ic_wbs_adr_i_1_0_1_i_i_a2 ;
input ic_wbs_adr_i_1_2_1_a4_0_a2 ;
output wr_wbs_reg_cyc ;
input ic_wbs_dat_i_1_0_1_a4_0_a3 ;
output d_m2_e_0 ;
input un13_ic_wbm_cyc_o_i_m3_i_m3 ;
input ic_wbs_adr_i_1_3_1_i_0_o2 ;
input outc0_wbm_cyc_o ;
input wbm_cyc_o_i_o2 ;
output rd_wbs_reg_cyc_0 ;
output rd_wbs_reg_cyc ;
input ic_wbs_adr_i_1_1_1_i_i_a2 ;
output wr_wbs_reg_cyc_rep1 ;
output wr_wbs_stall_o ;
output rd_bank_val_i_RNINQB4 ;
input sync_rst_out ;
input clk_133_c ;
output wr_bank_val ;
wire wbm_dat_o_7 ;
wire wbm_dat_o_6 ;
wire wbm_dat_o_5 ;
wire wbm_dat_o_4 ;
wire wbm_dat_o_3 ;
wire wbm_dat_o_2 ;
wire wbm_dat_o_1 ;
wire wbm_dat_o_0 ;
wire dat_o_r_7 ;
wire dat_o_r_6 ;
wire dat_o_r_5 ;
wire dat_o_r_4 ;
wire dat_o_r_3 ;
wire dat_o_r_2 ;
wire dat_o_r_1 ;
wire dat_o_r_0 ;
wire dat_o_r_15 ;
wire dat_o_r_14 ;
wire dat_o_r_13 ;
wire dat_o_r_12 ;
wire dat_o_r_11 ;
wire dat_o_r_10 ;
wire dat_o_r_9 ;
wire dat_o_r_8 ;
wire ic_wbs_cyc_i_i_0 ;
wire ic_wbs_stb_i_0_0 ;
wire ic_wbs_stb_i_0_a2_0 ;
wire wbm_tga_o_1_0_0 ;
wire wbm_tga_o_1_0_4 ;
wire cur_st_0 ;
wire wbm_tga_o_3_0 ;
wire wbm_tga_o_3_4 ;
wire wbm_tga_o_3_6 ;
wire wbm_tga_o_3_5 ;
wire wbm_tga_o_3_3 ;
wire wbm_tga_o_3_2 ;
wire wbm_tga_o_3_1 ;
wire cur_rd_addr_21 ;
wire cur_rd_addr_20 ;
wire cur_rd_addr_19 ;
wire cur_rd_addr_18 ;
wire cur_rd_addr_17 ;
wire cur_rd_addr_16 ;
wire cur_rd_addr_15 ;
wire cur_rd_addr_14 ;
wire cur_rd_addr_13 ;
wire cur_rd_addr_12 ;
wire cur_rd_addr_11 ;
wire cur_rd_addr_10 ;
wire cur_rd_addr_9 ;
wire cur_rd_addr_8 ;
wire cur_rd_addr_7 ;
wire cur_rd_addr_6 ;
wire cur_rd_addr_5 ;
wire cur_rd_addr_4 ;
wire cur_rd_addr_3 ;
wire cur_rd_addr_2 ;
wire cur_rd_addr_1 ;
wire cur_rd_addr_0 ;
wire wbm_tga_o_1_0_d0 ;
wire wbm_tga_o_2_5 ;
wire wbm_tga_o_2_6 ;
wire wbm_tga_o_2_0 ;
wire wbm_tga_o_2_1 ;
wire wbm_tga_o_2_2 ;
wire wbm_tga_o_2_3 ;
wire wbm_tga_o_2_4 ;
wire ram_data_out_swap_15 ;
wire ram_data_out_swap_14 ;
wire ram_data_out_swap_13 ;
wire ram_data_out_swap_12 ;
wire ram_data_out_swap_11 ;
wire ram_data_out_swap_10 ;
wire ram_data_out_swap_9 ;
wire ram_data_out_swap_8 ;
wire ram_data_out_swap_7 ;
wire ram_data_out_swap_6 ;
wire ram_data_out_swap_5 ;
wire ram_data_out_swap_4 ;
wire ram_data_out_swap_3 ;
wire ram_data_out_swap_2 ;
wire ram_data_out_swap_1 ;
wire ram_data_out_swap_0 ;
wire ic_wbs_stb_i_5_i_m3_i_m3_0 ;
wire wbm_cur_st_2 ;
wire wbm_cur_st_0 ;
wire wbm_tga_o_8 ;
wire wbm_tga_o_9 ;
wire wbm_tga_o_0_9 ;
wire wbm_tga_o_0_8 ;
wire wbm_tga_o_0_2 ;
wire wbm_tga_o_0_3 ;
wire wbm_tga_o_0_4 ;
wire wbm_tga_o_0_5 ;
wire wbm_tga_o_0_6 ;
wire wbm_tga_o_0_7 ;
wire wbm_tga_o_0_1 ;
wire wbm_gnt_i_0_0 ;
wire outc1_wbm_tga_o_i_1 ;
wire outc1_wbm_tga_o_i_2 ;
wire outc1_wbm_tga_o_i_3 ;
wire outc1_wbm_tga_o_i_4 ;
wire outc1_wbm_tga_o_i_5 ;
wire outc1_wbm_tga_o_i_6 ;
wire outc1_wbm_tga_o_i_7 ;
wire outc1_wbm_tga_o_i_8 ;
wire outc1_wbm_tga_o_i_0 ;
wire ram_1st_data_0 ;
wire ram_1st_data_1 ;
wire ram_1st_data_2 ;
wire ram_1st_data_3 ;
wire ram_1st_data_4 ;
wire ram_1st_data_5 ;
wire ram_1st_data_6 ;
wire ram_1st_data_7 ;
wire ram_1st_data_8 ;
wire ram_1st_data_9 ;
wire ram_1st_data_10 ;
wire ram_1st_data_11 ;
wire ram_1st_data_12 ;
wire ram_1st_data_13 ;
wire ram_1st_data_14 ;
wire ram_1st_data_15 ;
wire cur_wr_addr_0 ;
wire cur_wr_addr_1 ;
wire cur_wr_addr_2 ;
wire cur_wr_addr_3 ;
wire cur_wr_addr_4 ;
wire cur_wr_addr_5 ;
wire cur_wr_addr_6 ;
wire cur_wr_addr_7 ;
wire cur_wr_addr_8 ;
wire cur_wr_addr_9 ;
wire cur_wr_addr_10 ;
wire cur_wr_addr_11 ;
wire cur_wr_addr_12 ;
wire cur_wr_addr_13 ;
wire cur_wr_addr_14 ;
wire cur_wr_addr_15 ;
wire cur_wr_addr_16 ;
wire cur_wr_addr_17 ;
wire cur_wr_addr_18 ;
wire cur_wr_addr_19 ;
wire cur_wr_addr_20 ;
wire cur_wr_addr_21 ;
wire cur_st_rep1_0 ;
wire wbs_gnt_rep1_0 ;
wire adrint_i_m3_i_m3_1 ;
wire adrint_i_m3_i_m3_5 ;
wire adrint_i_m3_i_m3_0 ;
wire ic_wbs_tgc_i_i_0_a2_0 ;
wire wbm_gnt_i_0_rep1_0 ;
wire rd_wbs_dat_o_4 ;
wire rd_wbs_dat_o_0 ;
wire rd_wbs_dat_o_6 ;
wire rd_wbs_dat_o_5 ;
wire rd_wbs_dat_o_2 ;
wire rd_wbs_dat_o_1 ;
wire rd_wbs_dat_o_3 ;
wire rd_wbs_dat_o_7 ;
wire ic_wbs_stb_i_0_a4_0_a2_0 ;
wire ic_wbs_we_i_0 ;
wire ic_wbs_stb_i_0_a4_0 ;
wire wbs_reg_dout_m_0 ;
wire wbs_reg_dout_m_1 ;
wire wbs_reg_dout_m_2 ;
wire wbs_reg_dout_m_3 ;
wire wbs_reg_dout_m_5 ;
wire wbs_reg_dout_m_6 ;
wire wbs_reg_dout_1_3_3 ;
wire wbs_reg_dout_1_3_0 ;
wire reg_data_0_7 ;
wire reg_data_0_4 ;
wire reg_data_0_6 ;
wire reg_data_0_5 ;
wire reg_data_0_3 ;
wire reg_data_0_2 ;
wire reg_data_0_1 ;
wire reg_data_0_0 ;
wire ic_wbs_adr_i_0_4 ;
wire ic_wbs_adr_i_0_5 ;
wire ic_wbs_adr_i_0_8 ;
wire ic_wbs_adr_i_0_9 ;
wire ic_wbs_adr_i_0_6 ;
wire ic_wbs_adr_i_0_7 ;
wire ic_wbs_adr_i_0_3 ;
wire ic_wbs_adr_i_0_0 ;
wire ic_wbs_adr_i_0_2 ;
wire ic_wbs_adr_i_0_1 ;
wire wbs_gnt_i_0_rep1_0 ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire reg_data_0_0_4__I0_i_0_1108_i_m3 ;
wire reg_data_0_0_3__I0_i_0_1089_i_m3 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire restart_i_i ;
wire wbm_stb_internal_1 ;
wire wbm_tgc_o_rep1 ;
wire ack_o_sr_2_0_g0_1 ;
wire wbs_stall_o_int_i ;
wire wbs_err_o_1 ;
wire ack_o_sr ;
wire wbm_stb_internal_0 ;
wire wr_gnt_i_i_RNIVHO4 ;
wire wbm_cyc_o_0 ;
wire data_valid_r ;
wire rx_data_r ;
wire stall_r_i ;
wire un2_wbs_stall_o ;
wire clk_100 ;
wire sync_rst_out_0 ;
wire ic_wbs_dat_i_1_7_1_a4_0_a2 ;
wire ic_wbs_dat_i_1_6_1_a4_0_a2 ;
wire ic_wbs_dat_i_1_5_1_a4_0_a2 ;
wire ic_wbs_dat_i_1_4_1_a4_0_a2 ;
wire ic_wbs_dat_i_1_3_1_a2_0_a2 ;
wire ic_wbs_dat_i_1_2_1_a2_0_a2 ;
wire ic_wbs_dat_i_1_1_1_a2_0_a2 ;
wire ic_wbs_dat_i_1_0_1_a2_0_a2 ;
wire ic_wbs_adr_i_1_7_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_5_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_6_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_9_1_a4_0_a2 ;
wire wbs_ack_o ;
wire wbs_err_o_0 ;
wire wbs_ack_o_i ;
wire wbs_err_o ;
wire wr_gnt_i_i ;
wire wbs_stall_o_0 ;
wire un67_wbm_cur_st_1_o3 ;
wire wbm_stb_internal ;
wire dat_1st_bool_i ;
wire r_274_0_g2_i ;
wire r_255_0_g2_i ;
wire r_m2 ;
wire m36 ;
wire m35_m5 ;
wire un2_ic_wbm_cyc_o ;
wire cur_st_tr22_0_a2_0_g0_2_0 ;
wire we_internal ;
wire rd_wbs_reg_cyc_a ;
wire wr_wbs_reg_cyc_2 ;
wire m18 ;
wire m27 ;
wire m28 ;
wire m26 ;
wire un15_rd_wbs_reg_cyc_0_tz ;
wire d_m2_e ;
wire ic_wbs_adr_i_1_3_1_i_0 ;
wire ic_wbs_adr_i_1_0_1_i_i_a2 ;
wire ic_wbs_adr_i_1_2_1_a4_0_a2 ;
wire wr_wbs_reg_cyc ;
wire ic_wbs_dat_i_1_0_1_a4_0_a3 ;
wire d_m2_e_0 ;
wire un13_ic_wbm_cyc_o_i_m3_i_m3 ;
wire ic_wbs_adr_i_1_3_1_i_0_o2 ;
wire outc0_wbm_cyc_o ;
wire wbm_cyc_o_i_o2 ;
wire rd_wbs_reg_cyc_0 ;
wire rd_wbs_reg_cyc ;
wire ic_wbs_adr_i_1_1_1_i_i_a2 ;
wire wr_wbs_reg_cyc_rep1 ;
wire wr_wbs_stall_o ;
wire rd_bank_val_i_RNINQB4 ;
wire sync_rst_out ;
wire clk_133_c ;
wire wr_bank_val ;
wire [3:0] wbs_adr;
wire [6:0] wbs_reg_dout_1_1;
wire [7:0] reg_data;
wire [6:0] wbs_reg_dout_1_2;
wire [7:0] reg_data_1;
wire [7:0] reg_data_2;
wire [7:4] wbs_reg_dout_1_3_a;
wire [7:0] rd_wbs_cmp_dat_o;
wire [17:0] wr_cnt_to_rd;
wire [7:0] wbm_tga_o;
wire [7:1] wbm_tga_o_1;
wire [0:0] wbm_tga_o_0;
wire wr_bank_val_0_0 ;
wire rd_bank_val_i ;
wire rd_bank_val_0_0 ;
wire wbs_stall_o_i ;
wire m11 ;
wire bank_switch_1 ;
wire m7 ;
wire wbs_reg_din_ack ;
wire din_ack ;
wire din_ack_0 ;
wire din_ack_1 ;
wire din_ack_2 ;
wire wbs_reg_stb ;
wire wr_wbs_reg_cyc_0 ;
wire wr_wbs_cmp_cyc ;
wire m5 ;
wire m35_m2_a ;
wire m35_m2 ;
wire m17 ;
wire m20 ;
wire wr_wbs_reg_cyc_2_2 ;
wire m36_d ;
wire arbiter_req ;
wire wr_gnt ;
wire wbm_cyc_o ;
wire un1_rd_cnt_i_16 ;
wire un1_rd_cnt_i_15 ;
wire un1_wbm_cur_st_5 ;
wire r_224_0_g2_i ;
wire rd_wbm_stall_i ;
wire rd_wbm_ack_i ;
wire wbm_cyc_internal ;
wire neg_cyc_bool ;
wire arbiter_req_0 ;
wire rd_gnt ;
wire wr_en_0 ;
wire reg_data_0_0_0__g2_0_1651_i_m2 ;
wire reg_data_0_0_1__g2_0_1670_i_m2 ;
wire reg_data_0_0_2__g2_0_1689_i_m2 ;
wire reg_data_0_0_3__g2_0_1708_i_m2 ;
wire reg_data_0_0_4__g2_0_1727_i_m2 ;
wire reg_data_0_0_5__g2_0_1746_i_m2 ;
wire reg_data_0_0_6__g2_0_1765_i_m2 ;
wire reg_data_0_0_7__g2_0_1784_i_m2 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @64:497
  cycloneii_lcell_ff wr_bank_val_Z (
	.regout(wr_bank_val),
	.datain(wr_bank_val_0_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @64:497
  cycloneii_lcell_ff rd_bank_val_i_Z (
	.regout(rd_bank_val_i),
	.datain(rd_bank_val_0_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  rd_bank_val_i_RNINQB4 = ~ rd_bank_val_i;
// @64:454
  cycloneii_lcell_comb wr_wbs_stall_o_cZ (
	.combout(wr_wbs_stall_o),
	.dataa(wbs_stall_o_i),
	.datab(wbs_gnt_i_0_rep1_0),
	.datac(wr_wbs_reg_cyc_rep1),
	.datad(VCC)
);
defparam wr_wbs_stall_o_cZ.lut_mask=16'h3535;
defparam wr_wbs_stall_o_cZ.sum_lutc_input="datac";
// @64:769
  cycloneii_lcell_comb wbs_adr_1_ (
	.combout(wbs_adr[1]),
	.dataa(ic_wbs_adr_i_0_1),
	.datab(ic_wbs_adr_i_1_1_1_i_i_a2),
	.datac(wr_wbs_reg_cyc_rep1),
	.datad(VCC)
);
defparam wbs_adr_1_.lut_mask=16'hcaca;
defparam wbs_adr_1_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_1_0_ (
	.combout(wbs_reg_dout_1_1[0]),
	.dataa(reg_data[0]),
	.datab(reg_data_0_0),
	.datac(m11),
	.datad(VCC)
);
defparam wbs_reg_dout_1_1_0_.lut_mask=16'hacac;
defparam wbs_reg_dout_1_1_0_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_1_1_ (
	.combout(wbs_reg_dout_1_1[1]),
	.dataa(reg_data[1]),
	.datab(reg_data_0_1),
	.datac(m11),
	.datad(VCC)
);
defparam wbs_reg_dout_1_1_1_.lut_mask=16'hacac;
defparam wbs_reg_dout_1_1_1_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_1_2_ (
	.combout(wbs_reg_dout_1_1[2]),
	.dataa(reg_data[2]),
	.datab(reg_data_0_2),
	.datac(m11),
	.datad(VCC)
);
defparam wbs_reg_dout_1_1_2_.lut_mask=16'hacac;
defparam wbs_reg_dout_1_1_2_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_1_3_ (
	.combout(wbs_reg_dout_1_1[3]),
	.dataa(reg_data[3]),
	.datab(reg_data_0_3),
	.datac(m11),
	.datad(VCC)
);
defparam wbs_reg_dout_1_1_3_.lut_mask=16'hacac;
defparam wbs_reg_dout_1_1_3_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_1_5_ (
	.combout(wbs_reg_dout_1_1[5]),
	.dataa(reg_data[5]),
	.datab(reg_data_0_5),
	.datac(m11),
	.datad(VCC)
);
defparam wbs_reg_dout_1_1_5_.lut_mask=16'hacac;
defparam wbs_reg_dout_1_1_5_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_1_6_ (
	.combout(wbs_reg_dout_1_1[6]),
	.dataa(reg_data[6]),
	.datab(reg_data_0_6),
	.datac(m11),
	.datad(VCC)
);
defparam wbs_reg_dout_1_1_6_.lut_mask=16'hacac;
defparam wbs_reg_dout_1_1_6_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_2_0_ (
	.combout(wbs_reg_dout_1_2[0]),
	.dataa(reg_data_1[0]),
	.datab(reg_data_2[0]),
	.datac(m11),
	.datad(VCC)
);
defparam wbs_reg_dout_1_2_0_.lut_mask=16'hacac;
defparam wbs_reg_dout_1_2_0_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_2_1_ (
	.combout(wbs_reg_dout_1_2[1]),
	.dataa(reg_data_1[1]),
	.datab(reg_data_2[1]),
	.datac(m11),
	.datad(VCC)
);
defparam wbs_reg_dout_1_2_1_.lut_mask=16'hacac;
defparam wbs_reg_dout_1_2_1_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_2_2_ (
	.combout(wbs_reg_dout_1_2[2]),
	.dataa(reg_data_1[2]),
	.datab(reg_data_2[2]),
	.datac(m11),
	.datad(VCC)
);
defparam wbs_reg_dout_1_2_2_.lut_mask=16'hacac;
defparam wbs_reg_dout_1_2_2_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_2_3_ (
	.combout(wbs_reg_dout_1_2[3]),
	.dataa(reg_data_1[3]),
	.datab(reg_data_2[3]),
	.datac(m11),
	.datad(VCC)
);
defparam wbs_reg_dout_1_2_3_.lut_mask=16'hacac;
defparam wbs_reg_dout_1_2_3_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_2_5_ (
	.combout(wbs_reg_dout_1_2[5]),
	.dataa(reg_data_1[5]),
	.datab(reg_data_2[5]),
	.datac(m11),
	.datad(VCC)
);
defparam wbs_reg_dout_1_2_5_.lut_mask=16'hacac;
defparam wbs_reg_dout_1_2_5_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_2_6_ (
	.combout(wbs_reg_dout_1_2[6]),
	.dataa(reg_data_1[6]),
	.datab(reg_data_2[6]),
	.datac(m11),
	.datad(VCC)
);
defparam wbs_reg_dout_1_2_6_.lut_mask=16'hacac;
defparam wbs_reg_dout_1_2_6_.sum_lutc_input="datac";
// @64:497
  cycloneii_lcell_comb wr_bank_val_0_0_cZ (
	.combout(wr_bank_val_0_0),
	.dataa(bank_switch_1),
	.datab(wr_bank_val),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_bank_val_0_0_cZ.lut_mask=16'h6666;
defparam wr_bank_val_0_0_cZ.sum_lutc_input="datac";
// @64:497
  cycloneii_lcell_comb rd_bank_val_0_0_cZ (
	.combout(rd_bank_val_0_0),
	.dataa(bank_switch_1),
	.datab(rd_bank_val_i),
	.datac(VCC),
	.datad(VCC)
);
defparam rd_bank_val_0_0_cZ.lut_mask=16'h6666;
defparam rd_bank_val_0_0_cZ.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_3_a_4_ (
	.combout(wbs_reg_dout_1_3_a[4]),
	.dataa(reg_data[4]),
	.datab(reg_data_0_4),
	.datac(m7),
	.datad(m11)
);
defparam wbs_reg_dout_1_3_a_4_.lut_mask=16'h0f53;
defparam wbs_reg_dout_1_3_a_4_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_3_4_ (
	.combout(wbs_reg_dout_1_3_0),
	.dataa(reg_data_1[4]),
	.datab(reg_data_2[4]),
	.datac(m11),
	.datad(wbs_reg_dout_1_3_a[4])
);
defparam wbs_reg_dout_1_3_4_.lut_mask=16'ha0cf;
defparam wbs_reg_dout_1_3_4_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_3_a_7_ (
	.combout(wbs_reg_dout_1_3_a[7]),
	.dataa(reg_data[7]),
	.datab(reg_data_0_7),
	.datac(m7),
	.datad(m11)
);
defparam wbs_reg_dout_1_3_a_7_.lut_mask=16'h0f53;
defparam wbs_reg_dout_1_3_a_7_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_1_3_7_ (
	.combout(wbs_reg_dout_1_3_3),
	.dataa(reg_data_1[7]),
	.datab(reg_data_2[7]),
	.datac(m11),
	.datad(wbs_reg_dout_1_3_a[7])
);
defparam wbs_reg_dout_1_3_7_.lut_mask=16'ha0cf;
defparam wbs_reg_dout_1_3_7_.sum_lutc_input="datac";
// @64:471
  cycloneii_lcell_comb wbs_reg_din_ack_cZ (
	.combout(wbs_reg_din_ack),
	.dataa(din_ack),
	.datab(din_ack_0),
	.datac(din_ack_1),
	.datad(din_ack_2)
);
defparam wbs_reg_din_ack_cZ.lut_mask=16'hfffe;
defparam wbs_reg_din_ack_cZ.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_m_6_ (
	.combout(wbs_reg_dout_m_6),
	.dataa(m7),
	.datab(wbs_reg_dout_1_1[6]),
	.datac(wbs_reg_dout_1_2[6]),
	.datad(wr_wbs_reg_cyc_rep1)
);
defparam wbs_reg_dout_m_6_.lut_mask=16'he400;
defparam wbs_reg_dout_m_6_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_m_5_ (
	.combout(wbs_reg_dout_m_5),
	.dataa(m7),
	.datab(wbs_reg_dout_1_1[5]),
	.datac(wbs_reg_dout_1_2[5]),
	.datad(wr_wbs_reg_cyc_rep1)
);
defparam wbs_reg_dout_m_5_.lut_mask=16'he400;
defparam wbs_reg_dout_m_5_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_m_3_ (
	.combout(wbs_reg_dout_m_3),
	.dataa(m7),
	.datab(wbs_reg_dout_1_1[3]),
	.datac(wbs_reg_dout_1_2[3]),
	.datad(wr_wbs_reg_cyc_rep1)
);
defparam wbs_reg_dout_m_3_.lut_mask=16'he400;
defparam wbs_reg_dout_m_3_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_m_2_ (
	.combout(wbs_reg_dout_m_2),
	.dataa(m7),
	.datab(wbs_reg_dout_1_1[2]),
	.datac(wbs_reg_dout_1_2[2]),
	.datad(wr_wbs_reg_cyc_rep1)
);
defparam wbs_reg_dout_m_2_.lut_mask=16'he400;
defparam wbs_reg_dout_m_2_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_m_1_ (
	.combout(wbs_reg_dout_m_1),
	.dataa(m7),
	.datab(wbs_reg_dout_1_1[1]),
	.datac(wbs_reg_dout_1_2[1]),
	.datad(wr_wbs_reg_cyc_rep1)
);
defparam wbs_reg_dout_m_1_.lut_mask=16'he400;
defparam wbs_reg_dout_m_1_.sum_lutc_input="datac";
// @64:459
  cycloneii_lcell_comb wbs_reg_dout_m_0_ (
	.combout(wbs_reg_dout_m_0),
	.dataa(m7),
	.datab(wbs_reg_dout_1_1[0]),
	.datac(wbs_reg_dout_1_2[0]),
	.datad(wr_wbs_reg_cyc_rep1)
);
defparam wbs_reg_dout_m_0_.lut_mask=16'he400;
defparam wbs_reg_dout_m_0_.sum_lutc_input="datac";
// @64:768
  cycloneii_lcell_comb wbs_reg_stb_cZ (
	.combout(wbs_reg_stb),
	.dataa(ic_wbs_stb_i_0_a4_0),
	.datab(ic_wbs_we_i_0),
	.datac(ic_wbs_stb_i_0_a4_0_a2_0),
	.datad(wr_wbs_reg_cyc_rep1)
);
defparam wbs_reg_stb_cZ.lut_mask=16'hf088;
defparam wbs_reg_stb_cZ.sum_lutc_input="datac";
// @64:775
  cycloneii_lcell_comb rd_wbs_dat_o_7_ (
	.combout(rd_wbs_dat_o_7),
	.dataa(rd_wbs_cmp_dat_o[7]),
	.datab(wr_wbs_reg_cyc_rep1),
	.datac(wbs_reg_dout_1_3_3),
	.datad(rd_wbs_reg_cyc)
);
defparam rd_wbs_dat_o_7_.lut_mask=16'hc0aa;
defparam rd_wbs_dat_o_7_.sum_lutc_input="datac";
// @64:775
  cycloneii_lcell_comb rd_wbs_dat_o_3_ (
	.combout(rd_wbs_dat_o_3),
	.dataa(rd_wbs_cmp_dat_o[3]),
	.datab(rd_wbs_reg_cyc),
	.datac(wbs_reg_dout_m_3),
	.datad(VCC)
);
defparam rd_wbs_dat_o_3_.lut_mask=16'he2e2;
defparam rd_wbs_dat_o_3_.sum_lutc_input="datac";
// @64:775
  cycloneii_lcell_comb rd_wbs_dat_o_1_ (
	.combout(rd_wbs_dat_o_1),
	.dataa(rd_wbs_cmp_dat_o[1]),
	.datab(rd_wbs_reg_cyc),
	.datac(wbs_reg_dout_m_1),
	.datad(VCC)
);
defparam rd_wbs_dat_o_1_.lut_mask=16'he2e2;
defparam rd_wbs_dat_o_1_.sum_lutc_input="datac";
// @64:775
  cycloneii_lcell_comb rd_wbs_dat_o_2_ (
	.combout(rd_wbs_dat_o_2),
	.dataa(rd_wbs_cmp_dat_o[2]),
	.datab(rd_wbs_reg_cyc),
	.datac(wbs_reg_dout_m_2),
	.datad(VCC)
);
defparam rd_wbs_dat_o_2_.lut_mask=16'he2e2;
defparam rd_wbs_dat_o_2_.sum_lutc_input="datac";
// @64:775
  cycloneii_lcell_comb rd_wbs_dat_o_5_ (
	.combout(rd_wbs_dat_o_5),
	.dataa(rd_wbs_cmp_dat_o[5]),
	.datab(rd_wbs_reg_cyc),
	.datac(wbs_reg_dout_m_5),
	.datad(VCC)
);
defparam rd_wbs_dat_o_5_.lut_mask=16'he2e2;
defparam rd_wbs_dat_o_5_.sum_lutc_input="datac";
// @64:775
  cycloneii_lcell_comb rd_wbs_dat_o_6_ (
	.combout(rd_wbs_dat_o_6),
	.dataa(rd_wbs_cmp_dat_o[6]),
	.datab(rd_wbs_reg_cyc),
	.datac(wbs_reg_dout_m_6),
	.datad(VCC)
);
defparam rd_wbs_dat_o_6_.lut_mask=16'he2e2;
defparam rd_wbs_dat_o_6_.sum_lutc_input="datac";
// @64:775
  cycloneii_lcell_comb rd_wbs_dat_o_0_ (
	.combout(rd_wbs_dat_o_0),
	.dataa(rd_wbs_cmp_dat_o[0]),
	.datab(rd_wbs_reg_cyc),
	.datac(wbs_reg_dout_m_0),
	.datad(VCC)
);
defparam rd_wbs_dat_o_0_.lut_mask=16'he2e2;
defparam rd_wbs_dat_o_0_.sum_lutc_input="datac";
// @64:775
  cycloneii_lcell_comb rd_wbs_dat_o_4_ (
	.combout(rd_wbs_dat_o_4),
	.dataa(rd_wbs_cmp_dat_o[4]),
	.datab(wr_wbs_reg_cyc_rep1),
	.datac(wbs_reg_dout_1_3_0),
	.datad(rd_wbs_reg_cyc)
);
defparam rd_wbs_dat_o_4_.lut_mask=16'hc0aa;
defparam rd_wbs_dat_o_4_.sum_lutc_input="datac";
// @64:755
  cycloneii_lcell_comb rd_wbs_reg_cyc_0_cZ (
	.combout(rd_wbs_reg_cyc_0),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(wbm_cyc_o_i_o2),
	.datac(outc0_wbm_cyc_o),
	.datad(ic_wbs_we_i_0)
);
defparam rd_wbs_reg_cyc_0_cZ.lut_mask=16'hd800;
defparam rd_wbs_reg_cyc_0_cZ.sum_lutc_input="datac";
// @64:428
  cycloneii_lcell_comb wr_wbs_reg_cyc_0_cZ (
	.combout(wr_wbs_reg_cyc_0),
	.dataa(ic_wbs_tgc_i_i_0_a2_0),
	.datab(ic_wbs_adr_i_1_3_1_i_0_o2),
	.datac(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.datad(VCC)
);
defparam wr_wbs_reg_cyc_0_cZ.lut_mask=16'h4040;
defparam wr_wbs_reg_cyc_0_cZ.sum_lutc_input="datac";
// @64:437
  cycloneii_lcell_comb wr_wbs_cmp_cyc_cZ (
	.combout(wr_wbs_cmp_cyc),
	.dataa(ic_wbs_tgc_i_i_0_a2_0),
	.datab(ic_wbs_adr_i_1_3_1_i_0_o2),
	.datac(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.datad(VCC)
);
defparam wr_wbs_cmp_cyc_cZ.lut_mask=16'h8080;
defparam wr_wbs_cmp_cyc_cZ.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb wbs_reg_din_ack_RNILQ4G (
	.combout(d_m2_e_0),
	.dataa(wbs_reg_din_ack),
	.datab(ic_wbs_we_i_0),
	.datac(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.datad(wr_wbs_reg_cyc)
);
defparam wbs_reg_din_ack_RNILQ4G.lut_mask=16'ha088;
defparam wbs_reg_din_ack_RNILQ4G.sum_lutc_input="datac";
// @64:769
  cycloneii_lcell_comb wbs_adr_2_ (
	.combout(wbs_adr[2]),
	.dataa(ic_wbs_adr_i_0_2),
	.datab(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.datac(wr_wbs_reg_cyc_rep1),
	.datad(VCC)
);
defparam wbs_adr_2_.lut_mask=16'hcaca;
defparam wbs_adr_2_.sum_lutc_input="datac";
// @64:769
  cycloneii_lcell_comb wbs_adr_0_ (
	.combout(wbs_adr[0]),
	.dataa(ic_wbs_adr_i_0_0),
	.datab(ic_wbs_adr_i_1_0_1_i_i_a2),
	.datac(wr_wbs_reg_cyc_rep1),
	.datad(VCC)
);
defparam wbs_adr_0_.lut_mask=16'hcaca;
defparam wbs_adr_0_.sum_lutc_input="datac";
// @64:769
  cycloneii_lcell_comb wbs_adr_3_ (
	.combout(wbs_adr[3]),
	.dataa(adrint_i_m3_i_m3_0),
	.datab(ic_wbs_adr_i_1_3_1_i_0_o2),
	.datac(ic_wbs_adr_i_0_3),
	.datad(wr_wbs_reg_cyc_rep1)
);
defparam wbs_adr_3_.lut_mask=16'h88f0;
defparam wbs_adr_3_.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb m7_cZ (
	.combout(m7),
	.dataa(adrint_i_m3_i_m3_0),
	.datab(ic_wbs_adr_i_1_3_1_i_0_o2),
	.datac(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.datad(ic_wbs_adr_i_1_1_1_i_i_a2)
);
defparam m7_cZ.lut_mask=16'h0700;
defparam m7_cZ.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb m11_cZ (
	.combout(m11),
	.dataa(ic_wbs_adr_i_1_3_1_i_0),
	.datab(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.datac(ic_wbs_adr_i_1_0_1_i_i_a2),
	.datad(ic_wbs_adr_i_1_1_1_i_i_a2)
);
defparam m11_cZ.lut_mask=16'h0208;
defparam m11_cZ.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb m5_cZ (
	.combout(m5),
	.dataa(ic_wbs_adr_i_1_3_1_i_0),
	.datab(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.datac(ic_wbs_adr_i_1_0_1_i_i_a2),
	.datad(ic_wbs_adr_i_1_1_1_i_i_a2)
);
defparam m5_cZ.lut_mask=16'h0048;
defparam m5_cZ.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb wr_wbs_reg_cyc_RNIST6P (
	.combout(d_m2_e),
	.dataa(wr_wbs_reg_cyc),
	.datab(rd_wbs_reg_cyc),
	.datac(d_m2_e_0),
	.datad(VCC)
);
defparam wr_wbs_reg_cyc_RNIST6P.lut_mask=16'he0e0;
defparam wr_wbs_reg_cyc_RNIST6P.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb m35_m2_a_cZ (
	.combout(m35_m2_a),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(wbs_gnt_rep1_0),
	.datac(cur_st_rep1_0),
	.datad(adrint_i_m3_i_m3_0)
);
defparam m35_m2_a_cZ.lut_mask=16'h2000;
defparam m35_m2_a_cZ.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb m35_m2_cZ (
	.combout(m35_m2),
	.dataa(m35_m2_a),
	.datab(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.datac(ic_wbs_adr_i_1_0_1_i_i_a2),
	.datad(ic_wbs_adr_i_1_1_1_i_i_a2)
);
defparam m35_m2_cZ.lut_mask=16'hee7b;
defparam m35_m2_cZ.sum_lutc_input="datac";
// @64:756
  cycloneii_lcell_comb rd_wbs_reg_cyc_proc_rd_wbs_reg_cyc_proc_un15_rd_wbs_reg_cyc_0_tz (
	.combout(un15_rd_wbs_reg_cyc_0_tz),
	.dataa(ic_wbs_adr_i_0_0),
	.datab(ic_wbs_adr_i_0_3),
	.datac(VCC),
	.datad(VCC)
);
defparam rd_wbs_reg_cyc_proc_rd_wbs_reg_cyc_proc_un15_rd_wbs_reg_cyc_0_tz.lut_mask=16'h9999;
defparam rd_wbs_reg_cyc_proc_rd_wbs_reg_cyc_proc_un15_rd_wbs_reg_cyc_0_tz.sum_lutc_input="datac";
// @64:428
  cycloneii_lcell_comb wr_wbs_reg_cyc_cZ (
	.combout(wr_wbs_reg_cyc),
	.dataa(wr_wbs_reg_cyc_0),
	.datab(m5),
	.datac(m7),
	.datad(VCC)
);
defparam wr_wbs_reg_cyc_cZ.lut_mask=16'ha8a8;
defparam wr_wbs_reg_cyc_cZ.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb wbs_adr_RNIMIK_0_ (
	.combout(m26),
	.dataa(wbs_adr[1]),
	.datab(wbs_adr[2]),
	.datac(wbs_adr[3]),
	.datad(wbs_adr[0])
);
defparam wbs_adr_RNIMIK_0_.lut_mask=16'h0002;
defparam wbs_adr_RNIMIK_0_.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb wbs_adr_RNIMIK_0_0_ (
	.combout(m28),
	.dataa(wbs_adr[1]),
	.datab(wbs_adr[2]),
	.datac(wbs_adr[3]),
	.datad(wbs_adr[0])
);
defparam wbs_adr_RNIMIK_0_0_.lut_mask=16'h0200;
defparam wbs_adr_RNIMIK_0_0_.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb wbs_adr_RNIMIK_1_0_ (
	.combout(m17),
	.dataa(wbs_adr[1]),
	.datab(wbs_adr[3]),
	.datac(wbs_adr[2]),
	.datad(wbs_adr[0])
);
defparam wbs_adr_RNIMIK_1_0_.lut_mask=16'h0010;
defparam wbs_adr_RNIMIK_1_0_.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb wbs_adr_RNIMIK_2_0_ (
	.combout(m20),
	.dataa(wbs_adr[1]),
	.datab(wbs_adr[3]),
	.datac(wbs_adr[2]),
	.datad(wbs_adr[0])
);
defparam wbs_adr_RNIMIK_2_0_.lut_mask=16'h4000;
defparam wbs_adr_RNIMIK_2_0_.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb wbs_adr_RNIV994_0_0_ (
	.combout(m27),
	.dataa(ic_wbs_adr_i_1_0_1_i_i_a2),
	.datab(m28),
	.datac(m26),
	.datad(VCC)
);
defparam wbs_adr_RNIV994_0_0_.lut_mask=16'hd8d8;
defparam wbs_adr_RNIV994_0_0_.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb wbs_adr_RNIV994_0_ (
	.combout(m18),
	.dataa(ic_wbs_adr_i_1_0_1_i_i_a2),
	.datab(m20),
	.datac(m17),
	.datad(VCC)
);
defparam wbs_adr_RNIV994_0_.lut_mask=16'hd8d8;
defparam wbs_adr_RNIV994_0_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb wr_wbs_reg_cyc_0_RNIKLDI1 (
	.combout(wr_wbs_reg_cyc_2),
	.dataa(wr_wbs_reg_cyc_2_2),
	.datab(wr_wbs_reg_cyc_0),
	.datac(m5),
	.datad(m7)
);
defparam wr_wbs_reg_cyc_0_RNIKLDI1.lut_mask=16'h222a;
defparam wr_wbs_reg_cyc_0_RNIKLDI1.sum_lutc_input="datac";
// @64:755
  cycloneii_lcell_comb rd_wbs_reg_cyc_a_cZ (
	.combout(rd_wbs_reg_cyc_a),
	.dataa(ic_wbs_adr_i_0_3),
	.datab(ic_wbs_adr_i_0_1),
	.datac(ic_wbs_adr_i_0_2),
	.datad(un15_rd_wbs_reg_cyc_0_tz)
);
defparam rd_wbs_reg_cyc_a_cZ.lut_mask=16'h3404;
defparam rd_wbs_reg_cyc_a_cZ.sum_lutc_input="datac";
// @64:755
  cycloneii_lcell_comb rd_wbs_reg_cyc_cZ (
	.combout(rd_wbs_reg_cyc),
	.dataa(we_internal),
	.datab(cur_st_tr22_0_a2_0_g0_2_0),
	.datac(un2_ic_wbm_cyc_o),
	.datad(rd_wbs_reg_cyc_a)
);
defparam rd_wbs_reg_cyc_cZ.lut_mask=16'h8000;
defparam rd_wbs_reg_cyc_cZ.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb wr_wbs_reg_cyc_rep1_RNI2PQB1 (
	.combout(m35_m5),
	.dataa(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.datab(ic_wbs_stb_i_0_a4_0_a2_0),
	.datac(m35_m2),
	.datad(wr_wbs_reg_cyc_rep1)
);
defparam wr_wbs_reg_cyc_rep1_RNI2PQB1.lut_mask=16'h0400;
defparam wr_wbs_reg_cyc_rep1_RNI2PQB1.sum_lutc_input="datac";
// @67:925
  cycloneii_lcell_comb rd_wbs_reg_cyc_RNIDPOL3 (
	.combout(m36),
	.dataa(rd_wbs_reg_cyc),
	.datab(m35_m5),
	.datac(m36_d),
	.datad(r_m2)
);
defparam rd_wbs_reg_cyc_RNIDPOL3.lut_mask=16'h70f8;
defparam rd_wbs_reg_cyc_RNIDPOL3.sum_lutc_input="datac";
// @64:428
  cycloneii_lcell_comb wr_wbs_reg_cyc_rep1_cZ (
	.combout(wr_wbs_reg_cyc_rep1),
	.dataa(wr_wbs_reg_cyc_0),
	.datab(m5),
	.datac(m7),
	.datad(VCC)
);
defparam wr_wbs_reg_cyc_rep1_cZ.lut_mask=16'ha8a8;
defparam wr_wbs_reg_cyc_rep1_cZ.sum_lutc_input="datac";
// @64:512
  mem_ctrl_wr mem_ctrl_wr_inst (
	.cur_wr_addr_21(cur_wr_addr_21),
	.cur_wr_addr_20(cur_wr_addr_20),
	.cur_wr_addr_19(cur_wr_addr_19),
	.cur_wr_addr_18(cur_wr_addr_18),
	.cur_wr_addr_17(cur_wr_addr_17),
	.cur_wr_addr_16(cur_wr_addr_16),
	.cur_wr_addr_15(cur_wr_addr_15),
	.cur_wr_addr_14(cur_wr_addr_14),
	.cur_wr_addr_13(cur_wr_addr_13),
	.cur_wr_addr_12(cur_wr_addr_12),
	.cur_wr_addr_11(cur_wr_addr_11),
	.cur_wr_addr_10(cur_wr_addr_10),
	.cur_wr_addr_9(cur_wr_addr_9),
	.cur_wr_addr_8(cur_wr_addr_8),
	.cur_wr_addr_7(cur_wr_addr_7),
	.cur_wr_addr_6(cur_wr_addr_6),
	.cur_wr_addr_5(cur_wr_addr_5),
	.cur_wr_addr_4(cur_wr_addr_4),
	.cur_wr_addr_3(cur_wr_addr_3),
	.cur_wr_addr_2(cur_wr_addr_2),
	.cur_wr_addr_1(cur_wr_addr_1),
	.cur_wr_addr_0(cur_wr_addr_0),
	.wr_cnt_to_rd_17(wr_cnt_to_rd[17]),
	.wr_cnt_to_rd_16(wr_cnt_to_rd[16]),
	.wr_cnt_to_rd_15(wr_cnt_to_rd[15]),
	.wr_cnt_to_rd_14(wr_cnt_to_rd[14]),
	.wr_cnt_to_rd_13(wr_cnt_to_rd[13]),
	.wr_cnt_to_rd_12(wr_cnt_to_rd[12]),
	.wr_cnt_to_rd_11(wr_cnt_to_rd[11]),
	.wr_cnt_to_rd_10(wr_cnt_to_rd[10]),
	.wr_cnt_to_rd_9(wr_cnt_to_rd[9]),
	.wr_cnt_to_rd_8(wr_cnt_to_rd[8]),
	.wr_cnt_to_rd_7(wr_cnt_to_rd[7]),
	.wr_cnt_to_rd_6(wr_cnt_to_rd[6]),
	.wr_cnt_to_rd_5(wr_cnt_to_rd[5]),
	.wr_cnt_to_rd_4(wr_cnt_to_rd[4]),
	.wr_cnt_to_rd_3(wr_cnt_to_rd[3]),
	.wr_cnt_to_rd_2(wr_cnt_to_rd[2]),
	.wr_cnt_to_rd_1(wr_cnt_to_rd[1]),
	.wr_cnt_to_rd_0(wr_cnt_to_rd[0]),
	.wbm_tga_o_0_6(wbm_tga_o[7]),
	.wbm_tga_o_0_5(wbm_tga_o[6]),
	.wbm_tga_o_0_4(wbm_tga_o[5]),
	.wbm_tga_o_0_3(wbm_tga_o[4]),
	.wbm_tga_o_0_2(wbm_tga_o[3]),
	.wbm_tga_o_0_1(wbm_tga_o[2]),
	.wbm_tga_o_0_0(wbm_tga_o[1]),
	.ram_1st_data_15(ram_1st_data_15),
	.ram_1st_data_14(ram_1st_data_14),
	.ram_1st_data_13(ram_1st_data_13),
	.ram_1st_data_12(ram_1st_data_12),
	.ram_1st_data_11(ram_1st_data_11),
	.ram_1st_data_10(ram_1st_data_10),
	.ram_1st_data_9(ram_1st_data_9),
	.ram_1st_data_8(ram_1st_data_8),
	.ram_1st_data_7(ram_1st_data_7),
	.ram_1st_data_6(ram_1st_data_6),
	.ram_1st_data_5(ram_1st_data_5),
	.ram_1st_data_4(ram_1st_data_4),
	.ram_1st_data_3(ram_1st_data_3),
	.ram_1st_data_2(ram_1st_data_2),
	.ram_1st_data_1(ram_1st_data_1),
	.ram_1st_data_0(ram_1st_data_0),
	.reg_data_0(reg_data_0_1),
	.outc1_wbm_tga_o_i_0(outc1_wbm_tga_o_i_0),
	.outc1_wbm_tga_o_i_8(outc1_wbm_tga_o_i_8),
	.outc1_wbm_tga_o_i_7(outc1_wbm_tga_o_i_7),
	.outc1_wbm_tga_o_i_6(outc1_wbm_tga_o_i_6),
	.outc1_wbm_tga_o_i_5(outc1_wbm_tga_o_i_5),
	.outc1_wbm_tga_o_i_4(outc1_wbm_tga_o_i_4),
	.outc1_wbm_tga_o_i_3(outc1_wbm_tga_o_i_3),
	.outc1_wbm_tga_o_i_2(outc1_wbm_tga_o_i_2),
	.outc1_wbm_tga_o_i_1(outc1_wbm_tga_o_i_1),
	.wbm_gnt_i_0_0(wbm_gnt_i_0_0),
	.wbm_tga_o_0(wbm_tga_o[0]),
	.wbm_tga_o_1(wbm_tga_o_0_1),
	.wbm_tga_o_9(wbm_tga_o_9),
	.wbm_tga_o_8(wbm_tga_o_8),
	.wbm_tga_o_7(wbm_tga_o_0_7),
	.wbm_tga_o_6(wbm_tga_o_0_6),
	.wbm_tga_o_5(wbm_tga_o_0_5),
	.wbm_tga_o_4(wbm_tga_o_0_4),
	.wbm_tga_o_3(wbm_tga_o_0_3),
	.wbm_tga_o_2(wbm_tga_o_0_2),
	.wbs_gnt_i_0_rep1_0(wbs_gnt_i_0_rep1_0),
	.wbs_gnt_rep1_0(wbs_gnt_rep1_0),
	.wbm_cur_st_0(wbm_cur_st_0),
	.wbm_cur_st_2(wbm_cur_st_2),
	.cur_st_rep1_0(cur_st_rep1_0),
	.adrint_i_m3_i_m3_4(adrint_i_m3_i_m3_5),
	.adrint_i_m3_i_m3_0(adrint_i_m3_i_m3_1),
	.ic_wbs_tgc_i_i_0_a2_0(ic_wbs_tgc_i_i_0_a2_0),
	.ic_wbs_stb_i_5_i_m3_i_m3_0(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.ic_wbs_stb_i_0_a4_0_a2_0(ic_wbs_stb_i_0_a4_0_a2_0),
	.ram_data_out_swap_0(ram_data_out_swap_0),
	.ram_data_out_swap_1(ram_data_out_swap_1),
	.ram_data_out_swap_2(ram_data_out_swap_2),
	.ram_data_out_swap_3(ram_data_out_swap_3),
	.ram_data_out_swap_4(ram_data_out_swap_4),
	.ram_data_out_swap_5(ram_data_out_swap_5),
	.ram_data_out_swap_6(ram_data_out_swap_6),
	.ram_data_out_swap_7(ram_data_out_swap_7),
	.ram_data_out_swap_8(ram_data_out_swap_8),
	.ram_data_out_swap_9(ram_data_out_swap_9),
	.ram_data_out_swap_10(ram_data_out_swap_10),
	.ram_data_out_swap_11(ram_data_out_swap_11),
	.ram_data_out_swap_12(ram_data_out_swap_12),
	.ram_data_out_swap_13(ram_data_out_swap_13),
	.ram_data_out_swap_14(ram_data_out_swap_14),
	.ram_data_out_swap_15(ram_data_out_swap_15),
	.r_255_0_g2_i(r_255_0_g2_i),
	.r_274_0_g2_i(r_274_0_g2_i),
	.dat_1st_bool_i(dat_1st_bool_i),
	.wbm_stb_internal(wbm_stb_internal),
	.bank_switch_1(bank_switch_1),
	.arbiter_req(arbiter_req),
	.un67_wbm_cur_st_1_o3(un67_wbm_cur_st_1_o3),
	.wr_gnt(wr_gnt),
	.wbm_cyc_o(wbm_cyc_o),
	.wbs_stall_o_0(wbs_stall_o_0),
	.wr_bank_val(wr_bank_val),
	.wr_gnt_i_i(wr_gnt_i_i),
	.wbs_err_o_0(wbs_err_o),
	.wbs_ack_o_i(wbs_ack_o_i),
	.ic_wbs_adr_i_1_3_1_i_0_o2(ic_wbs_adr_i_1_3_1_i_0_o2),
	.wbs_err_o(wbs_err_o_0),
	.wbs_ack_o(wbs_ack_o),
	.wbs_stall_o_i(wbs_stall_o_i),
	.ic_wbs_adr_i_1_2_1_a4_0_a2(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.ic_wbs_adr_i_1_1_1_i_i_a2(ic_wbs_adr_i_1_1_1_i_i_a2),
	.wr_wbs_reg_cyc_2_2(wr_wbs_reg_cyc_2_2),
	.ic_wbs_adr_i_1_9_1_a4_0_a2(ic_wbs_adr_i_1_9_1_a4_0_a2),
	.un13_ic_wbm_cyc_o_i_m3_i_m3(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.ic_wbs_adr_i_1_3_1_i_0(ic_wbs_adr_i_1_3_1_i_0),
	.ic_wbs_adr_i_1_6_1_a4_0_a2(ic_wbs_adr_i_1_6_1_a4_0_a2),
	.ic_wbs_adr_i_1_5_1_a4_0_a2(ic_wbs_adr_i_1_5_1_a4_0_a2),
	.ic_wbs_adr_i_1_7_1_a4_0_a2(ic_wbs_adr_i_1_7_1_a4_0_a2),
	.wr_wbs_cmp_cyc(wr_wbs_cmp_cyc),
	.ic_wbs_adr_i_1_0_1_i_i_a2(ic_wbs_adr_i_1_0_1_i_i_a2),
	.ic_wbs_dat_i_1_0_1_a2_0_a2(ic_wbs_dat_i_1_0_1_a2_0_a2),
	.ic_wbs_dat_i_1_1_1_a2_0_a2(ic_wbs_dat_i_1_1_1_a2_0_a2),
	.ic_wbs_dat_i_1_2_1_a2_0_a2(ic_wbs_dat_i_1_2_1_a2_0_a2),
	.ic_wbs_dat_i_1_3_1_a2_0_a2(ic_wbs_dat_i_1_3_1_a2_0_a2),
	.ic_wbs_dat_i_1_4_1_a4_0_a2(ic_wbs_dat_i_1_4_1_a4_0_a2),
	.ic_wbs_dat_i_1_5_1_a4_0_a2(ic_wbs_dat_i_1_5_1_a4_0_a2),
	.ic_wbs_dat_i_1_6_1_a4_0_a2(ic_wbs_dat_i_1_6_1_a4_0_a2),
	.ic_wbs_dat_i_1_7_1_a4_0_a2(ic_wbs_dat_i_1_7_1_a4_0_a2),
	.sync_rst_out_0(sync_rst_out_0),
	.clk_100(clk_100),
	.sync_rst_out(sync_rst_out),
	.clk_133_c(clk_133_c)
);
// @64:569
  mem_mng_arbiter arbiter_inst (
	.wbm_tga_o_1_5(wbm_tga_o[5]),
	.wbm_tga_o_1_4(wbm_tga_o[4]),
	.wbm_tga_o_1_3(wbm_tga_o[3]),
	.wbm_tga_o_1_2(wbm_tga_o[2]),
	.wbm_tga_o_1_1(wbm_tga_o[1]),
	.wbm_tga_o_1_7(wbm_tga_o[7]),
	.wbm_tga_o_1_6(wbm_tga_o[6]),
	.wbm_tga_o_1_0(wbm_tga_o[0]),
	.wbm_tga_o_0_5(wbm_tga_o_1[5]),
	.wbm_tga_o_0_4(wbm_tga_o_1[4]),
	.wbm_tga_o_0_3(wbm_tga_o_1[3]),
	.wbm_tga_o_0_2(wbm_tga_o_1[2]),
	.wbm_tga_o_0_1(wbm_tga_o_1[1]),
	.wbm_tga_o_0_7(wbm_tga_o_1[7]),
	.wbm_tga_o_0_6(wbm_tga_o_1[6]),
	.wbm_tga_o_0_0(wbm_tga_o_0[0]),
	.wbm_tga_o_5(wbm_tga_o_2_4),
	.wbm_tga_o_4(wbm_tga_o_2_3),
	.wbm_tga_o_3(wbm_tga_o_2_2),
	.wbm_tga_o_2(wbm_tga_o_2_1),
	.wbm_tga_o_1(wbm_tga_o_2_0),
	.wbm_tga_o_7(wbm_tga_o_2_6),
	.wbm_tga_o_6(wbm_tga_o_2_5),
	.wbm_tga_o_0(wbm_tga_o_1_0_d0),
	.un1_rd_cnt_i_16(un1_rd_cnt_i_16),
	.un1_rd_cnt_i_15(un1_rd_cnt_i_15),
	.un1_wbm_cur_st_5(un1_wbm_cur_st_5),
	.r_224_0_g2_i(r_224_0_g2_i),
	.un2_wbs_stall_o(un2_wbs_stall_o),
	.stall_r_i(stall_r_i),
	.rd_wbm_stall_i(rd_wbm_stall_i),
	.rx_data_r(rx_data_r),
	.data_valid_r(data_valid_r),
	.rd_wbm_ack_i(rd_wbm_ack_i),
	.wbm_cyc_o_0(wbm_cyc_o),
	.wbm_cyc_internal(wbm_cyc_internal),
	.neg_cyc_bool(neg_cyc_bool),
	.wbm_cyc_o(wbm_cyc_o_0),
	.arbiter_req_0(arbiter_req_0),
	.arbiter_req(arbiter_req),
	.rd_gnt(rd_gnt),
	.wr_gnt_i_i_RNIVHO4(wr_gnt_i_i_RNIVHO4),
	.wr_gnt(wr_gnt),
	.sync_rst_out(sync_rst_out),
	.clk_133_c(clk_133_c),
	.wr_gnt_i_i(wr_gnt_i_i)
);
// @64:613
  mem_ctrl_rd mem_ctrl_rd_inst (
	.cur_rd_addr_0(cur_rd_addr_0),
	.cur_rd_addr_1(cur_rd_addr_1),
	.cur_rd_addr_2(cur_rd_addr_2),
	.cur_rd_addr_3(cur_rd_addr_3),
	.cur_rd_addr_4(cur_rd_addr_4),
	.cur_rd_addr_5(cur_rd_addr_5),
	.cur_rd_addr_6(cur_rd_addr_6),
	.cur_rd_addr_7(cur_rd_addr_7),
	.cur_rd_addr_8(cur_rd_addr_8),
	.cur_rd_addr_9(cur_rd_addr_9),
	.cur_rd_addr_10(cur_rd_addr_10),
	.cur_rd_addr_11(cur_rd_addr_11),
	.cur_rd_addr_12(cur_rd_addr_12),
	.cur_rd_addr_13(cur_rd_addr_13),
	.cur_rd_addr_14(cur_rd_addr_14),
	.cur_rd_addr_15(cur_rd_addr_15),
	.cur_rd_addr_16(cur_rd_addr_16),
	.cur_rd_addr_17(cur_rd_addr_17),
	.cur_rd_addr_18(cur_rd_addr_18),
	.cur_rd_addr_19(cur_rd_addr_19),
	.cur_rd_addr_20(cur_rd_addr_20),
	.cur_rd_addr_21(cur_rd_addr_21),
	.wbm_tga_o_0_6(wbm_tga_o_1[7]),
	.wbm_tga_o_0_5(wbm_tga_o_1[6]),
	.wbm_tga_o_0_4(wbm_tga_o_1[5]),
	.wbm_tga_o_0_3(wbm_tga_o_1[4]),
	.wbm_tga_o_0_2(wbm_tga_o_1[3]),
	.wbm_tga_o_0_1(wbm_tga_o_1[2]),
	.wbm_tga_o_0_0(wbm_tga_o_1[1]),
	.wr_cnt_to_rd_17(wr_cnt_to_rd[17]),
	.wr_cnt_to_rd_16(wr_cnt_to_rd[16]),
	.wr_cnt_to_rd_15(wr_cnt_to_rd[15]),
	.wr_cnt_to_rd_14(wr_cnt_to_rd[14]),
	.wr_cnt_to_rd_13(wr_cnt_to_rd[13]),
	.wr_cnt_to_rd_12(wr_cnt_to_rd[12]),
	.wr_cnt_to_rd_11(wr_cnt_to_rd[11]),
	.wr_cnt_to_rd_10(wr_cnt_to_rd[10]),
	.wr_cnt_to_rd_9(wr_cnt_to_rd[9]),
	.wr_cnt_to_rd_8(wr_cnt_to_rd[8]),
	.wr_cnt_to_rd_7(wr_cnt_to_rd[7]),
	.wr_cnt_to_rd_6(wr_cnt_to_rd[6]),
	.wr_cnt_to_rd_5(wr_cnt_to_rd[5]),
	.wr_cnt_to_rd_4(wr_cnt_to_rd[4]),
	.wr_cnt_to_rd_3(wr_cnt_to_rd[3]),
	.wr_cnt_to_rd_2(wr_cnt_to_rd[2]),
	.wr_cnt_to_rd_1(wr_cnt_to_rd[1]),
	.wr_cnt_to_rd_0(wr_cnt_to_rd[0]),
	.reg_data_2_0(reg_data[0]),
	.reg_data_1_5(reg_data[5]),
	.reg_data_1_4(reg_data_1[4]),
	.reg_data_1_3(reg_data[3]),
	.reg_data_1_2(reg_data[2]),
	.reg_data_1_1(reg_data[1]),
	.reg_data_1_0(reg_data_2[0]),
	.reg_data_0_7(reg_data[7]),
	.reg_data_0_6(reg_data_2[6]),
	.reg_data_0_5(reg_data_2[5]),
	.reg_data_0_4(reg_data[4]),
	.reg_data_0_3(reg_data_2[3]),
	.reg_data_0_2(reg_data_2[2]),
	.reg_data_0_1(reg_data_2[1]),
	.reg_data_0_0(reg_data_1[0]),
	.reg_data_7(reg_data_2[7]),
	.reg_data_6(reg_data_1[6]),
	.reg_data_5(reg_data_1[5]),
	.reg_data_4(reg_data_2[4]),
	.reg_data_3(reg_data_1[3]),
	.reg_data_2(reg_data_1[2]),
	.reg_data_1(reg_data_1[1]),
	.reg_data_0(reg_data_0_0),
	.wbm_tga_o_0(wbm_tga_o_0[0]),
	.wbm_tga_o_2(wbm_tga_o_3_1),
	.wbm_tga_o_3(wbm_tga_o_3_2),
	.wbm_tga_o_4(wbm_tga_o_3_3),
	.wbm_tga_o_6(wbm_tga_o_3_5),
	.wbm_tga_o_7(wbm_tga_o_3_6),
	.wbm_tga_o_8(wbm_tga_o_0_8),
	.wbm_tga_o_9(wbm_tga_o_0_9),
	.wbm_tga_o_5(wbm_tga_o_3_4),
	.wbm_tga_o_1(wbm_tga_o_3_0),
	.wbm_gnt_i_0_rep1_0(wbm_gnt_i_0_rep1_0),
	.cur_st_0(cur_st_0),
	.wbm_tga_o_1_4(wbm_tga_o_1_0_4),
	.wbm_tga_o_1_0(wbm_tga_o_1_0_0),
	.ic_wbs_stb_i_0_a2_0(ic_wbs_stb_i_0_a2_0),
	.ic_wbs_adr_i_0_3(ic_wbs_adr_i_0_3),
	.ic_wbs_adr_i_0_0(ic_wbs_adr_i_0_0),
	.ic_wbs_adr_i_0_2(ic_wbs_adr_i_0_2),
	.ic_wbs_adr_i_0_7(ic_wbs_adr_i_0_7),
	.ic_wbs_adr_i_0_6(ic_wbs_adr_i_0_6),
	.ic_wbs_adr_i_0_9(ic_wbs_adr_i_0_9),
	.ic_wbs_adr_i_0_8(ic_wbs_adr_i_0_8),
	.ic_wbs_adr_i_0_5(ic_wbs_adr_i_0_5),
	.ic_wbs_adr_i_0_4(ic_wbs_adr_i_0_4),
	.ic_wbs_adr_i_0_1(ic_wbs_adr_i_0_1),
	.ic_wbs_we_i_0(ic_wbs_we_i_0),
	.ic_wbs_stb_i_0_a4_0(ic_wbs_stb_i_0_a4_0),
	.ic_wbs_stb_i_0_0(ic_wbs_stb_i_0_0),
	.ic_wbs_cyc_i_i_0(ic_wbs_cyc_i_i_0),
	.dat_o_r_8(dat_o_r_8),
	.dat_o_r_9(dat_o_r_9),
	.dat_o_r_10(dat_o_r_10),
	.dat_o_r_11(dat_o_r_11),
	.dat_o_r_12(dat_o_r_12),
	.dat_o_r_13(dat_o_r_13),
	.dat_o_r_14(dat_o_r_14),
	.dat_o_r_15(dat_o_r_15),
	.dat_o_r_0(dat_o_r_0),
	.dat_o_r_1(dat_o_r_1),
	.dat_o_r_2(dat_o_r_2),
	.dat_o_r_3(dat_o_r_3),
	.dat_o_r_4(dat_o_r_4),
	.dat_o_r_5(dat_o_r_5),
	.dat_o_r_6(dat_o_r_6),
	.dat_o_r_7(dat_o_r_7),
	.rd_wbs_cmp_dat_o_0(rd_wbs_cmp_dat_o[0]),
	.rd_wbs_cmp_dat_o_1(rd_wbs_cmp_dat_o[1]),
	.rd_wbs_cmp_dat_o_2(rd_wbs_cmp_dat_o[2]),
	.rd_wbs_cmp_dat_o_3(rd_wbs_cmp_dat_o[3]),
	.rd_wbs_cmp_dat_o_4(rd_wbs_cmp_dat_o[4]),
	.rd_wbs_cmp_dat_o_5(rd_wbs_cmp_dat_o[5]),
	.rd_wbs_cmp_dat_o_6(rd_wbs_cmp_dat_o[6]),
	.rd_wbs_cmp_dat_o_7(rd_wbs_cmp_dat_o[7]),
	.r_224_0_g2_i(r_224_0_g2_i),
	.bank_switch_1(bank_switch_1),
	.wbm_stb_internal_0(wbm_stb_internal_0),
	.wbm_cyc_internal(wbm_cyc_internal),
	.neg_cyc_bool(neg_cyc_bool),
	.arbiter_req(arbiter_req_0),
	.un1_wbm_cur_st_5(un1_wbm_cur_st_5),
	.rd_bank_val_i(rd_bank_val_i),
	.rd_gnt(rd_gnt),
	.un1_rd_cnt_i_15(un1_rd_cnt_i_15),
	.wr_gnt_i_i(wr_gnt_i_i),
	.wbs_ack_o_i(wbs_ack_o_i),
	.un1_rd_cnt_i_16(un1_rd_cnt_i_16),
	.wbs_err_o_0(wbs_err_o),
	.rd_wbm_stall_i(rd_wbm_stall_i),
	.ack_o_sr(ack_o_sr),
	.wbs_err_o(wbs_err_o_1),
	.wbs_stall_o_int_i(wbs_stall_o_int_i),
	.ack_o_sr_2_0_g0_1(ack_o_sr_2_0_g0_1),
	.wbm_tgc_o_rep1(wbm_tgc_o_rep1),
	.cur_st_tr22_0_a2_0_g0_2_0(cur_st_tr22_0_a2_0_g0_2_0),
	.un2_ic_wbm_cyc_o(un2_ic_wbm_cyc_o),
	.we_internal(we_internal),
	.wbm_stb_internal(wbm_stb_internal_1),
	.m36_d(m36_d),
	.rd_wbs_reg_cyc(rd_wbs_reg_cyc),
	.d_m2_e(d_m2_e),
	.rd_wbm_ack_i(rd_wbm_ack_i),
	.restart_i_i(restart_i_i),
	.sync_rst_out_0(sync_rst_out_0),
	.clk_100(clk_100),
	.sync_rst_out(sync_rst_out),
	.clk_133_c(clk_133_c)
);
// @64:674
  gen_regZ3 gen_reg_type_inst (
	.reg_data_0(reg_data_0_0),
	.reg_data_1(reg_data_0_1),
	.reg_data_2(reg_data_0_2),
	.reg_data_3(reg_data_0_3),
	.reg_data_4(reg_data_0_4),
	.reg_data_5(reg_data_0_5),
	.reg_data_6(reg_data_0_6),
	.reg_data_7(reg_data_0_7),
	.wr_en_0(wr_en_0),
	.m20(m20),
	.rd_wbs_reg_cyc(rd_wbs_reg_cyc),
	.wr_wbs_reg_cyc(wr_wbs_reg_cyc),
	.din_ack(din_ack_2),
	.reg_data_0_0_0__g2_0_1651_i_m2(reg_data_0_0_0__g2_0_1651_i_m2),
	.reg_data_0_0_1__g2_0_1670_i_m2(reg_data_0_0_1__g2_0_1670_i_m2),
	.reg_data_0_0_2__g2_0_1689_i_m2(reg_data_0_0_2__g2_0_1689_i_m2),
	.reg_data_0_0_3__g2_0_1708_i_m2(reg_data_0_0_3__g2_0_1708_i_m2),
	.reg_data_0_0_4__g2_0_1727_i_m2(reg_data_0_0_4__g2_0_1727_i_m2),
	.reg_data_0_0_5__g2_0_1746_i_m2(reg_data_0_0_5__g2_0_1746_i_m2),
	.reg_data_0_0_6__g2_0_1765_i_m2(reg_data_0_0_6__g2_0_1765_i_m2),
	.sync_rst_out(sync_rst_out_0),
	.clk_100(clk_100),
	.reg_data_0_0_7__g2_0_1784_i_m2(reg_data_0_0_7__g2_0_1784_i_m2)
);
// @64:700
  gen_regZ2 dbg_reg_generate_2_gen_reg_dbg_inst (
	.reg_data_0(reg_data[0]),
	.reg_data_1(reg_data[1]),
	.reg_data_2(reg_data[2]),
	.reg_data_3(reg_data[3]),
	.reg_data_4(reg_data_1[4]),
	.reg_data_5(reg_data[5]),
	.reg_data_6(reg_data[6]),
	.reg_data_7(reg_data_1[7]),
	.wr_en_0(wr_en_0),
	.m17(m17),
	.rd_wbs_reg_cyc(rd_wbs_reg_cyc),
	.wr_wbs_reg_cyc(wr_wbs_reg_cyc),
	.din_ack(din_ack_1),
	.reg_data_0_0_0__g2_0_1651_i_m2(reg_data_0_0_0__g2_0_1651_i_m2),
	.reg_data_0_0_1__g2_0_1670_i_m2(reg_data_0_0_1__g2_0_1670_i_m2),
	.reg_data_0_0_2__g2_0_1689_i_m2(reg_data_0_0_2__g2_0_1689_i_m2),
	.reg_data_0_0_3__g2_0_1708_i_m2(reg_data_0_0_3__g2_0_1708_i_m2),
	.reg_data_0_0_4__g2_0_1727_i_m2(reg_data_0_0_4__g2_0_1727_i_m2),
	.reg_data_0_0_5__g2_0_1746_i_m2(reg_data_0_0_5__g2_0_1746_i_m2),
	.reg_data_0_0_6__g2_0_1765_i_m2(reg_data_0_0_6__g2_0_1765_i_m2),
	.sync_rst_out(sync_rst_out_0),
	.clk_100(clk_100),
	.reg_data_0_0_7__g2_0_1784_i_m2(reg_data_0_0_7__g2_0_1784_i_m2)
);
// @64:700
  gen_regZ1 dbg_reg_generate_1_gen_reg_dbg_inst (
	.reg_data_0(reg_data_2[0]),
	.reg_data_1(reg_data_2[1]),
	.reg_data_2(reg_data_2[2]),
	.reg_data_3(reg_data_2[3]),
	.reg_data_4(reg_data[4]),
	.reg_data_5(reg_data_2[5]),
	.reg_data_6(reg_data_2[6]),
	.reg_data_7(reg_data[7]),
	.wr_en_0(wr_en_0),
	.m28(m28),
	.rd_wbs_reg_cyc(rd_wbs_reg_cyc),
	.wr_wbs_reg_cyc(wr_wbs_reg_cyc),
	.din_ack(din_ack_0),
	.reg_data_0_0_0__g2_0_1651_i_m2(reg_data_0_0_0__g2_0_1651_i_m2),
	.reg_data_0_0_1__g2_0_1670_i_m2(reg_data_0_0_1__g2_0_1670_i_m2),
	.reg_data_0_0_2__g2_0_1689_i_m2(reg_data_0_0_2__g2_0_1689_i_m2),
	.reg_data_0_0_3__g2_0_1708_i_m2(reg_data_0_0_3__g2_0_1708_i_m2),
	.reg_data_0_0_4__g2_0_1727_i_m2(reg_data_0_0_4__g2_0_1727_i_m2),
	.reg_data_0_0_5__g2_0_1746_i_m2(reg_data_0_0_5__g2_0_1746_i_m2),
	.reg_data_0_0_6__g2_0_1765_i_m2(reg_data_0_0_6__g2_0_1765_i_m2),
	.sync_rst_out(sync_rst_out_0),
	.clk_100(clk_100),
	.reg_data_0_0_7__g2_0_1784_i_m2(reg_data_0_0_7__g2_0_1784_i_m2)
);
// @64:700
  gen_regZ0 dbg_reg_generate_0_gen_reg_dbg_inst (
	.wbm_dat_o_0(wbm_dat_o_0),
	.wbm_dat_o_1(wbm_dat_o_1),
	.wbm_dat_o_2(wbm_dat_o_2),
	.wbm_dat_o_3(wbm_dat_o_3),
	.wbm_dat_o_4(wbm_dat_o_4),
	.wbm_dat_o_5(wbm_dat_o_5),
	.wbm_dat_o_6(wbm_dat_o_6),
	.wbm_dat_o_7(wbm_dat_o_7),
	.reg_data_0(reg_data_1[0]),
	.reg_data_1(reg_data_1[1]),
	.reg_data_2(reg_data_1[2]),
	.reg_data_3(reg_data_1[3]),
	.reg_data_4(reg_data_2[4]),
	.reg_data_5(reg_data_1[5]),
	.reg_data_6(reg_data_1[6]),
	.reg_data_7(reg_data_2[7]),
	.wr_en_0(wr_en_0),
	.m26(m26),
	.rd_wbs_reg_cyc(rd_wbs_reg_cyc),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.reg_data_0_0_1__I0_i_0_1051_i_m3(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.reg_data_0_0_2__I0_i_0_1070_i_m3(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.reg_data_0_0_3__I0_i_0_1089_i_m3(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.reg_data_0_0_4__I0_i_0_1108_i_m3(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.reg_data_0_0_5__I0_i_0_1127_i_m3(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.wr_wbs_reg_cyc(wr_wbs_reg_cyc),
	.reg_data_0_0_7__g2_0_1014_i_m3(reg_data_0_0_7__g2_0_1014_i_m3),
	.din_ack(din_ack),
	.reg_data_0_0_0__g2_0_1651_i_m2(reg_data_0_0_0__g2_0_1651_i_m2),
	.reg_data_0_0_1__g2_0_1670_i_m2(reg_data_0_0_1__g2_0_1670_i_m2),
	.reg_data_0_0_2__g2_0_1689_i_m2(reg_data_0_0_2__g2_0_1689_i_m2),
	.reg_data_0_0_3__g2_0_1708_i_m2(reg_data_0_0_3__g2_0_1708_i_m2),
	.reg_data_0_0_4__g2_0_1727_i_m2(reg_data_0_0_4__g2_0_1727_i_m2),
	.reg_data_0_0_5__g2_0_1746_i_m2(reg_data_0_0_5__g2_0_1746_i_m2),
	.reg_data_0_0_6__g2_0_1765_i_m2(reg_data_0_0_6__g2_0_1765_i_m2),
	.sync_rst_out(sync_rst_out_0),
	.clk_100(clk_100),
	.reg_data_0_0_7__g2_0_1784_i_m2(reg_data_0_0_7__g2_0_1784_i_m2)
);
// @64:725
  wbs_regZ1 wbs_reg_inst (
	.ic_wbs_we_i_0(ic_wbs_we_i_0),
	.wbs_reg_stb(wbs_reg_stb),
	.wr_wbs_reg_cyc_rep1(wr_wbs_reg_cyc_rep1),
	.ic_wbs_dat_i_1_0_1_a4_0_a3(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.wr_en_0(wr_en_0)
);
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* mem_mng_top */

// VQM4.1+ 
module pixel_mng (
  sync_rst_out,
  clk_100,
  start_trigger_1,
  vsync_d2
)
;
input sync_rst_out ;
input clk_100 ;
input start_trigger_1 ;
output vsync_d2 ;
wire sync_rst_out ;
wire clk_100 ;
wire start_trigger_1 ;
wire vsync_d2 ;
wire N_410 ;
wire N_409 ;
wire N_408 ;
wire N_407 ;
wire N_406 ;
wire N_405 ;
wire N_404 ;
wire N_403 ;
wire N_402 ;
wire N_401 ;
wire N_400 ;
wire N_399 ;
wire N_398 ;
wire N_397 ;
wire N_396 ;
wire N_395 ;
wire N_394 ;
wire N_393 ;
wire N_392 ;
wire N_391 ;
wire N_390 ;
wire N_389 ;
wire N_388 ;
wire N_387 ;
wire N_386 ;
wire N_385 ;
wire N_384 ;
wire N_383 ;
wire N_382 ;
wire N_381 ;
wire N_380 ;
wire N_379 ;
wire N_378 ;
wire N_377 ;
wire N_376 ;
wire N_375 ;
wire N_374 ;
wire N_373 ;
wire N_372 ;
wire N_371 ;
wire N_370 ;
wire N_369 ;
wire N_368 ;
wire N_310 ;
wire N_309 ;
wire N_308 ;
wire N_307 ;
wire N_306 ;
wire N_305 ;
wire N_18 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @34:181
  cycloneii_lcell_ff vsync_d2_Z (
	.regout(vsync_d2),
	.datain(start_trigger_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@67:980
//@34:216
//@58:876
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* pixel_mng */

// VQM4.1+ 
module SG_WBM_IF (
  ic_wbm_stall_i_0,
  ic_wbm_stall_i_1_0,
  ic_wbs_adr_i_0_0,
  ic_wbs_adr_i_0_1,
  ic_wbs_adr_i_0_2,
  cur_st_0_0,
  wbm_gnt_i_0_0,
  adr_internal_0,
  adr_internal_1,
  adr_internal_2,
  adr_internal_3,
  adr_internal_4,
  adr_internal_5,
  adr_internal_6,
  adr_internal_7,
  adr_internal_8,
  adr_internal_9,
  wbm_tga_o_1_4,
  wbm_tga_o_1_0,
  wbm_dat_o_0,
  wbm_dat_o_1,
  wbm_dat_o_2,
  wbm_dat_o_3,
  wbm_dat_o_4,
  wbm_dat_o_5,
  wbm_dat_o_6,
  wbm_dat_o_7,
  sdram_addr_rd_1_0,
  sdram_addr_rd_1_1,
  sdram_addr_rd_1_2,
  sdram_addr_rd_1_3,
  sdram_addr_rd_1_4,
  sdram_addr_rd_1_5,
  sdram_addr_rd_1_6,
  sdram_addr_rd_1_7,
  sdram_addr_rd_1_8,
  sdram_addr_rd_1_9,
  sdram_addr_rd_1_10,
  sdram_addr_rd_1_11,
  sdram_addr_rd_1_12,
  sdram_addr_rd_1_13,
  sdram_addr_rd_1_14,
  sdram_addr_rd_1_15,
  sdram_addr_rd_1_16,
  sdram_addr_rd_1_17,
  m36,
  m27,
  m18,
  ic_wbs_adr_i_1_2_1_a4_0_a2,
  un15_rd_wbs_reg_cyc_0_tz,
  d_m2_e,
  m35_m5,
  rd_wbs_reg_cyc,
  rd_wbs_reg_cyc_0,
  wbs_stall_o_int_i,
  start_trigger,
  wbs_err_o,
  ack_o_sr_2_0_g0_1,
  ack_o_sr,
  cur_st_tr19_0_a4_0_a2_0_g0_1,
  cur_st_tr22_0_a2_0_g0_2_0,
  wbm_cyc_o_i_o2,
  cyc_internal,
  stb_internal,
  vsync_en,
  we_internal,
  sdram_rd_en,
  sync_rst_out,
  clk_100
)
;
input ic_wbm_stall_i_0 ;
input ic_wbm_stall_i_1_0 ;
input ic_wbs_adr_i_0_0 ;
input ic_wbs_adr_i_0_1 ;
input ic_wbs_adr_i_0_2 ;
input cur_st_0_0 ;
input wbm_gnt_i_0_0 ;
output adr_internal_0 ;
output adr_internal_1 ;
output adr_internal_2 ;
output adr_internal_3 ;
output adr_internal_4 ;
output adr_internal_5 ;
output adr_internal_6 ;
output adr_internal_7 ;
output adr_internal_8 ;
output adr_internal_9 ;
output wbm_tga_o_1_4 ;
output wbm_tga_o_1_0 ;
output wbm_dat_o_0 ;
output wbm_dat_o_1 ;
output wbm_dat_o_2 ;
output wbm_dat_o_3 ;
output wbm_dat_o_4 ;
output wbm_dat_o_5 ;
output wbm_dat_o_6 ;
output wbm_dat_o_7 ;
input sdram_addr_rd_1_0 ;
input sdram_addr_rd_1_1 ;
input sdram_addr_rd_1_2 ;
input sdram_addr_rd_1_3 ;
input sdram_addr_rd_1_4 ;
input sdram_addr_rd_1_5 ;
input sdram_addr_rd_1_6 ;
input sdram_addr_rd_1_7 ;
input sdram_addr_rd_1_8 ;
input sdram_addr_rd_1_9 ;
input sdram_addr_rd_1_10 ;
input sdram_addr_rd_1_11 ;
input sdram_addr_rd_1_12 ;
input sdram_addr_rd_1_13 ;
input sdram_addr_rd_1_14 ;
input sdram_addr_rd_1_15 ;
input sdram_addr_rd_1_16 ;
input sdram_addr_rd_1_17 ;
input m36 ;
input m27 ;
input m18 ;
input ic_wbs_adr_i_1_2_1_a4_0_a2 ;
input un15_rd_wbs_reg_cyc_0_tz ;
input d_m2_e ;
input m35_m5 ;
input rd_wbs_reg_cyc ;
input rd_wbs_reg_cyc_0 ;
input wbs_stall_o_int_i ;
input start_trigger ;
input wbs_err_o ;
input ack_o_sr_2_0_g0_1 ;
input ack_o_sr ;
output cur_st_tr19_0_a4_0_a2_0_g0_1 ;
output cur_st_tr22_0_a2_0_g0_2_0 ;
output wbm_cyc_o_i_o2 ;
output cyc_internal ;
output stb_internal ;
output vsync_en ;
output we_internal ;
input sdram_rd_en ;
input sync_rst_out ;
input clk_100 ;
wire ic_wbm_stall_i_0 ;
wire ic_wbm_stall_i_1_0 ;
wire ic_wbs_adr_i_0_0 ;
wire ic_wbs_adr_i_0_1 ;
wire ic_wbs_adr_i_0_2 ;
wire cur_st_0_0 ;
wire wbm_gnt_i_0_0 ;
wire adr_internal_0 ;
wire adr_internal_1 ;
wire adr_internal_2 ;
wire adr_internal_3 ;
wire adr_internal_4 ;
wire adr_internal_5 ;
wire adr_internal_6 ;
wire adr_internal_7 ;
wire adr_internal_8 ;
wire adr_internal_9 ;
wire wbm_tga_o_1_4 ;
wire wbm_tga_o_1_0 ;
wire wbm_dat_o_0 ;
wire wbm_dat_o_1 ;
wire wbm_dat_o_2 ;
wire wbm_dat_o_3 ;
wire wbm_dat_o_4 ;
wire wbm_dat_o_5 ;
wire wbm_dat_o_6 ;
wire wbm_dat_o_7 ;
wire sdram_addr_rd_1_0 ;
wire sdram_addr_rd_1_1 ;
wire sdram_addr_rd_1_2 ;
wire sdram_addr_rd_1_3 ;
wire sdram_addr_rd_1_4 ;
wire sdram_addr_rd_1_5 ;
wire sdram_addr_rd_1_6 ;
wire sdram_addr_rd_1_7 ;
wire sdram_addr_rd_1_8 ;
wire sdram_addr_rd_1_9 ;
wire sdram_addr_rd_1_10 ;
wire sdram_addr_rd_1_11 ;
wire sdram_addr_rd_1_12 ;
wire sdram_addr_rd_1_13 ;
wire sdram_addr_rd_1_14 ;
wire sdram_addr_rd_1_15 ;
wire sdram_addr_rd_1_16 ;
wire sdram_addr_rd_1_17 ;
wire m36 ;
wire m27 ;
wire m18 ;
wire ic_wbs_adr_i_1_2_1_a4_0_a2 ;
wire un15_rd_wbs_reg_cyc_0_tz ;
wire d_m2_e ;
wire m35_m5 ;
wire rd_wbs_reg_cyc ;
wire rd_wbs_reg_cyc_0 ;
wire wbs_stall_o_int_i ;
wire start_trigger ;
wire wbs_err_o ;
wire ack_o_sr_2_0_g0_1 ;
wire ack_o_sr ;
wire cur_st_tr19_0_a4_0_a2_0_g0_1 ;
wire cur_st_tr22_0_a2_0_g0_2_0 ;
wire wbm_cyc_o_i_o2 ;
wire cyc_internal ;
wire stb_internal ;
wire vsync_en ;
wire we_internal ;
wire sdram_rd_en ;
wire sync_rst_out ;
wire clk_100 ;
wire [10:0] ack_cnt;
wire [11:0] vsync_cnt;
wire [17:0] dbg_adrcst;
wire [8:0] cur_st;
wire [31:0] cnt;
wire [31:1] cnt_0;
wire [0:0] cnt_RNO;
wire [9:9] cur_st_i_0;
wire [32:3] cnt_cout;
wire [4:1] un1_cur_st_8_combout;
wire [8:1] un1_cur_st_8_cout;
wire [1:1] un1_cur_st_8_a_cout;
wire [10:5] un1_cur_st_8;
wire [1:1] adr_internal_12_0_o2;
wire [1:1] adr_internal_12_0_a2_0_0;
wire [7:4] wbm_dat_o_7_m0;
wire [3:3] wbm_dat_o_7_m0_i_1;
wire [5:4] wbm_dat_o_7_m1_a;
wire [5:4] wbm_dat_o_7_m1;
wire [0:0] wbm_dat_o_7_m1_0_o2;
wire [3:0] wbm_dat_o_7_m0_i;
wire [7:0] wbm_dat_o_7_m2;
wire [0:0] wbm_dat_o_7_m1_0_o2_tz;
wire [7:6] wbm_dat_o_7_m2_a;
wire [1:1] cur_st_ns_1_iv_0_0_a2;
wire [1:1] adr_internal_12_0_a2_3;
wire [1:1] adr_internal_12_0_a2_2;
wire [1:1] cur_st_ns_1_iv_0_0_o2_0;
wire [0:0] adr_internal_12_i_a2_0;
wire [0:0] adr_internal_12_i_o2_0;
wire ack_cnt_lm0_x ;
wire ack_cnt_0_0_10__g2_0_i ;
wire ack_cnt_lm1_x ;
wire ack_cnt_lm2_x ;
wire ack_cnt_lm3_x ;
wire ack_cnt_lm4_x ;
wire ack_cnt_lm5_x ;
wire ack_cnt_lm6_x ;
wire ack_cnt_lm7_x ;
wire ack_cnt_lm8_x ;
wire ack_cnt_lm9_x ;
wire ack_cnt_lm10_x ;
wire vsync_cnt_c0_combout ;
wire vsync_cnt_0_0_11__g2_i ;
wire vsync_cnt_c1_combout ;
wire vsync_cnt_c2_combout ;
wire vsync_cnt_c3_combout ;
wire vsync_cnt_c4_combout ;
wire vsync_cnt_c5_combout ;
wire vsync_cnt_c6_combout ;
wire vsync_cnt_c7_combout ;
wire vsync_cnt_c8_combout ;
wire vsync_cnt_c9_combout ;
wire vsync_cnt_c10_combout ;
wire vsync_cnt_c11_combout ;
wire dbg_adrcst_0_0_17__g0_i_o4 ;
wire wbm_dat_o_0_0_7__g0 ;
wire wbm_dat_o_0_0_6__g0 ;
wire wbm_dat_o_0_0_5__g0 ;
wire wbm_dat_o_0_0_4__g0 ;
wire wbm_dat_o_0_0_3__g0 ;
wire wbm_dat_o_0_0_2__g0 ;
wire wbm_dat_o_0_0_1__g0 ;
wire wbm_dat_o_0_0_0__g1 ;
wire m8_0_a2_i ;
wire N_574_i ;
wire we_internal_0_0_g0_i_o4 ;
wire vsync_en_0_0_g0 ;
wire wbm_tga_o_1_0_0_5__g2 ;
wire stb_internal_0_0_g2 ;
wire stb_internal_0_0_g0_i_o4 ;
wire N_104_i_0_g0 ;
wire N_102_i_0_g0 ;
wire N_100_i_0_g0 ;
wire N_98_i_0_g0 ;
wire N_96_i_0_g0 ;
wire N_94_i_0_g0 ;
wire N_124_i_0_g0 ;
wire N_122_i_0_g0 ;
wire adr_internal_12_0_0_1__g0 ;
wire N_119_i_0_g0 ;
wire G_1861 ;
wire cnt_1_0_31__g0_i_o4 ;
wire cur_st_ns_7_1_0_1_g0_0 ;
wire cur_st_ns_6_1_0_0_g0 ;
wire cur_st_tr22_0_a2_0_g0 ;
wire N_27_i_0_g0 ;
wire cur_st_tr19_0_a4_0_a2_0_g0 ;
wire cur_st_ns_4_1_0_1_g0_0 ;
wire cur_st_ns_3_1_0_0_g0_0 ;
wire N_84_i_0_g0 ;
wire cur_st_ns_1_iv_0_0_0_1__g0 ;
wire N_74_i_0_g0 ;
wire N_128_i_0_g0 ;
wire err_i_status ;
wire N_1517_i_0_g0 ;
wire ack_cnt_c0_combout ;
wire ack_cnt_c0_cout ;
wire ack_cnt_c1_combout ;
wire ack_cnt_c1_cout ;
wire ack_cnt_c2_combout ;
wire ack_cnt_c2_cout ;
wire ack_cnt_c3_combout ;
wire ack_cnt_c3_cout ;
wire ack_cnt_c4_combout ;
wire ack_cnt_c4_cout ;
wire ack_cnt_c5_combout ;
wire ack_cnt_c5_cout ;
wire ack_cnt_c6_combout ;
wire ack_cnt_c6_cout ;
wire ack_cnt_c7_combout ;
wire ack_cnt_c7_cout ;
wire ack_cnt_c8_combout ;
wire ack_cnt_c8_cout ;
wire ack_cnt_c9_combout ;
wire ack_cnt_c9_cout ;
wire ack_cnt_c10_combout ;
wire vsync_cnt_c0_cout ;
wire VCC ;
wire vsync_cnt_c1_cout ;
wire vsync_cnt_c2_cout ;
wire vsync_cnt_c3_cout ;
wire vsync_cnt_c4_cout ;
wire vsync_cnt_c5_cout ;
wire vsync_cnt_c6_cout ;
wire vsync_cnt_c7_cout ;
wire vsync_cnt_c8_cout ;
wire vsync_cnt_c9_cout ;
wire vsync_cnt_c10_cout ;
wire un1_cur_st_6_i_0_a3_i ;
wire GND ;
wire err_i_status_2_i_0_o2 ;
wire m53_i_o2 ;
wire adr_internal_12_4_i_o2 ;
wire un1_cur_st_5_0_o2 ;
wire un19_wbm_dat_o_10_0_a2_0_a3_0_a2_0 ;
wire m53_i_a2_3_0 ;
wire un17_wbm_dat_olto31_i_a2_0_3 ;
wire un17_wbm_dat_olto31_i_a2_0_7 ;
wire un17_wbm_dat_olto31_i_a2_0_11 ;
wire wbm_dat_o_1_sqmuxa_0_a2_3_16 ;
wire wbm_dat_o_1_sqmuxa_0_a2_3_18 ;
wire wbm_dat_o_1_sqmuxa_0_a2_0_0_0 ;
wire cur_st_ns_0_1_0_i_a2_0_0 ;
wire cur_st_ns_0_1_0_i_o2_1 ;
wire cur_st_ns_5_1_i_0_o2 ;
wire cyc_internal_5_i_o2 ;
wire un19_wbm_dat_o_12_0_a2_0_a3_0_a2 ;
wire cur_st_tr19_0_a4_0_a2_0_g0_2 ;
wire un20_wbm_dat_o_5 ;
wire un20_wbm_dat_o_6 ;
wire un20_wbm_dat_o_7 ;
wire un20_wbm_dat_o_8 ;
wire un20_wbm_dat_o_9 ;
wire m4_2_03 ;
wire un20_wbm_dat_o_10 ;
wire m5_2_03 ;
wire un20_wbm_dat_o_5_0 ;
wire un20_wbm_dat_o_6_0 ;
wire un20_wbm_dat_o_7_0 ;
wire un20_wbm_dat_o_8_0 ;
wire ack_cnt_0_0_10__g2_a0_3_0 ;
wire un1_cur_st_i_a2_0_1_0 ;
wire vsync_en3lto11_6 ;
wire vsync_en3lto11_7 ;
wire vsync_en3lto11_8 ;
wire m53_i_a2_3_6 ;
wire m53_i_a2_3_7 ;
wire un17_wbm_dat_olto31_i_a2_0_14 ;
wire un17_wbm_dat_olto31_i_a2_0_16 ;
wire un17_wbm_dat_olto31_i_a2_0_18 ;
wire wbm_dat_o_1_sqmuxa_0_a2_3_4 ;
wire cur_st_ns_5_1_i_0_a2_1_1 ;
wire cur_st_ns_7_1_0_1_g0_0_a3_0 ;
wire N_128_i_0_g0_0 ;
wire un1_cur_st_12_i_a2_2 ;
wire m6_2_03 ;
wire m55_0_a2 ;
wire m4_2_03_0 ;
wire m5_2_03_0 ;
wire un17_wbm_dat_olto31_i_a2_0_20 ;
wire un17_wbm_dat_olto31_i_a2_0_21 ;
wire un17_wbm_dat_olto31_i_a2_0_22 ;
wire wbm_dat_o_1_sqmuxa_0_a2_3_10 ;
wire wbm_dat_o_1_sqmuxa_0_a2_3_13 ;
wire wbm_dat_o_1_sqmuxa_0_a2_3_14 ;
wire ack_cnt_0_0_10__g2_a3_0 ;
wire un1_cur_st_12_i_a2 ;
wire vsync_en3lto11 ;
wire m53_i_a2_3 ;
wire un17_wbm_dat_olto31_i_a2_0_23 ;
wire un17_wbm_dat_olto31_i_a2_0_24 ;
wire cnt_1_0_31__g0_i_o4_1879_tz_0 ;
wire wbm_dat_o_1_sqmuxa_0_a2_3_19 ;
wire wbm_dat_o_1_sqmuxa_0_a2_3_20 ;
wire cur_st_ns_5_1_i_0_a2_1_4 ;
wire un1_cur_st_6_i_0_a3_i_o2_0 ;
wire un1_dbg_adr_1_sqmuxa_1_i_0_o2 ;
wire cur_st_ns_3_1_0_0_g0_0_a3 ;
wire un17_wbm_dat_olto31_i_a2_0 ;
wire wbm_dat_o_1_sqmuxa_0_a2_3_21 ;
wire N_74_i_0_g0_0 ;
wire N_128_i_0_g0_1882_tz ;
wire un1_cur_st_i_a2_3 ;
wire cur_st_tr22_0_a2_0_g0_1_a0_0 ;
wire adr_internal_12_4_i_a2_0_1 ;
wire cur_st_tr22_0_a2_0_g0_2_2 ;
wire un1_cur_st_i_a2_1_1 ;
wire wbm_dat_o_1_sqmuxa_0_a2_3 ;
wire ack_cnt_0_0_10__g2_a2 ;
wire adr_internal_12_4_i_a2_1_3_0 ;
wire cur_st_ns_5_1_i_0_a2_1 ;
wire cur_st_tr22_0_a2_0_g0_1_a0 ;
wire cur_st_tr22_0_a2_0_g0_1_a1 ;
wire adr_internal_12_4_i_a2_1_3 ;
wire ack_cnt_0_0_10__g2_0_1 ;
wire ack_cnt_0_0_10__g2_a1_3 ;
wire ack_cnt_0_0_10__g2_a0_3 ;
wire adr_internal_12_4_i_a2_0_2 ;
wire cur_st_tr22_0_a2_0_g0_2 ;
wire un1_cur_st_6_i_0_a3_i_o2 ;
wire adr_internal_12_4_i_a2 ;
wire un1_cur_st_5_0_a2_0 ;
wire un1_cur_st_12_i_a2_1 ;
wire cnt_1_0_31__g0_i_o4_1879 ;
wire adr_internal_12_0_0_1__g0_1_tz ;
wire stb_internal_0_0_g2_a ;
wire N_84_i_0_g0_a ;
wire N_433 ;
wire N_432 ;
wire N_431 ;
wire N_430 ;
wire N_429 ;
wire N_428 ;
wire N_427 ;
wire N_426 ;
wire N_425 ;
wire N_424 ;
wire N_296 ;
wire N_295 ;
wire N_294 ;
wire N_293 ;
wire N_292 ;
wire N_291 ;
wire sync_rst_out_i ;
wire G_1861_i ;
wire sdram_rd_en_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
  cycloneii_lcell_ff ack_cnt_0_ (
	.regout(ack_cnt[0]),
	.datain(ack_cnt_lm0_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_0_0_10__g2_0_i)
);
  cycloneii_lcell_ff ack_cnt_1_ (
	.regout(ack_cnt[1]),
	.datain(ack_cnt_lm1_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_0_0_10__g2_0_i)
);
  cycloneii_lcell_ff ack_cnt_2_ (
	.regout(ack_cnt[2]),
	.datain(ack_cnt_lm2_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_0_0_10__g2_0_i)
);
  cycloneii_lcell_ff ack_cnt_3_ (
	.regout(ack_cnt[3]),
	.datain(ack_cnt_lm3_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_0_0_10__g2_0_i)
);
  cycloneii_lcell_ff ack_cnt_4_ (
	.regout(ack_cnt[4]),
	.datain(ack_cnt_lm4_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_0_0_10__g2_0_i)
);
  cycloneii_lcell_ff ack_cnt_5_ (
	.regout(ack_cnt[5]),
	.datain(ack_cnt_lm5_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_0_0_10__g2_0_i)
);
  cycloneii_lcell_ff ack_cnt_6_ (
	.regout(ack_cnt[6]),
	.datain(ack_cnt_lm6_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_0_0_10__g2_0_i)
);
  cycloneii_lcell_ff ack_cnt_7_ (
	.regout(ack_cnt[7]),
	.datain(ack_cnt_lm7_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_0_0_10__g2_0_i)
);
  cycloneii_lcell_ff ack_cnt_8_ (
	.regout(ack_cnt[8]),
	.datain(ack_cnt_lm8_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_0_0_10__g2_0_i)
);
  cycloneii_lcell_ff ack_cnt_9_ (
	.regout(ack_cnt[9]),
	.datain(ack_cnt_lm9_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_0_0_10__g2_0_i)
);
  cycloneii_lcell_ff ack_cnt_10_ (
	.regout(ack_cnt[10]),
	.datain(ack_cnt_lm10_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_0_0_10__g2_0_i)
);
  cycloneii_lcell_ff vsync_cnt_0_ (
	.regout(vsync_cnt[0]),
	.datain(vsync_cnt_c0_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(vsync_cnt_0_0_11__g2_i)
);
  cycloneii_lcell_ff vsync_cnt_1_ (
	.regout(vsync_cnt[1]),
	.datain(vsync_cnt_c1_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(vsync_cnt_0_0_11__g2_i)
);
  cycloneii_lcell_ff vsync_cnt_2_ (
	.regout(vsync_cnt[2]),
	.datain(vsync_cnt_c2_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(vsync_cnt_0_0_11__g2_i)
);
  cycloneii_lcell_ff vsync_cnt_3_ (
	.regout(vsync_cnt[3]),
	.datain(vsync_cnt_c3_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(vsync_cnt_0_0_11__g2_i)
);
  cycloneii_lcell_ff vsync_cnt_4_ (
	.regout(vsync_cnt[4]),
	.datain(vsync_cnt_c4_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(vsync_cnt_0_0_11__g2_i)
);
  cycloneii_lcell_ff vsync_cnt_5_ (
	.regout(vsync_cnt[5]),
	.datain(vsync_cnt_c5_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(vsync_cnt_0_0_11__g2_i)
);
  cycloneii_lcell_ff vsync_cnt_6_ (
	.regout(vsync_cnt[6]),
	.datain(vsync_cnt_c6_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(vsync_cnt_0_0_11__g2_i)
);
  cycloneii_lcell_ff vsync_cnt_7_ (
	.regout(vsync_cnt[7]),
	.datain(vsync_cnt_c7_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(vsync_cnt_0_0_11__g2_i)
);
  cycloneii_lcell_ff vsync_cnt_8_ (
	.regout(vsync_cnt[8]),
	.datain(vsync_cnt_c8_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(vsync_cnt_0_0_11__g2_i)
);
  cycloneii_lcell_ff vsync_cnt_9_ (
	.regout(vsync_cnt[9]),
	.datain(vsync_cnt_c9_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(vsync_cnt_0_0_11__g2_i)
);
  cycloneii_lcell_ff vsync_cnt_10_ (
	.regout(vsync_cnt[10]),
	.datain(vsync_cnt_c10_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(vsync_cnt_0_0_11__g2_i)
);
  cycloneii_lcell_ff vsync_cnt_11_ (
	.regout(vsync_cnt[11]),
	.datain(vsync_cnt_c11_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(vsync_cnt_0_0_11__g2_i)
);
  cycloneii_lcell_ff dbg_adrcst_17_ (
	.regout(dbg_adrcst[17]),
	.datain(sdram_addr_rd_1_17),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_16_ (
	.regout(dbg_adrcst[16]),
	.datain(sdram_addr_rd_1_16),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_15_ (
	.regout(dbg_adrcst[15]),
	.datain(sdram_addr_rd_1_15),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_14_ (
	.regout(dbg_adrcst[14]),
	.datain(sdram_addr_rd_1_14),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_13_ (
	.regout(dbg_adrcst[13]),
	.datain(sdram_addr_rd_1_13),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_12_ (
	.regout(dbg_adrcst[12]),
	.datain(sdram_addr_rd_1_12),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_11_ (
	.regout(dbg_adrcst[11]),
	.datain(sdram_addr_rd_1_11),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_10_ (
	.regout(dbg_adrcst[10]),
	.datain(sdram_addr_rd_1_10),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_9_ (
	.regout(dbg_adrcst[9]),
	.datain(sdram_addr_rd_1_9),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_8_ (
	.regout(dbg_adrcst[8]),
	.datain(sdram_addr_rd_1_8),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_7_ (
	.regout(dbg_adrcst[7]),
	.datain(sdram_addr_rd_1_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_6_ (
	.regout(dbg_adrcst[6]),
	.datain(sdram_addr_rd_1_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_5_ (
	.regout(dbg_adrcst[5]),
	.datain(sdram_addr_rd_1_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_4_ (
	.regout(dbg_adrcst[4]),
	.datain(sdram_addr_rd_1_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_3_ (
	.regout(dbg_adrcst[3]),
	.datain(sdram_addr_rd_1_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_2_ (
	.regout(dbg_adrcst[2]),
	.datain(sdram_addr_rd_1_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_1_ (
	.regout(dbg_adrcst[1]),
	.datain(sdram_addr_rd_1_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff dbg_adrcst_0_ (
	.regout(dbg_adrcst[0]),
	.datain(sdram_addr_rd_1_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en_i),
	.sload(GND),
	.sdata(GND),
	.ena(dbg_adrcst_0_0_17__g0_i_o4)
);
  cycloneii_lcell_ff wbm_dat_o_7_ (
	.regout(wbm_dat_o_7),
	.datain(wbm_dat_o_0_0_7__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff wbm_dat_o_6_ (
	.regout(wbm_dat_o_6),
	.datain(wbm_dat_o_0_0_6__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff wbm_dat_o_5_ (
	.regout(wbm_dat_o_5),
	.datain(wbm_dat_o_0_0_5__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff wbm_dat_o_4_ (
	.regout(wbm_dat_o_4),
	.datain(wbm_dat_o_0_0_4__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff wbm_dat_o_3_ (
	.regout(wbm_dat_o_3),
	.datain(wbm_dat_o_0_0_3__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff wbm_dat_o_2_ (
	.regout(wbm_dat_o_2),
	.datain(wbm_dat_o_0_0_2__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff wbm_dat_o_1_ (
	.regout(wbm_dat_o_1),
	.datain(wbm_dat_o_0_0_1__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff wbm_dat_o_0_ (
	.regout(wbm_dat_o_0),
	.datain(wbm_dat_o_0_0_0__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(m8_0_a2_i)
);
  cycloneii_lcell_ff we_internal_Z (
	.regout(we_internal),
	.datain(N_574_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(we_internal_0_0_g0_i_o4)
);
  cycloneii_lcell_ff vsync_en_Z (
	.regout(vsync_en),
	.datain(vsync_en_0_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff wbm_tga_o_1_1_ (
	.regout(wbm_tga_o_1_0),
	.datain(cur_st[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_1_0_0_5__g2)
);
  cycloneii_lcell_ff wbm_tga_o_1_5_ (
	.regout(wbm_tga_o_1_4),
	.datain(cur_st[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_1_0_0_5__g2)
);
  cycloneii_lcell_ff stb_internal_Z (
	.regout(stb_internal),
	.datain(stb_internal_0_0_g2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(stb_internal_0_0_g0_i_o4)
);
// @2:161
  cycloneii_lcell_ff adr_internal_9_ (
	.regout(adr_internal_9),
	.datain(N_104_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:161
  cycloneii_lcell_ff adr_internal_8_ (
	.regout(adr_internal_8),
	.datain(N_102_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:161
  cycloneii_lcell_ff adr_internal_7_ (
	.regout(adr_internal_7),
	.datain(N_100_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:161
  cycloneii_lcell_ff adr_internal_6_ (
	.regout(adr_internal_6),
	.datain(N_98_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:161
  cycloneii_lcell_ff adr_internal_5_ (
	.regout(adr_internal_5),
	.datain(N_96_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:161
  cycloneii_lcell_ff adr_internal_4_ (
	.regout(adr_internal_4),
	.datain(N_94_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:161
  cycloneii_lcell_ff adr_internal_3_ (
	.regout(adr_internal_3),
	.datain(N_124_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:161
  cycloneii_lcell_ff adr_internal_2_ (
	.regout(adr_internal_2),
	.datain(N_122_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:161
  cycloneii_lcell_ff adr_internal_1_ (
	.regout(adr_internal_1),
	.datain(adr_internal_12_0_0_1__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:161
  cycloneii_lcell_ff adr_internal_0_ (
	.regout(adr_internal_0),
	.datain(N_119_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff fsm_proc_cnt_31_ (
	.regout(cnt[31]),
	.datain(cnt[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_30_ (
	.regout(cnt[30]),
	.datain(cnt[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_29_ (
	.regout(cnt[29]),
	.datain(cnt[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_28_ (
	.regout(cnt[28]),
	.datain(cnt[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_27_ (
	.regout(cnt[27]),
	.datain(cnt[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_26_ (
	.regout(cnt[26]),
	.datain(cnt[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_25_ (
	.regout(cnt[25]),
	.datain(cnt[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_24_ (
	.regout(cnt[24]),
	.datain(cnt[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_23_ (
	.regout(cnt[23]),
	.datain(cnt[9]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_22_ (
	.regout(cnt[22]),
	.datain(cnt[10]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_21_ (
	.regout(cnt[21]),
	.datain(cnt[11]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_20_ (
	.regout(cnt[20]),
	.datain(cnt[12]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_19_ (
	.regout(cnt[19]),
	.datain(cnt[13]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_18_ (
	.regout(cnt[18]),
	.datain(cnt[14]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_17_ (
	.regout(cnt[17]),
	.datain(cnt[15]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_16_ (
	.regout(cnt[16]),
	.datain(cnt_0[16]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_15_ (
	.regout(cnt_0[15]),
	.datain(cnt_0[17]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_14_ (
	.regout(cnt_0[14]),
	.datain(cnt_0[18]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_13_ (
	.regout(cnt_0[13]),
	.datain(cnt_0[19]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_12_ (
	.regout(cnt_0[12]),
	.datain(cnt_0[20]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_11_ (
	.regout(cnt_0[11]),
	.datain(cnt_0[21]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_10_ (
	.regout(cnt_0[10]),
	.datain(cnt_0[22]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_9_ (
	.regout(cnt_0[9]),
	.datain(cnt_0[23]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_8_ (
	.regout(cnt_0[8]),
	.datain(cnt_0[24]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_7_ (
	.regout(cnt_0[7]),
	.datain(cnt_0[25]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_6_ (
	.regout(cnt_0[6]),
	.datain(cnt_0[26]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_5_ (
	.regout(cnt_0[5]),
	.datain(cnt_0[27]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_4_ (
	.regout(cnt_0[4]),
	.datain(cnt_0[28]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_3_ (
	.regout(cnt_0[3]),
	.datain(cnt_0[29]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_2_ (
	.regout(cnt_0[2]),
	.datain(cnt_0[30]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_1_ (
	.regout(cnt_0[1]),
	.datain(cnt_0[31]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
  cycloneii_lcell_ff fsm_proc_cnt_0_ (
	.regout(cnt[0]),
	.datain(cnt_RNO[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(G_1861_i),
	.sload(GND),
	.sdata(GND),
	.ena(cnt_1_0_31__g0_i_o4)
);
// @2:342
  cycloneii_lcell_ff cur_st_0_ (
	.regout(cur_st[0]),
	.datain(cur_st_ns_7_1_0_1_g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:321
  cycloneii_lcell_ff cur_st_1_ (
	.regout(cur_st[1]),
	.datain(cur_st_ns_6_1_0_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:317
  cycloneii_lcell_ff cur_st_2_ (
	.regout(cur_st[2]),
	.datain(cur_st_tr22_0_a2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:293
  cycloneii_lcell_ff cur_st_3_ (
	.regout(cur_st[3]),
	.datain(N_27_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:283
  cycloneii_lcell_ff cur_st_4_ (
	.regout(cur_st[4]),
	.datain(cur_st_tr19_0_a4_0_a2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:263
  cycloneii_lcell_ff cur_st_5_ (
	.regout(cur_st[5]),
	.datain(cur_st_ns_4_1_0_1_g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:242
  cycloneii_lcell_ff cur_st_6_ (
	.regout(cur_st[6]),
	.datain(cur_st_ns_3_1_0_0_g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:221
  cycloneii_lcell_ff cur_st_7_ (
	.regout(cur_st[7]),
	.datain(N_84_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:191
  cycloneii_lcell_ff cur_st_8_ (
	.regout(cur_st[8]),
	.datain(cur_st_ns_1_iv_0_0_0_1__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:175
  cycloneii_lcell_ff cur_st_i_0_9_ (
	.regout(cur_st_i_0[9]),
	.datain(N_74_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:161
  cycloneii_lcell_ff cyc_internal_Z (
	.regout(cyc_internal),
	.datain(N_128_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @2:415
  cycloneii_lcell_ff err_i_status_Z (
	.regout(err_i_status),
	.datain(N_1517_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  cnt_RNO[0] = ~ cnt[0];
// @2:389
  cycloneii_lcell_comb ack_cnt_c0 (
	.combout(ack_cnt_c0_combout),
	.cout(ack_cnt_c0_cout),
	.dataa(ack_cnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_c0.lut_mask=16'h6688;
defparam ack_cnt_c0.sum_lutc_input="cin";
// @2:389
  cycloneii_lcell_comb ack_cnt_c1 (
	.combout(ack_cnt_c1_combout),
	.cout(ack_cnt_c1_cout),
	.dataa(ack_cnt[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_cnt_c0_cout)
);
defparam ack_cnt_c1.lut_mask=16'h5aa0;
defparam ack_cnt_c1.sum_lutc_input="cin";
// @2:389
  cycloneii_lcell_comb ack_cnt_c2 (
	.combout(ack_cnt_c2_combout),
	.cout(ack_cnt_c2_cout),
	.dataa(ack_cnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_cnt_c1_cout)
);
defparam ack_cnt_c2.lut_mask=16'h5aa0;
defparam ack_cnt_c2.sum_lutc_input="cin";
// @2:389
  cycloneii_lcell_comb ack_cnt_c3 (
	.combout(ack_cnt_c3_combout),
	.cout(ack_cnt_c3_cout),
	.dataa(ack_cnt[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_cnt_c2_cout)
);
defparam ack_cnt_c3.lut_mask=16'h5aa0;
defparam ack_cnt_c3.sum_lutc_input="cin";
// @2:389
  cycloneii_lcell_comb ack_cnt_c4 (
	.combout(ack_cnt_c4_combout),
	.cout(ack_cnt_c4_cout),
	.dataa(ack_cnt[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_cnt_c3_cout)
);
defparam ack_cnt_c4.lut_mask=16'h5aa0;
defparam ack_cnt_c4.sum_lutc_input="cin";
// @2:389
  cycloneii_lcell_comb ack_cnt_c5 (
	.combout(ack_cnt_c5_combout),
	.cout(ack_cnt_c5_cout),
	.dataa(ack_cnt[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_cnt_c4_cout)
);
defparam ack_cnt_c5.lut_mask=16'h5aa0;
defparam ack_cnt_c5.sum_lutc_input="cin";
// @2:389
  cycloneii_lcell_comb ack_cnt_c6 (
	.combout(ack_cnt_c6_combout),
	.cout(ack_cnt_c6_cout),
	.dataa(ack_cnt[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_cnt_c5_cout)
);
defparam ack_cnt_c6.lut_mask=16'h5aa0;
defparam ack_cnt_c6.sum_lutc_input="cin";
// @2:389
  cycloneii_lcell_comb ack_cnt_c7 (
	.combout(ack_cnt_c7_combout),
	.cout(ack_cnt_c7_cout),
	.dataa(ack_cnt[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_cnt_c6_cout)
);
defparam ack_cnt_c7.lut_mask=16'h5aa0;
defparam ack_cnt_c7.sum_lutc_input="cin";
// @2:389
  cycloneii_lcell_comb ack_cnt_c8 (
	.combout(ack_cnt_c8_combout),
	.cout(ack_cnt_c8_cout),
	.dataa(ack_cnt[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_cnt_c7_cout)
);
defparam ack_cnt_c8.lut_mask=16'h5aa0;
defparam ack_cnt_c8.sum_lutc_input="cin";
// @2:389
  cycloneii_lcell_comb ack_cnt_c9 (
	.combout(ack_cnt_c9_combout),
	.cout(ack_cnt_c9_cout),
	.dataa(ack_cnt[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_cnt_c8_cout)
);
defparam ack_cnt_c9.lut_mask=16'h5aa0;
defparam ack_cnt_c9.sum_lutc_input="cin";
// @2:389
  cycloneii_lcell_comb ack_cnt_c10 (
	.combout(ack_cnt_c10_combout),
	.dataa(ack_cnt[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ack_cnt_c9_cout)
);
defparam ack_cnt_c10.lut_mask=16'h5a5a;
defparam ack_cnt_c10.sum_lutc_input="cin";
// @2:110
  cycloneii_lcell_comb vsync_cnt_c0 (
	.combout(vsync_cnt_c0_combout),
	.cout(vsync_cnt_c0_cout),
	.dataa(vsync_cnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam vsync_cnt_c0.lut_mask=16'h6688;
defparam vsync_cnt_c0.sum_lutc_input="cin";
// @2:110
  cycloneii_lcell_comb vsync_cnt_c1 (
	.combout(vsync_cnt_c1_combout),
	.cout(vsync_cnt_c1_cout),
	.dataa(vsync_cnt[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vsync_cnt_c0_cout)
);
defparam vsync_cnt_c1.lut_mask=16'h5aa0;
defparam vsync_cnt_c1.sum_lutc_input="cin";
// @2:110
  cycloneii_lcell_comb vsync_cnt_c2 (
	.combout(vsync_cnt_c2_combout),
	.cout(vsync_cnt_c2_cout),
	.dataa(vsync_cnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vsync_cnt_c1_cout)
);
defparam vsync_cnt_c2.lut_mask=16'h5aa0;
defparam vsync_cnt_c2.sum_lutc_input="cin";
// @2:110
  cycloneii_lcell_comb vsync_cnt_c3 (
	.combout(vsync_cnt_c3_combout),
	.cout(vsync_cnt_c3_cout),
	.dataa(vsync_cnt[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vsync_cnt_c2_cout)
);
defparam vsync_cnt_c3.lut_mask=16'h5aa0;
defparam vsync_cnt_c3.sum_lutc_input="cin";
// @2:110
  cycloneii_lcell_comb vsync_cnt_c4 (
	.combout(vsync_cnt_c4_combout),
	.cout(vsync_cnt_c4_cout),
	.dataa(vsync_cnt[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vsync_cnt_c3_cout)
);
defparam vsync_cnt_c4.lut_mask=16'h5aa0;
defparam vsync_cnt_c4.sum_lutc_input="cin";
// @2:110
  cycloneii_lcell_comb vsync_cnt_c5 (
	.combout(vsync_cnt_c5_combout),
	.cout(vsync_cnt_c5_cout),
	.dataa(vsync_cnt[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vsync_cnt_c4_cout)
);
defparam vsync_cnt_c5.lut_mask=16'h5aa0;
defparam vsync_cnt_c5.sum_lutc_input="cin";
// @2:110
  cycloneii_lcell_comb vsync_cnt_c6 (
	.combout(vsync_cnt_c6_combout),
	.cout(vsync_cnt_c6_cout),
	.dataa(vsync_cnt[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vsync_cnt_c5_cout)
);
defparam vsync_cnt_c6.lut_mask=16'h5aa0;
defparam vsync_cnt_c6.sum_lutc_input="cin";
// @2:110
  cycloneii_lcell_comb vsync_cnt_c7 (
	.combout(vsync_cnt_c7_combout),
	.cout(vsync_cnt_c7_cout),
	.dataa(vsync_cnt[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vsync_cnt_c6_cout)
);
defparam vsync_cnt_c7.lut_mask=16'h5aa0;
defparam vsync_cnt_c7.sum_lutc_input="cin";
// @2:110
  cycloneii_lcell_comb vsync_cnt_c8 (
	.combout(vsync_cnt_c8_combout),
	.cout(vsync_cnt_c8_cout),
	.dataa(vsync_cnt[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vsync_cnt_c7_cout)
);
defparam vsync_cnt_c8.lut_mask=16'h5aa0;
defparam vsync_cnt_c8.sum_lutc_input="cin";
// @2:110
  cycloneii_lcell_comb vsync_cnt_c9 (
	.combout(vsync_cnt_c9_combout),
	.cout(vsync_cnt_c9_cout),
	.dataa(vsync_cnt[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vsync_cnt_c8_cout)
);
defparam vsync_cnt_c9.lut_mask=16'h5aa0;
defparam vsync_cnt_c9.sum_lutc_input="cin";
// @2:110
  cycloneii_lcell_comb vsync_cnt_c10 (
	.combout(vsync_cnt_c10_combout),
	.cout(vsync_cnt_c10_cout),
	.dataa(vsync_cnt[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vsync_cnt_c9_cout)
);
defparam vsync_cnt_c10.lut_mask=16'h5aa0;
defparam vsync_cnt_c10.sum_lutc_input="cin";
// @2:110
  cycloneii_lcell_comb vsync_cnt_c11 (
	.combout(vsync_cnt_c11_combout),
	.dataa(vsync_cnt[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vsync_cnt_c10_cout)
);
defparam vsync_cnt_c11.lut_mask=16'h5a5a;
defparam vsync_cnt_c11.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_32_ (
	.cout(cnt_cout[32]),
	.dataa(cnt[0]),
	.datab(cnt_0[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_32_.lut_mask=16'h0088;
defparam cnt_32_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_31_ (
	.combout(cnt_0[31]),
	.cout(cnt_cout[31]),
	.dataa(cnt[0]),
	.datab(cnt_0[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_31_.lut_mask=16'h6688;
defparam cnt_31_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_30_ (
	.combout(cnt_0[30]),
	.cout(cnt_cout[30]),
	.dataa(cnt_0[2]),
	.datab(cnt_0[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[32])
);
defparam cnt_30_.lut_mask=16'h5a80;
defparam cnt_30_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_29_ (
	.combout(cnt_0[29]),
	.cout(cnt_cout[29]),
	.dataa(cnt_0[2]),
	.datab(cnt_0[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[31])
);
defparam cnt_29_.lut_mask=16'h6c80;
defparam cnt_29_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_28_ (
	.combout(cnt_0[28]),
	.cout(cnt_cout[28]),
	.dataa(cnt_0[4]),
	.datab(cnt_0[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[30])
);
defparam cnt_28_.lut_mask=16'h5a80;
defparam cnt_28_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_27_ (
	.combout(cnt_0[27]),
	.cout(cnt_cout[27]),
	.dataa(cnt_0[4]),
	.datab(cnt_0[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[29])
);
defparam cnt_27_.lut_mask=16'h6c80;
defparam cnt_27_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_26_ (
	.combout(cnt_0[26]),
	.cout(cnt_cout[26]),
	.dataa(cnt_0[6]),
	.datab(cnt_0[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[28])
);
defparam cnt_26_.lut_mask=16'h5a80;
defparam cnt_26_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_25_ (
	.combout(cnt_0[25]),
	.cout(cnt_cout[25]),
	.dataa(cnt_0[6]),
	.datab(cnt_0[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[27])
);
defparam cnt_25_.lut_mask=16'h6c80;
defparam cnt_25_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_24_ (
	.combout(cnt_0[24]),
	.cout(cnt_cout[24]),
	.dataa(cnt_0[8]),
	.datab(cnt_0[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[26])
);
defparam cnt_24_.lut_mask=16'h5a80;
defparam cnt_24_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_23_ (
	.combout(cnt_0[23]),
	.cout(cnt_cout[23]),
	.dataa(cnt_0[8]),
	.datab(cnt_0[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[25])
);
defparam cnt_23_.lut_mask=16'h6c80;
defparam cnt_23_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_22_ (
	.combout(cnt_0[22]),
	.cout(cnt_cout[22]),
	.dataa(cnt_0[10]),
	.datab(cnt_0[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[24])
);
defparam cnt_22_.lut_mask=16'h5a80;
defparam cnt_22_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_21_ (
	.combout(cnt_0[21]),
	.cout(cnt_cout[21]),
	.dataa(cnt_0[10]),
	.datab(cnt_0[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[23])
);
defparam cnt_21_.lut_mask=16'h6c80;
defparam cnt_21_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_20_ (
	.combout(cnt_0[20]),
	.cout(cnt_cout[20]),
	.dataa(cnt_0[12]),
	.datab(cnt_0[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[22])
);
defparam cnt_20_.lut_mask=16'h5a80;
defparam cnt_20_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_19_ (
	.combout(cnt_0[19]),
	.cout(cnt_cout[19]),
	.dataa(cnt_0[12]),
	.datab(cnt_0[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[21])
);
defparam cnt_19_.lut_mask=16'h6c80;
defparam cnt_19_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_18_ (
	.combout(cnt_0[18]),
	.cout(cnt_cout[18]),
	.dataa(cnt_0[14]),
	.datab(cnt_0[15]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[20])
);
defparam cnt_18_.lut_mask=16'h5a80;
defparam cnt_18_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_17_ (
	.combout(cnt_0[17]),
	.cout(cnt_cout[17]),
	.dataa(cnt_0[14]),
	.datab(cnt_0[15]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[19])
);
defparam cnt_17_.lut_mask=16'h6c80;
defparam cnt_17_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_16_ (
	.combout(cnt_0[16]),
	.cout(cnt_cout[16]),
	.dataa(cnt[16]),
	.datab(cnt[17]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[18])
);
defparam cnt_16_.lut_mask=16'h5a80;
defparam cnt_16_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_15_ (
	.combout(cnt[15]),
	.cout(cnt_cout[15]),
	.dataa(cnt[16]),
	.datab(cnt[17]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[17])
);
defparam cnt_15_.lut_mask=16'h6c80;
defparam cnt_15_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_14_ (
	.combout(cnt[14]),
	.cout(cnt_cout[14]),
	.dataa(cnt[18]),
	.datab(cnt[19]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[16])
);
defparam cnt_14_.lut_mask=16'h5a80;
defparam cnt_14_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_13_ (
	.combout(cnt[13]),
	.cout(cnt_cout[13]),
	.dataa(cnt[18]),
	.datab(cnt[19]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[15])
);
defparam cnt_13_.lut_mask=16'h6c80;
defparam cnt_13_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_12_ (
	.combout(cnt[12]),
	.cout(cnt_cout[12]),
	.dataa(cnt[20]),
	.datab(cnt[21]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[14])
);
defparam cnt_12_.lut_mask=16'h5a80;
defparam cnt_12_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_11_ (
	.combout(cnt[11]),
	.cout(cnt_cout[11]),
	.dataa(cnt[20]),
	.datab(cnt[21]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[13])
);
defparam cnt_11_.lut_mask=16'h6c80;
defparam cnt_11_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_10_ (
	.combout(cnt[10]),
	.cout(cnt_cout[10]),
	.dataa(cnt[22]),
	.datab(cnt[23]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[12])
);
defparam cnt_10_.lut_mask=16'h5a80;
defparam cnt_10_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_9_ (
	.combout(cnt[9]),
	.cout(cnt_cout[9]),
	.dataa(cnt[22]),
	.datab(cnt[23]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[11])
);
defparam cnt_9_.lut_mask=16'h6c80;
defparam cnt_9_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_8_ (
	.combout(cnt[8]),
	.cout(cnt_cout[8]),
	.dataa(cnt[24]),
	.datab(cnt[25]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[10])
);
defparam cnt_8_.lut_mask=16'h5a80;
defparam cnt_8_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_7_ (
	.combout(cnt[7]),
	.cout(cnt_cout[7]),
	.dataa(cnt[24]),
	.datab(cnt[25]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[9])
);
defparam cnt_7_.lut_mask=16'h6c80;
defparam cnt_7_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_6_ (
	.combout(cnt[6]),
	.cout(cnt_cout[6]),
	.dataa(cnt[26]),
	.datab(cnt[27]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[8])
);
defparam cnt_6_.lut_mask=16'h5a80;
defparam cnt_6_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_5_ (
	.combout(cnt[5]),
	.cout(cnt_cout[5]),
	.dataa(cnt[26]),
	.datab(cnt[27]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[7])
);
defparam cnt_5_.lut_mask=16'h6c80;
defparam cnt_5_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_4_ (
	.combout(cnt[4]),
	.cout(cnt_cout[4]),
	.dataa(cnt[28]),
	.datab(cnt[29]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[6])
);
defparam cnt_4_.lut_mask=16'h5a80;
defparam cnt_4_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_3_ (
	.combout(cnt[3]),
	.cout(cnt_cout[3]),
	.dataa(cnt[28]),
	.datab(cnt[29]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[5])
);
defparam cnt_3_.lut_mask=16'h6c80;
defparam cnt_3_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_2_ (
	.combout(cnt[2]),
	.dataa(cnt[30]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[4])
);
defparam cnt_2_.lut_mask=16'h5a5a;
defparam cnt_2_.sum_lutc_input="cin";
// @2:209
  cycloneii_lcell_comb cnt_1_ (
	.combout(cnt[1]),
	.dataa(cnt[30]),
	.datab(cnt[31]),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_cout[3])
);
defparam cnt_1_.lut_mask=16'h6c6c;
defparam cnt_1_.sum_lutc_input="cin";
// @2:211
  cycloneii_lcell_comb un1_cur_st_8_1_ (
	.combout(un1_cur_st_8_combout[1]),
	.cout(un1_cur_st_8_cout[1]),
	.dataa(adr_internal_0),
	.datab(un1_cur_st_6_i_0_a3_i),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_cur_st_8_1_.lut_mask=16'h6688;
defparam un1_cur_st_8_1_.sum_lutc_input="cin";
// @2:211
  cycloneii_lcell_comb un1_cur_st_8_a_1_ (
	.cout(un1_cur_st_8_a_cout[1]),
	.dataa(adr_internal_0),
	.datab(un1_cur_st_6_i_0_a3_i),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_cur_st_8_a_1_.lut_mask=16'h0088;
defparam un1_cur_st_8_a_1_.sum_lutc_input="cin";
// @2:211
  cycloneii_lcell_comb un1_cur_st_8_2_ (
	.combout(un1_cur_st_8_combout[2]),
	.cout(un1_cur_st_8_cout[2]),
	.dataa(adr_internal_1),
	.datab(adr_internal_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_st_8_a_cout[1])
);
defparam un1_cur_st_8_2_.lut_mask=16'h5a80;
defparam un1_cur_st_8_2_.sum_lutc_input="cin";
// @2:211
  cycloneii_lcell_comb un1_cur_st_8_3_ (
	.combout(un1_cur_st_8_combout[3]),
	.cout(un1_cur_st_8_cout[3]),
	.dataa(adr_internal_1),
	.datab(adr_internal_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_st_8_cout[1])
);
defparam un1_cur_st_8_3_.lut_mask=16'h6c80;
defparam un1_cur_st_8_3_.sum_lutc_input="cin";
// @2:211
  cycloneii_lcell_comb un1_cur_st_8_4_ (
	.combout(un1_cur_st_8_combout[4]),
	.cout(un1_cur_st_8_cout[4]),
	.dataa(adr_internal_3),
	.datab(adr_internal_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_st_8_cout[2])
);
defparam un1_cur_st_8_4_.lut_mask=16'h5a80;
defparam un1_cur_st_8_4_.sum_lutc_input="cin";
// @2:211
  cycloneii_lcell_comb un1_cur_st_8_5_ (
	.combout(un1_cur_st_8[5]),
	.cout(un1_cur_st_8_cout[5]),
	.dataa(adr_internal_3),
	.datab(adr_internal_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_st_8_cout[3])
);
defparam un1_cur_st_8_5_.lut_mask=16'h6c80;
defparam un1_cur_st_8_5_.sum_lutc_input="cin";
// @2:211
  cycloneii_lcell_comb un1_cur_st_8_6_ (
	.combout(un1_cur_st_8[6]),
	.cout(un1_cur_st_8_cout[6]),
	.dataa(adr_internal_5),
	.datab(adr_internal_6),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_st_8_cout[4])
);
defparam un1_cur_st_8_6_.lut_mask=16'h5a80;
defparam un1_cur_st_8_6_.sum_lutc_input="cin";
// @2:211
  cycloneii_lcell_comb un1_cur_st_8_7_ (
	.combout(un1_cur_st_8[7]),
	.cout(un1_cur_st_8_cout[7]),
	.dataa(adr_internal_5),
	.datab(adr_internal_6),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_st_8_cout[5])
);
defparam un1_cur_st_8_7_.lut_mask=16'h6c80;
defparam un1_cur_st_8_7_.sum_lutc_input="cin";
// @2:211
  cycloneii_lcell_comb un1_cur_st_8_8_ (
	.combout(un1_cur_st_8[8]),
	.cout(un1_cur_st_8_cout[8]),
	.dataa(adr_internal_7),
	.datab(adr_internal_8),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_st_8_cout[6])
);
defparam un1_cur_st_8_8_.lut_mask=16'h5a80;
defparam un1_cur_st_8_8_.sum_lutc_input="cin";
// @2:211
  cycloneii_lcell_comb un1_cur_st_8_9_ (
	.combout(un1_cur_st_8[9]),
	.dataa(adr_internal_7),
	.datab(adr_internal_8),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_st_8_cout[7])
);
defparam un1_cur_st_8_9_.lut_mask=16'h6c6c;
defparam un1_cur_st_8_9_.sum_lutc_input="cin";
// @2:211
  cycloneii_lcell_comb un1_cur_st_8_10_ (
	.combout(un1_cur_st_8[10]),
	.dataa(adr_internal_9),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_cur_st_8_cout[8])
);
defparam un1_cur_st_8_10_.lut_mask=16'h5a5a;
defparam un1_cur_st_8_10_.sum_lutc_input="cin";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNO_10_ (
	.combout(ack_cnt_lm10_x),
	.dataa(err_i_status_2_i_0_o2),
	.datab(ack_cnt_c10_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_RNO_10_.lut_mask=16'h4444;
defparam ack_cnt_RNO_10_.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNO_9_ (
	.combout(ack_cnt_lm9_x),
	.dataa(err_i_status_2_i_0_o2),
	.datab(ack_cnt_c9_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_RNO_9_.lut_mask=16'h4444;
defparam ack_cnt_RNO_9_.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNO_8_ (
	.combout(ack_cnt_lm8_x),
	.dataa(err_i_status_2_i_0_o2),
	.datab(ack_cnt_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_RNO_8_.lut_mask=16'h4444;
defparam ack_cnt_RNO_8_.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNO_7_ (
	.combout(ack_cnt_lm7_x),
	.dataa(err_i_status_2_i_0_o2),
	.datab(ack_cnt_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_RNO_7_.lut_mask=16'h4444;
defparam ack_cnt_RNO_7_.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNO_6_ (
	.combout(ack_cnt_lm6_x),
	.dataa(err_i_status_2_i_0_o2),
	.datab(ack_cnt_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_RNO_6_.lut_mask=16'h4444;
defparam ack_cnt_RNO_6_.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNO_5_ (
	.combout(ack_cnt_lm5_x),
	.dataa(err_i_status_2_i_0_o2),
	.datab(ack_cnt_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_RNO_5_.lut_mask=16'h4444;
defparam ack_cnt_RNO_5_.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNO_4_ (
	.combout(ack_cnt_lm4_x),
	.dataa(err_i_status_2_i_0_o2),
	.datab(ack_cnt_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_RNO_4_.lut_mask=16'h4444;
defparam ack_cnt_RNO_4_.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNO_3_ (
	.combout(ack_cnt_lm3_x),
	.dataa(err_i_status_2_i_0_o2),
	.datab(ack_cnt_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_RNO_3_.lut_mask=16'h4444;
defparam ack_cnt_RNO_3_.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNO_2_ (
	.combout(ack_cnt_lm2_x),
	.dataa(err_i_status_2_i_0_o2),
	.datab(ack_cnt_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_RNO_2_.lut_mask=16'h4444;
defparam ack_cnt_RNO_2_.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNO_1_ (
	.combout(ack_cnt_lm1_x),
	.dataa(err_i_status_2_i_0_o2),
	.datab(ack_cnt_c1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_RNO_1_.lut_mask=16'h4444;
defparam ack_cnt_RNO_1_.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNO_0_ (
	.combout(ack_cnt_lm0_x),
	.dataa(ack_cnt_c0_combout),
	.datab(err_i_status_2_i_0_o2),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_RNO_0_.lut_mask=16'h2222;
defparam ack_cnt_RNO_0_.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb cur_st_RNO_0_7_ (
	.combout(m53_i_o2),
	.dataa(err_i_status),
	.datab(cur_st[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_RNO_0_7_.lut_mask=16'hbbbb;
defparam cur_st_RNO_0_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb we_internal_RNO_0 (
	.combout(we_internal_0_0_g0_i_o4),
	.dataa(cur_st_i_0[9]),
	.datab(wbm_tga_o_1_0_0_5__g2),
	.datac(VCC),
	.datad(VCC)
);
defparam we_internal_RNO_0.lut_mask=16'hdddd;
defparam we_internal_RNO_0.sum_lutc_input="datac";
// @2:133
  cycloneii_lcell_comb wbm_cyc_o_i_o2_cZ (
	.combout(wbm_cyc_o_i_o2),
	.dataa(cyc_internal),
	.datab(vsync_en),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cyc_o_i_o2_cZ.lut_mask=16'h8888;
defparam wbm_cyc_o_i_o2_cZ.sum_lutc_input="datac";
// @2:418
  cycloneii_lcell_comb err_i_proc_err_i_status_2_i_0_o2 (
	.combout(err_i_status_2_i_0_o2),
	.dataa(cur_st_i_0[9]),
	.datab(sdram_rd_en),
	.datac(VCC),
	.datad(VCC)
);
defparam err_i_proc_err_i_status_2_i_0_o2.lut_mask=16'hdddd;
defparam err_i_proc_err_i_status_2_i_0_o2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb adr_internal_RNO_4_ (
	.combout(N_94_i_0_g0),
	.dataa(adr_internal_12_4_i_o2),
	.datab(un1_cur_st_8[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam adr_internal_RNO_4_.lut_mask=16'h4444;
defparam adr_internal_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb adr_internal_RNO_5_ (
	.combout(N_96_i_0_g0),
	.dataa(adr_internal_12_4_i_o2),
	.datab(un1_cur_st_8[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam adr_internal_RNO_5_.lut_mask=16'h4444;
defparam adr_internal_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb adr_internal_RNO_6_ (
	.combout(N_98_i_0_g0),
	.dataa(adr_internal_12_4_i_o2),
	.datab(un1_cur_st_8[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam adr_internal_RNO_6_.lut_mask=16'h4444;
defparam adr_internal_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb adr_internal_RNO_7_ (
	.combout(N_100_i_0_g0),
	.dataa(adr_internal_12_4_i_o2),
	.datab(un1_cur_st_8[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam adr_internal_RNO_7_.lut_mask=16'h4444;
defparam adr_internal_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb adr_internal_RNO_8_ (
	.combout(N_102_i_0_g0),
	.dataa(adr_internal_12_4_i_o2),
	.datab(un1_cur_st_8[9]),
	.datac(VCC),
	.datad(VCC)
);
defparam adr_internal_RNO_8_.lut_mask=16'h4444;
defparam adr_internal_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb adr_internal_RNO_9_ (
	.combout(N_104_i_0_g0),
	.dataa(adr_internal_12_4_i_o2),
	.datab(un1_cur_st_8[10]),
	.datac(VCC),
	.datad(VCC)
);
defparam adr_internal_RNO_9_.lut_mask=16'h4444;
defparam adr_internal_RNO_9_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb un1_cur_st_5_0_o2_cZ (
	.combout(un1_cur_st_5_0_o2),
	.dataa(cur_st[6]),
	.datab(cur_st[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_cur_st_5_0_o2_cZ.lut_mask=16'heeee;
defparam un1_cur_st_5_0_o2_cZ.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un19_wbm_dat_o_fsm_proc_un19_wbm_dat_o_10_0_a2_0_a3_0_a2_0 (
	.combout(un19_wbm_dat_o_10_0_a2_0_a3_0_a2_0),
	.dataa(cnt[0]),
	.datab(cnt_0[31]),
	.datac(VCC),
	.datad(VCC)
);
defparam fsm_proc_un19_wbm_dat_o_fsm_proc_un19_wbm_dat_o_10_0_a2_0_a3_0_a2_0.lut_mask=16'h1111;
defparam fsm_proc_un19_wbm_dat_o_fsm_proc_un19_wbm_dat_o_10_0_a2_0_a3_0_a2_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_tr22_0_a2_0_g0_2_0_cZ (
	.combout(cur_st_tr22_0_a2_0_g0_2_0),
	.dataa(wbm_gnt_i_0_0),
	.datab(cur_st_0_0),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_tr22_0_a2_0_g0_2_0_cZ.lut_mask=16'h8888;
defparam cur_st_tr22_0_a2_0_g0_2_0_cZ.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNI728D_8_ (
	.combout(m53_i_a2_3_0),
	.dataa(ack_cnt[9]),
	.datab(ack_cnt[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_RNI728D_8_.lut_mask=16'h1111;
defparam ack_cnt_RNI728D_8_.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un17_wbm_dat_olto31_i_a2_0_3 (
	.combout(un17_wbm_dat_olto31_i_a2_0_3),
	.dataa(cnt[26]),
	.datab(cnt_0[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_3.lut_mask=16'h1111;
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_3.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un17_wbm_dat_olto31_i_a2_0_7 (
	.combout(un17_wbm_dat_olto31_i_a2_0_7),
	.dataa(cnt[23]),
	.datab(cnt[22]),
	.datac(VCC),
	.datad(VCC)
);
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_7.lut_mask=16'h1111;
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_7.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un17_wbm_dat_olto31_i_a2_0_11 (
	.combout(un17_wbm_dat_olto31_i_a2_0_11),
	.dataa(cnt_0[9]),
	.datab(cnt_0[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_11.lut_mask=16'h1111;
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_11.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb wbm_dat_o_1_sqmuxa_0_a2_3_16_cZ (
	.combout(wbm_dat_o_1_sqmuxa_0_a2_3_16),
	.dataa(cnt[8]),
	.datab(cnt[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_dat_o_1_sqmuxa_0_a2_3_16_cZ.lut_mask=16'h1111;
defparam wbm_dat_o_1_sqmuxa_0_a2_3_16_cZ.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb wbm_dat_o_1_sqmuxa_0_a2_3_18_cZ (
	.combout(wbm_dat_o_1_sqmuxa_0_a2_3_18),
	.dataa(cnt[6]),
	.datab(cnt[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_dat_o_1_sqmuxa_0_a2_3_18_cZ.lut_mask=16'h1111;
defparam wbm_dat_o_1_sqmuxa_0_a2_3_18_cZ.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb wbm_dat_o_1_sqmuxa_0_a2_0_0_0_cZ (
	.combout(wbm_dat_o_1_sqmuxa_0_a2_0_0_0),
	.dataa(cnt[0]),
	.datab(cnt_0[27]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_dat_o_1_sqmuxa_0_a2_0_0_0_cZ.lut_mask=16'h2222;
defparam wbm_dat_o_1_sqmuxa_0_a2_0_0_0_cZ.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb cur_st_ns_0_1_0_i_a2_0_0_cZ (
	.combout(cur_st_ns_0_1_0_i_a2_0_0),
	.dataa(err_i_status),
	.datab(cur_st_i_0[9]),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_ns_0_1_0_i_a2_0_0_cZ.lut_mask=16'h4444;
defparam cur_st_ns_0_1_0_i_a2_0_0_cZ.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb cur_st_ns_0_1_0_i_o2_1_cZ (
	.combout(cur_st_ns_0_1_0_i_o2_1),
	.dataa(cur_st[0]),
	.datab(cur_st[5]),
	.datac(cur_st[7]),
	.datad(VCC)
);
defparam cur_st_ns_0_1_0_i_o2_1_cZ.lut_mask=16'hfefe;
defparam cur_st_ns_0_1_0_i_o2_1_cZ.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_adr_internal_12_0_o2_1_ (
	.combout(adr_internal_12_0_o2[1]),
	.dataa(cur_st[8]),
	.datab(cnt[31]),
	.datac(cur_st[3]),
	.datad(err_i_status)
);
defparam fsm_proc_adr_internal_12_0_o2_1_.lut_mask=16'h88f8;
defparam fsm_proc_adr_internal_12_0_o2_1_.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb cur_st_ns_5_1_i_0_o2_cZ (
	.combout(cur_st_ns_5_1_i_0_o2),
	.dataa(cur_st[3]),
	.datab(err_i_status),
	.datac(sdram_rd_en),
	.datad(VCC)
);
defparam cur_st_ns_5_1_i_0_o2_cZ.lut_mask=16'hfdfd;
defparam cur_st_ns_5_1_i_0_o2_cZ.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb cyc_internal_5_i_o2_cZ (
	.combout(cyc_internal_5_i_o2),
	.dataa(cur_st[0]),
	.datab(cur_st[5]),
	.datac(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.datad(VCC)
);
defparam cyc_internal_5_i_o2_cZ.lut_mask=16'hf1f1;
defparam cyc_internal_5_i_o2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNI0ILA_3_ (
	.combout(G_1861),
	.dataa(cur_st[3]),
	.datab(cur_st[8]),
	.datac(sdram_rd_en),
	.datad(VCC)
);
defparam cur_st_RNI0ILA_3_.lut_mask=16'h0e0e;
defparam cur_st_RNI0ILA_3_.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un19_wbm_dat_o_fsm_proc_un19_wbm_dat_o_12_0_a2_0_a3_0_a2 (
	.combout(un19_wbm_dat_o_12_0_a2_0_a3_0_a2),
	.dataa(dbg_adrcst[2]),
	.datab(cnt[0]),
	.datac(cnt_0[31]),
	.datad(VCC)
);
defparam fsm_proc_un19_wbm_dat_o_fsm_proc_un19_wbm_dat_o_12_0_a2_0_a3_0_a2.lut_mask=16'h0202;
defparam fsm_proc_un19_wbm_dat_o_fsm_proc_un19_wbm_dat_o_12_0_a2_0_a3_0_a2.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb wbm_dat_o_RNO_0_0_ (
	.combout(m8_0_a2_i),
	.dataa(cur_st[1]),
	.datab(cur_st[6]),
	.datac(cur_st[8]),
	.datad(VCC)
);
defparam wbm_dat_o_RNO_0_0_.lut_mask=16'hfefe;
defparam wbm_dat_o_RNO_0_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_0_5_ (
	.combout(cur_st_tr19_0_a4_0_a2_0_g0_2),
	.dataa(err_i_status),
	.datab(cur_st[5]),
	.datac(sdram_rd_en),
	.datad(VCC)
);
defparam cur_st_RNO_0_5_.lut_mask=16'h0404;
defparam cur_st_RNO_0_5_.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_5 (
	.combout(un20_wbm_dat_o_5),
	.dataa(dbg_adrcst[12]),
	.datab(dbg_adrcst[4]),
	.datac(cnt_0[1]),
	.datad(cnt[0])
);
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_5.lut_mask=16'h0ca0;
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_5.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_6 (
	.combout(un20_wbm_dat_o_6),
	.dataa(dbg_adrcst[13]),
	.datab(dbg_adrcst[5]),
	.datac(cnt_0[1]),
	.datad(cnt[0])
);
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_6.lut_mask=16'h0ca0;
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_6.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_7 (
	.combout(un20_wbm_dat_o_7),
	.dataa(dbg_adrcst[14]),
	.datab(dbg_adrcst[6]),
	.datac(cnt_0[1]),
	.datad(cnt[0])
);
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_7.lut_mask=16'h0ca0;
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_7.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_8 (
	.combout(un20_wbm_dat_o_8),
	.dataa(dbg_adrcst[15]),
	.datab(dbg_adrcst[7]),
	.datac(cnt_0[1]),
	.datad(cnt[0])
);
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_8.lut_mask=16'h0ca0;
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_8.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_9 (
	.combout(un20_wbm_dat_o_9),
	.dataa(dbg_adrcst[16]),
	.datab(cnt_0[1]),
	.datac(cnt[0]),
	.datad(m4_2_03)
);
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_9.lut_mask=16'h3b08;
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_9.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_10 (
	.combout(un20_wbm_dat_o_10),
	.dataa(dbg_adrcst[17]),
	.datab(cnt_0[1]),
	.datac(cnt[0]),
	.datad(m5_2_03)
);
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_10.lut_mask=16'h3b08;
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_10.sum_lutc_input="datac";
// @2:210
  cycloneii_lcell_comb fsm_proc_un43_wbm_dat_o_fsm_proc_un20_wbm_dat_o_5 (
	.combout(un20_wbm_dat_o_5_0),
	.dataa(dbg_adrcst[12]),
	.datab(dbg_adrcst[4]),
	.datac(cnt[0]),
	.datad(cnt_0[31])
);
defparam fsm_proc_un43_wbm_dat_o_fsm_proc_un20_wbm_dat_o_5.lut_mask=16'ha00c;
defparam fsm_proc_un43_wbm_dat_o_fsm_proc_un20_wbm_dat_o_5.sum_lutc_input="datac";
// @2:210
  cycloneii_lcell_comb fsm_proc_un43_wbm_dat_o_fsm_proc_un20_wbm_dat_o_6 (
	.combout(un20_wbm_dat_o_6_0),
	.dataa(dbg_adrcst[13]),
	.datab(dbg_adrcst[5]),
	.datac(cnt[0]),
	.datad(cnt_0[31])
);
defparam fsm_proc_un43_wbm_dat_o_fsm_proc_un20_wbm_dat_o_6.lut_mask=16'ha00c;
defparam fsm_proc_un43_wbm_dat_o_fsm_proc_un20_wbm_dat_o_6.sum_lutc_input="datac";
// @2:210
  cycloneii_lcell_comb fsm_proc_un43_wbm_dat_o_fsm_proc_un20_wbm_dat_o_7 (
	.combout(un20_wbm_dat_o_7_0),
	.dataa(dbg_adrcst[14]),
	.datab(dbg_adrcst[6]),
	.datac(cnt[0]),
	.datad(cnt_0[31])
);
defparam fsm_proc_un43_wbm_dat_o_fsm_proc_un20_wbm_dat_o_7.lut_mask=16'ha00c;
defparam fsm_proc_un43_wbm_dat_o_fsm_proc_un20_wbm_dat_o_7.sum_lutc_input="datac";
// @2:210
  cycloneii_lcell_comb fsm_proc_un43_wbm_dat_o_fsm_proc_un20_wbm_dat_o_8 (
	.combout(un20_wbm_dat_o_8_0),
	.dataa(dbg_adrcst[15]),
	.datab(dbg_adrcst[7]),
	.datac(cnt[0]),
	.datad(cnt_0[31])
);
defparam fsm_proc_un43_wbm_dat_o_fsm_proc_un20_wbm_dat_o_8.lut_mask=16'ha00c;
defparam fsm_proc_un43_wbm_dat_o_fsm_proc_un20_wbm_dat_o_8.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_adr_internal_12_0_a2_0_0_1_ (
	.combout(adr_internal_12_0_a2_0_0[1]),
	.dataa(cur_st[1]),
	.datab(cur_st[6]),
	.datac(cur_st[4]),
	.datad(VCC)
);
defparam fsm_proc_adr_internal_12_0_a2_0_0_1_.lut_mask=16'h0101;
defparam fsm_proc_adr_internal_12_0_a2_0_0_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNICD7D_7_ (
	.combout(ack_cnt_0_0_10__g2_a0_3_0),
	.dataa(cur_st[7]),
	.datab(cur_st[8]),
	.datac(wbm_gnt_i_0_0),
	.datad(VCC)
);
defparam cur_st_RNICD7D_7_.lut_mask=16'he0e0;
defparam cur_st_RNICD7D_7_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_cnt_RNITEOA_31_ (
	.combout(un1_cur_st_i_a2_0_1_0),
	.dataa(cur_st[3]),
	.datab(err_i_status),
	.datac(cnt[31]),
	.datad(VCC)
);
defparam fsm_proc_cnt_RNITEOA_31_.lut_mask=16'h7070;
defparam fsm_proc_cnt_RNITEOA_31_.sum_lutc_input="datac";
// @2:114
  cycloneii_lcell_comb delay_vsync_proc_vsync_en3lto11_6 (
	.combout(vsync_en3lto11_6),
	.dataa(vsync_cnt[9]),
	.datab(vsync_cnt[10]),
	.datac(vsync_cnt[0]),
	.datad(vsync_cnt[11])
);
defparam delay_vsync_proc_vsync_en3lto11_6.lut_mask=16'h8000;
defparam delay_vsync_proc_vsync_en3lto11_6.sum_lutc_input="datac";
// @2:114
  cycloneii_lcell_comb delay_vsync_proc_vsync_en3lto11_7 (
	.combout(vsync_en3lto11_7),
	.dataa(vsync_cnt[5]),
	.datab(vsync_cnt[6]),
	.datac(vsync_cnt[7]),
	.datad(vsync_cnt[8])
);
defparam delay_vsync_proc_vsync_en3lto11_7.lut_mask=16'h8000;
defparam delay_vsync_proc_vsync_en3lto11_7.sum_lutc_input="datac";
// @2:114
  cycloneii_lcell_comb delay_vsync_proc_vsync_en3lto11_8 (
	.combout(vsync_en3lto11_8),
	.dataa(vsync_cnt[1]),
	.datab(vsync_cnt[2]),
	.datac(vsync_cnt[3]),
	.datad(vsync_cnt[4])
);
defparam delay_vsync_proc_vsync_en3lto11_8.lut_mask=16'h8000;
defparam delay_vsync_proc_vsync_en3lto11_8.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNII3GQ_0_ (
	.combout(m53_i_a2_3_6),
	.dataa(ack_cnt[1]),
	.datab(ack_cnt[0]),
	.datac(ack_cnt[2]),
	.datad(ack_cnt[3])
);
defparam ack_cnt_RNII3GQ_0_.lut_mask=16'h0002;
defparam ack_cnt_RNII3GQ_0_.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNIDHIQ_4_ (
	.combout(m53_i_a2_3_7),
	.dataa(ack_cnt[5]),
	.datab(ack_cnt[7]),
	.datac(ack_cnt[4]),
	.datad(ack_cnt[10])
);
defparam ack_cnt_RNIDHIQ_4_.lut_mask=16'h0001;
defparam ack_cnt_RNIDHIQ_4_.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un17_wbm_dat_olto31_i_a2_0_14 (
	.combout(un17_wbm_dat_olto31_i_a2_0_14),
	.dataa(cnt_0[1]),
	.datab(cnt[25]),
	.datac(cnt_0[13]),
	.datad(cnt_0[14])
);
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_14.lut_mask=16'h0001;
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_14.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un17_wbm_dat_olto31_i_a2_0_16 (
	.combout(un17_wbm_dat_olto31_i_a2_0_16),
	.dataa(cnt[16]),
	.datab(cnt[17]),
	.datac(cnt[18]),
	.datad(cnt[19])
);
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_16.lut_mask=16'h0001;
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_16.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un17_wbm_dat_olto31_i_a2_0_18 (
	.combout(un17_wbm_dat_olto31_i_a2_0_18),
	.dataa(cnt_0[3]),
	.datab(cnt_0[10]),
	.datac(cnt_0[4]),
	.datad(cnt_0[5])
);
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_18.lut_mask=16'h0001;
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_18.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb wbm_dat_o_1_sqmuxa_0_a2_3_4_cZ (
	.combout(wbm_dat_o_1_sqmuxa_0_a2_3_4),
	.dataa(cnt_0[31]),
	.datab(cnt_0[30]),
	.datac(cnt_0[22]),
	.datad(VCC)
);
defparam wbm_dat_o_1_sqmuxa_0_a2_3_4_cZ.lut_mask=16'h0101;
defparam wbm_dat_o_1_sqmuxa_0_a2_3_4_cZ.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb cur_st_ns_5_1_i_0_a2_1_1_cZ (
	.combout(cur_st_ns_5_1_i_0_a2_1_1),
	.dataa(cnt[0]),
	.datab(cnt_0[27]),
	.datac(cnt[3]),
	.datad(VCC)
);
defparam cur_st_ns_5_1_i_0_a2_1_1_cZ.lut_mask=16'h0808;
defparam cur_st_ns_5_1_i_0_a2_1_1_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_0_0_ (
	.combout(cur_st_ns_7_1_0_1_g0_0_a3_0),
	.dataa(err_i_status),
	.datab(cur_st[0]),
	.datac(sdram_rd_en),
	.datad(VCC)
);
defparam cur_st_RNO_0_0_.lut_mask=16'h0404;
defparam cur_st_RNO_0_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cyc_internal_RNO_0 (
	.combout(N_128_i_0_g0_0),
	.dataa(err_i_status),
	.datab(cur_st[4]),
	.datac(sdram_rd_en),
	.datad(wbm_tga_o_1_0_0_5__g2)
);
defparam cyc_internal_RNO_0.lut_mask=16'hcf45;
defparam cyc_internal_RNO_0.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb un1_cur_st_12_i_a2_2_cZ (
	.combout(un1_cur_st_12_i_a2_2),
	.dataa(cur_st[0]),
	.datab(cur_st[5]),
	.datac(cur_st[7]),
	.datad(cur_st[2])
);
defparam un1_cur_st_12_i_a2_2_cZ.lut_mask=16'h0001;
defparam un1_cur_st_12_i_a2_2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNIBBDH_4_ (
	.combout(wbm_tga_o_1_0_0_5__g2),
	.dataa(cur_st[1]),
	.datab(cur_st[6]),
	.datac(cur_st[8]),
	.datad(cur_st[4])
);
defparam cur_st_RNIBBDH_4_.lut_mask=16'hfffe;
defparam cur_st_RNIBBDH_4_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m0_6_ (
	.combout(wbm_dat_o_7_m0[6]),
	.dataa(cnt_0[1]),
	.datab(m6_2_03),
	.datac(un19_wbm_dat_o_12_0_a2_0_a3_0_a2),
	.datad(wbm_dat_o_7_m0_i_1[3])
);
defparam fsm_proc_wbm_dat_o_7_m0_6_.lut_mask=16'hf044;
defparam fsm_proc_wbm_dat_o_7_m0_6_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m0_7_ (
	.combout(wbm_dat_o_7_m0[7]),
	.dataa(dbg_adrcst[3]),
	.datab(m55_0_a2),
	.datac(un19_wbm_dat_o_10_0_a2_0_a3_0_a2_0),
	.datad(wbm_dat_o_7_m0_i_1[3])
);
defparam fsm_proc_wbm_dat_o_7_m0_7_.lut_mask=16'ha0cc;
defparam fsm_proc_wbm_dat_o_7_m0_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_4_ (
	.combout(cur_st_tr19_0_a4_0_a2_0_g0),
	.dataa(err_i_status),
	.datab(cur_st[5]),
	.datac(sdram_rd_en),
	.datad(cur_st_tr19_0_a4_0_a2_0_g0_1)
);
defparam cur_st_RNO_4_.lut_mask=16'h0400;
defparam cur_st_RNO_4_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m1_a_4_ (
	.combout(wbm_dat_o_7_m1_a[4]),
	.dataa(dbg_adrcst[16]),
	.datab(dbg_adrcst[0]),
	.datac(cnt[0]),
	.datad(cnt_0[31])
);
defparam fsm_proc_wbm_dat_o_7_m1_a_4_.lut_mask=16'h5f3f;
defparam fsm_proc_wbm_dat_o_7_m1_a_4_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m1_4_ (
	.combout(wbm_dat_o_7_m1[4]),
	.dataa(m4_2_03_0),
	.datab(cnt_0[31]),
	.datac(wbm_dat_o_7_m1_a[4]),
	.datad(wbm_dat_o_7_m1_0_o2[0])
);
defparam fsm_proc_wbm_dat_o_7_m1_4_.lut_mask=16'h032e;
defparam fsm_proc_wbm_dat_o_7_m1_4_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m1_a_5_ (
	.combout(wbm_dat_o_7_m1_a[5]),
	.dataa(dbg_adrcst[17]),
	.datab(dbg_adrcst[1]),
	.datac(cnt[0]),
	.datad(cnt_0[31])
);
defparam fsm_proc_wbm_dat_o_7_m1_a_5_.lut_mask=16'h5f3f;
defparam fsm_proc_wbm_dat_o_7_m1_a_5_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m1_5_ (
	.combout(wbm_dat_o_7_m1[5]),
	.dataa(m5_2_03_0),
	.datab(cnt_0[31]),
	.datac(wbm_dat_o_7_m1_a[5]),
	.datad(wbm_dat_o_7_m1_0_o2[0])
);
defparam fsm_proc_wbm_dat_o_7_m1_5_.lut_mask=16'h032e;
defparam fsm_proc_wbm_dat_o_7_m1_5_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m0_4_ (
	.combout(wbm_dat_o_7_m0[4]),
	.dataa(dbg_adrcst[0]),
	.datab(un20_wbm_dat_o_9),
	.datac(un19_wbm_dat_o_10_0_a2_0_a3_0_a2_0),
	.datad(wbm_dat_o_7_m0_i_1[3])
);
defparam fsm_proc_wbm_dat_o_7_m0_4_.lut_mask=16'ha0cc;
defparam fsm_proc_wbm_dat_o_7_m0_4_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m0_5_ (
	.combout(wbm_dat_o_7_m0[5]),
	.dataa(dbg_adrcst[1]),
	.datab(un20_wbm_dat_o_10),
	.datac(un19_wbm_dat_o_10_0_a2_0_a3_0_a2_0),
	.datad(wbm_dat_o_7_m0_i_1[3])
);
defparam fsm_proc_wbm_dat_o_7_m0_5_.lut_mask=16'ha0cc;
defparam fsm_proc_wbm_dat_o_7_m0_5_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m0_i_3_ (
	.combout(wbm_dat_o_7_m0_i[3]),
	.dataa(un20_wbm_dat_o_8),
	.datab(wbm_dat_o_7_m0_i_1[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam fsm_proc_wbm_dat_o_7_m0_i_3_.lut_mask=16'hdddd;
defparam fsm_proc_wbm_dat_o_7_m0_i_3_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m0_i_2_ (
	.combout(wbm_dat_o_7_m0_i[2]),
	.dataa(un20_wbm_dat_o_7),
	.datab(wbm_dat_o_7_m0_i_1[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam fsm_proc_wbm_dat_o_7_m0_i_2_.lut_mask=16'hdddd;
defparam fsm_proc_wbm_dat_o_7_m0_i_2_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m0_i_1_ (
	.combout(wbm_dat_o_7_m0_i[1]),
	.dataa(un20_wbm_dat_o_6),
	.datab(wbm_dat_o_7_m0_i_1[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam fsm_proc_wbm_dat_o_7_m0_i_1_.lut_mask=16'hdddd;
defparam fsm_proc_wbm_dat_o_7_m0_i_1_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m0_i_0_ (
	.combout(wbm_dat_o_7_m0_i[0]),
	.dataa(un20_wbm_dat_o_5),
	.datab(wbm_dat_o_7_m0_i_1[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam fsm_proc_wbm_dat_o_7_m0_i_0_.lut_mask=16'hdddd;
defparam fsm_proc_wbm_dat_o_7_m0_i_0_.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un17_wbm_dat_olto31_i_a2_0_20 (
	.combout(un17_wbm_dat_olto31_i_a2_0_20),
	.dataa(cnt_0[11]),
	.datab(cnt[24]),
	.datac(un17_wbm_dat_olto31_i_a2_0_3),
	.datad(un17_wbm_dat_olto31_i_a2_0_14)
);
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_20.lut_mask=16'h1000;
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_20.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un17_wbm_dat_olto31_i_a2_0_21 (
	.combout(un17_wbm_dat_olto31_i_a2_0_21),
	.dataa(cnt[20]),
	.datab(cnt[21]),
	.datac(un17_wbm_dat_olto31_i_a2_0_7),
	.datad(un17_wbm_dat_olto31_i_a2_0_16)
);
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_21.lut_mask=16'h1000;
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_21.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un17_wbm_dat_olto31_i_a2_0_22 (
	.combout(un17_wbm_dat_olto31_i_a2_0_22),
	.dataa(cnt_0[6]),
	.datab(cnt_0[7]),
	.datac(un17_wbm_dat_olto31_i_a2_0_11),
	.datad(un17_wbm_dat_olto31_i_a2_0_18)
);
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_22.lut_mask=16'h1000;
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_22.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb wbm_dat_o_1_sqmuxa_0_a2_3_10_cZ (
	.combout(wbm_dat_o_1_sqmuxa_0_a2_3_10),
	.dataa(cnt_0[29]),
	.datab(cnt_0[28]),
	.datac(cnt_0[21]),
	.datad(wbm_dat_o_1_sqmuxa_0_a2_3_4)
);
defparam wbm_dat_o_1_sqmuxa_0_a2_3_10_cZ.lut_mask=16'h0100;
defparam wbm_dat_o_1_sqmuxa_0_a2_3_10_cZ.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb wbm_dat_o_1_sqmuxa_0_a2_3_13_cZ (
	.combout(wbm_dat_o_1_sqmuxa_0_a2_3_13),
	.dataa(cnt_0[25]),
	.datab(cnt_0[26]),
	.datac(cnt_0[17]),
	.datad(cnt[11])
);
defparam wbm_dat_o_1_sqmuxa_0_a2_3_13_cZ.lut_mask=16'h0001;
defparam wbm_dat_o_1_sqmuxa_0_a2_3_13_cZ.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb wbm_dat_o_1_sqmuxa_0_a2_3_14_cZ (
	.combout(wbm_dat_o_1_sqmuxa_0_a2_3_14),
	.dataa(cnt_0[23]),
	.datab(cnt_0[24]),
	.datac(cnt_0[18]),
	.datad(cnt[10])
);
defparam wbm_dat_o_1_sqmuxa_0_a2_3_14_cZ.lut_mask=16'h0001;
defparam wbm_dat_o_1_sqmuxa_0_a2_3_14_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNI5CS41_7_ (
	.combout(ack_cnt_0_0_10__g2_a3_0),
	.dataa(ack_o_sr),
	.datab(ack_cnt_0_0_10__g2_a0_3_0),
	.datac(ack_o_sr_2_0_g0_1),
	.datad(VCC)
);
defparam cur_st_RNI5CS41_7_.lut_mask=16'h8080;
defparam cur_st_RNI5CS41_7_.sum_lutc_input="datac";
  cycloneii_lcell_comb we_internal_RNO (
	.combout(N_574_i),
	.dataa(cur_st[1]),
	.datab(cur_st[6]),
	.datac(cur_st[8]),
	.datad(VCC)
);
defparam we_internal_RNO.lut_mask=16'hfefe;
defparam we_internal_RNO.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb un1_cur_st_12_i_a2_cZ (
	.combout(un1_cur_st_12_i_a2),
	.dataa(cur_st[2]),
	.datab(cur_st[3]),
	.datac(err_i_status),
	.datad(cur_st_ns_0_1_0_i_o2_1)
);
defparam un1_cur_st_12_i_a2_cZ.lut_mask=16'h0051;
defparam un1_cur_st_12_i_a2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb err_i_status_RNO (
	.combout(N_1517_i_0_g0),
	.dataa(wbs_err_o),
	.datab(err_i_status),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(err_i_status_2_i_0_o2)
);
defparam err_i_status_RNO.lut_mask=16'h00ec;
defparam err_i_status_RNO.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m2_7_ (
	.combout(wbm_dat_o_7_m2[7]),
	.dataa(cnt_0[31]),
	.datab(wbm_dat_o_7_m0[7]),
	.datac(wbm_dat_o_7_m1_0_o2_tz[0]),
	.datad(wbm_dat_o_7_m2_a[7])
);
defparam fsm_proc_wbm_dat_o_7_m2_7_.lut_mask=16'h0c5c;
defparam fsm_proc_wbm_dat_o_7_m2_7_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m2_6_ (
	.combout(wbm_dat_o_7_m2[6]),
	.dataa(cnt_0[31]),
	.datab(wbm_dat_o_7_m0[6]),
	.datac(wbm_dat_o_7_m1_0_o2_tz[0]),
	.datad(wbm_dat_o_7_m2_a[6])
);
defparam fsm_proc_wbm_dat_o_7_m2_6_.lut_mask=16'h0c5c;
defparam fsm_proc_wbm_dat_o_7_m2_6_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m2_0_ (
	.combout(wbm_dat_o_7_m2[0]),
	.dataa(un20_wbm_dat_o_5_0),
	.datab(wbm_dat_o_7_m0_i[0]),
	.datac(wbm_dat_o_7_m1_0_o2_tz[0]),
	.datad(wbm_dat_o_7_m1_0_o2[0])
);
defparam fsm_proc_wbm_dat_o_7_m2_0_.lut_mask=16'h03a3;
defparam fsm_proc_wbm_dat_o_7_m2_0_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m2_1_ (
	.combout(wbm_dat_o_7_m2[1]),
	.dataa(un20_wbm_dat_o_6_0),
	.datab(wbm_dat_o_7_m0_i[1]),
	.datac(wbm_dat_o_7_m1_0_o2_tz[0]),
	.datad(wbm_dat_o_7_m1_0_o2[0])
);
defparam fsm_proc_wbm_dat_o_7_m2_1_.lut_mask=16'h03a3;
defparam fsm_proc_wbm_dat_o_7_m2_1_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m2_2_ (
	.combout(wbm_dat_o_7_m2[2]),
	.dataa(un20_wbm_dat_o_7_0),
	.datab(wbm_dat_o_7_m0_i[2]),
	.datac(wbm_dat_o_7_m1_0_o2_tz[0]),
	.datad(wbm_dat_o_7_m1_0_o2[0])
);
defparam fsm_proc_wbm_dat_o_7_m2_2_.lut_mask=16'h03a3;
defparam fsm_proc_wbm_dat_o_7_m2_2_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m2_3_ (
	.combout(wbm_dat_o_7_m2[3]),
	.dataa(un20_wbm_dat_o_8_0),
	.datab(wbm_dat_o_7_m0_i[3]),
	.datac(wbm_dat_o_7_m1_0_o2_tz[0]),
	.datad(wbm_dat_o_7_m1_0_o2[0])
);
defparam fsm_proc_wbm_dat_o_7_m2_3_.lut_mask=16'h03a3;
defparam fsm_proc_wbm_dat_o_7_m2_3_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m2_4_ (
	.combout(wbm_dat_o_7_m2[4]),
	.dataa(wbm_dat_o_7_m0[4]),
	.datab(wbm_dat_o_7_m1_0_o2_tz[0]),
	.datac(wbm_dat_o_7_m1[4]),
	.datad(VCC)
);
defparam fsm_proc_wbm_dat_o_7_m2_4_.lut_mask=16'he2e2;
defparam fsm_proc_wbm_dat_o_7_m2_4_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m2_5_ (
	.combout(wbm_dat_o_7_m2[5]),
	.dataa(wbm_dat_o_7_m0[5]),
	.datab(wbm_dat_o_7_m1_0_o2_tz[0]),
	.datac(wbm_dat_o_7_m1[5]),
	.datad(VCC)
);
defparam fsm_proc_wbm_dat_o_7_m2_5_.lut_mask=16'he2e2;
defparam fsm_proc_wbm_dat_o_7_m2_5_.sum_lutc_input="datac";
// @2:114
  cycloneii_lcell_comb delay_vsync_proc_vsync_en3lto11 (
	.combout(vsync_en3lto11),
	.dataa(vsync_en3lto11_6),
	.datab(vsync_en3lto11_7),
	.datac(vsync_en3lto11_8),
	.datad(VCC)
);
defparam delay_vsync_proc_vsync_en3lto11.lut_mask=16'h8080;
defparam delay_vsync_proc_vsync_en3lto11.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb ack_cnt_RNI7OU82_6_ (
	.combout(m53_i_a2_3),
	.dataa(ack_cnt[6]),
	.datab(m53_i_a2_3_0),
	.datac(m53_i_a2_3_6),
	.datad(m53_i_a2_3_7)
);
defparam ack_cnt_RNI7OU82_6_.lut_mask=16'h4000;
defparam ack_cnt_RNI7OU82_6_.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un17_wbm_dat_olto31_i_a2_0_23 (
	.combout(un17_wbm_dat_olto31_i_a2_0_23),
	.dataa(cnt_0[12]),
	.datab(cnt_0[15]),
	.datac(cnt[27]),
	.datad(un17_wbm_dat_olto31_i_a2_0_20)
);
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_23.lut_mask=16'h0100;
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_23.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un17_wbm_dat_olto31_i_a2_0_24 (
	.combout(un17_wbm_dat_olto31_i_a2_0_24),
	.dataa(un17_wbm_dat_olto31_i_a2_0_22),
	.datab(un17_wbm_dat_olto31_i_a2_0_21),
	.datac(VCC),
	.datad(VCC)
);
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_24.lut_mask=16'h8888;
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_24.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_cur_st_5_0_o2_RNITOEQ (
	.combout(cnt_1_0_31__g0_i_o4_1879_tz_0),
	.dataa(cur_st[8]),
	.datab(err_i_status),
	.datac(un1_cur_st_i_a2_0_1_0),
	.datad(un1_cur_st_5_0_o2)
);
defparam un1_cur_st_5_0_o2_RNITOEQ.lut_mask=16'h00f1;
defparam un1_cur_st_5_0_o2_RNITOEQ.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb wbm_dat_o_1_sqmuxa_0_a2_3_19_cZ (
	.combout(wbm_dat_o_1_sqmuxa_0_a2_3_19),
	.dataa(cnt_0[19]),
	.datab(cnt_0[20]),
	.datac(cnt[12]),
	.datad(wbm_dat_o_1_sqmuxa_0_a2_3_13)
);
defparam wbm_dat_o_1_sqmuxa_0_a2_3_19_cZ.lut_mask=16'h0100;
defparam wbm_dat_o_1_sqmuxa_0_a2_3_19_cZ.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb wbm_dat_o_1_sqmuxa_0_a2_3_20_cZ (
	.combout(wbm_dat_o_1_sqmuxa_0_a2_3_20),
	.dataa(cnt[15]),
	.datab(cnt_0[16]),
	.datac(cnt[9]),
	.datad(wbm_dat_o_1_sqmuxa_0_a2_3_14)
);
defparam wbm_dat_o_1_sqmuxa_0_a2_3_20_cZ.lut_mask=16'h0100;
defparam wbm_dat_o_1_sqmuxa_0_a2_3_20_cZ.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb cur_st_ns_5_1_i_0_a2_1_4_cZ (
	.combout(cur_st_ns_5_1_i_0_a2_1_4),
	.dataa(cnt[4]),
	.datab(cnt[2]),
	.datac(cnt[1]),
	.datad(cur_st_ns_5_1_i_0_a2_1_1)
);
defparam cur_st_ns_5_1_i_0_a2_1_4_cZ.lut_mask=16'h0100;
defparam cur_st_ns_5_1_i_0_a2_1_4_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb delay_vsync_proc_vsync_en3lto11_6_RNI00PF (
	.combout(vsync_cnt_0_0_11__g2_i),
	.dataa(start_trigger),
	.datab(vsync_en3lto11_6),
	.datac(vsync_en3lto11_7),
	.datad(vsync_en3lto11_8)
);
defparam delay_vsync_proc_vsync_en3lto11_6_RNI00PF.lut_mask=16'h2aaa;
defparam delay_vsync_proc_vsync_en3lto11_6_RNI00PF.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb vsync_en_RNO (
	.combout(vsync_en_0_0_g0),
	.dataa(vsync_en),
	.datab(start_trigger),
	.datac(vsync_en3lto11),
	.datad(VCC)
);
defparam vsync_en_RNO.lut_mask=16'hf2f2;
defparam vsync_en_RNO.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb un1_cur_st_6_i_0_a3_i_o2_0_cZ (
	.combout(un1_cur_st_6_i_0_a3_i_o2_0),
	.dataa(cur_st[3]),
	.datab(cur_st[8]),
	.datac(cur_st_i_0[9]),
	.datad(cur_st_ns_0_1_0_i_o2_1)
);
defparam un1_cur_st_6_i_0_a3_i_o2_0_cZ.lut_mask=16'hffef;
defparam un1_cur_st_6_i_0_a3_i_o2_0_cZ.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb un1_dbg_adr_1_sqmuxa_1_i_0_o2_cZ (
	.combout(un1_dbg_adr_1_sqmuxa_1_i_0_o2),
	.dataa(cur_st[3]),
	.datab(cur_st[8]),
	.datac(cur_st_ns_0_1_0_i_o2_1),
	.datad(un1_cur_st_5_0_o2)
);
defparam un1_dbg_adr_1_sqmuxa_1_i_0_o2_cZ.lut_mask=16'hfffe;
defparam un1_dbg_adr_1_sqmuxa_1_i_0_o2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_0_6_ (
	.combout(cur_st_ns_3_1_0_0_g0_0_a3),
	.dataa(cur_st[7]),
	.datab(err_i_status),
	.datac(sdram_rd_en),
	.datad(m53_i_a2_3)
);
defparam cur_st_RNO_0_6_.lut_mask=16'h0200;
defparam cur_st_RNO_0_6_.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un17_wbm_dat_olto31_i_a2_0 (
	.combout(un17_wbm_dat_olto31_i_a2_0),
	.dataa(un17_wbm_dat_olto31_i_a2_0_21),
	.datab(un17_wbm_dat_olto31_i_a2_0_22),
	.datac(un17_wbm_dat_olto31_i_a2_0_23),
	.datad(VCC)
);
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0.lut_mask=16'h8080;
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb wbm_dat_o_1_sqmuxa_0_a2_3_21_cZ (
	.combout(wbm_dat_o_1_sqmuxa_0_a2_3_21),
	.dataa(cnt[13]),
	.datab(cnt[14]),
	.datac(wbm_dat_o_1_sqmuxa_0_a2_3_10),
	.datad(wbm_dat_o_1_sqmuxa_0_a2_3_16)
);
defparam wbm_dat_o_1_sqmuxa_0_a2_3_21_cZ.lut_mask=16'h1000;
defparam wbm_dat_o_1_sqmuxa_0_a2_3_21_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_i_0_RNO_0_9_ (
	.combout(N_74_i_0_g0_0),
	.dataa(cur_st[3]),
	.datab(cur_st_i_0[9]),
	.datac(sdram_rd_en),
	.datad(cur_st_ns_0_1_0_i_o2_1)
);
defparam cur_st_i_0_RNO_0_9_.lut_mask=16'h0f0b;
defparam cur_st_i_0_RNO_0_9_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_dat_o_RNO_6_ (
	.combout(wbm_dat_o_0_0_6__g0),
	.dataa(wbm_dat_o_6),
	.datab(cur_st[8]),
	.datac(un1_cur_st_5_0_o2),
	.datad(wbm_dat_o_7_m2[6])
);
defparam wbm_dat_o_RNO_6_.lut_mask=16'h0e02;
defparam wbm_dat_o_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_dat_o_RNO_7_ (
	.combout(wbm_dat_o_0_0_7__g0),
	.dataa(wbm_dat_o_7),
	.datab(cur_st[8]),
	.datac(un1_cur_st_5_0_o2),
	.datad(wbm_dat_o_7_m2[7])
);
defparam wbm_dat_o_RNO_7_.lut_mask=16'h0e02;
defparam wbm_dat_o_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_dat_o_RNO_5_ (
	.combout(wbm_dat_o_0_0_5__g0),
	.dataa(wbm_dat_o_5),
	.datab(cur_st[8]),
	.datac(un1_cur_st_5_0_o2),
	.datad(wbm_dat_o_7_m2[5])
);
defparam wbm_dat_o_RNO_5_.lut_mask=16'h0e02;
defparam wbm_dat_o_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_dat_o_RNO_4_ (
	.combout(wbm_dat_o_0_0_4__g0),
	.dataa(wbm_dat_o_4),
	.datab(cur_st[8]),
	.datac(un1_cur_st_5_0_o2),
	.datad(wbm_dat_o_7_m2[4])
);
defparam wbm_dat_o_RNO_4_.lut_mask=16'h0e02;
defparam wbm_dat_o_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_dat_o_RNO_3_ (
	.combout(wbm_dat_o_0_0_3__g0),
	.dataa(wbm_dat_o_3),
	.datab(cur_st[8]),
	.datac(un1_cur_st_5_0_o2),
	.datad(wbm_dat_o_7_m2[3])
);
defparam wbm_dat_o_RNO_3_.lut_mask=16'h0e02;
defparam wbm_dat_o_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_dat_o_RNO_2_ (
	.combout(wbm_dat_o_0_0_2__g0),
	.dataa(wbm_dat_o_2),
	.datab(cur_st[8]),
	.datac(un1_cur_st_5_0_o2),
	.datad(wbm_dat_o_7_m2[2])
);
defparam wbm_dat_o_RNO_2_.lut_mask=16'h0e02;
defparam wbm_dat_o_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_dat_o_RNO_1_ (
	.combout(wbm_dat_o_0_0_1__g0),
	.dataa(wbm_dat_o_1),
	.datab(cur_st[8]),
	.datac(un1_cur_st_5_0_o2),
	.datad(wbm_dat_o_7_m2[1])
);
defparam wbm_dat_o_RNO_1_.lut_mask=16'h0e02;
defparam wbm_dat_o_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_dat_o_RNO_0_ (
	.combout(wbm_dat_o_0_0_0__g1),
	.dataa(cur_st[1]),
	.datab(cur_st[6]),
	.datac(wbm_dat_o_7_m2[0]),
	.datad(VCC)
);
defparam wbm_dat_o_RNO_0_.lut_mask=16'hdcdc;
defparam wbm_dat_o_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cyc_internal_RNO_1 (
	.combout(N_128_i_0_g0_1882_tz),
	.dataa(cur_st[7]),
	.datab(cur_st[3]),
	.datac(wbm_tga_o_1_0_0_5__g2),
	.datad(m53_i_a2_3)
);
defparam cyc_internal_RNO_1.lut_mask=16'hfcfe;
defparam cyc_internal_RNO_1.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_un17_wbm_dat_olto31_i_a2_0_RNIRFLA (
	.combout(un1_cur_st_i_a2_3),
	.dataa(cnt[28]),
	.datab(cnt[29]),
	.datac(cnt[30]),
	.datad(un17_wbm_dat_olto31_i_a2_0)
);
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_RNIRFLA.lut_mask=16'h0100;
defparam fsm_proc_un17_wbm_dat_olto31_i_a2_0_RNIRFLA.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_i_0_RNO_9_ (
	.combout(N_74_i_0_g0),
	.dataa(cur_st[0]),
	.datab(cur_st_ns_0_1_0_i_a2_0_0),
	.datac(N_74_i_0_g0_0),
	.datad(cur_st_tr19_0_a4_0_a2_0_g0_1)
);
defparam cur_st_i_0_RNO_9_.lut_mask=16'h4fcf;
defparam cur_st_i_0_RNO_9_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_tr22_0_a2_0_g0_1_a0_0_cZ (
	.combout(cur_st_tr22_0_a2_0_g0_1_a0_0),
	.dataa(wbs_stall_o_int_i),
	.datab(ic_wbs_adr_i_0_2),
	.datac(ic_wbs_adr_i_0_1),
	.datad(VCC)
);
defparam cur_st_tr22_0_a2_0_g0_1_a0_0_cZ.lut_mask=16'h5454;
defparam cur_st_tr22_0_a2_0_g0_1_a0_0_cZ.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_adr_internal_12_4_i_a2_0_1 (
	.combout(adr_internal_12_4_i_a2_0_1),
	.dataa(wbs_stall_o_int_i),
	.datab(wbm_gnt_i_0_0),
	.datac(cur_st_0_0),
	.datad(rd_wbs_reg_cyc_0)
);
defparam fsm_proc_adr_internal_12_4_i_a2_0_1.lut_mask=16'h3f7f;
defparam fsm_proc_adr_internal_12_4_i_a2_0_1.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_tr22_0_a2_0_g0_2_2_cZ (
	.combout(cur_st_tr22_0_a2_0_g0_2_2),
	.dataa(wbs_stall_o_int_i),
	.datab(sdram_rd_en),
	.datac(cur_st_tr22_0_a2_0_g0_2_0),
	.datad(rd_wbs_reg_cyc_0)
);
defparam cur_st_tr22_0_a2_0_g0_2_2_cZ.lut_mask=16'h3020;
defparam cur_st_tr22_0_a2_0_g0_2_2_cZ.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m0_i_1_3_ (
	.combout(wbm_dat_o_7_m0_i_1[3]),
	.dataa(cnt[28]),
	.datab(cnt[0]),
	.datac(un17_wbm_dat_olto31_i_a2_0_23),
	.datad(un17_wbm_dat_olto31_i_a2_0_24)
);
defparam fsm_proc_wbm_dat_o_7_m0_i_1_3_.lut_mask=16'hbaaa;
defparam fsm_proc_wbm_dat_o_7_m0_i_1_3_.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb cur_st_ns_1_iv_0_0_a2_1_ (
	.combout(cur_st_ns_1_iv_0_0_a2[1]),
	.dataa(cur_st[1]),
	.datab(cur_st[6]),
	.datac(sdram_rd_en),
	.datad(un1_cur_st_6_i_0_a3_i_o2_0)
);
defparam cur_st_ns_1_iv_0_0_a2_1_.lut_mask=16'hf0e0;
defparam cur_st_ns_1_iv_0_0_a2_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_dbg_adr_1_sqmuxa_1_i_0_o2_RNIOQ9A (
	.combout(dbg_adrcst_0_0_17__g0_i_o4),
	.dataa(cur_st_i_0[9]),
	.datab(sdram_rd_en),
	.datac(un1_dbg_adr_1_sqmuxa_1_i_0_o2),
	.datad(VCC)
);
defparam un1_dbg_adr_1_sqmuxa_1_i_0_o2_RNIOQ9A.lut_mask=16'hd5d5;
defparam un1_dbg_adr_1_sqmuxa_1_i_0_o2_RNIOQ9A.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb cur_st_RNIM5BQ_3_ (
	.combout(un1_cur_st_i_a2_1_1),
	.dataa(cur_st[3]),
	.datab(err_i_status),
	.datac(un1_cur_st_5_0_o2),
	.datad(un1_cur_st_i_a2_3)
);
defparam cur_st_RNIM5BQ_3_.lut_mask=16'h0700;
defparam cur_st_RNIM5BQ_3_.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb wbm_dat_o_1_sqmuxa_0_a2_3_cZ (
	.combout(wbm_dat_o_1_sqmuxa_0_a2_3),
	.dataa(wbm_dat_o_1_sqmuxa_0_a2_3_18),
	.datab(wbm_dat_o_1_sqmuxa_0_a2_3_19),
	.datac(wbm_dat_o_1_sqmuxa_0_a2_3_20),
	.datad(wbm_dat_o_1_sqmuxa_0_a2_3_21)
);
defparam wbm_dat_o_1_sqmuxa_0_a2_3_cZ.lut_mask=16'h8000;
defparam wbm_dat_o_1_sqmuxa_0_a2_3_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNIOQ2O2_7_ (
	.combout(ack_cnt_0_0_10__g2_a2),
	.dataa(ack_cnt_0_0_10__g2_a0_3_0),
	.datab(rd_wbs_reg_cyc),
	.datac(m35_m5),
	.datad(d_m2_e)
);
defparam cur_st_RNIOQ2O2_7_.lut_mask=16'h0800;
defparam cur_st_RNIOQ2O2_7_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_adr_internal_12_4_i_a2_1_3_0 (
	.combout(adr_internal_12_4_i_a2_1_3_0),
	.dataa(wbs_stall_o_int_i),
	.datab(ic_wbs_adr_i_0_2),
	.datac(ic_wbs_adr_i_0_0),
	.datad(ic_wbs_adr_i_0_1)
);
defparam fsm_proc_adr_internal_12_4_i_a2_1_3_0.lut_mask=16'h5545;
defparam fsm_proc_adr_internal_12_4_i_a2_1_3_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cyc_internal_RNO (
	.combout(N_128_i_0_g0),
	.dataa(N_128_i_0_g0_0),
	.datab(N_128_i_0_g0_1882_tz),
	.datac(cyc_internal_5_i_o2),
	.datad(VCC)
);
defparam cyc_internal_RNO.lut_mask=16'h8a8a;
defparam cyc_internal_RNO.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb cur_st_ns_5_1_i_0_a2_1_cZ (
	.combout(cur_st_ns_5_1_i_0_a2_1),
	.dataa(cur_st_ns_5_1_i_0_a2_1_4),
	.datab(wbm_dat_o_1_sqmuxa_0_a2_3),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_ns_5_1_i_0_a2_1_cZ.lut_mask=16'h8888;
defparam cur_st_ns_5_1_i_0_a2_1_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_tr22_0_a2_0_g0_1_a0_cZ (
	.combout(cur_st_tr22_0_a2_0_g0_1_a0),
	.dataa(ic_wbs_adr_i_0_0),
	.datab(ic_wbs_adr_i_0_1),
	.datac(un15_rd_wbs_reg_cyc_0_tz),
	.datad(cur_st_tr22_0_a2_0_g0_1_a0_0)
);
defparam cur_st_tr22_0_a2_0_g0_1_a0_cZ.lut_mask=16'hbf00;
defparam cur_st_tr22_0_a2_0_g0_1_a0_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_tr22_0_a2_0_g0_1_a1_cZ (
	.combout(cur_st_tr22_0_a2_0_g0_1_a1),
	.dataa(wbs_stall_o_int_i),
	.datab(ic_wbs_adr_i_0_0),
	.datac(ic_wbs_adr_i_0_1),
	.datad(un15_rd_wbs_reg_cyc_0_tz)
);
defparam cur_st_tr22_0_a2_0_g0_1_a1_cZ.lut_mask=16'h0111;
defparam cur_st_tr22_0_a2_0_g0_1_a1_cZ.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_adr_internal_12_4_i_a2_1_3 (
	.combout(adr_internal_12_4_i_a2_1_3),
	.dataa(ic_wbs_adr_i_0_0),
	.datab(ic_wbs_adr_i_0_1),
	.datac(un15_rd_wbs_reg_cyc_0_tz),
	.datad(adr_internal_12_4_i_a2_1_3_0)
);
defparam fsm_proc_adr_internal_12_4_i_a2_1_3.lut_mask=16'hbf00;
defparam fsm_proc_adr_internal_12_4_i_a2_1_3.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb err_i_proc_err_i_status_2_i_0_o2_RNILD284 (
	.combout(ack_cnt_0_0_10__g2_0_1),
	.dataa(err_i_status_2_i_0_o2),
	.datab(ack_cnt_0_0_10__g2_a3_0),
	.datac(rd_wbs_reg_cyc),
	.datad(ack_cnt_0_0_10__g2_a2)
);
defparam err_i_proc_err_i_status_2_i_0_o2_RNILD284.lut_mask=16'h0051;
defparam err_i_proc_err_i_status_2_i_0_o2_RNILD284.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNILG6S_7_ (
	.combout(ack_cnt_0_0_10__g2_a1_3),
	.dataa(ack_cnt_0_0_10__g2_a0_3_0),
	.datab(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.datac(rd_wbs_reg_cyc),
	.datad(m18)
);
defparam cur_st_RNILG6S_7_.lut_mask=16'h8000;
defparam cur_st_RNILG6S_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNILG6S_0_7_ (
	.combout(ack_cnt_0_0_10__g2_a0_3),
	.dataa(ack_cnt_0_0_10__g2_a0_3_0),
	.datab(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.datac(rd_wbs_reg_cyc),
	.datad(m27)
);
defparam cur_st_RNILG6S_0_7_.lut_mask=16'h2000;
defparam cur_st_RNILG6S_0_7_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_adr_internal_12_4_i_a2_0_2 (
	.combout(adr_internal_12_4_i_a2_0_2),
	.dataa(cur_st[8]),
	.datab(adr_internal_12_0_o2[1]),
	.datac(adr_internal_12_4_i_a2_0_1),
	.datad(un1_cur_st_i_a2_3)
);
defparam fsm_proc_adr_internal_12_4_i_a2_0_2.lut_mask=16'hf1f3;
defparam fsm_proc_adr_internal_12_4_i_a2_0_2.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m1_0_o2_0_ (
	.combout(wbm_dat_o_7_m1_0_o2[0]),
	.dataa(wbm_dat_o_1_sqmuxa_0_a2_0_0_0),
	.datab(cnt[4]),
	.datac(wbm_dat_o_7_m1_0_o2_tz[0]),
	.datad(wbm_dat_o_1_sqmuxa_0_a2_3)
);
defparam fsm_proc_wbm_dat_o_7_m1_0_o2_0_.lut_mask=16'he0c0;
defparam fsm_proc_wbm_dat_o_7_m1_0_o2_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_tr22_0_a2_0_g0_2_cZ (
	.combout(cur_st_tr22_0_a2_0_g0_2),
	.dataa(cur_st_tr22_0_a2_0_g0_2_2),
	.datab(cur_st_tr22_0_a2_0_g0_1_a1),
	.datac(cur_st_tr22_0_a2_0_g0_1_a0),
	.datad(VCC)
);
defparam cur_st_tr22_0_a2_0_g0_2_cZ.lut_mask=16'h0202;
defparam cur_st_tr22_0_a2_0_g0_2_cZ.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_adr_internal_12_0_a2_3_1_ (
	.combout(adr_internal_12_0_a2_3[1]),
	.dataa(cur_st[8]),
	.datab(wbm_gnt_i_0_0),
	.datac(un1_cur_st_i_a2_3),
	.datad(ic_wbm_stall_i_1_0)
);
defparam fsm_proc_adr_internal_12_0_a2_3_1_.lut_mask=16'h0080;
defparam fsm_proc_adr_internal_12_0_a2_3_1_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_adr_internal_12_0_a2_2_1_ (
	.combout(adr_internal_12_0_a2_2[1]),
	.dataa(wbm_gnt_i_0_0),
	.datab(adr_internal_12_0_o2[1]),
	.datac(ic_wbm_stall_i_1_0),
	.datad(VCC)
);
defparam fsm_proc_adr_internal_12_0_a2_2_1_.lut_mask=16'h0808;
defparam fsm_proc_adr_internal_12_0_a2_2_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_tr19_0_a4_0_a2_0_g0_1_cZ (
	.combout(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.dataa(wbm_gnt_i_0_0),
	.datab(m36),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_tr19_0_a4_0_a2_0_g0_1_cZ.lut_mask=16'h8888;
defparam cur_st_tr19_0_a4_0_a2_0_g0_1_cZ.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb un1_cur_st_6_i_0_a3_i_o2_cZ (
	.combout(un1_cur_st_6_i_0_a3_i_o2),
	.dataa(cur_st[1]),
	.datab(cur_st[6]),
	.datac(adr_internal_12_4_i_a2_1_3),
	.datad(adr_internal_12_4_i_a2_0_2)
);
defparam un1_cur_st_6_i_0_a3_i_o2_cZ.lut_mask=16'heeef;
defparam un1_cur_st_6_i_0_a3_i_o2_cZ.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_adr_internal_12_4_i_a2 (
	.combout(adr_internal_12_4_i_a2),
	.dataa(cur_st[4]),
	.datab(adr_internal_12_4_i_a2_1_3),
	.datac(adr_internal_12_4_i_a2_0_2),
	.datad(VCC)
);
defparam fsm_proc_adr_internal_12_4_i_a2.lut_mask=16'ha8a8;
defparam fsm_proc_adr_internal_12_4_i_a2.sum_lutc_input="datac";
// @2:161
  cycloneii_lcell_comb cur_st_ns_1_iv_0_0_o2_0_1_ (
	.combout(cur_st_ns_1_iv_0_0_o2_0[1]),
	.dataa(cnt[31]),
	.datab(wbm_gnt_i_0_0),
	.datac(ic_wbm_stall_i_1_0),
	.datad(VCC)
);
defparam cur_st_ns_1_iv_0_0_o2_0_1_.lut_mask=16'hfbfb;
defparam cur_st_ns_1_iv_0_0_o2_0_1_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb un1_cur_st_5_0_a2_0_cZ (
	.combout(un1_cur_st_5_0_a2_0),
	.dataa(wbm_gnt_i_0_0),
	.datab(sdram_rd_en),
	.datac(un1_cur_st_5_0_o2),
	.datad(ic_wbm_stall_i_1_0)
);
defparam un1_cur_st_5_0_a2_0_cZ.lut_mask=16'h3010;
defparam un1_cur_st_5_0_a2_0_cZ.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb un1_cur_st_12_i_a2_1_cZ (
	.combout(un1_cur_st_12_i_a2_1),
	.dataa(wbm_gnt_i_0_0),
	.datab(un1_cur_st_12_i_a2_2),
	.datac(ic_wbm_stall_i_1_0),
	.datad(cur_st_ns_5_1_i_0_a2_1)
);
defparam un1_cur_st_12_i_a2_1_cZ.lut_mask=16'h0800;
defparam un1_cur_st_12_i_a2_1_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_3_ (
	.combout(N_27_i_0_g0),
	.dataa(cur_st[4]),
	.datab(cur_st_ns_5_1_i_0_o2),
	.datac(ic_wbm_stall_i_0),
	.datad(cur_st_ns_5_1_i_0_a2_1)
);
defparam cur_st_RNO_3_.lut_mask=16'hbabb;
defparam cur_st_RNO_3_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_adr_internal_12_i_a2_0_0_ (
	.combout(adr_internal_12_i_a2_0[0]),
	.dataa(cur_st[4]),
	.datab(un1_cur_st_5_0_o2),
	.datac(adr_internal_12_4_i_a2_1_3),
	.datad(adr_internal_12_4_i_a2_0_2)
);
defparam fsm_proc_adr_internal_12_i_a2_0_0_.lut_mask=16'h2220;
defparam fsm_proc_adr_internal_12_i_a2_0_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_0_ (
	.combout(cur_st_ns_7_1_0_1_g0_0),
	.dataa(cur_st[1]),
	.datab(cur_st_ns_7_1_0_1_g0_0_a3_0),
	.datac(cur_st_tr22_0_a2_0_g0_2),
	.datad(cur_st_tr19_0_a4_0_a2_0_g0_1)
);
defparam cur_st_RNO_0_.lut_mask=16'ha0ec;
defparam cur_st_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_5_ (
	.combout(cur_st_ns_4_1_0_1_g0_0),
	.dataa(cur_st[6]),
	.datab(cur_st_tr19_0_a4_0_a2_0_g0_2),
	.datac(cur_st_tr22_0_a2_0_g0_2),
	.datad(cur_st_tr19_0_a4_0_a2_0_g0_1)
);
defparam cur_st_RNO_5_.lut_mask=16'ha0ec;
defparam cur_st_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_cur_st_12_i_a2_2_RNIFBRV1 (
	.combout(cnt_1_0_31__g0_i_o4_1879),
	.dataa(un1_cur_st_12_i_a2_2),
	.datab(cnt_1_0_31__g0_i_o4_1879_tz_0),
	.datac(un1_cur_st_i_a2_1_1),
	.datad(ic_wbm_stall_i_0)
);
defparam un1_cur_st_12_i_a2_2_RNIFBRV1.lut_mask=16'h00a8;
defparam un1_cur_st_12_i_a2_2_RNIFBRV1.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb adr_internal_RNO_0_1_ (
	.combout(adr_internal_12_0_0_1__g0_1_tz),
	.dataa(cur_st[8]),
	.datab(adr_internal_12_0_a2_0_0[1]),
	.datac(un1_cur_st_i_a2_3),
	.datad(ic_wbm_stall_i_0)
);
defparam adr_internal_RNO_0_1_.lut_mask=16'hccec;
defparam adr_internal_RNO_0_1_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m1_0_o2_tz_0_ (
	.combout(wbm_dat_o_7_m1_0_o2_tz[0]),
	.dataa(cnt[31]),
	.datab(un1_cur_st_i_a2_3),
	.datac(cur_st_tr22_0_a2_0_g0_2),
	.datad(VCC)
);
defparam fsm_proc_wbm_dat_o_7_m1_0_o2_tz_0_.lut_mask=16'he0e0;
defparam fsm_proc_wbm_dat_o_7_m1_0_o2_tz_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_2_ (
	.combout(cur_st_tr22_0_a2_0_g0),
	.dataa(cur_st[3]),
	.datab(err_i_status),
	.datac(cur_st_tr22_0_a2_0_g0_2),
	.datad(cur_st_ns_5_1_i_0_a2_1)
);
defparam cur_st_RNO_2_.lut_mask=16'h2000;
defparam cur_st_RNO_2_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb un1_cur_st_6_i_0_a3_i_cZ (
	.combout(un1_cur_st_6_i_0_a3_i),
	.dataa(cur_st[4]),
	.datab(sdram_rd_en),
	.datac(un1_cur_st_6_i_0_a3_i_o2_0),
	.datad(un1_cur_st_6_i_0_a3_i_o2)
);
defparam un1_cur_st_6_i_0_a3_i_cZ.lut_mask=16'hffea;
defparam un1_cur_st_6_i_0_a3_i_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb err_i_proc_err_i_status_2_i_0_o2_RNI18AC7 (
	.combout(ack_cnt_0_0_10__g2_0_i),
	.dataa(m35_m5),
	.datab(ack_cnt_0_0_10__g2_a0_3),
	.datac(ack_cnt_0_0_10__g2_a1_3),
	.datad(ack_cnt_0_0_10__g2_0_1)
);
defparam err_i_proc_err_i_status_2_i_0_o2_RNI18AC7.lut_mask=16'ha8ff;
defparam err_i_proc_err_i_status_2_i_0_o2_RNI18AC7.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_1_ (
	.combout(cur_st_ns_6_1_0_0_g0),
	.dataa(cur_st[1]),
	.datab(cur_st[2]),
	.datac(sdram_rd_en),
	.datad(ic_wbm_stall_i_0)
);
defparam cur_st_RNO_1_.lut_mask=16'hcecc;
defparam cur_st_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_6_ (
	.combout(cur_st_ns_3_1_0_0_g0_0),
	.dataa(cur_st[6]),
	.datab(sdram_rd_en),
	.datac(cur_st_ns_3_1_0_0_g0_0_a3),
	.datad(ic_wbm_stall_i_0)
);
defparam cur_st_RNO_6_.lut_mask=16'hf2f0;
defparam cur_st_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_dbg_adr_1_sqmuxa_1_i_0_o2_RNIHUQC2 (
	.combout(cnt_1_0_31__g0_i_o4),
	.dataa(cur_st[2]),
	.datab(sdram_rd_en),
	.datac(un1_dbg_adr_1_sqmuxa_1_i_0_o2),
	.datad(cnt_1_0_31__g0_i_o4_1879)
);
defparam un1_dbg_adr_1_sqmuxa_1_i_0_o2_RNIHUQC2.lut_mask=16'hff45;
defparam un1_dbg_adr_1_sqmuxa_1_i_0_o2_RNIHUQC2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb stb_internal_RNO_0 (
	.combout(stb_internal_0_0_g0_i_o4),
	.dataa(cur_st[2]),
	.datab(sdram_rd_en),
	.datac(un1_cur_st_12_i_a2),
	.datad(un1_cur_st_12_i_a2_1)
);
defparam stb_internal_RNO_0.lut_mask=16'hfff4;
defparam stb_internal_RNO_0.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_adr_internal_12_i_o2_0_0_ (
	.combout(adr_internal_12_i_o2_0[0]),
	.dataa(cur_st[1]),
	.datab(cur_st[6]),
	.datac(adr_internal_12_0_a2_2[1]),
	.datad(adr_internal_12_0_a2_3[1])
);
defparam fsm_proc_adr_internal_12_i_o2_0_0_.lut_mask=16'hfff1;
defparam fsm_proc_adr_internal_12_i_o2_0_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_8_ (
	.combout(cur_st_ns_1_iv_0_0_0_1__g0),
	.dataa(cur_st[8]),
	.datab(cur_st_ns_1_iv_0_0_a2[1]),
	.datac(un1_cur_st_i_a2_3),
	.datad(cur_st_ns_1_iv_0_0_o2_0[1])
);
defparam cur_st_RNO_8_.lut_mask=16'heeec;
defparam cur_st_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb stb_internal_RNO_1 (
	.combout(stb_internal_0_0_g2_a),
	.dataa(cnt[31]),
	.datab(cur_st[8]),
	.datac(un1_cur_st_i_a2_3),
	.datad(ic_wbm_stall_i_0)
);
defparam stb_internal_RNO_1.lut_mask=16'h3337;
defparam stb_internal_RNO_1.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb stb_internal_RNO (
	.combout(stb_internal_0_0_g2),
	.dataa(cur_st[4]),
	.datab(sdram_rd_en),
	.datac(un1_cur_st_5_0_a2_0),
	.datad(stb_internal_0_0_g2_a)
);
defparam stb_internal_RNO.lut_mask=16'hfafb;
defparam stb_internal_RNO.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_adr_internal_12_4_i_o2 (
	.combout(adr_internal_12_4_i_o2),
	.dataa(sdram_rd_en),
	.datab(un1_cur_st_6_i_0_a3_i_o2_0),
	.datac(adr_internal_12_4_i_a2),
	.datad(adr_internal_12_i_o2_0[0])
);
defparam fsm_proc_adr_internal_12_4_i_o2.lut_mask=16'hf8ff;
defparam fsm_proc_adr_internal_12_4_i_o2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb adr_internal_RNO_0_ (
	.combout(N_119_i_0_g0),
	.dataa(cur_st_ns_1_iv_0_0_a2[1]),
	.datab(adr_internal_12_i_a2_0[0]),
	.datac(adr_internal_12_i_o2_0[0]),
	.datad(un1_cur_st_8_combout[1])
);
defparam adr_internal_RNO_0_.lut_mask=16'h1101;
defparam adr_internal_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb adr_internal_RNO_2_ (
	.combout(N_122_i_0_g0),
	.dataa(cur_st_ns_1_iv_0_0_a2[1]),
	.datab(adr_internal_12_i_a2_0[0]),
	.datac(adr_internal_12_i_o2_0[0]),
	.datad(un1_cur_st_8_combout[3])
);
defparam adr_internal_RNO_2_.lut_mask=16'h1101;
defparam adr_internal_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb adr_internal_RNO_3_ (
	.combout(N_124_i_0_g0),
	.dataa(cur_st_ns_1_iv_0_0_a2[1]),
	.datab(adr_internal_12_i_a2_0[0]),
	.datac(adr_internal_12_i_o2_0[0]),
	.datad(un1_cur_st_8_combout[4])
);
defparam adr_internal_RNO_3_.lut_mask=16'h1101;
defparam adr_internal_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb adr_internal_RNO_1_ (
	.combout(adr_internal_12_0_0_1__g0),
	.dataa(cur_st_ns_1_iv_0_0_a2[1]),
	.datab(adr_internal_12_0_a2_2[1]),
	.datac(adr_internal_12_0_0_1__g0_1_tz),
	.datad(un1_cur_st_8_combout[2])
);
defparam adr_internal_RNO_1_.lut_mask=16'hfeaa;
defparam adr_internal_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_1_7_ (
	.combout(N_84_i_0_g0_a),
	.dataa(cnt[31]),
	.datab(cur_st[8]),
	.datac(un1_cur_st_i_a2_3),
	.datad(ic_wbm_stall_i_0)
);
defparam cur_st_RNO_1_7_.lut_mask=16'h0004;
defparam cur_st_RNO_1_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_7_ (
	.combout(N_84_i_0_g0),
	.dataa(sdram_rd_en),
	.datab(m53_i_o2),
	.datac(m53_i_a2_3),
	.datad(N_84_i_0_g0_a)
);
defparam cur_st_RNO_7_.lut_mask=16'h5501;
defparam cur_st_RNO_7_.sum_lutc_input="datac";
// @2:210
  cycloneii_lcell_comb fsm_proc_un43_wbm_dat_o_m4_2_03 (
	.combout(m4_2_03_0),
	.dataa(dbg_adrcst[0]),
	.datab(dbg_adrcst[8]),
	.datac(cnt[0]),
	.datad(VCC)
);
defparam fsm_proc_un43_wbm_dat_o_m4_2_03.lut_mask=16'hacac;
defparam fsm_proc_un43_wbm_dat_o_m4_2_03.sum_lutc_input="datac";
// @2:210
  cycloneii_lcell_comb fsm_proc_un43_wbm_dat_o_m5_2_03 (
	.combout(m5_2_03_0),
	.dataa(dbg_adrcst[1]),
	.datab(dbg_adrcst[9]),
	.datac(cnt[0]),
	.datad(VCC)
);
defparam fsm_proc_un43_wbm_dat_o_m5_2_03.lut_mask=16'hacac;
defparam fsm_proc_un43_wbm_dat_o_m5_2_03.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_10_RNO (
	.combout(m5_2_03),
	.dataa(dbg_adrcst[1]),
	.datab(dbg_adrcst[9]),
	.datac(cnt[0]),
	.datad(VCC)
);
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_10_RNO.lut_mask=16'hcaca;
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_10_RNO.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un20_wbm_dat_o_m6_2_03 (
	.combout(m6_2_03),
	.dataa(dbg_adrcst[2]),
	.datab(dbg_adrcst[10]),
	.datac(cnt[0]),
	.datad(VCC)
);
defparam fsm_proc_un20_wbm_dat_o_m6_2_03.lut_mask=16'hcaca;
defparam fsm_proc_un20_wbm_dat_o_m6_2_03.sum_lutc_input="datac";
// @2:197
  cycloneii_lcell_comb fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_9_RNO (
	.combout(m4_2_03),
	.dataa(dbg_adrcst[0]),
	.datab(dbg_adrcst[8]),
	.datac(cnt[0]),
	.datad(VCC)
);
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_9_RNO.lut_mask=16'hcaca;
defparam fsm_proc_un20_wbm_dat_o_fsm_proc_un20_wbm_dat_o_9_RNO.sum_lutc_input="datac";
// @58:925
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m0_RNO_7_ (
	.combout(m55_0_a2),
	.dataa(dbg_adrcst[3]),
	.datab(dbg_adrcst[11]),
	.datac(cnt_0[1]),
	.datad(cnt[0])
);
defparam fsm_proc_wbm_dat_o_7_m0_RNO_7_.lut_mask=16'h0c0a;
defparam fsm_proc_wbm_dat_o_7_m0_RNO_7_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m2_a_6_ (
	.combout(wbm_dat_o_7_m2_a[6]),
	.dataa(dbg_adrcst[10]),
	.datab(dbg_adrcst[2]),
	.datac(cnt[0]),
	.datad(wbm_dat_o_7_m1_0_o2[0])
);
defparam fsm_proc_wbm_dat_o_7_m2_a_6_.lut_mask=16'h3f35;
defparam fsm_proc_wbm_dat_o_7_m2_a_6_.sum_lutc_input="datac";
// @2:174
  cycloneii_lcell_comb fsm_proc_wbm_dat_o_7_m2_a_7_ (
	.combout(wbm_dat_o_7_m2_a[7]),
	.dataa(dbg_adrcst[11]),
	.datab(dbg_adrcst[3]),
	.datac(cnt[0]),
	.datad(wbm_dat_o_7_m1_0_o2[0])
);
defparam fsm_proc_wbm_dat_o_7_m2_a_7_.lut_mask=16'h3f35;
defparam fsm_proc_wbm_dat_o_7_m2_a_7_.sum_lutc_input="datac";
//@2:161
//@58:925
//@58:925
//@58:925
//@58:925
//@58:925
//@58:925
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  G_1861_i = ~ G_1861;
  assign  sdram_rd_en_i = ~ sdram_rd_en;
endmodule /* SG_WBM_IF */

// VQM4.1+ 
module dc_fifo (
  mux_dout_7,
  mux_dout_6,
  mux_dout_5,
  mux_dout_4,
  mux_dout_3,
  mux_dout_2,
  mux_dout_1,
  mux_dout_0,
  dc_fifo_dout_7,
  dc_fifo_dout_6,
  dc_fifo_dout_5,
  dc_fifo_dout_4,
  dc_fifo_dout_3,
  dc_fifo_dout_2,
  dc_fifo_dout_1,
  dc_fifo_dout_0,
  dc_rd_req,
  dc_fifo_aclr,
  mux_dout_valid,
  clk_100,
  dc_fifo_empty,
  clk_40_c
)
;
input mux_dout_7 ;
input mux_dout_6 ;
input mux_dout_5 ;
input mux_dout_4 ;
input mux_dout_3 ;
input mux_dout_2 ;
input mux_dout_1 ;
input mux_dout_0 ;
output dc_fifo_dout_7 ;
output dc_fifo_dout_6 ;
output dc_fifo_dout_5 ;
output dc_fifo_dout_4 ;
output dc_fifo_dout_3 ;
output dc_fifo_dout_2 ;
output dc_fifo_dout_1 ;
output dc_fifo_dout_0 ;
input dc_rd_req ;
input dc_fifo_aclr ;
input mux_dout_valid ;
input clk_100 ;
output dc_fifo_empty ;
input clk_40_c ;
wire mux_dout_7 ;
wire mux_dout_6 ;
wire mux_dout_5 ;
wire mux_dout_4 ;
wire mux_dout_3 ;
wire mux_dout_2 ;
wire mux_dout_1 ;
wire mux_dout_0 ;
wire dc_fifo_dout_7 ;
wire dc_fifo_dout_6 ;
wire dc_fifo_dout_5 ;
wire dc_fifo_dout_4 ;
wire dc_fifo_dout_3 ;
wire dc_fifo_dout_2 ;
wire dc_fifo_dout_1 ;
wire dc_fifo_dout_0 ;
wire dc_rd_req ;
wire dc_fifo_aclr ;
wire mux_dout_valid ;
wire clk_100 ;
wire dc_fifo_empty ;
wire clk_40_c ;
wire [12:0] wrusedw;
wire wrfull ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @19:104
  dcfifo dcfifo_component (
	.rdclk(clk_40_c),
	.q({dc_fifo_dout_7, dc_fifo_dout_6, dc_fifo_dout_5, dc_fifo_dout_4, dc_fifo_dout_3, 
   dc_fifo_dout_2, dc_fifo_dout_1, dc_fifo_dout_0}),
	.rdempty(dc_fifo_empty),
	.wrclk(clk_100),
	.wrreq(mux_dout_valid),
	.aclr(dc_fifo_aclr),
	.data({mux_dout_7, mux_dout_6, mux_dout_5, mux_dout_4, mux_dout_3, mux_dout_2, 
   mux_dout_1, mux_dout_0}),
	.rdreq(dc_rd_req)
);
defparam dcfifo_component.wrsync_delaypipe =  5;
defparam dcfifo_component.write_aclr_synch =  "ON";
defparam dcfifo_component.use_eab =  "ON";
defparam dcfifo_component.underflow_checking =  "OFF";
defparam dcfifo_component.rdsync_delaypipe =  5;
defparam dcfifo_component.overflow_checking =  "OFF";
defparam dcfifo_component.lpm_widthu =  13;
defparam dcfifo_component.lpm_width =  8;
defparam dcfifo_component.lpm_type =  "dcfifo";
defparam dcfifo_component.lpm_showahead =  "OFF";
defparam dcfifo_component.lpm_numwords =  8192;
defparam dcfifo_component.lpm_hint =  "MAXIMIZE_SPEED=7,";
defparam dcfifo_component.intended_device_family =  "Cyclone II";
endmodule /* dc_fifo */

// VQM4.1+ 
module vesa_gen_ctrl (
  r_out_0_0,
  r_out_0_3,
  r_out_0_7,
  r_out_0_1,
  r_out_0_5,
  r_out_0_6,
  r_out_0_4,
  r_out_0_2,
  g_out_0_2,
  g_out_0_4,
  g_out_0_1,
  g_out_0_0,
  g_out_0_3,
  g_out_0_5,
  g_out_0_7,
  g_out_0_6,
  b_out_0_5,
  b_out_0_6,
  b_out_0_4,
  b_out_0_3,
  b_out_0_2,
  b_out_0_1,
  b_out_0_7,
  b_out_0_0,
  dc_fifo_dout_4,
  dc_fifo_dout_1,
  dc_fifo_dout_3,
  dc_fifo_dout_5,
  dc_fifo_dout_2,
  dc_fifo_dout_7,
  dc_fifo_dout_6,
  dc_fifo_dout_0,
  left_frame_0,
  upper_frame_7,
  upper_frame_6,
  upper_frame_5,
  upper_frame_4,
  upper_frame_3,
  upper_frame_2,
  upper_frame_1,
  upper_frame_0,
  lower_frame_7,
  lower_frame_6,
  lower_frame_5,
  lower_frame_4,
  lower_frame_3,
  lower_frame_0,
  lower_frame_1,
  lower_frame_2,
  right_frame_1,
  right_frame_0,
  r_out_0,
  r_out_1,
  r_out_2,
  r_out_3,
  r_out_4,
  r_out_5,
  r_out_6,
  r_out_7,
  g_out_0,
  g_out_1,
  g_out_2,
  g_out_3,
  g_out_4,
  g_out_5,
  g_out_6,
  g_out_7,
  b_out_0,
  b_out_1,
  b_out_2,
  b_out_3,
  b_out_4,
  b_out_5,
  b_out_6,
  b_out_7,
  right_frame_rg_d1_0,
  vesa_mux_d2,
  vesa_data_valid,
  blank,
  req_data,
  req_ln_trig,
  hsync,
  vsync_i,
  sync_rst_out,
  clk_40_c
)
;
input r_out_0_0 ;
input r_out_0_3 ;
input r_out_0_7 ;
input r_out_0_1 ;
input r_out_0_5 ;
input r_out_0_6 ;
input r_out_0_4 ;
input r_out_0_2 ;
input g_out_0_2 ;
input g_out_0_4 ;
input g_out_0_1 ;
input g_out_0_0 ;
input g_out_0_3 ;
input g_out_0_5 ;
input g_out_0_7 ;
input g_out_0_6 ;
input b_out_0_5 ;
input b_out_0_6 ;
input b_out_0_4 ;
input b_out_0_3 ;
input b_out_0_2 ;
input b_out_0_1 ;
input b_out_0_7 ;
input b_out_0_0 ;
input dc_fifo_dout_4 ;
input dc_fifo_dout_1 ;
input dc_fifo_dout_3 ;
input dc_fifo_dout_5 ;
input dc_fifo_dout_2 ;
input dc_fifo_dout_7 ;
input dc_fifo_dout_6 ;
input dc_fifo_dout_0 ;
input left_frame_0 ;
input upper_frame_7 ;
input upper_frame_6 ;
input upper_frame_5 ;
input upper_frame_4 ;
input upper_frame_3 ;
input upper_frame_2 ;
input upper_frame_1 ;
input upper_frame_0 ;
input lower_frame_7 ;
input lower_frame_6 ;
input lower_frame_5 ;
input lower_frame_4 ;
input lower_frame_3 ;
input lower_frame_0 ;
input lower_frame_1 ;
input lower_frame_2 ;
input right_frame_1 ;
input right_frame_0 ;
output r_out_0 ;
output r_out_1 ;
output r_out_2 ;
output r_out_3 ;
output r_out_4 ;
output r_out_5 ;
output r_out_6 ;
output r_out_7 ;
output g_out_0 ;
output g_out_1 ;
output g_out_2 ;
output g_out_3 ;
output g_out_4 ;
output g_out_5 ;
output g_out_6 ;
output g_out_7 ;
output b_out_0 ;
output b_out_1 ;
output b_out_2 ;
output b_out_3 ;
output b_out_4 ;
output b_out_5 ;
output b_out_6 ;
output b_out_7 ;
input right_frame_rg_d1_0 ;
input vesa_mux_d2 ;
input vesa_data_valid ;
output blank ;
output req_data ;
output req_ln_trig ;
output hsync ;
output vsync_i ;
input sync_rst_out ;
input clk_40_c ;
wire r_out_0_0 ;
wire r_out_0_3 ;
wire r_out_0_7 ;
wire r_out_0_1 ;
wire r_out_0_5 ;
wire r_out_0_6 ;
wire r_out_0_4 ;
wire r_out_0_2 ;
wire g_out_0_2 ;
wire g_out_0_4 ;
wire g_out_0_1 ;
wire g_out_0_0 ;
wire g_out_0_3 ;
wire g_out_0_5 ;
wire g_out_0_7 ;
wire g_out_0_6 ;
wire b_out_0_5 ;
wire b_out_0_6 ;
wire b_out_0_4 ;
wire b_out_0_3 ;
wire b_out_0_2 ;
wire b_out_0_1 ;
wire b_out_0_7 ;
wire b_out_0_0 ;
wire dc_fifo_dout_4 ;
wire dc_fifo_dout_1 ;
wire dc_fifo_dout_3 ;
wire dc_fifo_dout_5 ;
wire dc_fifo_dout_2 ;
wire dc_fifo_dout_7 ;
wire dc_fifo_dout_6 ;
wire dc_fifo_dout_0 ;
wire left_frame_0 ;
wire upper_frame_7 ;
wire upper_frame_6 ;
wire upper_frame_5 ;
wire upper_frame_4 ;
wire upper_frame_3 ;
wire upper_frame_2 ;
wire upper_frame_1 ;
wire upper_frame_0 ;
wire lower_frame_7 ;
wire lower_frame_6 ;
wire lower_frame_5 ;
wire lower_frame_4 ;
wire lower_frame_3 ;
wire lower_frame_0 ;
wire lower_frame_1 ;
wire lower_frame_2 ;
wire right_frame_1 ;
wire right_frame_0 ;
wire r_out_0 ;
wire r_out_1 ;
wire r_out_2 ;
wire r_out_3 ;
wire r_out_4 ;
wire r_out_5 ;
wire r_out_6 ;
wire r_out_7 ;
wire g_out_0 ;
wire g_out_1 ;
wire g_out_2 ;
wire g_out_3 ;
wire g_out_4 ;
wire g_out_5 ;
wire g_out_6 ;
wire g_out_7 ;
wire b_out_0 ;
wire b_out_1 ;
wire b_out_2 ;
wire b_out_3 ;
wire b_out_4 ;
wire b_out_5 ;
wire b_out_6 ;
wire b_out_7 ;
wire right_frame_rg_d1_0 ;
wire vesa_mux_d2 ;
wire vesa_data_valid ;
wire blank ;
wire req_data ;
wire req_ln_trig ;
wire hsync ;
wire vsync_i ;
wire sync_rst_out ;
wire clk_40_c ;
wire [10:0] hcnt;
wire [9:1] hcnt_i_0;
wire [9:0] vcnt_i;
wire [8:3] vcnt;
wire [9:0] un1_vesa_en_i_1_combout;
wire [4:2] vcnt_i_0;
wire [9:1] req_lines_cnt;
wire [0:0] req_lines_cnt_i;
wire [8:4] right_frame_i_i;
wire [9:0] lower_frame_i_i;
wire [7:0] upper_frame_i;
wire [8:3] lower_frame_i;
wire [7:5] right_frame_i;
wire [5:4] left_frame_i;
wire [5:4] left_frame_i_0;
wire [31:21] un4_req_data_hor_cond1_combout;
wire [28:21] un5_req_data_hor_cond2_combout;
wire [8:8] un11_req_data_hor_cond2_0;
wire [32:23] un6_hcnt_cout;
wire [31:21] un6_hcnt_combout;
wire [32:23] un5_req_data_hor_cond2_cout;
wire [32:23] un4_req_data_hor_cond1_cout;
wire [9:2] un1_vesa_en_i_1_cout;
wire [9:9] un1_vesa_en_i_1_a_cout;
wire hcnt_5_10_0_g0 ;
wire hcnt_5_0_9__g2 ;
wire hcnt_5_0_8__g2 ;
wire hcnt_5_7_0_g0 ;
wire hcnt_5_0_6__g2 ;
wire hcnt_5_5_0_g0 ;
wire hcnt_5_4_0_g0 ;
wire hcnt_5_3_0_g0 ;
wire hcnt_5_0_2__g2 ;
wire hcnt_5_0_1__g2 ;
wire hcnt_5_0_0_g0_1 ;
wire b_out_4_0_7__g0_0 ;
wire b_out_1_sqmuxa_9 ;
wire b_out_4_0_6__g0_0 ;
wire b_out_4_0_5__g0_0 ;
wire b_out_4_0_4__g0_0 ;
wire b_out_4_0_3__g0_0 ;
wire b_out_4_0_2__g0_0 ;
wire b_out_4_0_1__g0_0 ;
wire b_out_4_0_0__g0_0 ;
wire g_out_4_0_7__g0_0 ;
wire g_out_4_0_6__g0_0 ;
wire g_out_4_0_5__g0_0 ;
wire g_out_4_0_4__g0_0 ;
wire g_out_4_0_3__g0_0 ;
wire g_out_4_0_2__g0_0 ;
wire g_out_4_0_1__g0_0 ;
wire g_out_4_0_0__g0_0 ;
wire r_out_5_0_7__g0_0 ;
wire r_out_5_0_6__g0_0 ;
wire r_out_5_0_5__g0_0 ;
wire r_out_5_0_4__g0_0 ;
wire r_out_5_0_3__g0_0 ;
wire r_out_5_0_2__g0_0 ;
wire r_out_5_0_1__g0_0 ;
wire r_out_5_0_0__g0_0 ;
wire vcnt_7_f0_0_9__g0 ;
wire vcnt_7_0_6__g2 ;
wire vcnt_7_5_0_g0 ;
wire vcnt_7_0_4__g2 ;
wire vcnt_7_3_0_g0 ;
wire vcnt_7_0_2__g2 ;
wire vcnt_7_0_1__g2 ;
wire vcnt_7_0_0__g2 ;
wire un1_req_lines_cnt_1_sqmuxa_add9 ;
wire req_lines_cnt_4_0_0__g1_i ;
wire un1_req_lines_cnt_1_sqmuxa_add8 ;
wire un1_req_lines_cnt_1_sqmuxa_add7 ;
wire un1_req_lines_cnt_1_sqmuxa_add6 ;
wire un1_req_lines_cnt_1_sqmuxa_add5 ;
wire un1_req_lines_cnt_1_sqmuxa_add4 ;
wire un1_req_lines_cnt_1_sqmuxa_add3 ;
wire un1_req_lines_cnt_1_sqmuxa_add2 ;
wire un1_req_lines_cnt_1_sqmuxa_add1 ;
wire un1_req_lines_cnt_1_sqmuxa_add0 ;
wire un8_right_frame_i_anc1 ;
wire image_tx_en_i_1_sqmuxa ;
wire un6_lower_frame_i_anc4 ;
wire un6_lower_frame_i_sum3 ;
wire un6_lower_frame_i_sum1 ;
wire image_tx_en_i ;
wire image_tx_en_i_0_0_g0 ;
wire req_data_hor_cond1 ;
wire req_data_hor_cond1_2_0_g0 ;
wire req_data_hor_cond2 ;
wire un11_req_data_hor_cond2 ;
wire image_tx_en_i_0_sqmuxa_0_g0 ;
wire blanking_ver_cond ;
wire blanking_ver_cond_1_0_0_g0 ;
wire blanking_hor_cond ;
wire blanking_hor_cond_1_0_0_g0_0 ;
wire un25_hcnt_0_a2_0_g0 ;
wire pixels_req_1_sqmuxa_0_g0 ;
wire req_data_ver_cond1 ;
wire b_out_1_sqmuxa_1 ;
wire un22_pic_enable_i_0_g0 ;
wire un69_vesa_en_i_1 ;
wire un6_lower_frame_i_sum2 ;
wire un6_lower_frame_i_sum4 ;
wire un8_right_frame_i_sum1 ;
wire un8_right_frame_i_sum2 ;
wire lt_1 ;
wire lt1_start_cout ;
wire lt_2 ;
wire VCC ;
wire lt_3 ;
wire lt_4 ;
wire lt_5 ;
wire lt_6 ;
wire lt_7 ;
wire lt_8 ;
wire lt9 ;
wire lt_4_0 ;
wire lt_5_0 ;
wire lt_6_0 ;
wire lt_7_0 ;
wire lt_8_0 ;
wire N_10 ;
wire GND ;
wire lt_4_1 ;
wire lt_5_1 ;
wire lt_6_1 ;
wire lt_7_1 ;
wire lt_8_1 ;
wire lt9_0 ;
wire lt_4_2 ;
wire lt_5_2 ;
wire lt_6_2 ;
wire lt_7_2 ;
wire lt_8_2 ;
wire lt9_1 ;
wire lt_0 ;
wire lt_1_0 ;
wire lt_2_0 ;
wire lt_3_0 ;
wire lt_4_3 ;
wire lt_5_3 ;
wire lt_6_3 ;
wire lt_7_3 ;
wire lt_8_3 ;
wire N_10_0 ;
wire lt_0_0 ;
wire lt_1_1 ;
wire lt_2_1 ;
wire lt_3_1 ;
wire lt_4_4 ;
wire lt_5_4 ;
wire lt_6_4 ;
wire lt_7_4 ;
wire lt_8_4 ;
wire lt9_2 ;
wire lt_0_1 ;
wire lt_1_2 ;
wire lt_2_2 ;
wire lt_3_2 ;
wire lt_4_5 ;
wire lt_5_5 ;
wire lt_6_5 ;
wire lt_7_5 ;
wire lt_8_5 ;
wire N_10_1 ;
wire un11_req_data_hor_cond2_0_carry_4 ;
wire un11_req_data_hor_cond2_0_add5 ;
wire un11_req_data_hor_cond2_0_carry_5 ;
wire un11_req_data_hor_cond2_0_add6 ;
wire un11_req_data_hor_cond2_0_carry_6 ;
wire un11_req_data_hor_cond2_0_add7 ;
wire un11_req_data_hor_cond2_0_add7_cout ;
wire un11_req_data_hor_cond2_carry_0 ;
wire un11_req_data_hor_cond2_carry_1 ;
wire un11_req_data_hor_cond2_carry_2 ;
wire un11_req_data_hor_cond2_carry_3 ;
wire un11_req_data_hor_cond2_carry_4 ;
wire un11_req_data_hor_cond2_carry_5 ;
wire un11_req_data_hor_cond2_add6_cout ;
wire un1_req_lines_cnt_1_sqmuxa_carry_0 ;
wire req_lines_cnt_1_sqmuxa ;
wire un1_req_lines_cnt_1_sqmuxa_carry_1 ;
wire un1_req_lines_cnt_1_sqmuxa_carry_2 ;
wire un1_req_lines_cnt_1_sqmuxa_carry_3 ;
wire un1_req_lines_cnt_1_sqmuxa_carry_4 ;
wire un1_req_lines_cnt_1_sqmuxa_carry_5 ;
wire un1_req_lines_cnt_1_sqmuxa_carry_6 ;
wire un1_req_lines_cnt_1_sqmuxa_carry_7 ;
wire un1_req_lines_cnt_1_sqmuxa_carry_8 ;
wire un6_vesa_en_i_0_a2 ;
wire vcnt_0_sqmuxa ;
wire un41_vesa_en_ilto9_i_a2_3 ;
wire pic_enable_i ;
wire un3_vesa_en_i ;
wire un3_vesa_en_i_5 ;
wire blanking_ver_cond_1_0_a2_2 ;
wire un41_vesa_en_ilto9_i_a2 ;
wire blanking_hor_cond_1_0_o2 ;
wire un25_hcnt_0_o2_1 ;
wire un6_vesa_en_i_0_o2_0 ;
wire blanking_ver_cond_1_0_0_g0_0_tz ;
wire un5_pic_enable_i_5 ;
wire un5_pic_enable_i_6 ;
wire un3_vesa_en_i_4 ;
wire pic_enable_i_4 ;
wire pic_enable_i_5 ;
wire pic_enable_i_6 ;
wire un6_vesa_en_i_0_a2_1 ;
wire vcnt_0_sqmuxa_4 ;
wire vcnt_0_sqmuxa_5 ;
wire un16_vesa_en_i_0_a2_1 ;
wire blanking_hor_cond_1_0_o3 ;
wire b_out_1_sqmuxa_8_0 ;
wire un5_pic_enable_i_7 ;
wire un3_vesa_en_i_6 ;
wire un6_vesa_en_i_0_a2_3 ;
wire vcnt_0_sqmuxa_6 ;
wire b_out_1_sqmuxa_9_2 ;
wire b_out_1_sqmuxa_8 ;
wire pic_enable_i_0 ;
wire un18_req_data_hor_cond1lto11 ;
wire un25_hcnt_0_a2_0_g2_0 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire right_frame_rg_d1_0_i ;
wire sync_rst_out_i ;
wire req_lines_cnt_4_0_0__g1_i_i ;
wire b_out_1_sqmuxa_9_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @53:203
  cycloneii_lcell_ff hcnt_10_ (
	.regout(hcnt[10]),
	.datain(hcnt_5_10_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff hcnt_i_0_9_ (
	.regout(hcnt_i_0[9]),
	.datain(hcnt_5_0_9__g2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff hcnt_i_0_8_ (
	.regout(hcnt_i_0[8]),
	.datain(hcnt_5_0_8__g2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff hcnt_7_ (
	.regout(hcnt[7]),
	.datain(hcnt_5_7_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff hcnt_i_0_6_ (
	.regout(hcnt_i_0[6]),
	.datain(hcnt_5_0_6__g2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff hcnt_5_ (
	.regout(hcnt[5]),
	.datain(hcnt_5_5_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff hcnt_4_ (
	.regout(hcnt[4]),
	.datain(hcnt_5_4_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff hcnt_3_ (
	.regout(hcnt[3]),
	.datain(hcnt_5_3_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff hcnt_i_0_2_ (
	.regout(hcnt_i_0[2]),
	.datain(hcnt_5_0_2__g2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff hcnt_i_0_1_ (
	.regout(hcnt_i_0[1]),
	.datain(hcnt_5_0_1__g2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff hcnt_0_ (
	.regout(hcnt[0]),
	.datain(hcnt_5_0_0_g0_1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff b_out_7_ (
	.regout(b_out_7),
	.datain(b_out_4_0_7__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff b_out_6_ (
	.regout(b_out_6),
	.datain(b_out_4_0_6__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff b_out_5_ (
	.regout(b_out_5),
	.datain(b_out_4_0_5__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff b_out_4_ (
	.regout(b_out_4),
	.datain(b_out_4_0_4__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff b_out_3_ (
	.regout(b_out_3),
	.datain(b_out_4_0_3__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff b_out_2_ (
	.regout(b_out_2),
	.datain(b_out_4_0_2__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff b_out_1_ (
	.regout(b_out_1),
	.datain(b_out_4_0_1__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff b_out_0_ (
	.regout(b_out_0),
	.datain(b_out_4_0_0__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff g_out_7_ (
	.regout(g_out_7),
	.datain(g_out_4_0_7__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff g_out_6_ (
	.regout(g_out_6),
	.datain(g_out_4_0_6__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff g_out_5_ (
	.regout(g_out_5),
	.datain(g_out_4_0_5__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff g_out_4_ (
	.regout(g_out_4),
	.datain(g_out_4_0_4__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff g_out_3_ (
	.regout(g_out_3),
	.datain(g_out_4_0_3__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff g_out_2_ (
	.regout(g_out_2),
	.datain(g_out_4_0_2__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff g_out_1_ (
	.regout(g_out_1),
	.datain(g_out_4_0_1__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff g_out_0_ (
	.regout(g_out_0),
	.datain(g_out_4_0_0__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff r_out_7_ (
	.regout(r_out_7),
	.datain(r_out_5_0_7__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff r_out_6_ (
	.regout(r_out_6),
	.datain(r_out_5_0_6__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff r_out_5_ (
	.regout(r_out_5),
	.datain(r_out_5_0_5__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff r_out_4_ (
	.regout(r_out_4),
	.datain(r_out_5_0_4__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff r_out_3_ (
	.regout(r_out_3),
	.datain(r_out_5_0_3__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff r_out_2_ (
	.regout(r_out_2),
	.datain(r_out_5_0_2__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff r_out_1_ (
	.regout(r_out_1),
	.datain(r_out_5_0_1__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:344
  cycloneii_lcell_ff r_out_0_ (
	.regout(r_out_0),
	.datain(r_out_5_0_0__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(b_out_1_sqmuxa_9_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff vcnt_i_9_ (
	.regout(vcnt_i[9]),
	.datain(vcnt_7_f0_0_9__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff vcnt_8_ (
	.regout(vcnt[8]),
	.datain(un1_vesa_en_i_1_combout[1]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff vcnt_7_ (
	.regout(vcnt[7]),
	.datain(un1_vesa_en_i_1_combout[2]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff vcnt_i_6_ (
	.regout(vcnt_i[6]),
	.datain(vcnt_7_0_6__g2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff vcnt_5_ (
	.regout(vcnt[5]),
	.datain(vcnt_7_5_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff vcnt_i_0_4_ (
	.regout(vcnt_i_0[4]),
	.datain(vcnt_7_0_4__g2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff vcnt_3_ (
	.regout(vcnt[3]),
	.datain(vcnt_7_3_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff vcnt_i_0_2_ (
	.regout(vcnt_i_0[2]),
	.datain(vcnt_7_0_2__g2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff vcnt_i_1_ (
	.regout(vcnt_i[1]),
	.datain(vcnt_7_0_1__g2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:203
  cycloneii_lcell_ff vcnt_i_0_ (
	.regout(vcnt_i[0]),
	.datain(vcnt_7_0_0__g2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:307
  cycloneii_lcell_ff req_lines_cnt_9_ (
	.regout(req_lines_cnt[9]),
	.datain(un1_req_lines_cnt_1_sqmuxa_add9),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(req_lines_cnt_4_0_0__g1_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:307
  cycloneii_lcell_ff req_lines_cnt_8_ (
	.regout(req_lines_cnt[8]),
	.datain(un1_req_lines_cnt_1_sqmuxa_add8),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(req_lines_cnt_4_0_0__g1_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:307
  cycloneii_lcell_ff req_lines_cnt_7_ (
	.regout(req_lines_cnt[7]),
	.datain(un1_req_lines_cnt_1_sqmuxa_add7),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(req_lines_cnt_4_0_0__g1_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:307
  cycloneii_lcell_ff req_lines_cnt_6_ (
	.regout(req_lines_cnt[6]),
	.datain(un1_req_lines_cnt_1_sqmuxa_add6),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(req_lines_cnt_4_0_0__g1_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:307
  cycloneii_lcell_ff req_lines_cnt_5_ (
	.regout(req_lines_cnt[5]),
	.datain(un1_req_lines_cnt_1_sqmuxa_add5),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(req_lines_cnt_4_0_0__g1_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:307
  cycloneii_lcell_ff req_lines_cnt_4_ (
	.regout(req_lines_cnt[4]),
	.datain(un1_req_lines_cnt_1_sqmuxa_add4),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(req_lines_cnt_4_0_0__g1_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:307
  cycloneii_lcell_ff req_lines_cnt_3_ (
	.regout(req_lines_cnt[3]),
	.datain(un1_req_lines_cnt_1_sqmuxa_add3),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(req_lines_cnt_4_0_0__g1_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:307
  cycloneii_lcell_ff req_lines_cnt_2_ (
	.regout(req_lines_cnt[2]),
	.datain(un1_req_lines_cnt_1_sqmuxa_add2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(req_lines_cnt_4_0_0__g1_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:307
  cycloneii_lcell_ff req_lines_cnt_1_ (
	.regout(req_lines_cnt[1]),
	.datain(un1_req_lines_cnt_1_sqmuxa_add1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(req_lines_cnt_4_0_0__g1_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:307
  cycloneii_lcell_ff req_lines_cnt_i_0_ (
	.regout(req_lines_cnt_i[0]),
	.datain(un1_req_lines_cnt_1_sqmuxa_add0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(req_lines_cnt_4_0_0__g1_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:255
  cycloneii_lcell_ff right_frame_i_i_8_ (
	.regout(right_frame_i_i[8]),
	.datain(un8_right_frame_i_anc1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff right_frame_i_i_4_ (
	.regout(right_frame_i_i[4]),
	.datain(right_frame_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff lower_frame_i_i_9_ (
	.regout(lower_frame_i_i[9]),
	.datain(un6_lower_frame_i_anc4),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff lower_frame_i_i_6_ (
	.regout(lower_frame_i_i[6]),
	.datain(un6_lower_frame_i_sum3),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff lower_frame_i_i_4_ (
	.regout(lower_frame_i_i[4]),
	.datain(un6_lower_frame_i_sum1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff lower_frame_i_i_2_ (
	.regout(lower_frame_i_i[2]),
	.datain(lower_frame_2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff lower_frame_i_i_1_ (
	.regout(lower_frame_i_i[1]),
	.datain(lower_frame_1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff lower_frame_i_i_0_ (
	.regout(lower_frame_i_i[0]),
	.datain(lower_frame_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff image_tx_en_i_Z (
	.regout(image_tx_en_i),
	.datain(image_tx_en_i_0_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:414
  cycloneii_lcell_ff req_data_hor_cond1_Z (
	.regout(req_data_hor_cond1),
	.datain(req_data_hor_cond1_2_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:414
  cycloneii_lcell_ff req_data_hor_cond2_Z (
	.regout(req_data_hor_cond2),
	.datain(un11_req_data_hor_cond2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:255
  cycloneii_lcell_ff vsync_i_Z (
	.regout(vsync_i),
	.datain(image_tx_en_i_0_sqmuxa_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:454
  cycloneii_lcell_ff blanking_ver_cond_Z (
	.regout(blanking_ver_cond),
	.datain(blanking_ver_cond_1_0_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:454
  cycloneii_lcell_ff blanking_hor_cond_Z (
	.regout(blanking_hor_cond),
	.datain(blanking_hor_cond_1_0_0_g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:236
  cycloneii_lcell_ff hsync_Z (
	.regout(hsync),
	.datain(un25_hcnt_0_a2_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:307
  cycloneii_lcell_ff req_ln_trig_Z (
	.regout(req_ln_trig),
	.datain(pixels_req_1_sqmuxa_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:414
  cycloneii_lcell_ff req_data_ver_cond1_Z (
	.regout(req_data_ver_cond1),
	.datain(b_out_1_sqmuxa_1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:384
  cycloneii_lcell_ff req_data_Z (
	.regout(req_data),
	.datain(un22_pic_enable_i_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:434
  cycloneii_lcell_ff blank_Z (
	.regout(blank),
	.datain(un69_vesa_en_i_1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @53:255
  cycloneii_lcell_ff upper_frame_i_0_ (
	.regout(upper_frame_i[0]),
	.datain(upper_frame_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff upper_frame_i_1_ (
	.regout(upper_frame_i[1]),
	.datain(upper_frame_1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff upper_frame_i_2_ (
	.regout(upper_frame_i[2]),
	.datain(upper_frame_2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff upper_frame_i_3_ (
	.regout(upper_frame_i[3]),
	.datain(upper_frame_3),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff upper_frame_i_4_ (
	.regout(upper_frame_i[4]),
	.datain(upper_frame_4),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff upper_frame_i_5_ (
	.regout(upper_frame_i[5]),
	.datain(upper_frame_5),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff upper_frame_i_6_ (
	.regout(upper_frame_i[6]),
	.datain(upper_frame_6),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff upper_frame_i_7_ (
	.regout(upper_frame_i[7]),
	.datain(upper_frame_7),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff lower_frame_i_3_ (
	.regout(lower_frame_i[3]),
	.datain(lower_frame_3),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff lower_frame_i_5_ (
	.regout(lower_frame_i[5]),
	.datain(un6_lower_frame_i_sum2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff lower_frame_i_7_ (
	.regout(lower_frame_i[7]),
	.datain(un6_lower_frame_i_sum4),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff lower_frame_i_8_ (
	.regout(lower_frame_i[8]),
	.datain(un6_lower_frame_i_anc4),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff right_frame_i_5_ (
	.regout(right_frame_i[5]),
	.datain(right_frame_1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff right_frame_i_6_ (
	.regout(right_frame_i[6]),
	.datain(un8_right_frame_i_sum1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:255
  cycloneii_lcell_ff right_frame_i_7_ (
	.regout(right_frame_i[7]),
	.datain(un8_right_frame_i_sum2),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
  cycloneii_lcell_ff left_frame_i_4_ (
	.regout(left_frame_i[4]),
	.datain(right_frame_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
  cycloneii_lcell_ff left_frame_i_5_ (
	.regout(left_frame_i[5]),
	.datain(left_frame_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
  cycloneii_lcell_ff left_frame_i_0_4_ (
	.regout(left_frame_i_0[4]),
	.datain(right_frame_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
  cycloneii_lcell_ff left_frame_i_0_5_ (
	.regout(left_frame_i_0[5]),
	.datain(left_frame_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(right_frame_rg_d1_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(image_tx_en_i_1_sqmuxa)
);
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un7_req_data_hor_cond1_lt1 (
	.cout(lt_1),
	.dataa(un4_req_data_hor_cond1_combout[31]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(lt1_start_cout)
);
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt1.lut_mask=16'h005f;
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt1.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un7_req_data_hor_cond1_lt2 (
	.cout(lt_2),
	.dataa(un4_req_data_hor_cond1_combout[30]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt2.lut_mask=16'h00f5;
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt2.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un7_req_data_hor_cond1_lt3 (
	.cout(lt_3),
	.dataa(un4_req_data_hor_cond1_combout[29]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt3.lut_mask=16'h00f5;
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt3.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un7_req_data_hor_cond1_lt4 (
	.cout(lt_4),
	.dataa(right_frame_i_i[4]),
	.datab(un4_req_data_hor_cond1_combout[28]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt4.lut_mask=16'h0071;
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt4.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un7_req_data_hor_cond1_lt5 (
	.cout(lt_5),
	.dataa(un4_req_data_hor_cond1_combout[27]),
	.datab(right_frame_i[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt5.lut_mask=16'h00d4;
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt5.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un7_req_data_hor_cond1_lt6 (
	.cout(lt_6),
	.dataa(un4_req_data_hor_cond1_combout[26]),
	.datab(right_frame_i[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5)
);
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt6.lut_mask=16'h00d4;
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt6.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un7_req_data_hor_cond1_lt7 (
	.cout(lt_7),
	.dataa(un4_req_data_hor_cond1_combout[25]),
	.datab(right_frame_i[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6)
);
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt7.lut_mask=16'h00d4;
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt7.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un7_req_data_hor_cond1_lt8 (
	.cout(lt_8),
	.dataa(right_frame_i_i[8]),
	.datab(un4_req_data_hor_cond1_combout[24]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_7)
);
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt8.lut_mask=16'h0071;
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt8.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un7_req_data_hor_cond1_lt9 (
	.combout(lt9),
	.dataa(un4_req_data_hor_cond1_combout[23]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_8)
);
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt9.lut_mask=16'hf5f5;
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt9.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un18_req_data_hor_cond1_lt4 (
	.cout(lt_4_0),
	.dataa(un5_req_data_hor_cond2_combout[28]),
	.datab(left_frame_i[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam req_data_cond_proc_un18_req_data_hor_cond1_lt4.lut_mask=16'h0044;
defparam req_data_cond_proc_un18_req_data_hor_cond1_lt4.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un18_req_data_hor_cond1_lt5 (
	.cout(lt_5_0),
	.dataa(un5_req_data_hor_cond2_combout[27]),
	.datab(left_frame_i[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_0)
);
defparam req_data_cond_proc_un18_req_data_hor_cond1_lt5.lut_mask=16'h00d4;
defparam req_data_cond_proc_un18_req_data_hor_cond1_lt5.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un18_req_data_hor_cond1_lt6 (
	.cout(lt_6_0),
	.dataa(un5_req_data_hor_cond2_combout[26]),
	.datab(left_frame_i[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5_0)
);
defparam req_data_cond_proc_un18_req_data_hor_cond1_lt6.lut_mask=16'h00d4;
defparam req_data_cond_proc_un18_req_data_hor_cond1_lt6.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un18_req_data_hor_cond1_lt7 (
	.cout(lt_7_0),
	.dataa(un5_req_data_hor_cond2_combout[25]),
	.datab(left_frame_i[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6_0)
);
defparam req_data_cond_proc_un18_req_data_hor_cond1_lt7.lut_mask=16'h00d4;
defparam req_data_cond_proc_un18_req_data_hor_cond1_lt7.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un18_req_data_hor_cond1_lt8 (
	.cout(lt_8_0),
	.dataa(un5_req_data_hor_cond2_combout[24]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_7_0)
);
defparam req_data_cond_proc_un18_req_data_hor_cond1_lt8.lut_mask=16'h0050;
defparam req_data_cond_proc_un18_req_data_hor_cond1_lt8.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un18_req_data_hor_cond1_lt9 (
	.cout(N_10),
	.dataa(un5_req_data_hor_cond2_combout[23]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_8_0)
);
defparam req_data_cond_proc_un18_req_data_hor_cond1_lt9.lut_mask=16'h0050;
defparam req_data_cond_proc_un18_req_data_hor_cond1_lt9.sum_lutc_input="cin";
// @53:352
  cycloneii_lcell_comb rgb_proc_un49_vesa_en_i_lt4 (
	.cout(lt_4_1),
	.dataa(hcnt[4]),
	.datab(right_frame_i_i[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam rgb_proc_un49_vesa_en_i_lt4.lut_mask=16'h0088;
defparam rgb_proc_un49_vesa_en_i_lt4.sum_lutc_input="cin";
// @53:352
  cycloneii_lcell_comb rgb_proc_un49_vesa_en_i_lt5 (
	.cout(lt_5_1),
	.dataa(right_frame_i[5]),
	.datab(hcnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_1)
);
defparam rgb_proc_un49_vesa_en_i_lt5.lut_mask=16'h00d4;
defparam rgb_proc_un49_vesa_en_i_lt5.sum_lutc_input="cin";
// @53:352
  cycloneii_lcell_comb rgb_proc_un49_vesa_en_i_lt6 (
	.cout(lt_6_1),
	.dataa(hcnt_i_0[6]),
	.datab(right_frame_i[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5_1)
);
defparam rgb_proc_un49_vesa_en_i_lt6.lut_mask=16'h0071;
defparam rgb_proc_un49_vesa_en_i_lt6.sum_lutc_input="cin";
// @53:352
  cycloneii_lcell_comb rgb_proc_un49_vesa_en_i_lt7 (
	.cout(lt_7_1),
	.dataa(right_frame_i[7]),
	.datab(hcnt[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6_1)
);
defparam rgb_proc_un49_vesa_en_i_lt7.lut_mask=16'h00d4;
defparam rgb_proc_un49_vesa_en_i_lt7.sum_lutc_input="cin";
// @53:352
  cycloneii_lcell_comb rgb_proc_un49_vesa_en_i_lt8 (
	.cout(lt_8_1),
	.dataa(hcnt_i_0[8]),
	.datab(right_frame_i_i[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_7_1)
);
defparam rgb_proc_un49_vesa_en_i_lt8.lut_mask=16'h00d4;
defparam rgb_proc_un49_vesa_en_i_lt8.sum_lutc_input="cin";
// @53:352
  cycloneii_lcell_comb rgb_proc_un49_vesa_en_i_lt9 (
	.combout(lt9_0),
	.dataa(hcnt_i_0[9]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_8_1)
);
defparam rgb_proc_un49_vesa_en_i_lt9.lut_mask=16'h5050;
defparam rgb_proc_un49_vesa_en_i_lt9.sum_lutc_input="cin";
// @53:352
  cycloneii_lcell_comb rgb_proc_un53_vesa_en_i_lt4 (
	.cout(lt_4_2),
	.dataa(hcnt[4]),
	.datab(left_frame_i[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam rgb_proc_un53_vesa_en_i_lt4.lut_mask=16'h0044;
defparam rgb_proc_un53_vesa_en_i_lt4.sum_lutc_input="cin";
// @53:352
  cycloneii_lcell_comb rgb_proc_un53_vesa_en_i_lt5 (
	.cout(lt_5_2),
	.dataa(hcnt[5]),
	.datab(left_frame_i[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_2)
);
defparam rgb_proc_un53_vesa_en_i_lt5.lut_mask=16'h00d4;
defparam rgb_proc_un53_vesa_en_i_lt5.sum_lutc_input="cin";
// @53:352
  cycloneii_lcell_comb rgb_proc_un53_vesa_en_i_lt6 (
	.cout(lt_6_2),
	.dataa(left_frame_i[4]),
	.datab(hcnt_i_0[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5_2)
);
defparam rgb_proc_un53_vesa_en_i_lt6.lut_mask=16'h00e8;
defparam rgb_proc_un53_vesa_en_i_lt6.sum_lutc_input="cin";
// @53:352
  cycloneii_lcell_comb rgb_proc_un53_vesa_en_i_lt7 (
	.cout(lt_7_2),
	.dataa(hcnt[7]),
	.datab(left_frame_i[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6_2)
);
defparam rgb_proc_un53_vesa_en_i_lt7.lut_mask=16'h00d4;
defparam rgb_proc_un53_vesa_en_i_lt7.sum_lutc_input="cin";
// @53:352
  cycloneii_lcell_comb rgb_proc_un53_vesa_en_i_lt8 (
	.cout(lt_8_2),
	.dataa(hcnt_i_0[8]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_7_2)
);
defparam rgb_proc_un53_vesa_en_i_lt8.lut_mask=16'h00a0;
defparam rgb_proc_un53_vesa_en_i_lt8.sum_lutc_input="cin";
// @53:352
  cycloneii_lcell_comb rgb_proc_un53_vesa_en_i_lt9 (
	.combout(lt9_1),
	.dataa(hcnt_i_0[9]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_8_2)
);
defparam rgb_proc_un53_vesa_en_i_lt9.lut_mask=16'ha0a0;
defparam rgb_proc_un53_vesa_en_i_lt9.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un11_pic_enable_i_lt0 (
	.cout(lt_0),
	.dataa(lower_frame_i_i[0]),
	.datab(vcnt_i[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam req_lines_trigger_proc_un11_pic_enable_i_lt0.lut_mask=16'h0044;
defparam req_lines_trigger_proc_un11_pic_enable_i_lt0.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un11_pic_enable_i_lt1 (
	.cout(lt_1_0),
	.dataa(lower_frame_i_i[1]),
	.datab(vcnt_i[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam req_lines_trigger_proc_un11_pic_enable_i_lt1.lut_mask=16'h00d4;
defparam req_lines_trigger_proc_un11_pic_enable_i_lt1.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un11_pic_enable_i_lt2 (
	.cout(lt_2_0),
	.dataa(lower_frame_i_i[2]),
	.datab(vcnt_i_0[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_0)
);
defparam req_lines_trigger_proc_un11_pic_enable_i_lt2.lut_mask=16'h00d4;
defparam req_lines_trigger_proc_un11_pic_enable_i_lt2.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un11_pic_enable_i_lt3 (
	.cout(lt_3_0),
	.dataa(vcnt[3]),
	.datab(lower_frame_i[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_0)
);
defparam req_lines_trigger_proc_un11_pic_enable_i_lt3.lut_mask=16'h00d4;
defparam req_lines_trigger_proc_un11_pic_enable_i_lt3.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un11_pic_enable_i_lt4 (
	.cout(lt_4_3),
	.dataa(lower_frame_i_i[4]),
	.datab(vcnt_i_0[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_0)
);
defparam req_lines_trigger_proc_un11_pic_enable_i_lt4.lut_mask=16'h00d4;
defparam req_lines_trigger_proc_un11_pic_enable_i_lt4.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un11_pic_enable_i_lt5 (
	.cout(lt_5_3),
	.dataa(vcnt[5]),
	.datab(lower_frame_i[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_3)
);
defparam req_lines_trigger_proc_un11_pic_enable_i_lt5.lut_mask=16'h00d4;
defparam req_lines_trigger_proc_un11_pic_enable_i_lt5.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un11_pic_enable_i_lt6 (
	.cout(lt_6_3),
	.dataa(lower_frame_i_i[6]),
	.datab(vcnt_i[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5_3)
);
defparam req_lines_trigger_proc_un11_pic_enable_i_lt6.lut_mask=16'h00d4;
defparam req_lines_trigger_proc_un11_pic_enable_i_lt6.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un11_pic_enable_i_lt7 (
	.cout(lt_7_3),
	.dataa(vcnt[7]),
	.datab(lower_frame_i[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6_3)
);
defparam req_lines_trigger_proc_un11_pic_enable_i_lt7.lut_mask=16'h00d4;
defparam req_lines_trigger_proc_un11_pic_enable_i_lt7.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un11_pic_enable_i_lt8 (
	.cout(lt_8_3),
	.dataa(vcnt[8]),
	.datab(lower_frame_i[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_7_3)
);
defparam req_lines_trigger_proc_un11_pic_enable_i_lt8.lut_mask=16'h00d4;
defparam req_lines_trigger_proc_un11_pic_enable_i_lt8.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un11_pic_enable_i_lt9 (
	.cout(N_10_0),
	.dataa(lower_frame_i_i[9]),
	.datab(vcnt_i[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_8_3)
);
defparam req_lines_trigger_proc_un11_pic_enable_i_lt9.lut_mask=16'h00d4;
defparam req_lines_trigger_proc_un11_pic_enable_i_lt9.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un15_pic_enable_i_lt0 (
	.cout(lt_0_0),
	.dataa(upper_frame_i[0]),
	.datab(vcnt_i[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam req_lines_trigger_proc_un15_pic_enable_i_lt0.lut_mask=16'h0088;
defparam req_lines_trigger_proc_un15_pic_enable_i_lt0.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un15_pic_enable_i_lt1 (
	.cout(lt_1_1),
	.dataa(upper_frame_i[1]),
	.datab(vcnt_i[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0_0)
);
defparam req_lines_trigger_proc_un15_pic_enable_i_lt1.lut_mask=16'h00e8;
defparam req_lines_trigger_proc_un15_pic_enable_i_lt1.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un15_pic_enable_i_lt2 (
	.cout(lt_2_1),
	.dataa(upper_frame_i[2]),
	.datab(vcnt_i_0[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_1)
);
defparam req_lines_trigger_proc_un15_pic_enable_i_lt2.lut_mask=16'h00e8;
defparam req_lines_trigger_proc_un15_pic_enable_i_lt2.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un15_pic_enable_i_lt3 (
	.cout(lt_3_1),
	.dataa(vcnt[3]),
	.datab(upper_frame_i[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_1)
);
defparam req_lines_trigger_proc_un15_pic_enable_i_lt3.lut_mask=16'h00d4;
defparam req_lines_trigger_proc_un15_pic_enable_i_lt3.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un15_pic_enable_i_lt4 (
	.cout(lt_4_4),
	.dataa(upper_frame_i[4]),
	.datab(vcnt_i_0[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_1)
);
defparam req_lines_trigger_proc_un15_pic_enable_i_lt4.lut_mask=16'h00e8;
defparam req_lines_trigger_proc_un15_pic_enable_i_lt4.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un15_pic_enable_i_lt5 (
	.cout(lt_5_4),
	.dataa(vcnt[5]),
	.datab(upper_frame_i[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_4)
);
defparam req_lines_trigger_proc_un15_pic_enable_i_lt5.lut_mask=16'h00d4;
defparam req_lines_trigger_proc_un15_pic_enable_i_lt5.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un15_pic_enable_i_lt6 (
	.cout(lt_6_4),
	.dataa(upper_frame_i[6]),
	.datab(vcnt_i[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5_4)
);
defparam req_lines_trigger_proc_un15_pic_enable_i_lt6.lut_mask=16'h00e8;
defparam req_lines_trigger_proc_un15_pic_enable_i_lt6.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un15_pic_enable_i_lt7 (
	.cout(lt_7_4),
	.dataa(vcnt[7]),
	.datab(upper_frame_i[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6_4)
);
defparam req_lines_trigger_proc_un15_pic_enable_i_lt7.lut_mask=16'h00d4;
defparam req_lines_trigger_proc_un15_pic_enable_i_lt7.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un15_pic_enable_i_lt8 (
	.cout(lt_8_4),
	.dataa(vcnt[8]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_7_4)
);
defparam req_lines_trigger_proc_un15_pic_enable_i_lt8.lut_mask=16'h0050;
defparam req_lines_trigger_proc_un15_pic_enable_i_lt8.sum_lutc_input="cin";
// @53:321
  cycloneii_lcell_comb req_lines_trigger_proc_un15_pic_enable_i_lt9 (
	.combout(lt9_2),
	.dataa(vcnt_i[9]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_8_4)
);
defparam req_lines_trigger_proc_un15_pic_enable_i_lt9.lut_mask=16'ha0a0;
defparam req_lines_trigger_proc_un15_pic_enable_i_lt9.sum_lutc_input="cin";
// @53:353
  cycloneii_lcell_comb rgb_proc_un61_vesa_en_i_lt0 (
	.cout(lt_0_1),
	.dataa(vcnt_i[0]),
	.datab(lower_frame_i_i[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam rgb_proc_un61_vesa_en_i_lt0.lut_mask=16'h0044;
defparam rgb_proc_un61_vesa_en_i_lt0.sum_lutc_input="cin";
// @53:353
  cycloneii_lcell_comb rgb_proc_un61_vesa_en_i_lt1 (
	.cout(lt_1_2),
	.dataa(vcnt_i[1]),
	.datab(lower_frame_i_i[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0_1)
);
defparam rgb_proc_un61_vesa_en_i_lt1.lut_mask=16'h00d4;
defparam rgb_proc_un61_vesa_en_i_lt1.sum_lutc_input="cin";
// @53:353
  cycloneii_lcell_comb rgb_proc_un61_vesa_en_i_lt2 (
	.cout(lt_2_2),
	.dataa(vcnt_i_0[2]),
	.datab(lower_frame_i_i[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_2)
);
defparam rgb_proc_un61_vesa_en_i_lt2.lut_mask=16'h00d4;
defparam rgb_proc_un61_vesa_en_i_lt2.sum_lutc_input="cin";
// @53:353
  cycloneii_lcell_comb rgb_proc_un61_vesa_en_i_lt3 (
	.cout(lt_3_2),
	.dataa(lower_frame_i[3]),
	.datab(vcnt[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_2)
);
defparam rgb_proc_un61_vesa_en_i_lt3.lut_mask=16'h00d4;
defparam rgb_proc_un61_vesa_en_i_lt3.sum_lutc_input="cin";
// @53:353
  cycloneii_lcell_comb rgb_proc_un61_vesa_en_i_lt4 (
	.cout(lt_4_5),
	.dataa(vcnt_i_0[4]),
	.datab(lower_frame_i_i[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_2)
);
defparam rgb_proc_un61_vesa_en_i_lt4.lut_mask=16'h00d4;
defparam rgb_proc_un61_vesa_en_i_lt4.sum_lutc_input="cin";
// @53:353
  cycloneii_lcell_comb rgb_proc_un61_vesa_en_i_lt5 (
	.cout(lt_5_5),
	.dataa(lower_frame_i[5]),
	.datab(vcnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_5)
);
defparam rgb_proc_un61_vesa_en_i_lt5.lut_mask=16'h00d4;
defparam rgb_proc_un61_vesa_en_i_lt5.sum_lutc_input="cin";
// @53:353
  cycloneii_lcell_comb rgb_proc_un61_vesa_en_i_lt6 (
	.cout(lt_6_5),
	.dataa(vcnt_i[6]),
	.datab(lower_frame_i_i[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5_5)
);
defparam rgb_proc_un61_vesa_en_i_lt6.lut_mask=16'h00d4;
defparam rgb_proc_un61_vesa_en_i_lt6.sum_lutc_input="cin";
// @53:353
  cycloneii_lcell_comb rgb_proc_un61_vesa_en_i_lt7 (
	.cout(lt_7_5),
	.dataa(lower_frame_i[7]),
	.datab(vcnt[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6_5)
);
defparam rgb_proc_un61_vesa_en_i_lt7.lut_mask=16'h00d4;
defparam rgb_proc_un61_vesa_en_i_lt7.sum_lutc_input="cin";
// @53:353
  cycloneii_lcell_comb rgb_proc_un61_vesa_en_i_lt8 (
	.cout(lt_8_5),
	.dataa(lower_frame_i[8]),
	.datab(vcnt[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_7_5)
);
defparam rgb_proc_un61_vesa_en_i_lt8.lut_mask=16'h00d4;
defparam rgb_proc_un61_vesa_en_i_lt8.sum_lutc_input="cin";
// @53:353
  cycloneii_lcell_comb rgb_proc_un61_vesa_en_i_lt9 (
	.cout(N_10_1),
	.dataa(vcnt_i[9]),
	.datab(lower_frame_i_i[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_8_5)
);
defparam rgb_proc_un61_vesa_en_i_lt9.lut_mask=16'h00d4;
defparam rgb_proc_un61_vesa_en_i_lt9.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb req_data_cond_proc_un11_req_data_hor_cond2_0_add4 (
	.cout(un11_req_data_hor_cond2_0_carry_4),
	.dataa(un5_req_data_hor_cond2_combout[28]),
	.datab(left_frame_i[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam req_data_cond_proc_un11_req_data_hor_cond2_0_add4.lut_mask=16'h0044;
defparam req_data_cond_proc_un11_req_data_hor_cond2_0_add4.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb req_data_cond_proc_un11_req_data_hor_cond2_0_add5 (
	.combout(un11_req_data_hor_cond2_0_add5),
	.cout(un11_req_data_hor_cond2_0_carry_5),
	.dataa(VCC),
	.datab(left_frame_i[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_req_data_hor_cond2_0_carry_4)
);
defparam req_data_cond_proc_un11_req_data_hor_cond2_0_add5.lut_mask=16'hc3fc;
defparam req_data_cond_proc_un11_req_data_hor_cond2_0_add5.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb req_data_cond_proc_un11_req_data_hor_cond2_0_add6 (
	.combout(un11_req_data_hor_cond2_0_add6),
	.cout(un11_req_data_hor_cond2_0_carry_6),
	.dataa(GND),
	.datab(left_frame_i_0[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_req_data_hor_cond2_0_carry_5)
);
defparam req_data_cond_proc_un11_req_data_hor_cond2_0_add6.lut_mask=16'h3cc0;
defparam req_data_cond_proc_un11_req_data_hor_cond2_0_add6.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb req_data_cond_proc_un11_req_data_hor_cond2_0_add7 (
	.combout(un11_req_data_hor_cond2_0_add7),
	.cout(un11_req_data_hor_cond2_0_add7_cout),
	.dataa(GND),
	.datab(left_frame_i_0[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_req_data_hor_cond2_0_carry_6)
);
defparam req_data_cond_proc_un11_req_data_hor_cond2_0_add7.lut_mask=16'h3cc0;
defparam req_data_cond_proc_un11_req_data_hor_cond2_0_add7.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb req_data_cond_proc_un11_req_data_hor_cond2_add0 (
	.cout(un11_req_data_hor_cond2_carry_0),
	.dataa(un5_req_data_hor_cond2_combout[27]),
	.datab(un11_req_data_hor_cond2_0_add5),
	.datac(VCC),
	.datad(VCC)
);
defparam req_data_cond_proc_un11_req_data_hor_cond2_add0.lut_mask=16'h0044;
defparam req_data_cond_proc_un11_req_data_hor_cond2_add0.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb req_data_cond_proc_un11_req_data_hor_cond2_add1 (
	.cout(un11_req_data_hor_cond2_carry_1),
	.dataa(un5_req_data_hor_cond2_combout[26]),
	.datab(un11_req_data_hor_cond2_0_add6),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_req_data_hor_cond2_carry_0)
);
defparam req_data_cond_proc_un11_req_data_hor_cond2_add1.lut_mask=16'h00d4;
defparam req_data_cond_proc_un11_req_data_hor_cond2_add1.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb req_data_cond_proc_un11_req_data_hor_cond2_add2 (
	.cout(un11_req_data_hor_cond2_carry_2),
	.dataa(un5_req_data_hor_cond2_combout[25]),
	.datab(un11_req_data_hor_cond2_0_add7),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_req_data_hor_cond2_carry_1)
);
defparam req_data_cond_proc_un11_req_data_hor_cond2_add2.lut_mask=16'h00d4;
defparam req_data_cond_proc_un11_req_data_hor_cond2_add2.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb req_data_cond_proc_un11_req_data_hor_cond2_add3 (
	.cout(un11_req_data_hor_cond2_carry_3),
	.dataa(un5_req_data_hor_cond2_combout[24]),
	.datab(un11_req_data_hor_cond2_0[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_req_data_hor_cond2_carry_2)
);
defparam req_data_cond_proc_un11_req_data_hor_cond2_add3.lut_mask=16'h00d4;
defparam req_data_cond_proc_un11_req_data_hor_cond2_add3.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb req_data_cond_proc_un11_req_data_hor_cond2_add4 (
	.cout(un11_req_data_hor_cond2_carry_4),
	.dataa(un5_req_data_hor_cond2_combout[23]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_req_data_hor_cond2_carry_3)
);
defparam req_data_cond_proc_un11_req_data_hor_cond2_add4.lut_mask=16'h0050;
defparam req_data_cond_proc_un11_req_data_hor_cond2_add4.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb req_data_cond_proc_un11_req_data_hor_cond2_add5 (
	.cout(un11_req_data_hor_cond2_carry_5),
	.dataa(un5_req_data_hor_cond2_combout[22]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_req_data_hor_cond2_carry_4)
);
defparam req_data_cond_proc_un11_req_data_hor_cond2_add5.lut_mask=16'h00f5;
defparam req_data_cond_proc_un11_req_data_hor_cond2_add5.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb req_data_cond_proc_un11_req_data_hor_cond2_add6 (
	.cout(un11_req_data_hor_cond2_add6_cout),
	.dataa(un5_req_data_hor_cond2_combout[21]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_req_data_hor_cond2_carry_5)
);
defparam req_data_cond_proc_un11_req_data_hor_cond2_add6.lut_mask=16'h00af;
defparam req_data_cond_proc_un11_req_data_hor_cond2_add6.sum_lutc_input="cin";
// @53:219
  cycloneii_lcell_comb un6_hcnt_32_ (
	.cout(un6_hcnt_cout[32]),
	.dataa(hcnt_i_0[1]),
	.datab(hcnt[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un6_hcnt_32_.lut_mask=16'h0044;
defparam un6_hcnt_32_.sum_lutc_input="cin";
// @53:219
  cycloneii_lcell_comb un6_hcnt_31_ (
	.combout(un6_hcnt_combout[31]),
	.cout(un6_hcnt_cout[31]),
	.dataa(hcnt_i_0[1]),
	.datab(hcnt[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un6_hcnt_31_.lut_mask=16'h9944;
defparam un6_hcnt_31_.sum_lutc_input="cin";
// @53:219
  cycloneii_lcell_comb un6_hcnt_30_ (
	.combout(un6_hcnt_combout[30]),
	.cout(un6_hcnt_cout[30]),
	.dataa(hcnt[3]),
	.datab(hcnt_i_0[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_hcnt_cout[32])
);
defparam un6_hcnt_30_.lut_mask=16'hc320;
defparam un6_hcnt_30_.sum_lutc_input="cin";
// @53:219
  cycloneii_lcell_comb un6_hcnt_29_ (
	.combout(un6_hcnt_combout[29]),
	.cout(un6_hcnt_cout[29]),
	.dataa(hcnt[3]),
	.datab(hcnt_i_0[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_hcnt_cout[31])
);
defparam un6_hcnt_29_.lut_mask=16'h9a20;
defparam un6_hcnt_29_.sum_lutc_input="cin";
// @53:219
  cycloneii_lcell_comb un6_hcnt_28_ (
	.combout(un6_hcnt_combout[28]),
	.cout(un6_hcnt_cout[28]),
	.dataa(hcnt[4]),
	.datab(hcnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_hcnt_cout[30])
);
defparam un6_hcnt_28_.lut_mask=16'h5a80;
defparam un6_hcnt_28_.sum_lutc_input="cin";
// @53:219
  cycloneii_lcell_comb un6_hcnt_27_ (
	.combout(un6_hcnt_combout[27]),
	.cout(un6_hcnt_cout[27]),
	.dataa(hcnt[4]),
	.datab(hcnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_hcnt_cout[29])
);
defparam un6_hcnt_27_.lut_mask=16'h6c80;
defparam un6_hcnt_27_.sum_lutc_input="cin";
// @53:219
  cycloneii_lcell_comb un6_hcnt_26_ (
	.combout(un6_hcnt_combout[26]),
	.cout(un6_hcnt_cout[26]),
	.dataa(hcnt[7]),
	.datab(hcnt_i_0[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_hcnt_cout[28])
);
defparam un6_hcnt_26_.lut_mask=16'hc320;
defparam un6_hcnt_26_.sum_lutc_input="cin";
// @53:219
  cycloneii_lcell_comb un6_hcnt_25_ (
	.combout(un6_hcnt_combout[25]),
	.cout(un6_hcnt_cout[25]),
	.dataa(hcnt[7]),
	.datab(hcnt_i_0[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_hcnt_cout[27])
);
defparam un6_hcnt_25_.lut_mask=16'h9a20;
defparam un6_hcnt_25_.sum_lutc_input="cin";
// @53:219
  cycloneii_lcell_comb un6_hcnt_24_ (
	.combout(un6_hcnt_combout[24]),
	.cout(un6_hcnt_cout[24]),
	.dataa(hcnt_i_0[9]),
	.datab(hcnt_i_0[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_hcnt_cout[26])
);
defparam un6_hcnt_24_.lut_mask=16'hc310;
defparam un6_hcnt_24_.sum_lutc_input="cin";
// @53:219
  cycloneii_lcell_comb un6_hcnt_23_ (
	.combout(un6_hcnt_combout[23]),
	.cout(un6_hcnt_cout[23]),
	.dataa(hcnt_i_0[9]),
	.datab(hcnt_i_0[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_hcnt_cout[25])
);
defparam un6_hcnt_23_.lut_mask=16'h6510;
defparam un6_hcnt_23_.sum_lutc_input="cin";
// @53:219
  cycloneii_lcell_comb un6_hcnt_22_ (
	.combout(un6_hcnt_combout[22]),
	.dataa(hcnt[10]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_hcnt_cout[24])
);
defparam un6_hcnt_22_.lut_mask=16'h5a5a;
defparam un6_hcnt_22_.sum_lutc_input="cin";
// @53:219
  cycloneii_lcell_comb un6_hcnt_21_ (
	.combout(un6_hcnt_combout[21]),
	.dataa(hcnt[10]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_hcnt_cout[23])
);
defparam un6_hcnt_21_.lut_mask=16'ha0a0;
defparam un6_hcnt_21_.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb un5_req_data_hor_cond2_32_ (
	.cout(un5_req_data_hor_cond2_cout[32]),
	.dataa(hcnt_i_0[1]),
	.datab(hcnt[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un5_req_data_hor_cond2_32_.lut_mask=16'h00dd;
defparam un5_req_data_hor_cond2_32_.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb un5_req_data_hor_cond2_31_ (
	.cout(un5_req_data_hor_cond2_cout[31]),
	.dataa(hcnt_i_0[1]),
	.datab(hcnt[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un5_req_data_hor_cond2_31_.lut_mask=16'h00dd;
defparam un5_req_data_hor_cond2_31_.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb un5_req_data_hor_cond2_30_ (
	.cout(un5_req_data_hor_cond2_cout[30]),
	.dataa(hcnt[3]),
	.datab(hcnt_i_0[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_req_data_hor_cond2_cout[32])
);
defparam un5_req_data_hor_cond2_30_.lut_mask=16'h0020;
defparam un5_req_data_hor_cond2_30_.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb un5_req_data_hor_cond2_29_ (
	.cout(un5_req_data_hor_cond2_cout[29]),
	.dataa(hcnt[3]),
	.datab(hcnt_i_0[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_req_data_hor_cond2_cout[31])
);
defparam un5_req_data_hor_cond2_29_.lut_mask=16'h0020;
defparam un5_req_data_hor_cond2_29_.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb un5_req_data_hor_cond2_28_ (
	.combout(un5_req_data_hor_cond2_combout[28]),
	.cout(un5_req_data_hor_cond2_cout[28]),
	.dataa(hcnt[4]),
	.datab(hcnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_req_data_hor_cond2_cout[30])
);
defparam un5_req_data_hor_cond2_28_.lut_mask=16'h5a80;
defparam un5_req_data_hor_cond2_28_.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb un5_req_data_hor_cond2_27_ (
	.combout(un5_req_data_hor_cond2_combout[27]),
	.cout(un5_req_data_hor_cond2_cout[27]),
	.dataa(hcnt[4]),
	.datab(hcnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_req_data_hor_cond2_cout[29])
);
defparam un5_req_data_hor_cond2_27_.lut_mask=16'h6c80;
defparam un5_req_data_hor_cond2_27_.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb un5_req_data_hor_cond2_26_ (
	.combout(un5_req_data_hor_cond2_combout[26]),
	.cout(un5_req_data_hor_cond2_cout[26]),
	.dataa(hcnt[7]),
	.datab(hcnt_i_0[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_req_data_hor_cond2_cout[28])
);
defparam un5_req_data_hor_cond2_26_.lut_mask=16'hc320;
defparam un5_req_data_hor_cond2_26_.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb un5_req_data_hor_cond2_25_ (
	.combout(un5_req_data_hor_cond2_combout[25]),
	.cout(un5_req_data_hor_cond2_cout[25]),
	.dataa(hcnt[7]),
	.datab(hcnt_i_0[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_req_data_hor_cond2_cout[27])
);
defparam un5_req_data_hor_cond2_25_.lut_mask=16'h9a20;
defparam un5_req_data_hor_cond2_25_.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb un5_req_data_hor_cond2_24_ (
	.combout(un5_req_data_hor_cond2_combout[24]),
	.cout(un5_req_data_hor_cond2_cout[24]),
	.dataa(hcnt_i_0[9]),
	.datab(hcnt_i_0[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_req_data_hor_cond2_cout[26])
);
defparam un5_req_data_hor_cond2_24_.lut_mask=16'hc310;
defparam un5_req_data_hor_cond2_24_.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb un5_req_data_hor_cond2_23_ (
	.combout(un5_req_data_hor_cond2_combout[23]),
	.cout(un5_req_data_hor_cond2_cout[23]),
	.dataa(hcnt_i_0[9]),
	.datab(hcnt_i_0[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_req_data_hor_cond2_cout[25])
);
defparam un5_req_data_hor_cond2_23_.lut_mask=16'h6510;
defparam un5_req_data_hor_cond2_23_.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb un5_req_data_hor_cond2_22_ (
	.combout(un5_req_data_hor_cond2_combout[22]),
	.dataa(hcnt[10]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_req_data_hor_cond2_cout[24])
);
defparam un5_req_data_hor_cond2_22_.lut_mask=16'h5a5a;
defparam un5_req_data_hor_cond2_22_.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb un5_req_data_hor_cond2_21_ (
	.combout(un5_req_data_hor_cond2_combout[21]),
	.dataa(hcnt[10]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_req_data_hor_cond2_cout[23])
);
defparam un5_req_data_hor_cond2_21_.lut_mask=16'ha0a0;
defparam un5_req_data_hor_cond2_21_.sum_lutc_input="cin";
// @53:322
  cycloneii_lcell_comb un1_req_lines_cnt_1_sqmuxa_add0_cZ (
	.combout(un1_req_lines_cnt_1_sqmuxa_add0),
	.cout(un1_req_lines_cnt_1_sqmuxa_carry_0),
	.dataa(req_lines_cnt_i[0]),
	.datab(req_lines_cnt_1_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_req_lines_cnt_1_sqmuxa_add0_cZ.lut_mask=16'h6644;
defparam un1_req_lines_cnt_1_sqmuxa_add0_cZ.sum_lutc_input="cin";
// @53:322
  cycloneii_lcell_comb un1_req_lines_cnt_1_sqmuxa_add1_cZ (
	.combout(un1_req_lines_cnt_1_sqmuxa_add1),
	.cout(un1_req_lines_cnt_1_sqmuxa_carry_1),
	.dataa(req_lines_cnt_1_sqmuxa),
	.datab(req_lines_cnt[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_lines_cnt_1_sqmuxa_carry_0)
);
defparam un1_req_lines_cnt_1_sqmuxa_add1_cZ.lut_mask=16'h96e8;
defparam un1_req_lines_cnt_1_sqmuxa_add1_cZ.sum_lutc_input="cin";
// @53:322
  cycloneii_lcell_comb un1_req_lines_cnt_1_sqmuxa_add2_cZ (
	.combout(un1_req_lines_cnt_1_sqmuxa_add2),
	.cout(un1_req_lines_cnt_1_sqmuxa_carry_2),
	.dataa(req_lines_cnt_1_sqmuxa),
	.datab(req_lines_cnt[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_lines_cnt_1_sqmuxa_carry_1)
);
defparam un1_req_lines_cnt_1_sqmuxa_add2_cZ.lut_mask=16'h96e8;
defparam un1_req_lines_cnt_1_sqmuxa_add2_cZ.sum_lutc_input="cin";
// @53:322
  cycloneii_lcell_comb un1_req_lines_cnt_1_sqmuxa_add3_cZ (
	.combout(un1_req_lines_cnt_1_sqmuxa_add3),
	.cout(un1_req_lines_cnt_1_sqmuxa_carry_3),
	.dataa(req_lines_cnt_1_sqmuxa),
	.datab(req_lines_cnt[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_lines_cnt_1_sqmuxa_carry_2)
);
defparam un1_req_lines_cnt_1_sqmuxa_add3_cZ.lut_mask=16'h96e8;
defparam un1_req_lines_cnt_1_sqmuxa_add3_cZ.sum_lutc_input="cin";
// @53:322
  cycloneii_lcell_comb un1_req_lines_cnt_1_sqmuxa_add4_cZ (
	.combout(un1_req_lines_cnt_1_sqmuxa_add4),
	.cout(un1_req_lines_cnt_1_sqmuxa_carry_4),
	.dataa(req_lines_cnt_1_sqmuxa),
	.datab(req_lines_cnt[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_lines_cnt_1_sqmuxa_carry_3)
);
defparam un1_req_lines_cnt_1_sqmuxa_add4_cZ.lut_mask=16'h96e8;
defparam un1_req_lines_cnt_1_sqmuxa_add4_cZ.sum_lutc_input="cin";
// @53:322
  cycloneii_lcell_comb un1_req_lines_cnt_1_sqmuxa_add5_cZ (
	.combout(un1_req_lines_cnt_1_sqmuxa_add5),
	.cout(un1_req_lines_cnt_1_sqmuxa_carry_5),
	.dataa(req_lines_cnt_1_sqmuxa),
	.datab(req_lines_cnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_lines_cnt_1_sqmuxa_carry_4)
);
defparam un1_req_lines_cnt_1_sqmuxa_add5_cZ.lut_mask=16'h96e8;
defparam un1_req_lines_cnt_1_sqmuxa_add5_cZ.sum_lutc_input="cin";
// @53:322
  cycloneii_lcell_comb un1_req_lines_cnt_1_sqmuxa_add6_cZ (
	.combout(un1_req_lines_cnt_1_sqmuxa_add6),
	.cout(un1_req_lines_cnt_1_sqmuxa_carry_6),
	.dataa(req_lines_cnt_1_sqmuxa),
	.datab(req_lines_cnt[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_lines_cnt_1_sqmuxa_carry_5)
);
defparam un1_req_lines_cnt_1_sqmuxa_add6_cZ.lut_mask=16'h96e8;
defparam un1_req_lines_cnt_1_sqmuxa_add6_cZ.sum_lutc_input="cin";
// @53:322
  cycloneii_lcell_comb un1_req_lines_cnt_1_sqmuxa_add7_cZ (
	.combout(un1_req_lines_cnt_1_sqmuxa_add7),
	.cout(un1_req_lines_cnt_1_sqmuxa_carry_7),
	.dataa(req_lines_cnt_1_sqmuxa),
	.datab(req_lines_cnt[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_lines_cnt_1_sqmuxa_carry_6)
);
defparam un1_req_lines_cnt_1_sqmuxa_add7_cZ.lut_mask=16'h96e8;
defparam un1_req_lines_cnt_1_sqmuxa_add7_cZ.sum_lutc_input="cin";
// @53:322
  cycloneii_lcell_comb un1_req_lines_cnt_1_sqmuxa_add8_cZ (
	.combout(un1_req_lines_cnt_1_sqmuxa_add8),
	.cout(un1_req_lines_cnt_1_sqmuxa_carry_8),
	.dataa(req_lines_cnt_1_sqmuxa),
	.datab(req_lines_cnt[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_lines_cnt_1_sqmuxa_carry_7)
);
defparam un1_req_lines_cnt_1_sqmuxa_add8_cZ.lut_mask=16'h96e8;
defparam un1_req_lines_cnt_1_sqmuxa_add8_cZ.sum_lutc_input="cin";
// @53:322
  cycloneii_lcell_comb un1_req_lines_cnt_1_sqmuxa_add9_cZ (
	.combout(un1_req_lines_cnt_1_sqmuxa_add9),
	.dataa(req_lines_cnt_1_sqmuxa),
	.datab(req_lines_cnt[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_lines_cnt_1_sqmuxa_carry_8)
);
defparam un1_req_lines_cnt_1_sqmuxa_add9_cZ.lut_mask=16'h9696;
defparam un1_req_lines_cnt_1_sqmuxa_add9_cZ.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb un4_req_data_hor_cond1_32_ (
	.cout(un4_req_data_hor_cond1_cout[32]),
	.dataa(un6_hcnt_combout[31]),
	.datab(hcnt[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_req_data_hor_cond1_32_.lut_mask=16'h0022;
defparam un4_req_data_hor_cond1_32_.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb un4_req_data_hor_cond1_31_ (
	.combout(un4_req_data_hor_cond1_combout[31]),
	.cout(un4_req_data_hor_cond1_cout[31]),
	.dataa(un6_hcnt_combout[31]),
	.datab(hcnt[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_req_data_hor_cond1_31_.lut_mask=16'h9922;
defparam un4_req_data_hor_cond1_31_.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb un4_req_data_hor_cond1_30_ (
	.combout(un4_req_data_hor_cond1_combout[30]),
	.cout(un4_req_data_hor_cond1_cout[30]),
	.dataa(un6_hcnt_combout[30]),
	.datab(un6_hcnt_combout[29]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_req_data_hor_cond1_cout[32])
);
defparam un4_req_data_hor_cond1_30_.lut_mask=16'h5a80;
defparam un4_req_data_hor_cond1_30_.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb un4_req_data_hor_cond1_29_ (
	.combout(un4_req_data_hor_cond1_combout[29]),
	.cout(un4_req_data_hor_cond1_cout[29]),
	.dataa(un6_hcnt_combout[30]),
	.datab(un6_hcnt_combout[29]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_req_data_hor_cond1_cout[31])
);
defparam un4_req_data_hor_cond1_29_.lut_mask=16'h6c80;
defparam un4_req_data_hor_cond1_29_.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb un4_req_data_hor_cond1_28_ (
	.combout(un4_req_data_hor_cond1_combout[28]),
	.cout(un4_req_data_hor_cond1_cout[28]),
	.dataa(un6_hcnt_combout[28]),
	.datab(un6_hcnt_combout[27]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_req_data_hor_cond1_cout[30])
);
defparam un4_req_data_hor_cond1_28_.lut_mask=16'h5a80;
defparam un4_req_data_hor_cond1_28_.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb un4_req_data_hor_cond1_27_ (
	.combout(un4_req_data_hor_cond1_combout[27]),
	.cout(un4_req_data_hor_cond1_cout[27]),
	.dataa(un6_hcnt_combout[28]),
	.datab(un6_hcnt_combout[27]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_req_data_hor_cond1_cout[29])
);
defparam un4_req_data_hor_cond1_27_.lut_mask=16'h6c80;
defparam un4_req_data_hor_cond1_27_.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb un4_req_data_hor_cond1_26_ (
	.combout(un4_req_data_hor_cond1_combout[26]),
	.cout(un4_req_data_hor_cond1_cout[26]),
	.dataa(un6_hcnt_combout[26]),
	.datab(un6_hcnt_combout[25]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_req_data_hor_cond1_cout[28])
);
defparam un4_req_data_hor_cond1_26_.lut_mask=16'h5a80;
defparam un4_req_data_hor_cond1_26_.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb un4_req_data_hor_cond1_25_ (
	.combout(un4_req_data_hor_cond1_combout[25]),
	.cout(un4_req_data_hor_cond1_cout[25]),
	.dataa(un6_hcnt_combout[26]),
	.datab(un6_hcnt_combout[25]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_req_data_hor_cond1_cout[27])
);
defparam un4_req_data_hor_cond1_25_.lut_mask=16'h6c80;
defparam un4_req_data_hor_cond1_25_.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb un4_req_data_hor_cond1_24_ (
	.combout(un4_req_data_hor_cond1_combout[24]),
	.cout(un4_req_data_hor_cond1_cout[24]),
	.dataa(un6_hcnt_combout[24]),
	.datab(un6_hcnt_combout[23]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_req_data_hor_cond1_cout[26])
);
defparam un4_req_data_hor_cond1_24_.lut_mask=16'h5a80;
defparam un4_req_data_hor_cond1_24_.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb un4_req_data_hor_cond1_23_ (
	.combout(un4_req_data_hor_cond1_combout[23]),
	.cout(un4_req_data_hor_cond1_cout[23]),
	.dataa(un6_hcnt_combout[24]),
	.datab(un6_hcnt_combout[23]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_req_data_hor_cond1_cout[25])
);
defparam un4_req_data_hor_cond1_23_.lut_mask=16'h6c80;
defparam un4_req_data_hor_cond1_23_.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb un4_req_data_hor_cond1_22_ (
	.combout(un4_req_data_hor_cond1_combout[22]),
	.dataa(un6_hcnt_combout[22]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_req_data_hor_cond1_cout[24])
);
defparam un4_req_data_hor_cond1_22_.lut_mask=16'h5a5a;
defparam un4_req_data_hor_cond1_22_.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb un4_req_data_hor_cond1_21_ (
	.combout(un4_req_data_hor_cond1_combout[21]),
	.dataa(un6_hcnt_combout[22]),
	.datab(un6_hcnt_combout[21]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_req_data_hor_cond1_cout[23])
);
defparam un4_req_data_hor_cond1_21_.lut_mask=16'h6c6c;
defparam un4_req_data_hor_cond1_21_.sum_lutc_input="cin";
// @53:215
  cycloneii_lcell_comb un1_vesa_en_i_1_9_ (
	.combout(un1_vesa_en_i_1_combout[9]),
	.cout(un1_vesa_en_i_1_cout[9]),
	.dataa(un6_vesa_en_i_0_a2),
	.datab(vcnt_i[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_vesa_en_i_1_9_.lut_mask=16'h9922;
defparam un1_vesa_en_i_1_9_.sum_lutc_input="cin";
// @53:215
  cycloneii_lcell_comb un1_vesa_en_i_1_a_9_ (
	.cout(un1_vesa_en_i_1_a_cout[9]),
	.dataa(un6_vesa_en_i_0_a2),
	.datab(vcnt_i[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_vesa_en_i_1_a_9_.lut_mask=16'h0022;
defparam un1_vesa_en_i_1_a_9_.sum_lutc_input="cin";
// @53:215
  cycloneii_lcell_comb un1_vesa_en_i_1_8_ (
	.combout(un1_vesa_en_i_1_combout[8]),
	.cout(un1_vesa_en_i_1_cout[8]),
	.dataa(vcnt_i_0[2]),
	.datab(vcnt_i[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_vesa_en_i_1_a_cout[9])
);
defparam un1_vesa_en_i_1_8_.lut_mask=16'hc310;
defparam un1_vesa_en_i_1_8_.sum_lutc_input="cin";
// @53:215
  cycloneii_lcell_comb un1_vesa_en_i_1_7_ (
	.combout(un1_vesa_en_i_1_combout[7]),
	.cout(un1_vesa_en_i_1_cout[7]),
	.dataa(vcnt_i_0[2]),
	.datab(vcnt_i[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_vesa_en_i_1_cout[9])
);
defparam un1_vesa_en_i_1_7_.lut_mask=16'h6510;
defparam un1_vesa_en_i_1_7_.sum_lutc_input="cin";
// @53:215
  cycloneii_lcell_comb un1_vesa_en_i_1_6_ (
	.combout(un1_vesa_en_i_1_combout[6]),
	.cout(un1_vesa_en_i_1_cout[6]),
	.dataa(vcnt_i_0[4]),
	.datab(vcnt[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_vesa_en_i_1_cout[8])
);
defparam un1_vesa_en_i_1_6_.lut_mask=16'h3c40;
defparam un1_vesa_en_i_1_6_.sum_lutc_input="cin";
// @53:215
  cycloneii_lcell_comb un1_vesa_en_i_1_5_ (
	.combout(un1_vesa_en_i_1_combout[5]),
	.cout(un1_vesa_en_i_1_cout[5]),
	.dataa(vcnt_i_0[4]),
	.datab(vcnt[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_vesa_en_i_1_cout[7])
);
defparam un1_vesa_en_i_1_5_.lut_mask=16'h9540;
defparam un1_vesa_en_i_1_5_.sum_lutc_input="cin";
// @53:215
  cycloneii_lcell_comb un1_vesa_en_i_1_4_ (
	.combout(un1_vesa_en_i_1_combout[4]),
	.cout(un1_vesa_en_i_1_cout[4]),
	.dataa(vcnt_i[6]),
	.datab(vcnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_vesa_en_i_1_cout[6])
);
defparam un1_vesa_en_i_1_4_.lut_mask=16'h3c40;
defparam un1_vesa_en_i_1_4_.sum_lutc_input="cin";
// @53:215
  cycloneii_lcell_comb un1_vesa_en_i_1_3_ (
	.combout(un1_vesa_en_i_1_combout[3]),
	.cout(un1_vesa_en_i_1_cout[3]),
	.dataa(vcnt_i[6]),
	.datab(vcnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_vesa_en_i_1_cout[5])
);
defparam un1_vesa_en_i_1_3_.lut_mask=16'h9540;
defparam un1_vesa_en_i_1_3_.sum_lutc_input="cin";
// @53:215
  cycloneii_lcell_comb un1_vesa_en_i_1_2_ (
	.combout(un1_vesa_en_i_1_combout[2]),
	.cout(un1_vesa_en_i_1_cout[2]),
	.dataa(vcnt[7]),
	.datab(vcnt[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_vesa_en_i_1_cout[4])
);
defparam un1_vesa_en_i_1_2_.lut_mask=16'h5a80;
defparam un1_vesa_en_i_1_2_.sum_lutc_input="cin";
// @53:215
  cycloneii_lcell_comb un1_vesa_en_i_1_1_ (
	.combout(un1_vesa_en_i_1_combout[1]),
	.dataa(vcnt[7]),
	.datab(vcnt[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_vesa_en_i_1_cout[3])
);
defparam un1_vesa_en_i_1_1_.lut_mask=16'h6c6c;
defparam un1_vesa_en_i_1_1_.sum_lutc_input="cin";
// @53:215
  cycloneii_lcell_comb un1_vesa_en_i_1_0_ (
	.combout(un1_vesa_en_i_1_combout[0]),
	.dataa(vcnt_i[9]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_vesa_en_i_1_cout[2])
);
defparam un1_vesa_en_i_1_0_.lut_mask=16'ha5a5;
defparam un1_vesa_en_i_1_0_.sum_lutc_input="cin";
// @53:437
  cycloneii_lcell_comb blanking_signal_proc_un69_vesa_en_i_1 (
	.combout(un69_vesa_en_i_1),
	.dataa(blanking_ver_cond),
	.datab(blanking_hor_cond),
	.datac(VCC),
	.datad(VCC)
);
defparam blanking_signal_proc_un69_vesa_en_i_1.lut_mask=16'h1111;
defparam blanking_signal_proc_un69_vesa_en_i_1.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb vcnt_i_RNO_0_ (
	.combout(vcnt_7_0_0__g2),
	.dataa(vcnt_0_sqmuxa),
	.datab(un1_vesa_en_i_1_combout[9]),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_i_RNO_0_.lut_mask=16'hbbbb;
defparam vcnt_i_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb vcnt_i_RNO_1_ (
	.combout(vcnt_7_0_1__g2),
	.dataa(vcnt_0_sqmuxa),
	.datab(un1_vesa_en_i_1_combout[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_i_RNO_1_.lut_mask=16'hbbbb;
defparam vcnt_i_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb vcnt_i_0_RNO_2_ (
	.combout(vcnt_7_0_2__g2),
	.dataa(vcnt_0_sqmuxa),
	.datab(un1_vesa_en_i_1_combout[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_i_0_RNO_2_.lut_mask=16'hbbbb;
defparam vcnt_i_0_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb vcnt_i_0_RNO_4_ (
	.combout(vcnt_7_0_4__g2),
	.dataa(vcnt_0_sqmuxa),
	.datab(un1_vesa_en_i_1_combout[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_i_0_RNO_4_.lut_mask=16'hbbbb;
defparam vcnt_i_0_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb vcnt_i_RNO_6_ (
	.combout(vcnt_7_0_6__g2),
	.dataa(vcnt_0_sqmuxa),
	.datab(un1_vesa_en_i_1_combout[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_i_RNO_6_.lut_mask=16'hbbbb;
defparam vcnt_i_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb image_tx_en_i_RNO (
	.combout(image_tx_en_i_0_0_g0),
	.dataa(image_tx_en_i),
	.datab(image_tx_en_i_1_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam image_tx_en_i_RNO.lut_mask=16'heeee;
defparam image_tx_en_i_RNO.sum_lutc_input="datac";
// @53:351
  cycloneii_lcell_comb rgb_proc_un41_vesa_en_ilto9_i_a2_3 (
	.combout(un41_vesa_en_ilto9_i_a2_3),
	.dataa(vcnt_i_0[4]),
	.datab(vcnt[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam rgb_proc_un41_vesa_en_ilto9_i_a2_3.lut_mask=16'h4444;
defparam rgb_proc_un41_vesa_en_ilto9_i_a2_3.sum_lutc_input="datac";
// @53:404
  cycloneii_lcell_comb pic_enable_i_cZ (
	.combout(pic_enable_i),
	.dataa(image_tx_en_i),
	.datab(right_frame_rg_d1_0),
	.datac(VCC),
	.datad(VCC)
);
defparam pic_enable_i_cZ.lut_mask=16'h8888;
defparam pic_enable_i_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb hcnt_RNO_0_ (
	.combout(hcnt_5_0_0_g0_1),
	.dataa(hcnt[0]),
	.datab(right_frame_rg_d1_0),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_RNO_0_.lut_mask=16'h4444;
defparam hcnt_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb hcnt_i_0_RNO_9_ (
	.combout(hcnt_5_0_9__g2),
	.dataa(un6_hcnt_combout[23]),
	.datab(un3_vesa_en_i),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_i_0_RNO_9_.lut_mask=16'hdddd;
defparam hcnt_i_0_RNO_9_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb hcnt_i_0_RNO_8_ (
	.combout(hcnt_5_0_8__g2),
	.dataa(un6_hcnt_combout[24]),
	.datab(un3_vesa_en_i),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_i_0_RNO_8_.lut_mask=16'hdddd;
defparam hcnt_i_0_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb hcnt_i_0_RNO_6_ (
	.combout(hcnt_5_0_6__g2),
	.dataa(un6_hcnt_combout[26]),
	.datab(un3_vesa_en_i),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_i_0_RNO_6_.lut_mask=16'hdddd;
defparam hcnt_i_0_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb hcnt_i_0_RNO_2_ (
	.combout(hcnt_5_0_2__g2),
	.dataa(un6_hcnt_combout[30]),
	.datab(un3_vesa_en_i),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_i_0_RNO_2_.lut_mask=16'hdddd;
defparam hcnt_i_0_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb hcnt_i_0_RNO_1_ (
	.combout(hcnt_5_0_1__g2),
	.dataa(un6_hcnt_combout[31]),
	.datab(un3_vesa_en_i),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_i_0_RNO_1_.lut_mask=16'hdddd;
defparam hcnt_i_0_RNO_1_.sum_lutc_input="datac";
// @53:208
  cycloneii_lcell_comb counter_proc_un3_vesa_en_i_5 (
	.combout(un3_vesa_en_i_5),
	.dataa(hcnt[4]),
	.datab(hcnt[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam counter_proc_un3_vesa_en_i_5.lut_mask=16'h8888;
defparam counter_proc_un3_vesa_en_i_5.sum_lutc_input="datac";
// @53:274
  cycloneii_lcell_comb un6_lower_frame_i_sum1_cZ (
	.combout(un6_lower_frame_i_sum1),
	.dataa(lower_frame_3),
	.datab(lower_frame_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un6_lower_frame_i_sum1_cZ.lut_mask=16'h6666;
defparam un6_lower_frame_i_sum1_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb right_frame_i_RNO_6_ (
	.combout(un8_right_frame_i_sum1),
	.dataa(right_frame_1),
	.datab(right_frame_0),
	.datac(VCC),
	.datad(VCC)
);
defparam right_frame_i_RNO_6_.lut_mask=16'h6666;
defparam right_frame_i_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb right_frame_i_i_RNO_8_ (
	.combout(un8_right_frame_i_anc1),
	.dataa(right_frame_1),
	.datab(right_frame_0),
	.datac(VCC),
	.datad(VCC)
);
defparam right_frame_i_i_RNO_8_.lut_mask=16'heeee;
defparam right_frame_i_i_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb vcnt_i_RNO_9_ (
	.combout(vcnt_7_f0_0_9__g0),
	.dataa(right_frame_rg_d1_0),
	.datab(vcnt_0_sqmuxa),
	.datac(un1_vesa_en_i_1_combout[0]),
	.datad(VCC)
);
defparam vcnt_i_RNO_9_.lut_mask=16'hcece;
defparam vcnt_i_RNO_9_.sum_lutc_input="datac";
// @53:459
  cycloneii_lcell_comb blanking_cond_proc_blanking_ver_cond_1_0_a2_2 (
	.combout(blanking_ver_cond_1_0_a2_2),
	.dataa(vcnt[7]),
	.datab(vcnt[8]),
	.datac(vcnt_i[6]),
	.datad(vcnt_i[9])
);
defparam blanking_cond_proc_blanking_ver_cond_1_0_a2_2.lut_mask=16'h0001;
defparam blanking_cond_proc_blanking_ver_cond_1_0_a2_2.sum_lutc_input="datac";
// @53:351
  cycloneii_lcell_comb rgb_proc_un41_vesa_en_ilto9_i_a2 (
	.combout(un41_vesa_en_ilto9_i_a2),
	.dataa(vcnt[7]),
	.datab(vcnt[8]),
	.datac(vcnt_i[9]),
	.datad(VCC)
);
defparam rgb_proc_un41_vesa_en_ilto9_i_a2.lut_mask=16'h0e0e;
defparam rgb_proc_un41_vesa_en_ilto9_i_a2.sum_lutc_input="datac";
// @53:458
  cycloneii_lcell_comb blanking_cond_proc_blanking_hor_cond_1_0_o2 (
	.combout(blanking_hor_cond_1_0_o2),
	.dataa(hcnt[5]),
	.datab(hcnt_i_0[6]),
	.datac(hcnt[7]),
	.datad(VCC)
);
defparam blanking_cond_proc_blanking_hor_cond_1_0_o2.lut_mask=16'hfbfb;
defparam blanking_cond_proc_blanking_hor_cond_1_0_o2.sum_lutc_input="datac";
// @53:239
  cycloneii_lcell_comb hsync_proc_un25_hcnt_0_o2_1 (
	.combout(un25_hcnt_0_o2_1),
	.dataa(hcnt_i_0[1]),
	.datab(hcnt_i_0[2]),
	.datac(hcnt[0]),
	.datad(VCC)
);
defparam hsync_proc_un25_hcnt_0_o2_1.lut_mask=16'hefef;
defparam hsync_proc_un25_hcnt_0_o2_1.sum_lutc_input="datac";
// @53:211
  cycloneii_lcell_comb counter_proc_un6_vesa_en_i_0_o2_0 (
	.combout(un6_vesa_en_i_0_o2_0),
	.dataa(hcnt[3]),
	.datab(hcnt[4]),
	.datac(hcnt[5]),
	.datad(VCC)
);
defparam counter_proc_un6_vesa_en_i_0_o2_0.lut_mask=16'hfefe;
defparam counter_proc_un6_vesa_en_i_0_o2_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb right_frame_i_RNO_7_ (
	.combout(un8_right_frame_i_sum2),
	.dataa(right_frame_0),
	.datab(right_frame_1),
	.datac(VCC),
	.datad(VCC)
);
defparam right_frame_i_RNO_7_.lut_mask=16'h2222;
defparam right_frame_i_RNO_7_.sum_lutc_input="datac";
// @53:274
  cycloneii_lcell_comb un6_lower_frame_i_sum2_cZ (
	.combout(un6_lower_frame_i_sum2),
	.dataa(lower_frame_3),
	.datab(lower_frame_4),
	.datac(lower_frame_5),
	.datad(VCC)
);
defparam un6_lower_frame_i_sum2_cZ.lut_mask=16'h7878;
defparam un6_lower_frame_i_sum2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb vcnt_RNO_5_ (
	.combout(vcnt_7_5_0_g0),
	.dataa(right_frame_rg_d1_0),
	.datab(vcnt_0_sqmuxa),
	.datac(un1_vesa_en_i_1_combout[4]),
	.datad(VCC)
);
defparam vcnt_RNO_5_.lut_mask=16'h2020;
defparam vcnt_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb vcnt_RNO_3_ (
	.combout(vcnt_7_3_0_g0),
	.dataa(right_frame_rg_d1_0),
	.datab(vcnt_0_sqmuxa),
	.datac(un1_vesa_en_i_1_combout[6]),
	.datad(VCC)
);
defparam vcnt_RNO_3_.lut_mask=16'h2020;
defparam vcnt_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb blanking_ver_cond_RNO_0 (
	.combout(blanking_ver_cond_1_0_0_g0_0_tz),
	.dataa(vcnt_i_0[2]),
	.datab(vcnt[3]),
	.datac(vcnt_i_0[4]),
	.datad(VCC)
);
defparam blanking_ver_cond_RNO_0.lut_mask=16'hf2f2;
defparam blanking_ver_cond_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb hcnt_RNO_3_ (
	.combout(hcnt_5_3_0_g0),
	.dataa(right_frame_rg_d1_0),
	.datab(un6_hcnt_combout[29]),
	.datac(un3_vesa_en_i),
	.datad(VCC)
);
defparam hcnt_RNO_3_.lut_mask=16'h0808;
defparam hcnt_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb hcnt_RNO_4_ (
	.combout(hcnt_5_4_0_g0),
	.dataa(right_frame_rg_d1_0),
	.datab(un6_hcnt_combout[28]),
	.datac(un3_vesa_en_i),
	.datad(VCC)
);
defparam hcnt_RNO_4_.lut_mask=16'h0808;
defparam hcnt_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb hcnt_RNO_5_ (
	.combout(hcnt_5_5_0_g0),
	.dataa(right_frame_rg_d1_0),
	.datab(un6_hcnt_combout[27]),
	.datac(un3_vesa_en_i),
	.datad(VCC)
);
defparam hcnt_RNO_5_.lut_mask=16'h0808;
defparam hcnt_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb hcnt_RNO_7_ (
	.combout(hcnt_5_7_0_g0),
	.dataa(right_frame_rg_d1_0),
	.datab(un6_hcnt_combout[25]),
	.datac(un3_vesa_en_i),
	.datad(VCC)
);
defparam hcnt_RNO_7_.lut_mask=16'h0808;
defparam hcnt_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb hcnt_RNO_10_ (
	.combout(hcnt_5_10_0_g0),
	.dataa(right_frame_rg_d1_0),
	.datab(un6_hcnt_combout[22]),
	.datac(un3_vesa_en_i),
	.datad(VCC)
);
defparam hcnt_RNO_10_.lut_mask=16'h0808;
defparam hcnt_RNO_10_.sum_lutc_input="datac";
// @53:317
  cycloneii_lcell_comb req_lines_trigger_proc_un5_pic_enable_i_5 (
	.combout(un5_pic_enable_i_5),
	.dataa(req_lines_cnt[7]),
	.datab(req_lines_cnt[8]),
	.datac(req_lines_cnt[9]),
	.datad(req_lines_cnt_i[0])
);
defparam req_lines_trigger_proc_un5_pic_enable_i_5.lut_mask=16'h0001;
defparam req_lines_trigger_proc_un5_pic_enable_i_5.sum_lutc_input="datac";
// @53:317
  cycloneii_lcell_comb req_lines_trigger_proc_un5_pic_enable_i_6 (
	.combout(un5_pic_enable_i_6),
	.dataa(req_lines_cnt[3]),
	.datab(req_lines_cnt[4]),
	.datac(req_lines_cnt[5]),
	.datad(req_lines_cnt[6])
);
defparam req_lines_trigger_proc_un5_pic_enable_i_6.lut_mask=16'h0001;
defparam req_lines_trigger_proc_un5_pic_enable_i_6.sum_lutc_input="datac";
// @53:208
  cycloneii_lcell_comb counter_proc_un3_vesa_en_i_4 (
	.combout(un3_vesa_en_i_4),
	.dataa(hcnt[10]),
	.datab(hcnt[7]),
	.datac(hcnt_i_0[8]),
	.datad(hcnt_i_0[1])
);
defparam counter_proc_un3_vesa_en_i_4.lut_mask=16'h0020;
defparam counter_proc_un3_vesa_en_i_4.sum_lutc_input="datac";
// @53:312
  cycloneii_lcell_comb req_lines_trigger_proc_pic_enable_i_4 (
	.combout(pic_enable_i_4),
	.dataa(hcnt_i_0[1]),
	.datab(hcnt_i_0[9]),
	.datac(hcnt[5]),
	.datad(VCC)
);
defparam req_lines_trigger_proc_pic_enable_i_4.lut_mask=16'h2020;
defparam req_lines_trigger_proc_pic_enable_i_4.sum_lutc_input="datac";
// @53:312
  cycloneii_lcell_comb req_lines_trigger_proc_pic_enable_i_5 (
	.combout(pic_enable_i_5),
	.dataa(hcnt_i_0[6]),
	.datab(hcnt[7]),
	.datac(hcnt_i_0[2]),
	.datad(hcnt_i_0[8])
);
defparam req_lines_trigger_proc_pic_enable_i_5.lut_mask=16'h0020;
defparam req_lines_trigger_proc_pic_enable_i_5.sum_lutc_input="datac";
// @53:312
  cycloneii_lcell_comb req_lines_trigger_proc_pic_enable_i_6 (
	.combout(pic_enable_i_6),
	.dataa(hcnt[0]),
	.datab(hcnt[10]),
	.datac(hcnt[3]),
	.datad(hcnt[4])
);
defparam req_lines_trigger_proc_pic_enable_i_6.lut_mask=16'h0001;
defparam req_lines_trigger_proc_pic_enable_i_6.sum_lutc_input="datac";
// @53:211
  cycloneii_lcell_comb counter_proc_un6_vesa_en_i_0_a2_1 (
	.combout(un6_vesa_en_i_0_a2_1),
	.dataa(hcnt[7]),
	.datab(hcnt_i_0[6]),
	.datac(hcnt[0]),
	.datad(VCC)
);
defparam counter_proc_un6_vesa_en_i_0_a2_1.lut_mask=16'h0101;
defparam counter_proc_un6_vesa_en_i_0_a2_1.sum_lutc_input="datac";
// @53:212
  cycloneii_lcell_comb vcnt_0_sqmuxa_4_cZ (
	.combout(vcnt_0_sqmuxa_4),
	.dataa(vcnt_i[0]),
	.datab(vcnt_i[1]),
	.datac(vcnt[7]),
	.datad(vcnt_i_0[4])
);
defparam vcnt_0_sqmuxa_4_cZ.lut_mask=16'h0001;
defparam vcnt_0_sqmuxa_4_cZ.sum_lutc_input="datac";
// @53:212
  cycloneii_lcell_comb vcnt_0_sqmuxa_5_cZ (
	.combout(vcnt_0_sqmuxa_5),
	.dataa(vcnt[8]),
	.datab(vcnt_i[9]),
	.datac(vcnt[5]),
	.datad(vcnt_i[6])
);
defparam vcnt_0_sqmuxa_5_cZ.lut_mask=16'h0010;
defparam vcnt_0_sqmuxa_5_cZ.sum_lutc_input="datac";
// @53:265
  cycloneii_lcell_comb vsync_proc_un16_vesa_en_i_0_a2_1 (
	.combout(un16_vesa_en_i_0_a2_1),
	.dataa(vcnt_i[0]),
	.datab(vcnt_i[1]),
	.datac(vcnt_i_0[2]),
	.datad(vcnt[5])
);
defparam vsync_proc_un16_vesa_en_i_0_a2_1.lut_mask=16'h0078;
defparam vsync_proc_un16_vesa_en_i_0_a2_1.sum_lutc_input="datac";
// @53:458
  cycloneii_lcell_comb blanking_cond_proc_blanking_hor_cond_1_0_o3 (
	.combout(blanking_hor_cond_1_0_o3),
	.dataa(hcnt_i_0[1]),
	.datab(hcnt_i_0[2]),
	.datac(un3_vesa_en_i_5),
	.datad(blanking_hor_cond_1_0_o2)
);
defparam blanking_cond_proc_blanking_hor_cond_1_0_o3.lut_mask=16'hff10;
defparam blanking_cond_proc_blanking_hor_cond_1_0_o3.sum_lutc_input="datac";
// @53:274
  cycloneii_lcell_comb un6_lower_frame_i_sum3_cZ (
	.combout(un6_lower_frame_i_sum3),
	.dataa(lower_frame_3),
	.datab(lower_frame_4),
	.datac(lower_frame_5),
	.datad(lower_frame_6)
);
defparam un6_lower_frame_i_sum3_cZ.lut_mask=16'h07f8;
defparam un6_lower_frame_i_sum3_cZ.sum_lutc_input="datac";
// @53:349
  cycloneii_lcell_comb b_out_1_sqmuxa_8_0_cZ (
	.combout(b_out_1_sqmuxa_8_0),
	.dataa(vcnt[5]),
	.datab(vcnt_i[6]),
	.datac(vcnt_i[9]),
	.datad(un41_vesa_en_ilto9_i_a2_3)
);
defparam b_out_1_sqmuxa_8_0_cZ.lut_mask=16'hfcfd;
defparam b_out_1_sqmuxa_8_0_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb req_data_RNO (
	.combout(un22_pic_enable_i_0_g0),
	.dataa(req_data_hor_cond1),
	.datab(req_data_hor_cond2),
	.datac(req_data_ver_cond1),
	.datad(pic_enable_i)
);
defparam req_data_RNO.lut_mask=16'he000;
defparam req_data_RNO.sum_lutc_input="datac";
// @53:317
  cycloneii_lcell_comb req_lines_trigger_proc_un5_pic_enable_i_7 (
	.combout(un5_pic_enable_i_7),
	.dataa(req_lines_cnt[1]),
	.datab(req_lines_cnt[2]),
	.datac(un5_pic_enable_i_5),
	.datad(VCC)
);
defparam req_lines_trigger_proc_un5_pic_enable_i_7.lut_mask=16'h1010;
defparam req_lines_trigger_proc_un5_pic_enable_i_7.sum_lutc_input="datac";
// @53:208
  cycloneii_lcell_comb counter_proc_un3_vesa_en_i_6 (
	.combout(un3_vesa_en_i_6),
	.dataa(hcnt[0]),
	.datab(hcnt_i_0[9]),
	.datac(hcnt_i_0[2]),
	.datad(un3_vesa_en_i_4)
);
defparam counter_proc_un3_vesa_en_i_6.lut_mask=16'h0800;
defparam counter_proc_un3_vesa_en_i_6.sum_lutc_input="datac";
// @53:211
  cycloneii_lcell_comb counter_proc_un6_vesa_en_i_0_a2_3 (
	.combout(un6_vesa_en_i_0_a2_3),
	.dataa(hcnt_i_0[8]),
	.datab(hcnt_i_0[9]),
	.datac(hcnt[10]),
	.datad(un6_vesa_en_i_0_o2_0)
);
defparam counter_proc_un6_vesa_en_i_0_a2_3.lut_mask=16'h0001;
defparam counter_proc_un6_vesa_en_i_0_a2_3.sum_lutc_input="datac";
// @53:212
  cycloneii_lcell_comb vcnt_0_sqmuxa_6_cZ (
	.combout(vcnt_0_sqmuxa_6),
	.dataa(vcnt_i_0[2]),
	.datab(vcnt[3]),
	.datac(vcnt_0_sqmuxa_4),
	.datad(VCC)
);
defparam vcnt_0_sqmuxa_6_cZ.lut_mask=16'h2020;
defparam vcnt_0_sqmuxa_6_cZ.sum_lutc_input="datac";
// @53:349
  cycloneii_lcell_comb b_out_1_sqmuxa_9_2_cZ (
	.combout(b_out_1_sqmuxa_9_2),
	.dataa(hcnt[10]),
	.datab(image_tx_en_i),
	.datac(un41_vesa_en_ilto9_i_a2),
	.datad(vesa_data_valid)
);
defparam b_out_1_sqmuxa_9_2_cZ.lut_mask=16'h0400;
defparam b_out_1_sqmuxa_9_2_cZ.sum_lutc_input="datac";
// @53:349
  cycloneii_lcell_comb b_out_1_sqmuxa_8_cZ (
	.combout(b_out_1_sqmuxa_8),
	.dataa(hcnt_i_0[8]),
	.datab(hcnt_i_0[9]),
	.datac(blanking_hor_cond_1_0_o2),
	.datad(b_out_1_sqmuxa_8_0)
);
defparam b_out_1_sqmuxa_8_cZ.lut_mask=16'hef00;
defparam b_out_1_sqmuxa_8_cZ.sum_lutc_input="datac";
// @53:312
  cycloneii_lcell_comb req_lines_trigger_proc_pic_enable_i (
	.combout(pic_enable_i_0),
	.dataa(pic_enable_i),
	.datab(pic_enable_i_4),
	.datac(pic_enable_i_6),
	.datad(pic_enable_i_5)
);
defparam req_lines_trigger_proc_pic_enable_i.lut_mask=16'h8000;
defparam req_lines_trigger_proc_pic_enable_i.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb req_data_hor_cond1_RNO (
	.combout(req_data_hor_cond1_2_0_g0),
	.dataa(un4_req_data_hor_cond1_combout[22]),
	.datab(un4_req_data_hor_cond1_combout[21]),
	.datac(un18_req_data_hor_cond1lto11),
	.datad(lt9)
);
defparam req_data_hor_cond1_RNO.lut_mask=16'h0100;
defparam req_data_hor_cond1_RNO.sum_lutc_input="datac";
// @53:211
  cycloneii_lcell_comb counter_proc_un6_vesa_en_i_0_a2 (
	.combout(un6_vesa_en_i_0_a2),
	.dataa(hcnt_i_0[1]),
	.datab(hcnt_i_0[2]),
	.datac(un6_vesa_en_i_0_a2_1),
	.datad(un6_vesa_en_i_0_a2_3)
);
defparam counter_proc_un6_vesa_en_i_0_a2.lut_mask=16'h1000;
defparam counter_proc_un6_vesa_en_i_0_a2.sum_lutc_input="datac";
// @53:208
  cycloneii_lcell_comb counter_proc_un3_vesa_en_i (
	.combout(un3_vesa_en_i),
	.dataa(hcnt[5]),
	.datab(hcnt_i_0[6]),
	.datac(un3_vesa_en_i_5),
	.datad(un3_vesa_en_i_6)
);
defparam counter_proc_un3_vesa_en_i.lut_mask=16'h4000;
defparam counter_proc_un3_vesa_en_i.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb blanking_hor_cond_RNO (
	.combout(blanking_hor_cond_1_0_0_g0_0),
	.dataa(hcnt_i_0[8]),
	.datab(hcnt[10]),
	.datac(hcnt_i_0[9]),
	.datad(blanking_hor_cond_1_0_o3)
);
defparam blanking_hor_cond_RNO.lut_mask=16'h0180;
defparam blanking_hor_cond_RNO.sum_lutc_input="datac";
// @53:265
  cycloneii_lcell_comb image_tx_en_i_1_sqmuxa_cZ (
	.combout(image_tx_en_i_1_sqmuxa),
	.dataa(right_frame_rg_d1_0),
	.datab(un16_vesa_en_i_0_a2_1),
	.datac(blanking_ver_cond_1_0_a2_2),
	.datad(un41_vesa_en_ilto9_i_a2_3)
);
defparam image_tx_en_i_1_sqmuxa_cZ.lut_mask=16'hd555;
defparam image_tx_en_i_1_sqmuxa_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb hsync_RNO_0 (
	.combout(un25_hcnt_0_a2_0_g2_0),
	.dataa(hcnt_i_0[6]),
	.datab(hcnt[7]),
	.datac(un6_vesa_en_i_0_o2_0),
	.datad(un25_hcnt_0_o2_1)
);
defparam hsync_RNO_0.lut_mask=16'h9c99;
defparam hsync_RNO_0.sum_lutc_input="datac";
// @53:274
  cycloneii_lcell_comb un6_lower_frame_i_sum4_cZ (
	.combout(un6_lower_frame_i_sum4),
	.dataa(lower_frame_6),
	.datab(lower_frame_7),
	.datac(un6_lower_frame_i_sum3),
	.datad(VCC)
);
defparam un6_lower_frame_i_sum4_cZ.lut_mask=16'hc6c6;
defparam un6_lower_frame_i_sum4_cZ.sum_lutc_input="datac";
// @53:274
  cycloneii_lcell_comb un6_lower_frame_i_anc4_cZ (
	.combout(un6_lower_frame_i_anc4),
	.dataa(lower_frame_6),
	.datab(lower_frame_7),
	.datac(un6_lower_frame_i_sum3),
	.datad(VCC)
);
defparam un6_lower_frame_i_anc4_cZ.lut_mask=16'hcece;
defparam un6_lower_frame_i_anc4_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb blanking_ver_cond_RNO (
	.combout(blanking_ver_cond_1_0_0_g0),
	.dataa(vcnt[5]),
	.datab(blanking_ver_cond_1_0_a2_2),
	.datac(un41_vesa_en_ilto9_i_a2_3),
	.datad(blanking_ver_cond_1_0_0_g0_0_tz)
);
defparam blanking_ver_cond_RNO.lut_mask=16'hc840;
defparam blanking_ver_cond_RNO.sum_lutc_input="datac";
// @53:212
  cycloneii_lcell_comb vcnt_0_sqmuxa_cZ (
	.combout(vcnt_0_sqmuxa),
	.dataa(vcnt_0_sqmuxa_5),
	.datab(vcnt_0_sqmuxa_6),
	.datac(un6_vesa_en_i_0_a2),
	.datad(VCC)
);
defparam vcnt_0_sqmuxa_cZ.lut_mask=16'h8080;
defparam vcnt_0_sqmuxa_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb vsync_i_RNO (
	.combout(image_tx_en_i_0_sqmuxa_0_g0),
	.dataa(right_frame_rg_d1_0),
	.datab(un16_vesa_en_i_0_a2_1),
	.datac(blanking_ver_cond_1_0_a2_2),
	.datad(un41_vesa_en_ilto9_i_a2_3)
);
defparam vsync_i_RNO.lut_mask=16'h8000;
defparam vsync_i_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb req_lines_trigger_proc_un5_pic_enable_i_6_RNICLEP (
	.combout(req_lines_cnt_4_0_0__g1_i),
	.dataa(vsync_i),
	.datab(un5_pic_enable_i_6),
	.datac(un5_pic_enable_i_7),
	.datad(pic_enable_i_0)
);
defparam req_lines_trigger_proc_un5_pic_enable_i_6_RNICLEP.lut_mask=16'h15ff;
defparam req_lines_trigger_proc_un5_pic_enable_i_6_RNICLEP.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb hsync_RNO (
	.combout(un25_hcnt_0_a2_0_g0),
	.dataa(hcnt_i_0[8]),
	.datab(hcnt_i_0[9]),
	.datac(hcnt[10]),
	.datad(un25_hcnt_0_a2_0_g2_0)
);
defparam hsync_RNO.lut_mask=16'h0100;
defparam hsync_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb req_ln_trig_RNO (
	.combout(pixels_req_1_sqmuxa_0_g0),
	.dataa(vsync_i),
	.datab(un5_pic_enable_i_6),
	.datac(un5_pic_enable_i_7),
	.datad(pic_enable_i_0)
);
defparam req_ln_trig_RNO.lut_mask=16'h4000;
defparam req_ln_trig_RNO.sum_lutc_input="datac";
// @53:349
  cycloneii_lcell_comb b_out_1_sqmuxa_9_cZ (
	.combout(b_out_1_sqmuxa_9),
	.dataa(b_out_1_sqmuxa_9_2),
	.datab(lt9_0),
	.datac(lt9_1),
	.datad(b_out_1_sqmuxa_1)
);
defparam b_out_1_sqmuxa_9_cZ.lut_mask=16'h0200;
defparam b_out_1_sqmuxa_9_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_0_ (
	.combout(b_out_4_0_0__g0_0),
	.dataa(dc_fifo_dout_0),
	.datab(b_out_0_0),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam b_out_RNO_0_.lut_mask=16'hca00;
defparam b_out_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_6_ (
	.combout(g_out_4_0_6__g0_0),
	.dataa(dc_fifo_dout_6),
	.datab(g_out_0_6),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam g_out_RNO_6_.lut_mask=16'hca00;
defparam g_out_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_7_ (
	.combout(g_out_4_0_7__g0_0),
	.dataa(dc_fifo_dout_7),
	.datab(g_out_0_7),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam g_out_RNO_7_.lut_mask=16'hca00;
defparam g_out_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_2_ (
	.combout(r_out_5_0_2__g0_0),
	.dataa(dc_fifo_dout_2),
	.datab(r_out_0_2),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam r_out_RNO_2_.lut_mask=16'hca00;
defparam r_out_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_7_ (
	.combout(b_out_4_0_7__g0_0),
	.dataa(dc_fifo_dout_7),
	.datab(b_out_0_7),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam b_out_RNO_7_.lut_mask=16'hca00;
defparam b_out_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_5_ (
	.combout(g_out_4_0_5__g0_0),
	.dataa(dc_fifo_dout_5),
	.datab(g_out_0_5),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam g_out_RNO_5_.lut_mask=16'hca00;
defparam g_out_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_3_ (
	.combout(g_out_4_0_3__g0_0),
	.dataa(dc_fifo_dout_3),
	.datab(g_out_0_3),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam g_out_RNO_3_.lut_mask=16'hca00;
defparam g_out_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_0_ (
	.combout(g_out_4_0_0__g0_0),
	.dataa(dc_fifo_dout_0),
	.datab(g_out_0_0),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam g_out_RNO_0_.lut_mask=16'hca00;
defparam g_out_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_1_ (
	.combout(g_out_4_0_1__g0_0),
	.dataa(dc_fifo_dout_1),
	.datab(g_out_0_1),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam g_out_RNO_1_.lut_mask=16'hca00;
defparam g_out_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_4_ (
	.combout(r_out_5_0_4__g0_0),
	.dataa(dc_fifo_dout_4),
	.datab(r_out_0_4),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam r_out_RNO_4_.lut_mask=16'hca00;
defparam r_out_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_6_ (
	.combout(r_out_5_0_6__g0_0),
	.dataa(dc_fifo_dout_6),
	.datab(r_out_0_6),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam r_out_RNO_6_.lut_mask=16'hca00;
defparam r_out_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_1_ (
	.combout(b_out_4_0_1__g0_0),
	.dataa(dc_fifo_dout_1),
	.datab(b_out_0_1),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam b_out_RNO_1_.lut_mask=16'hca00;
defparam b_out_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_5_ (
	.combout(r_out_5_0_5__g0_0),
	.dataa(dc_fifo_dout_5),
	.datab(r_out_0_5),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam r_out_RNO_5_.lut_mask=16'hca00;
defparam r_out_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_2_ (
	.combout(b_out_4_0_2__g0_0),
	.dataa(dc_fifo_dout_2),
	.datab(b_out_0_2),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam b_out_RNO_2_.lut_mask=16'hca00;
defparam b_out_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_1_ (
	.combout(r_out_5_0_1__g0_0),
	.dataa(dc_fifo_dout_1),
	.datab(r_out_0_1),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam r_out_RNO_1_.lut_mask=16'hca00;
defparam r_out_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_7_ (
	.combout(r_out_5_0_7__g0_0),
	.dataa(dc_fifo_dout_7),
	.datab(r_out_0_7),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam r_out_RNO_7_.lut_mask=16'hca00;
defparam r_out_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_4_ (
	.combout(g_out_4_0_4__g0_0),
	.dataa(dc_fifo_dout_4),
	.datab(g_out_0_4),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam g_out_RNO_4_.lut_mask=16'hca00;
defparam g_out_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_3_ (
	.combout(b_out_4_0_3__g0_0),
	.dataa(dc_fifo_dout_3),
	.datab(b_out_0_3),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam b_out_RNO_3_.lut_mask=16'hca00;
defparam b_out_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_4_ (
	.combout(b_out_4_0_4__g0_0),
	.dataa(dc_fifo_dout_4),
	.datab(b_out_0_4),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam b_out_RNO_4_.lut_mask=16'hca00;
defparam b_out_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_3_ (
	.combout(r_out_5_0_3__g0_0),
	.dataa(dc_fifo_dout_3),
	.datab(r_out_0_3),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam r_out_RNO_3_.lut_mask=16'hca00;
defparam r_out_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_2_ (
	.combout(g_out_4_0_2__g0_0),
	.dataa(dc_fifo_dout_2),
	.datab(g_out_0_2),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam g_out_RNO_2_.lut_mask=16'hca00;
defparam g_out_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_0_ (
	.combout(r_out_5_0_0__g0_0),
	.dataa(dc_fifo_dout_0),
	.datab(r_out_0_0),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam r_out_RNO_0_.lut_mask=16'hca00;
defparam r_out_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_6_ (
	.combout(b_out_4_0_6__g0_0),
	.dataa(dc_fifo_dout_6),
	.datab(b_out_0_6),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam b_out_RNO_6_.lut_mask=16'hca00;
defparam b_out_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_5_ (
	.combout(b_out_4_0_5__g0_0),
	.dataa(dc_fifo_dout_5),
	.datab(b_out_0_5),
	.datac(vesa_mux_d2),
	.datad(b_out_1_sqmuxa_8)
);
defparam b_out_RNO_5_.lut_mask=16'hca00;
defparam b_out_RNO_5_.sum_lutc_input="datac";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un18_req_data_hor_cond1lto11 (
	.combout(un18_req_data_hor_cond1lto11),
	.dataa(un5_req_data_hor_cond2_combout[22]),
	.datab(un5_req_data_hor_cond2_combout[21]),
	.datac(VCC),
	.datad(VCC),
	.cin(N_10)
);
defparam req_data_cond_proc_un18_req_data_hor_cond1lto11.lut_mask=16'h1010;
defparam req_data_cond_proc_un18_req_data_hor_cond1lto11.sum_lutc_input="cin";
// @53:349
  cycloneii_lcell_comb b_out_1_sqmuxa_1_cZ (
	.combout(b_out_1_sqmuxa_1),
	.dataa(lt9_2),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(N_10_1)
);
defparam b_out_1_sqmuxa_1_cZ.lut_mask=16'h0505;
defparam b_out_1_sqmuxa_1_cZ.sum_lutc_input="cin";
// @53:312
  cycloneii_lcell_comb req_lines_cnt_1_sqmuxa_cZ (
	.combout(req_lines_cnt_1_sqmuxa),
	.dataa(lt9_2),
	.datab(pic_enable_i_0),
	.datac(VCC),
	.datad(VCC),
	.cin(N_10_0)
);
defparam req_lines_cnt_1_sqmuxa_cZ.lut_mask=16'h4040;
defparam req_lines_cnt_1_sqmuxa_cZ.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb req_data_cond_proc_un11_req_data_hor_cond2_add6_term (
	.combout(un11_req_data_hor_cond2),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_req_data_hor_cond2_add6_cout)
);
defparam req_data_cond_proc_un11_req_data_hor_cond2_add6_term.lut_mask=16'hf0f0;
defparam req_data_cond_proc_un11_req_data_hor_cond2_add6_term.sum_lutc_input="cin";
// @53:420
  cycloneii_lcell_comb req_data_cond_proc_un11_req_data_hor_cond2_0_add7_term (
	.combout(un11_req_data_hor_cond2_0[8]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_req_data_hor_cond2_0_add7_cout)
);
defparam req_data_cond_proc_un11_req_data_hor_cond2_0_add7_term.lut_mask=16'hf0f0;
defparam req_data_cond_proc_un11_req_data_hor_cond2_0_add7_term.sum_lutc_input="cin";
// @53:419
  cycloneii_lcell_comb req_data_cond_proc_un7_req_data_hor_cond1_lt1_start (
	.cout(lt1_start_cout),
	.dataa(hcnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt1_start.lut_mask=16'h00aa;
defparam req_data_cond_proc_un7_req_data_hor_cond1_lt1_start.sum_lutc_input="cin";
  assign  right_frame_rg_d1_0_i = ~ right_frame_rg_d1_0;
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  req_lines_cnt_4_0_0__g1_i_i = ~ req_lines_cnt_4_0_0__g1_i;
  assign  b_out_1_sqmuxa_9_i = ~ b_out_1_sqmuxa_9;
endmodule /* vesa_gen_ctrl */

// VQM4.1+ 
module synthetic_frame_generator (
  upper_frame_i_RNI24Q5_0,
  upper_frame_i_RNI54Q5_0,
  lower_frame_1_0,
  right_frame_1_0,
  right_frame_1_1,
  left_frame_i_0,
  upper_frame_i_3,
  g_out_0,
  g_out_1,
  g_out_2,
  g_out_3,
  g_out_4,
  g_out_5,
  g_out_6,
  g_out_7,
  r_out_0,
  r_out_1,
  r_out_2,
  r_out_3,
  r_out_4,
  r_out_5,
  r_out_6,
  r_out_7,
  b_out_0,
  b_out_1,
  b_out_2,
  b_out_3,
  b_out_4,
  b_out_5,
  b_out_6,
  b_out_7,
  vsync_i,
  hsync,
  req_data,
  data_valid,
  sync_rst_out,
  clk_40_c
)
;
output upper_frame_i_RNI24Q5_0 ;
output upper_frame_i_RNI54Q5_0 ;
output lower_frame_1_0 ;
output right_frame_1_0 ;
output right_frame_1_1 ;
output left_frame_i_0 ;
output upper_frame_i_3 ;
output g_out_0 ;
output g_out_1 ;
output g_out_2 ;
output g_out_3 ;
output g_out_4 ;
output g_out_5 ;
output g_out_6 ;
output g_out_7 ;
output r_out_0 ;
output r_out_1 ;
output r_out_2 ;
output r_out_3 ;
output r_out_4 ;
output r_out_5 ;
output r_out_6 ;
output r_out_7 ;
output b_out_0 ;
output b_out_1 ;
output b_out_2 ;
output b_out_3 ;
output b_out_4 ;
output b_out_5 ;
output b_out_6 ;
output b_out_7 ;
input vsync_i ;
input hsync ;
input req_data ;
output data_valid ;
input sync_rst_out ;
input clk_40_c ;
wire upper_frame_i_RNI24Q5_0 ;
wire upper_frame_i_RNI54Q5_0 ;
wire lower_frame_1_0 ;
wire right_frame_1_0 ;
wire right_frame_1_1 ;
wire left_frame_i_0 ;
wire upper_frame_i_3 ;
wire g_out_0 ;
wire g_out_1 ;
wire g_out_2 ;
wire g_out_3 ;
wire g_out_4 ;
wire g_out_5 ;
wire g_out_6 ;
wire g_out_7 ;
wire r_out_0 ;
wire r_out_1 ;
wire r_out_2 ;
wire r_out_3 ;
wire r_out_4 ;
wire r_out_5 ;
wire r_out_6 ;
wire r_out_7 ;
wire b_out_0 ;
wire b_out_1 ;
wire b_out_2 ;
wire b_out_3 ;
wire b_out_4 ;
wire b_out_5 ;
wire b_out_6 ;
wire b_out_7 ;
wire vsync_i ;
wire hsync ;
wire req_data ;
wire data_valid ;
wire sync_rst_out ;
wire clk_40_c ;
wire [9:0] hcnt;
wire [8:0] vcnt;
wire [26:0] frame_cnt;
wire [31:6] un9_frame_cnt_combout;
wire [0:0] frame_cnt_RNO;
wire [2:0] frame_state;
wire [3:3] upper_frame_i;
wire [1:1] frame_state_ns_0_x2_0;
wire [32:8] un9_frame_cnt_cout;
wire hcnt_lm0_x ;
wire r_137_0_g2_i ;
wire hcnt_lm1_x ;
wire hcnt_lm2_x ;
wire hcnt_lm3_x ;
wire hcnt_lm4_x ;
wire hcnt_lm5_x ;
wire hcnt_lm6_x ;
wire hcnt_lm7_x ;
wire vcnt_lm0_x ;
wire un1_vsync ;
wire vcnt_lm1_x ;
wire vcnt_lm2_x ;
wire vcnt_lm3_x ;
wire vcnt_lm4_x ;
wire vcnt_lm5_x ;
wire vcnt_lm6_x ;
wire vcnt_lm7_x ;
wire un5_frame_cnt ;
wire vcnt_lm8_x ;
wire hcnt_lm8_x ;
wire hcnt_lm9_x ;
wire upper_frame_1_0_2__g1_0 ;
wire frame_flag ;
wire frame_state_0_0_2__g1 ;
wire b_out_3_0_7__g0 ;
wire b_out_3_0_6__g0 ;
wire b_out_3_0_5__g0 ;
wire b_out_3_0_4__g0 ;
wire b_out_3_0_3__g0 ;
wire b_out_3_0_2__g0 ;
wire b_out_3_0_1__g0 ;
wire b_out_3_0_0__g0 ;
wire r_out_4_0_7__g0 ;
wire r_out_4_0_6__g0 ;
wire r_out_4_0_5__g0 ;
wire r_out_4_0_4__g0 ;
wire r_out_4_0_3__g0 ;
wire r_out_4_0_2__g0 ;
wire r_out_4_0_1__g0 ;
wire r_out_4_0_0__g0 ;
wire g_out_3_0_7__g0 ;
wire g_out_3_0_6__g0 ;
wire g_out_3_0_5__g0 ;
wire g_out_3_0_4__g0 ;
wire g_out_3_0_3__g0 ;
wire g_out_3_0_2__g0 ;
wire g_out_3_0_1__g0 ;
wire g_out_3_0_0__g0 ;
wire upper_frame_1_0_6__g1 ;
wire left_frame_1_0_5__g1 ;
wire upper_frame_1_0_2__g1 ;
wire frame_state_0_0_1__g0_0 ;
wire vcnt_c0_combout ;
wire vcnt_c0_cout ;
wire vcnt_c1_combout ;
wire vcnt_c1_cout ;
wire vcnt_c2_combout ;
wire vcnt_c2_cout ;
wire vcnt_c3_combout ;
wire vcnt_c3_cout ;
wire vcnt_c4_combout ;
wire vcnt_c4_cout ;
wire vcnt_c5_combout ;
wire vcnt_c5_cout ;
wire vcnt_c6_combout ;
wire vcnt_c6_cout ;
wire vcnt_c7_combout ;
wire vcnt_c7_cout ;
wire vcnt_c8_combout ;
wire hcnt_c0_combout ;
wire hcnt_c0_cout ;
wire VCC ;
wire hcnt_c1_combout ;
wire hcnt_c1_cout ;
wire hcnt_c2_combout ;
wire hcnt_c2_cout ;
wire hcnt_c3_combout ;
wire hcnt_c3_cout ;
wire hcnt_c4_combout ;
wire hcnt_c4_cout ;
wire hcnt_c5_combout ;
wire hcnt_c5_cout ;
wire hcnt_c6_combout ;
wire hcnt_c6_cout ;
wire hcnt_c7_combout ;
wire hcnt_c7_cout ;
wire hcnt_c8_combout ;
wire hcnt_c8_cout ;
wire hcnt_c9_combout ;
wire un7_r_out_add0 ;
wire un7_r_out_carry_0 ;
wire un7_r_out_add1 ;
wire un7_r_out_carry_1 ;
wire un7_r_out_add2 ;
wire un7_r_out_carry_2 ;
wire un7_r_out_add3 ;
wire un7_r_out_carry_3 ;
wire un7_r_out_add4 ;
wire un7_r_out_carry_4 ;
wire un7_r_out_add5 ;
wire un7_r_out_carry_5 ;
wire un7_r_out_add6 ;
wire un7_r_out_carry_6 ;
wire un7_r_out_add7 ;
wire un1_vsync_1_combout ;
wire un6_req_datalt5_4 ;
wire un12_hcntlto9 ;
wire un1_req_data ;
wire un1_req_data_1 ;
wire un6_req_datalto9 ;
wire un2_hsync_1 ;
wire un2_hsync_2 ;
wire un5_frame_cnt_13 ;
wire un5_frame_cnt_14 ;
wire un5_frame_cnt_15 ;
wire un5_frame_cnt_16 ;
wire un5_frame_cnt_17 ;
wire un5_frame_cnt_18 ;
wire vcnt_1_sqmuxa_2 ;
wire un5_frame_cnt_19 ;
wire un6_req_datalto6 ;
wire un12_req_datalto8_1 ;
wire un2_hsync ;
wire un5_frame_cnt_22 ;
wire un1_req_data_a ;
wire un1_req_data_1_a ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire GND ;
wire sync_rst_out_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
  cycloneii_lcell_ff hcnt_0_ (
	.regout(hcnt[0]),
	.datain(hcnt_lm0_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_137_0_g2_i)
);
  cycloneii_lcell_ff hcnt_1_ (
	.regout(hcnt[1]),
	.datain(hcnt_lm1_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_137_0_g2_i)
);
  cycloneii_lcell_ff hcnt_2_ (
	.regout(hcnt[2]),
	.datain(hcnt_lm2_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_137_0_g2_i)
);
  cycloneii_lcell_ff hcnt_3_ (
	.regout(hcnt[3]),
	.datain(hcnt_lm3_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_137_0_g2_i)
);
  cycloneii_lcell_ff hcnt_4_ (
	.regout(hcnt[4]),
	.datain(hcnt_lm4_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_137_0_g2_i)
);
  cycloneii_lcell_ff hcnt_5_ (
	.regout(hcnt[5]),
	.datain(hcnt_lm5_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_137_0_g2_i)
);
  cycloneii_lcell_ff hcnt_6_ (
	.regout(hcnt[6]),
	.datain(hcnt_lm6_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_137_0_g2_i)
);
  cycloneii_lcell_ff hcnt_7_ (
	.regout(hcnt[7]),
	.datain(hcnt_lm7_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_137_0_g2_i)
);
  cycloneii_lcell_ff vcnt_0_ (
	.regout(vcnt[0]),
	.datain(vcnt_lm0_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_vsync)
);
  cycloneii_lcell_ff vcnt_1_ (
	.regout(vcnt[1]),
	.datain(vcnt_lm1_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_vsync)
);
  cycloneii_lcell_ff vcnt_2_ (
	.regout(vcnt[2]),
	.datain(vcnt_lm2_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_vsync)
);
  cycloneii_lcell_ff vcnt_3_ (
	.regout(vcnt[3]),
	.datain(vcnt_lm3_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_vsync)
);
  cycloneii_lcell_ff vcnt_4_ (
	.regout(vcnt[4]),
	.datain(vcnt_lm4_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_vsync)
);
  cycloneii_lcell_ff vcnt_5_ (
	.regout(vcnt[5]),
	.datain(vcnt_lm5_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_vsync)
);
  cycloneii_lcell_ff vcnt_6_ (
	.regout(vcnt[6]),
	.datain(vcnt_lm6_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_vsync)
);
  cycloneii_lcell_ff vcnt_7_ (
	.regout(vcnt[7]),
	.datain(vcnt_lm7_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_vsync)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_26_ (
	.regout(frame_cnt[26]),
	.datain(un9_frame_cnt_combout[6]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(un5_frame_cnt),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_25_ (
	.regout(frame_cnt[25]),
	.datain(un9_frame_cnt_combout[7]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(un5_frame_cnt),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_24_ (
	.regout(frame_cnt[24]),
	.datain(un9_frame_cnt_combout[8]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(un5_frame_cnt),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_23_ (
	.regout(frame_cnt[23]),
	.datain(un9_frame_cnt_combout[9]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_22_ (
	.regout(frame_cnt[22]),
	.datain(un9_frame_cnt_combout[10]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_21_ (
	.regout(frame_cnt[21]),
	.datain(un9_frame_cnt_combout[11]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(un5_frame_cnt),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_20_ (
	.regout(frame_cnt[20]),
	.datain(un9_frame_cnt_combout[12]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_19_ (
	.regout(frame_cnt[19]),
	.datain(un9_frame_cnt_combout[13]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_18_ (
	.regout(frame_cnt[18]),
	.datain(un9_frame_cnt_combout[14]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(un5_frame_cnt),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_17_ (
	.regout(frame_cnt[17]),
	.datain(un9_frame_cnt_combout[15]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(un5_frame_cnt),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_16_ (
	.regout(frame_cnt[16]),
	.datain(un9_frame_cnt_combout[16]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(un5_frame_cnt),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_15_ (
	.regout(frame_cnt[15]),
	.datain(un9_frame_cnt_combout[17]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_14_ (
	.regout(frame_cnt[14]),
	.datain(un9_frame_cnt_combout[18]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_13_ (
	.regout(frame_cnt[13]),
	.datain(un9_frame_cnt_combout[19]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_12_ (
	.regout(frame_cnt[12]),
	.datain(un9_frame_cnt_combout[20]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_11_ (
	.regout(frame_cnt[11]),
	.datain(un9_frame_cnt_combout[21]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(un5_frame_cnt),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_10_ (
	.regout(frame_cnt[10]),
	.datain(un9_frame_cnt_combout[22]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(un5_frame_cnt),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_9_ (
	.regout(frame_cnt[9]),
	.datain(un9_frame_cnt_combout[23]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(un5_frame_cnt),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_8_ (
	.regout(frame_cnt[8]),
	.datain(un9_frame_cnt_combout[24]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_7_ (
	.regout(frame_cnt[7]),
	.datain(un9_frame_cnt_combout[25]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_6_ (
	.regout(frame_cnt[6]),
	.datain(un9_frame_cnt_combout[26]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_5_ (
	.regout(frame_cnt[5]),
	.datain(un9_frame_cnt_combout[27]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_4_ (
	.regout(frame_cnt[4]),
	.datain(un9_frame_cnt_combout[28]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_3_ (
	.regout(frame_cnt[3]),
	.datain(un9_frame_cnt_combout[29]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_2_ (
	.regout(frame_cnt[2]),
	.datain(un9_frame_cnt_combout[30]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_1_ (
	.regout(frame_cnt[1]),
	.datain(un9_frame_cnt_combout[31]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_cnt_0_ (
	.regout(frame_cnt[0]),
	.datain(frame_cnt_RNO[0]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(un5_frame_cnt),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:166
  cycloneii_lcell_ff vcnt_8_ (
	.regout(vcnt[8]),
	.datain(vcnt_lm8_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_vsync)
);
// @47:166
  cycloneii_lcell_ff hcnt_8_ (
	.regout(hcnt[8]),
	.datain(hcnt_lm8_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_137_0_g2_i)
);
// @47:166
  cycloneii_lcell_ff hcnt_9_ (
	.regout(hcnt[9]),
	.datain(hcnt_lm9_x),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_137_0_g2_i)
);
// @47:107
  cycloneii_lcell_ff frame_state_0_ (
	.regout(frame_state[0]),
	.datain(upper_frame_1_0_2__g1_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(frame_flag)
);
// @47:107
  cycloneii_lcell_ff frame_state_2_ (
	.regout(frame_state[2]),
	.datain(frame_state_0_0_2__g1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(frame_flag)
);
// @47:206
  cycloneii_lcell_ff b_out_7_ (
	.regout(b_out_7),
	.datain(b_out_3_0_7__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff b_out_6_ (
	.regout(b_out_6),
	.datain(b_out_3_0_6__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff b_out_5_ (
	.regout(b_out_5),
	.datain(b_out_3_0_5__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff b_out_4_ (
	.regout(b_out_4),
	.datain(b_out_3_0_4__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff b_out_3_ (
	.regout(b_out_3),
	.datain(b_out_3_0_3__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff b_out_2_ (
	.regout(b_out_2),
	.datain(b_out_3_0_2__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff b_out_1_ (
	.regout(b_out_1),
	.datain(b_out_3_0_1__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff b_out_0_ (
	.regout(b_out_0),
	.datain(b_out_3_0_0__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff r_out_7_ (
	.regout(r_out_7),
	.datain(r_out_4_0_7__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff r_out_6_ (
	.regout(r_out_6),
	.datain(r_out_4_0_6__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff r_out_5_ (
	.regout(r_out_5),
	.datain(r_out_4_0_5__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff r_out_4_ (
	.regout(r_out_4),
	.datain(r_out_4_0_4__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff r_out_3_ (
	.regout(r_out_3),
	.datain(r_out_4_0_3__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff r_out_2_ (
	.regout(r_out_2),
	.datain(r_out_4_0_2__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff r_out_1_ (
	.regout(r_out_1),
	.datain(r_out_4_0_1__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff r_out_0_ (
	.regout(r_out_0),
	.datain(r_out_4_0_0__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff g_out_7_ (
	.regout(g_out_7),
	.datain(g_out_3_0_7__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff g_out_6_ (
	.regout(g_out_6),
	.datain(g_out_3_0_6__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff g_out_5_ (
	.regout(g_out_5),
	.datain(g_out_3_0_5__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff g_out_4_ (
	.regout(g_out_4),
	.datain(g_out_3_0_4__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff g_out_3_ (
	.regout(g_out_3),
	.datain(g_out_3_0_3__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff g_out_2_ (
	.regout(g_out_2),
	.datain(g_out_3_0_2__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff g_out_1_ (
	.regout(g_out_1),
	.datain(g_out_3_0_1__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff g_out_0_ (
	.regout(g_out_0),
	.datain(g_out_3_0_0__g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:107
  cycloneii_lcell_ff upper_frame_i_6_ (
	.regout(upper_frame_i_3),
	.datain(upper_frame_1_0_6__g1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(frame_flag)
);
// @47:107
  cycloneii_lcell_ff upper_frame_i_3_ (
	.regout(upper_frame_i[3]),
	.datain(frame_state_ns_0_x2_0[1]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(frame_flag)
);
// @47:107
  cycloneii_lcell_ff left_frame_i_5_ (
	.regout(left_frame_i_0),
	.datain(left_frame_1_0_5__g1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(frame_flag)
);
// @47:107
  cycloneii_lcell_ff right_frame_1_5_ (
	.regout(right_frame_1_1),
	.datain(frame_state[0]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(frame_flag)
);
// @47:107
  cycloneii_lcell_ff right_frame_1_4_ (
	.regout(right_frame_1_0),
	.datain(upper_frame_1_0_2__g1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(frame_flag)
);
// @47:107
  cycloneii_lcell_ff lower_frame_1_6_ (
	.regout(lower_frame_1_0),
	.datain(frame_state_0_0_1__g0_0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:84
  cycloneii_lcell_ff frame_flag_Z (
	.regout(frame_flag),
	.datain(un5_frame_cnt),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @47:206
  cycloneii_lcell_ff data_valid_Z (
	.regout(data_valid),
	.datain(req_data),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  upper_frame_i_RNI54Q5_0 = ~ upper_frame_i_3;
  assign  upper_frame_i_RNI24Q5_0 = ~ upper_frame_i[3];
  assign  frame_cnt_RNO[0] = ~ frame_cnt[0];
// @47:166
  cycloneii_lcell_comb vcnt_c0 (
	.combout(vcnt_c0_combout),
	.cout(vcnt_c0_cout),
	.dataa(vcnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_c0.lut_mask=16'h6688;
defparam vcnt_c0.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb vcnt_c1 (
	.combout(vcnt_c1_combout),
	.cout(vcnt_c1_cout),
	.dataa(vcnt[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vcnt_c0_cout)
);
defparam vcnt_c1.lut_mask=16'h5aa0;
defparam vcnt_c1.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb vcnt_c2 (
	.combout(vcnt_c2_combout),
	.cout(vcnt_c2_cout),
	.dataa(vcnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vcnt_c1_cout)
);
defparam vcnt_c2.lut_mask=16'h5aa0;
defparam vcnt_c2.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb vcnt_c3 (
	.combout(vcnt_c3_combout),
	.cout(vcnt_c3_cout),
	.dataa(vcnt[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vcnt_c2_cout)
);
defparam vcnt_c3.lut_mask=16'h5aa0;
defparam vcnt_c3.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb vcnt_c4 (
	.combout(vcnt_c4_combout),
	.cout(vcnt_c4_cout),
	.dataa(vcnt[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vcnt_c3_cout)
);
defparam vcnt_c4.lut_mask=16'h5aa0;
defparam vcnt_c4.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb vcnt_c5 (
	.combout(vcnt_c5_combout),
	.cout(vcnt_c5_cout),
	.dataa(vcnt[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vcnt_c4_cout)
);
defparam vcnt_c5.lut_mask=16'h5aa0;
defparam vcnt_c5.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb vcnt_c6 (
	.combout(vcnt_c6_combout),
	.cout(vcnt_c6_cout),
	.dataa(vcnt[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vcnt_c5_cout)
);
defparam vcnt_c6.lut_mask=16'h5aa0;
defparam vcnt_c6.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb vcnt_c7 (
	.combout(vcnt_c7_combout),
	.cout(vcnt_c7_cout),
	.dataa(vcnt[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vcnt_c6_cout)
);
defparam vcnt_c7.lut_mask=16'h5aa0;
defparam vcnt_c7.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb vcnt_c8 (
	.combout(vcnt_c8_combout),
	.dataa(vcnt[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(vcnt_c7_cout)
);
defparam vcnt_c8.lut_mask=16'h5a5a;
defparam vcnt_c8.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb hcnt_c0 (
	.combout(hcnt_c0_combout),
	.cout(hcnt_c0_cout),
	.dataa(hcnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_c0.lut_mask=16'h6688;
defparam hcnt_c0.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb hcnt_c1 (
	.combout(hcnt_c1_combout),
	.cout(hcnt_c1_cout),
	.dataa(hcnt[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(hcnt_c0_cout)
);
defparam hcnt_c1.lut_mask=16'h5aa0;
defparam hcnt_c1.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb hcnt_c2 (
	.combout(hcnt_c2_combout),
	.cout(hcnt_c2_cout),
	.dataa(hcnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(hcnt_c1_cout)
);
defparam hcnt_c2.lut_mask=16'h5aa0;
defparam hcnt_c2.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb hcnt_c3 (
	.combout(hcnt_c3_combout),
	.cout(hcnt_c3_cout),
	.dataa(hcnt[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(hcnt_c2_cout)
);
defparam hcnt_c3.lut_mask=16'h5aa0;
defparam hcnt_c3.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb hcnt_c4 (
	.combout(hcnt_c4_combout),
	.cout(hcnt_c4_cout),
	.dataa(hcnt[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(hcnt_c3_cout)
);
defparam hcnt_c4.lut_mask=16'h5aa0;
defparam hcnt_c4.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb hcnt_c5 (
	.combout(hcnt_c5_combout),
	.cout(hcnt_c5_cout),
	.dataa(hcnt[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(hcnt_c4_cout)
);
defparam hcnt_c5.lut_mask=16'h5aa0;
defparam hcnt_c5.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb hcnt_c6 (
	.combout(hcnt_c6_combout),
	.cout(hcnt_c6_cout),
	.dataa(hcnt[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(hcnt_c5_cout)
);
defparam hcnt_c6.lut_mask=16'h5aa0;
defparam hcnt_c6.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb hcnt_c7 (
	.combout(hcnt_c7_combout),
	.cout(hcnt_c7_cout),
	.dataa(hcnt[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(hcnt_c6_cout)
);
defparam hcnt_c7.lut_mask=16'h5aa0;
defparam hcnt_c7.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb hcnt_c8 (
	.combout(hcnt_c8_combout),
	.cout(hcnt_c8_cout),
	.dataa(hcnt[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(hcnt_c7_cout)
);
defparam hcnt_c8.lut_mask=16'h5aa0;
defparam hcnt_c8.sum_lutc_input="cin";
// @47:166
  cycloneii_lcell_comb hcnt_c9 (
	.combout(hcnt_c9_combout),
	.dataa(hcnt[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(hcnt_c8_cout)
);
defparam hcnt_c9.lut_mask=16'h5a5a;
defparam hcnt_c9.sum_lutc_input="cin";
// @47:216
  cycloneii_lcell_comb un7_r_out_add0_cZ (
	.combout(un7_r_out_add0),
	.cout(un7_r_out_carry_0),
	.dataa(hcnt[0]),
	.datab(vcnt[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un7_r_out_add0_cZ.lut_mask=16'h6688;
defparam un7_r_out_add0_cZ.sum_lutc_input="cin";
// @47:216
  cycloneii_lcell_comb un7_r_out_add1_cZ (
	.combout(un7_r_out_add1),
	.cout(un7_r_out_carry_1),
	.dataa(hcnt[1]),
	.datab(vcnt[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un7_r_out_carry_0)
);
defparam un7_r_out_add1_cZ.lut_mask=16'h96e8;
defparam un7_r_out_add1_cZ.sum_lutc_input="cin";
// @47:216
  cycloneii_lcell_comb un7_r_out_add2_cZ (
	.combout(un7_r_out_add2),
	.cout(un7_r_out_carry_2),
	.dataa(hcnt[2]),
	.datab(vcnt[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un7_r_out_carry_1)
);
defparam un7_r_out_add2_cZ.lut_mask=16'h96e8;
defparam un7_r_out_add2_cZ.sum_lutc_input="cin";
// @47:216
  cycloneii_lcell_comb un7_r_out_add3_cZ (
	.combout(un7_r_out_add3),
	.cout(un7_r_out_carry_3),
	.dataa(hcnt[3]),
	.datab(vcnt[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un7_r_out_carry_2)
);
defparam un7_r_out_add3_cZ.lut_mask=16'h96e8;
defparam un7_r_out_add3_cZ.sum_lutc_input="cin";
// @47:216
  cycloneii_lcell_comb un7_r_out_add4_cZ (
	.combout(un7_r_out_add4),
	.cout(un7_r_out_carry_4),
	.dataa(hcnt[4]),
	.datab(vcnt[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un7_r_out_carry_3)
);
defparam un7_r_out_add4_cZ.lut_mask=16'h96e8;
defparam un7_r_out_add4_cZ.sum_lutc_input="cin";
// @47:216
  cycloneii_lcell_comb un7_r_out_add5_cZ (
	.combout(un7_r_out_add5),
	.cout(un7_r_out_carry_5),
	.dataa(hcnt[5]),
	.datab(vcnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un7_r_out_carry_4)
);
defparam un7_r_out_add5_cZ.lut_mask=16'h96e8;
defparam un7_r_out_add5_cZ.sum_lutc_input="cin";
// @47:216
  cycloneii_lcell_comb un7_r_out_add6_cZ (
	.combout(un7_r_out_add6),
	.cout(un7_r_out_carry_6),
	.dataa(hcnt[6]),
	.datab(vcnt[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un7_r_out_carry_5)
);
defparam un7_r_out_add6_cZ.lut_mask=16'h96e8;
defparam un7_r_out_add6_cZ.sum_lutc_input="cin";
// @47:216
  cycloneii_lcell_comb un7_r_out_add7_cZ (
	.combout(un7_r_out_add7),
	.dataa(hcnt[7]),
	.datab(vcnt[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un7_r_out_carry_6)
);
defparam un7_r_out_add7_cZ.lut_mask=16'h9696;
defparam un7_r_out_add7_cZ.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_32_ (
	.cout(un9_frame_cnt_cout[32]),
	.dataa(frame_cnt[0]),
	.datab(frame_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un9_frame_cnt_32_.lut_mask=16'h0088;
defparam un9_frame_cnt_32_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_31_ (
	.combout(un9_frame_cnt_combout[31]),
	.cout(un9_frame_cnt_cout[31]),
	.dataa(frame_cnt[0]),
	.datab(frame_cnt[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un9_frame_cnt_31_.lut_mask=16'h6688;
defparam un9_frame_cnt_31_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_30_ (
	.combout(un9_frame_cnt_combout[30]),
	.cout(un9_frame_cnt_cout[30]),
	.dataa(frame_cnt[2]),
	.datab(frame_cnt[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[32])
);
defparam un9_frame_cnt_30_.lut_mask=16'h5a80;
defparam un9_frame_cnt_30_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_29_ (
	.combout(un9_frame_cnt_combout[29]),
	.cout(un9_frame_cnt_cout[29]),
	.dataa(frame_cnt[2]),
	.datab(frame_cnt[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[31])
);
defparam un9_frame_cnt_29_.lut_mask=16'h6c80;
defparam un9_frame_cnt_29_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_28_ (
	.combout(un9_frame_cnt_combout[28]),
	.cout(un9_frame_cnt_cout[28]),
	.dataa(frame_cnt[4]),
	.datab(frame_cnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[30])
);
defparam un9_frame_cnt_28_.lut_mask=16'h5a80;
defparam un9_frame_cnt_28_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_27_ (
	.combout(un9_frame_cnt_combout[27]),
	.cout(un9_frame_cnt_cout[27]),
	.dataa(frame_cnt[4]),
	.datab(frame_cnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[29])
);
defparam un9_frame_cnt_27_.lut_mask=16'h6c80;
defparam un9_frame_cnt_27_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_26_ (
	.combout(un9_frame_cnt_combout[26]),
	.cout(un9_frame_cnt_cout[26]),
	.dataa(frame_cnt[6]),
	.datab(frame_cnt[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[28])
);
defparam un9_frame_cnt_26_.lut_mask=16'h5a80;
defparam un9_frame_cnt_26_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_25_ (
	.combout(un9_frame_cnt_combout[25]),
	.cout(un9_frame_cnt_cout[25]),
	.dataa(frame_cnt[6]),
	.datab(frame_cnt[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[27])
);
defparam un9_frame_cnt_25_.lut_mask=16'h6c80;
defparam un9_frame_cnt_25_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_24_ (
	.combout(un9_frame_cnt_combout[24]),
	.cout(un9_frame_cnt_cout[24]),
	.dataa(frame_cnt[8]),
	.datab(frame_cnt[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[26])
);
defparam un9_frame_cnt_24_.lut_mask=16'h5a80;
defparam un9_frame_cnt_24_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_23_ (
	.combout(un9_frame_cnt_combout[23]),
	.cout(un9_frame_cnt_cout[23]),
	.dataa(frame_cnt[8]),
	.datab(frame_cnt[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[25])
);
defparam un9_frame_cnt_23_.lut_mask=16'h6c80;
defparam un9_frame_cnt_23_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_22_ (
	.combout(un9_frame_cnt_combout[22]),
	.cout(un9_frame_cnt_cout[22]),
	.dataa(frame_cnt[10]),
	.datab(frame_cnt[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[24])
);
defparam un9_frame_cnt_22_.lut_mask=16'h5a80;
defparam un9_frame_cnt_22_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_21_ (
	.combout(un9_frame_cnt_combout[21]),
	.cout(un9_frame_cnt_cout[21]),
	.dataa(frame_cnt[10]),
	.datab(frame_cnt[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[23])
);
defparam un9_frame_cnt_21_.lut_mask=16'h6c80;
defparam un9_frame_cnt_21_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_20_ (
	.combout(un9_frame_cnt_combout[20]),
	.cout(un9_frame_cnt_cout[20]),
	.dataa(frame_cnt[12]),
	.datab(frame_cnt[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[22])
);
defparam un9_frame_cnt_20_.lut_mask=16'h5a80;
defparam un9_frame_cnt_20_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_19_ (
	.combout(un9_frame_cnt_combout[19]),
	.cout(un9_frame_cnt_cout[19]),
	.dataa(frame_cnt[12]),
	.datab(frame_cnt[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[21])
);
defparam un9_frame_cnt_19_.lut_mask=16'h6c80;
defparam un9_frame_cnt_19_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_18_ (
	.combout(un9_frame_cnt_combout[18]),
	.cout(un9_frame_cnt_cout[18]),
	.dataa(frame_cnt[14]),
	.datab(frame_cnt[15]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[20])
);
defparam un9_frame_cnt_18_.lut_mask=16'h5a80;
defparam un9_frame_cnt_18_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_17_ (
	.combout(un9_frame_cnt_combout[17]),
	.cout(un9_frame_cnt_cout[17]),
	.dataa(frame_cnt[14]),
	.datab(frame_cnt[15]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[19])
);
defparam un9_frame_cnt_17_.lut_mask=16'h6c80;
defparam un9_frame_cnt_17_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_16_ (
	.combout(un9_frame_cnt_combout[16]),
	.cout(un9_frame_cnt_cout[16]),
	.dataa(frame_cnt[16]),
	.datab(frame_cnt[17]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[18])
);
defparam un9_frame_cnt_16_.lut_mask=16'h5a80;
defparam un9_frame_cnt_16_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_15_ (
	.combout(un9_frame_cnt_combout[15]),
	.cout(un9_frame_cnt_cout[15]),
	.dataa(frame_cnt[16]),
	.datab(frame_cnt[17]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[17])
);
defparam un9_frame_cnt_15_.lut_mask=16'h6c80;
defparam un9_frame_cnt_15_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_14_ (
	.combout(un9_frame_cnt_combout[14]),
	.cout(un9_frame_cnt_cout[14]),
	.dataa(frame_cnt[18]),
	.datab(frame_cnt[19]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[16])
);
defparam un9_frame_cnt_14_.lut_mask=16'h5a80;
defparam un9_frame_cnt_14_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_13_ (
	.combout(un9_frame_cnt_combout[13]),
	.cout(un9_frame_cnt_cout[13]),
	.dataa(frame_cnt[18]),
	.datab(frame_cnt[19]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[15])
);
defparam un9_frame_cnt_13_.lut_mask=16'h6c80;
defparam un9_frame_cnt_13_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_12_ (
	.combout(un9_frame_cnt_combout[12]),
	.cout(un9_frame_cnt_cout[12]),
	.dataa(frame_cnt[20]),
	.datab(frame_cnt[21]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[14])
);
defparam un9_frame_cnt_12_.lut_mask=16'h5a80;
defparam un9_frame_cnt_12_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_11_ (
	.combout(un9_frame_cnt_combout[11]),
	.cout(un9_frame_cnt_cout[11]),
	.dataa(frame_cnt[20]),
	.datab(frame_cnt[21]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[13])
);
defparam un9_frame_cnt_11_.lut_mask=16'h6c80;
defparam un9_frame_cnt_11_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_10_ (
	.combout(un9_frame_cnt_combout[10]),
	.cout(un9_frame_cnt_cout[10]),
	.dataa(frame_cnt[22]),
	.datab(frame_cnt[23]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[12])
);
defparam un9_frame_cnt_10_.lut_mask=16'h5a80;
defparam un9_frame_cnt_10_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_9_ (
	.combout(un9_frame_cnt_combout[9]),
	.cout(un9_frame_cnt_cout[9]),
	.dataa(frame_cnt[22]),
	.datab(frame_cnt[23]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[11])
);
defparam un9_frame_cnt_9_.lut_mask=16'h6c80;
defparam un9_frame_cnt_9_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_8_ (
	.combout(un9_frame_cnt_combout[8]),
	.cout(un9_frame_cnt_cout[8]),
	.dataa(frame_cnt[24]),
	.datab(frame_cnt[25]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[10])
);
defparam un9_frame_cnt_8_.lut_mask=16'h5a80;
defparam un9_frame_cnt_8_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_7_ (
	.combout(un9_frame_cnt_combout[7]),
	.dataa(frame_cnt[24]),
	.datab(frame_cnt[25]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[9])
);
defparam un9_frame_cnt_7_.lut_mask=16'h6c6c;
defparam un9_frame_cnt_7_.sum_lutc_input="cin";
// @47:93
  cycloneii_lcell_comb un9_frame_cnt_6_ (
	.combout(un9_frame_cnt_combout[6]),
	.dataa(frame_cnt[26]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_frame_cnt_cout[8])
);
defparam un9_frame_cnt_6_.lut_mask=16'h5a5a;
defparam un9_frame_cnt_6_.sum_lutc_input="cin";
// @58:1069
  cycloneii_lcell_comb hcnt_RNO_9_ (
	.combout(hcnt_lm9_x),
	.dataa(un1_vsync),
	.datab(hcnt_c9_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_RNO_9_.lut_mask=16'h4444;
defparam hcnt_RNO_9_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb hcnt_RNO_8_ (
	.combout(hcnt_lm8_x),
	.dataa(un1_vsync),
	.datab(hcnt_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_RNO_8_.lut_mask=16'h4444;
defparam hcnt_RNO_8_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb hcnt_RNO_7_ (
	.combout(hcnt_lm7_x),
	.dataa(un1_vsync),
	.datab(hcnt_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_RNO_7_.lut_mask=16'h4444;
defparam hcnt_RNO_7_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb hcnt_RNO_6_ (
	.combout(hcnt_lm6_x),
	.dataa(un1_vsync),
	.datab(hcnt_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_RNO_6_.lut_mask=16'h4444;
defparam hcnt_RNO_6_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb hcnt_RNO_5_ (
	.combout(hcnt_lm5_x),
	.dataa(un1_vsync),
	.datab(hcnt_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_RNO_5_.lut_mask=16'h4444;
defparam hcnt_RNO_5_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb hcnt_RNO_4_ (
	.combout(hcnt_lm4_x),
	.dataa(un1_vsync),
	.datab(hcnt_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_RNO_4_.lut_mask=16'h4444;
defparam hcnt_RNO_4_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb hcnt_RNO_3_ (
	.combout(hcnt_lm3_x),
	.dataa(un1_vsync),
	.datab(hcnt_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_RNO_3_.lut_mask=16'h4444;
defparam hcnt_RNO_3_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb hcnt_RNO_2_ (
	.combout(hcnt_lm2_x),
	.dataa(hcnt_c2_combout),
	.datab(un1_vsync),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_RNO_2_.lut_mask=16'h2222;
defparam hcnt_RNO_2_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb hcnt_RNO_1_ (
	.combout(hcnt_lm1_x),
	.dataa(hcnt_c1_combout),
	.datab(un1_vsync),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_RNO_1_.lut_mask=16'h2222;
defparam hcnt_RNO_1_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb hcnt_RNO_0_ (
	.combout(hcnt_lm0_x),
	.dataa(hcnt_c0_combout),
	.datab(un1_vsync),
	.datac(VCC),
	.datad(VCC)
);
defparam hcnt_RNO_0_.lut_mask=16'h2222;
defparam hcnt_RNO_0_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb vcnt_RNO_8_ (
	.combout(vcnt_lm8_x),
	.dataa(un1_vsync_1_combout),
	.datab(vcnt_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_RNO_8_.lut_mask=16'h4444;
defparam vcnt_RNO_8_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb vcnt_RNO_7_ (
	.combout(vcnt_lm7_x),
	.dataa(un1_vsync_1_combout),
	.datab(vcnt_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_RNO_7_.lut_mask=16'h4444;
defparam vcnt_RNO_7_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb vcnt_RNO_6_ (
	.combout(vcnt_lm6_x),
	.dataa(un1_vsync_1_combout),
	.datab(vcnt_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_RNO_6_.lut_mask=16'h4444;
defparam vcnt_RNO_6_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb vcnt_RNO_5_ (
	.combout(vcnt_lm5_x),
	.dataa(un1_vsync_1_combout),
	.datab(vcnt_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_RNO_5_.lut_mask=16'h4444;
defparam vcnt_RNO_5_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb vcnt_RNO_4_ (
	.combout(vcnt_lm4_x),
	.dataa(un1_vsync_1_combout),
	.datab(vcnt_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_RNO_4_.lut_mask=16'h4444;
defparam vcnt_RNO_4_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb vcnt_RNO_3_ (
	.combout(vcnt_lm3_x),
	.dataa(un1_vsync_1_combout),
	.datab(vcnt_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_RNO_3_.lut_mask=16'h4444;
defparam vcnt_RNO_3_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb vcnt_RNO_2_ (
	.combout(vcnt_lm2_x),
	.dataa(vcnt_c2_combout),
	.datab(un1_vsync_1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_RNO_2_.lut_mask=16'h2222;
defparam vcnt_RNO_2_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb vcnt_RNO_1_ (
	.combout(vcnt_lm1_x),
	.dataa(vcnt_c1_combout),
	.datab(un1_vsync_1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_RNO_1_.lut_mask=16'h2222;
defparam vcnt_RNO_1_.sum_lutc_input="datac";
// @58:1069
  cycloneii_lcell_comb vcnt_RNO_0_ (
	.combout(vcnt_lm0_x),
	.dataa(vcnt_c0_combout),
	.datab(un1_vsync_1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam vcnt_RNO_0_.lut_mask=16'h2222;
defparam vcnt_RNO_0_.sum_lutc_input="datac";
// @47:107
  cycloneii_lcell_comb frame_state_ns_0_x2_0_1_ (
	.combout(frame_state_ns_0_x2_0[1]),
	.dataa(frame_state[0]),
	.datab(lower_frame_1_0),
	.datac(VCC),
	.datad(VCC)
);
defparam frame_state_ns_0_x2_0_1_.lut_mask=16'h6666;
defparam frame_state_ns_0_x2_0_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb frame_state_RNO_0_ (
	.combout(upper_frame_1_0_2__g1_0),
	.dataa(frame_state[2]),
	.datab(frame_state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam frame_state_RNO_0_.lut_mask=16'h1111;
defparam frame_state_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb lower_frame_1_RNO_6_ (
	.combout(frame_state_0_0_1__g0_0),
	.dataa(frame_flag),
	.datab(frame_state[0]),
	.datac(lower_frame_1_0),
	.datad(VCC)
);
defparam lower_frame_1_RNO_6_.lut_mask=16'h7878;
defparam lower_frame_1_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb left_frame_i_RNO_5_ (
	.combout(left_frame_1_0_5__g1),
	.dataa(lower_frame_1_0),
	.datab(frame_state[0]),
	.datac(frame_state[2]),
	.datad(VCC)
);
defparam left_frame_i_RNO_5_.lut_mask=16'h0d0d;
defparam left_frame_i_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb upper_frame_i_RNO_6_ (
	.combout(upper_frame_1_0_6__g1),
	.dataa(lower_frame_1_0),
	.datab(frame_state[0]),
	.datac(frame_state[2]),
	.datad(VCC)
);
defparam upper_frame_i_RNO_6_.lut_mask=16'h0707;
defparam upper_frame_i_RNO_6_.sum_lutc_input="datac";
// @47:219
  cycloneii_lcell_comb transmit_proc_un6_req_datalt5_4 (
	.combout(un6_req_datalt5_4),
	.dataa(hcnt[2]),
	.datab(hcnt[3]),
	.datac(hcnt[0]),
	.datad(hcnt[1])
);
defparam transmit_proc_un6_req_datalt5_4.lut_mask=16'hfffe;
defparam transmit_proc_un6_req_datalt5_4.sum_lutc_input="datac";
// @47:188
  cycloneii_lcell_comb cnt_proc_un12_hcntlto9 (
	.combout(un12_hcntlto9),
	.dataa(hcnt[7]),
	.datab(hcnt[8]),
	.datac(hcnt[9]),
	.datad(VCC)
);
defparam cnt_proc_un12_hcntlto9.lut_mask=16'h1f1f;
defparam cnt_proc_un12_hcntlto9.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb right_frame_1_RNO_4_ (
	.combout(upper_frame_1_0_2__g1),
	.dataa(frame_state[0]),
	.datab(frame_state[2]),
	.datac(lower_frame_1_0),
	.datad(VCC)
);
defparam right_frame_1_RNO_4_.lut_mask=16'h0101;
defparam right_frame_1_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb frame_state_RNO_2_ (
	.combout(frame_state_0_0_2__g1),
	.dataa(lower_frame_1_0),
	.datab(frame_state[0]),
	.datac(frame_state[2]),
	.datad(VCC)
);
defparam frame_state_RNO_2_.lut_mask=16'h0808;
defparam frame_state_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_6_ (
	.combout(r_out_4_0_6__g0),
	.dataa(req_data),
	.datab(un7_r_out_add6),
	.datac(un1_req_data),
	.datad(VCC)
);
defparam r_out_RNO_6_.lut_mask=16'h8080;
defparam r_out_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_0_ (
	.combout(g_out_3_0_0__g0),
	.dataa(req_data),
	.datab(un7_r_out_add0),
	.datac(un1_req_data_1),
	.datad(VCC)
);
defparam g_out_RNO_0_.lut_mask=16'h8080;
defparam g_out_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_1_ (
	.combout(g_out_3_0_1__g0),
	.dataa(req_data),
	.datab(un7_r_out_add1),
	.datac(un1_req_data_1),
	.datad(VCC)
);
defparam g_out_RNO_1_.lut_mask=16'h8080;
defparam g_out_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_2_ (
	.combout(g_out_3_0_2__g0),
	.dataa(req_data),
	.datab(un7_r_out_add2),
	.datac(un1_req_data_1),
	.datad(VCC)
);
defparam g_out_RNO_2_.lut_mask=16'h8080;
defparam g_out_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_3_ (
	.combout(g_out_3_0_3__g0),
	.dataa(req_data),
	.datab(un7_r_out_add3),
	.datac(un1_req_data_1),
	.datad(VCC)
);
defparam g_out_RNO_3_.lut_mask=16'h8080;
defparam g_out_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_4_ (
	.combout(g_out_3_0_4__g0),
	.dataa(req_data),
	.datab(un7_r_out_add4),
	.datac(un1_req_data_1),
	.datad(VCC)
);
defparam g_out_RNO_4_.lut_mask=16'h8080;
defparam g_out_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_5_ (
	.combout(g_out_3_0_5__g0),
	.dataa(req_data),
	.datab(un7_r_out_add5),
	.datac(un1_req_data_1),
	.datad(VCC)
);
defparam g_out_RNO_5_.lut_mask=16'h8080;
defparam g_out_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_6_ (
	.combout(g_out_3_0_6__g0),
	.dataa(req_data),
	.datab(un7_r_out_add6),
	.datac(un1_req_data_1),
	.datad(VCC)
);
defparam g_out_RNO_6_.lut_mask=16'h8080;
defparam g_out_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb g_out_RNO_7_ (
	.combout(g_out_3_0_7__g0),
	.dataa(req_data),
	.datab(un7_r_out_add7),
	.datac(un1_req_data_1),
	.datad(VCC)
);
defparam g_out_RNO_7_.lut_mask=16'h8080;
defparam g_out_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_0_ (
	.combout(r_out_4_0_0__g0),
	.dataa(req_data),
	.datab(un7_r_out_add0),
	.datac(un1_req_data),
	.datad(VCC)
);
defparam r_out_RNO_0_.lut_mask=16'h8080;
defparam r_out_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_1_ (
	.combout(r_out_4_0_1__g0),
	.dataa(req_data),
	.datab(un7_r_out_add1),
	.datac(un1_req_data),
	.datad(VCC)
);
defparam r_out_RNO_1_.lut_mask=16'h8080;
defparam r_out_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_2_ (
	.combout(r_out_4_0_2__g0),
	.dataa(req_data),
	.datab(un7_r_out_add2),
	.datac(un1_req_data),
	.datad(VCC)
);
defparam r_out_RNO_2_.lut_mask=16'h8080;
defparam r_out_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_3_ (
	.combout(r_out_4_0_3__g0),
	.dataa(req_data),
	.datab(un7_r_out_add3),
	.datac(un1_req_data),
	.datad(VCC)
);
defparam r_out_RNO_3_.lut_mask=16'h8080;
defparam r_out_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_4_ (
	.combout(r_out_4_0_4__g0),
	.dataa(req_data),
	.datab(un7_r_out_add4),
	.datac(un1_req_data),
	.datad(VCC)
);
defparam r_out_RNO_4_.lut_mask=16'h8080;
defparam r_out_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_5_ (
	.combout(r_out_4_0_5__g0),
	.dataa(req_data),
	.datab(un7_r_out_add5),
	.datac(un1_req_data),
	.datad(VCC)
);
defparam r_out_RNO_5_.lut_mask=16'h8080;
defparam r_out_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb r_out_RNO_7_ (
	.combout(r_out_4_0_7__g0),
	.dataa(req_data),
	.datab(un7_r_out_add7),
	.datac(un1_req_data),
	.datad(VCC)
);
defparam r_out_RNO_7_.lut_mask=16'h8080;
defparam r_out_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_0_ (
	.combout(b_out_3_0_0__g0),
	.dataa(req_data),
	.datab(un7_r_out_add0),
	.datac(un6_req_datalto9),
	.datad(VCC)
);
defparam b_out_RNO_0_.lut_mask=16'h8080;
defparam b_out_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_1_ (
	.combout(b_out_3_0_1__g0),
	.dataa(req_data),
	.datab(un7_r_out_add1),
	.datac(un6_req_datalto9),
	.datad(VCC)
);
defparam b_out_RNO_1_.lut_mask=16'h8080;
defparam b_out_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_2_ (
	.combout(b_out_3_0_2__g0),
	.dataa(req_data),
	.datab(un7_r_out_add2),
	.datac(un6_req_datalto9),
	.datad(VCC)
);
defparam b_out_RNO_2_.lut_mask=16'h8080;
defparam b_out_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_3_ (
	.combout(b_out_3_0_3__g0),
	.dataa(req_data),
	.datab(un7_r_out_add3),
	.datac(un6_req_datalto9),
	.datad(VCC)
);
defparam b_out_RNO_3_.lut_mask=16'h8080;
defparam b_out_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_4_ (
	.combout(b_out_3_0_4__g0),
	.dataa(req_data),
	.datab(un7_r_out_add4),
	.datac(un6_req_datalto9),
	.datad(VCC)
);
defparam b_out_RNO_4_.lut_mask=16'h8080;
defparam b_out_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_5_ (
	.combout(b_out_3_0_5__g0),
	.dataa(req_data),
	.datab(un7_r_out_add5),
	.datac(un6_req_datalto9),
	.datad(VCC)
);
defparam b_out_RNO_5_.lut_mask=16'h8080;
defparam b_out_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_6_ (
	.combout(b_out_3_0_6__g0),
	.dataa(req_data),
	.datab(un7_r_out_add6),
	.datac(un6_req_datalto9),
	.datad(VCC)
);
defparam b_out_RNO_6_.lut_mask=16'h8080;
defparam b_out_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb b_out_RNO_7_ (
	.combout(b_out_3_0_7__g0),
	.dataa(req_data),
	.datab(un7_r_out_add7),
	.datac(un6_req_datalto9),
	.datad(VCC)
);
defparam b_out_RNO_7_.lut_mask=16'h8080;
defparam b_out_RNO_7_.sum_lutc_input="datac";
// @47:176
  cycloneii_lcell_comb cnt_proc_un2_hsync_1 (
	.combout(un2_hsync_1),
	.dataa(hcnt[2]),
	.datab(hcnt[3]),
	.datac(hcnt[6]),
	.datad(hcnt[7])
);
defparam cnt_proc_un2_hsync_1.lut_mask=16'h0001;
defparam cnt_proc_un2_hsync_1.sum_lutc_input="datac";
// @47:176
  cycloneii_lcell_comb cnt_proc_un2_hsync_2 (
	.combout(un2_hsync_2),
	.dataa(hcnt[4]),
	.datab(hcnt[5]),
	.datac(hcnt[8]),
	.datad(hcnt[9])
);
defparam cnt_proc_un2_hsync_2.lut_mask=16'h0001;
defparam cnt_proc_un2_hsync_2.sum_lutc_input="datac";
// @47:89
  cycloneii_lcell_comb frame_cnt_proc_un5_frame_cnt_13 (
	.combout(un5_frame_cnt_13),
	.dataa(frame_cnt[12]),
	.datab(frame_cnt[13]),
	.datac(frame_cnt[14]),
	.datad(frame_cnt[15])
);
defparam frame_cnt_proc_un5_frame_cnt_13.lut_mask=16'h0001;
defparam frame_cnt_proc_un5_frame_cnt_13.sum_lutc_input="datac";
// @47:89
  cycloneii_lcell_comb frame_cnt_proc_un5_frame_cnt_14 (
	.combout(un5_frame_cnt_14),
	.dataa(frame_cnt[5]),
	.datab(frame_cnt[6]),
	.datac(frame_cnt[11]),
	.datad(frame_cnt[16])
);
defparam frame_cnt_proc_un5_frame_cnt_14.lut_mask=16'h1000;
defparam frame_cnt_proc_un5_frame_cnt_14.sum_lutc_input="datac";
// @47:89
  cycloneii_lcell_comb frame_cnt_proc_un5_frame_cnt_15 (
	.combout(un5_frame_cnt_15),
	.dataa(frame_cnt[1]),
	.datab(frame_cnt[2]),
	.datac(frame_cnt[25]),
	.datad(frame_cnt[26])
);
defparam frame_cnt_proc_un5_frame_cnt_15.lut_mask=16'h1000;
defparam frame_cnt_proc_un5_frame_cnt_15.sum_lutc_input="datac";
// @47:89
  cycloneii_lcell_comb frame_cnt_proc_un5_frame_cnt_16 (
	.combout(un5_frame_cnt_16),
	.dataa(frame_cnt[3]),
	.datab(frame_cnt[4]),
	.datac(frame_cnt[9]),
	.datad(frame_cnt[10])
);
defparam frame_cnt_proc_un5_frame_cnt_16.lut_mask=16'h1000;
defparam frame_cnt_proc_un5_frame_cnt_16.sum_lutc_input="datac";
// @47:89
  cycloneii_lcell_comb frame_cnt_proc_un5_frame_cnt_17 (
	.combout(un5_frame_cnt_17),
	.dataa(frame_cnt[17]),
	.datab(frame_cnt[18]),
	.datac(frame_cnt[21]),
	.datad(frame_cnt[24])
);
defparam frame_cnt_proc_un5_frame_cnt_17.lut_mask=16'h8000;
defparam frame_cnt_proc_un5_frame_cnt_17.sum_lutc_input="datac";
// @47:89
  cycloneii_lcell_comb frame_cnt_proc_un5_frame_cnt_18 (
	.combout(un5_frame_cnt_18),
	.dataa(frame_cnt[22]),
	.datab(frame_cnt[23]),
	.datac(frame_cnt[7]),
	.datad(frame_cnt[8])
);
defparam frame_cnt_proc_un5_frame_cnt_18.lut_mask=16'h0001;
defparam frame_cnt_proc_un5_frame_cnt_18.sum_lutc_input="datac";
// @47:178
  cycloneii_lcell_comb vcnt_1_sqmuxa_2_cZ (
	.combout(vcnt_1_sqmuxa_2),
	.dataa(vcnt[5]),
	.datab(vcnt[7]),
	.datac(vcnt[6]),
	.datad(vcnt[8])
);
defparam vcnt_1_sqmuxa_2_cZ.lut_mask=16'h8000;
defparam vcnt_1_sqmuxa_2_cZ.sum_lutc_input="datac";
// @47:89
  cycloneii_lcell_comb frame_cnt_proc_un5_frame_cnt_19 (
	.combout(un5_frame_cnt_19),
	.dataa(frame_cnt[19]),
	.datab(frame_cnt[20]),
	.datac(un5_frame_cnt_13),
	.datad(VCC)
);
defparam frame_cnt_proc_un5_frame_cnt_19.lut_mask=16'h1010;
defparam frame_cnt_proc_un5_frame_cnt_19.sum_lutc_input="datac";
// @47:219
  cycloneii_lcell_comb transmit_proc_un6_req_datalto6 (
	.combout(un6_req_datalto6),
	.dataa(hcnt[4]),
	.datab(hcnt[5]),
	.datac(hcnt[6]),
	.datad(un6_req_datalt5_4)
);
defparam transmit_proc_un6_req_datalto6.lut_mask=16'hf0e0;
defparam transmit_proc_un6_req_datalto6.sum_lutc_input="datac";
// @47:223
  cycloneii_lcell_comb transmit_proc_un12_req_datalto8_1 (
	.combout(un12_req_datalto8_1),
	.dataa(hcnt[4]),
	.datab(hcnt[5]),
	.datac(un6_req_datalt5_4),
	.datad(VCC)
);
defparam transmit_proc_un12_req_datalto8_1.lut_mask=16'hc8c8;
defparam transmit_proc_un12_req_datalto8_1.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cnt_proc_un12_hcntlto9_RNI8O8H (
	.combout(r_137_0_g2_i),
	.dataa(hsync),
	.datab(req_data),
	.datac(un12_hcntlto9),
	.datad(un1_vsync)
);
defparam cnt_proc_un12_hcntlto9_RNI8O8H.lut_mask=16'hff40;
defparam cnt_proc_un12_hcntlto9_RNI8O8H.sum_lutc_input="datac";
// @47:176
  cycloneii_lcell_comb cnt_proc_un2_hsync (
	.combout(un2_hsync),
	.dataa(hcnt[0]),
	.datab(hcnt[1]),
	.datac(un2_hsync_2),
	.datad(un2_hsync_1)
);
defparam cnt_proc_un2_hsync.lut_mask=16'h1000;
defparam cnt_proc_un2_hsync.sum_lutc_input="datac";
// @47:89
  cycloneii_lcell_comb frame_cnt_proc_un5_frame_cnt_22 (
	.combout(un5_frame_cnt_22),
	.dataa(un5_frame_cnt_14),
	.datab(un5_frame_cnt_15),
	.datac(un5_frame_cnt_18),
	.datad(VCC)
);
defparam frame_cnt_proc_un5_frame_cnt_22.lut_mask=16'h8080;
defparam frame_cnt_proc_un5_frame_cnt_22.sum_lutc_input="datac";
// @47:89
  cycloneii_lcell_comb frame_cnt_proc_un5_frame_cnt (
	.combout(un5_frame_cnt),
	.dataa(un5_frame_cnt_16),
	.datab(un5_frame_cnt_17),
	.datac(un5_frame_cnt_19),
	.datad(un5_frame_cnt_22)
);
defparam frame_cnt_proc_un5_frame_cnt.lut_mask=16'h8000;
defparam frame_cnt_proc_un5_frame_cnt.sum_lutc_input="datac";
// @47:171
  cycloneii_lcell_comb un1_vsync_cZ (
	.combout(un1_vsync),
	.dataa(hsync),
	.datab(vsync_i),
	.datac(un2_hsync),
	.datad(VCC)
);
defparam un1_vsync_cZ.lut_mask=16'hcece;
defparam un1_vsync_cZ.sum_lutc_input="datac";
// @47:219
  cycloneii_lcell_comb transmit_proc_un6_req_datalto9 (
	.combout(un6_req_datalto9),
	.dataa(hcnt[7]),
	.datab(hcnt[8]),
	.datac(hcnt[9]),
	.datad(un6_req_datalto6)
);
defparam transmit_proc_un6_req_datalto9.lut_mask=16'hfcf8;
defparam transmit_proc_un6_req_datalto9.sum_lutc_input="datac";
// @47:171
  cycloneii_lcell_comb un1_vsync_1 (
	.combout(un1_vsync_1_combout),
	.dataa(hsync),
	.datab(vsync_i),
	.datac(vcnt_1_sqmuxa_2),
	.datad(un2_hsync)
);
defparam un1_vsync_1.lut_mask=16'hccec;
defparam un1_vsync_1.sum_lutc_input="datac";
// @47:215
  cycloneii_lcell_comb un1_req_data_a_cZ (
	.combout(un1_req_data_a),
	.dataa(hcnt[6]),
	.datab(hcnt[8]),
	.datac(un12_req_datalto8_1),
	.datad(VCC)
);
defparam un1_req_data_a_cZ.lut_mask=16'h4d4d;
defparam un1_req_data_a_cZ.sum_lutc_input="datac";
// @47:215
  cycloneii_lcell_comb un1_req_data_cZ (
	.combout(un1_req_data),
	.dataa(hcnt[9]),
	.datab(hcnt[7]),
	.datac(hcnt[8]),
	.datad(un1_req_data_a)
);
defparam un1_req_data_cZ.lut_mask=16'hafeb;
defparam un1_req_data_cZ.sum_lutc_input="datac";
// @47:215
  cycloneii_lcell_comb un1_req_data_1_a_cZ (
	.combout(un1_req_data_1_a),
	.dataa(hcnt[6]),
	.datab(hcnt[7]),
	.datac(hcnt[8]),
	.datad(un12_req_datalto8_1)
);
defparam un1_req_data_1_a_cZ.lut_mask=16'h43c7;
defparam un1_req_data_1_a_cZ.sum_lutc_input="datac";
// @47:215
  cycloneii_lcell_comb un1_req_data_1_cZ (
	.combout(un1_req_data_1),
	.dataa(hcnt[9]),
	.datab(hcnt[7]),
	.datac(un6_req_datalto6),
	.datad(un1_req_data_1_a)
);
defparam un1_req_data_1_cZ.lut_mask=16'haaef;
defparam un1_req_data_1_cZ.sum_lutc_input="datac";
//@47:107
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* synthetic_frame_generator */

// VQM4.1+ 
module gen_regZ8 (
  wbs_reg_dout_m_0_0_a2_8_0,
  ic_wbs_stb_i_5_i_m3_i_m3_0,
  wbm_gnt_0_0_i_0_a3_0,
  wbs_gnt_0,
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  reg_data_4,
  reg_data_5,
  reg_data_6,
  reg_data_7,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  reg_data_0_0_1__I0_i_0_1051_i_m3,
  reg_data_0_0_2__I0_i_0_1070_i_m3,
  reg_data_0_0_3__I0_i_0_1089_i_m3,
  reg_data_0_0_4__I0_i_0_1108_i_m3,
  reg_data_0_0_5__I0_i_0_1127_i_m3,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  sync_rst_out,
  clk_100,
  reg_data_0_0_7__g2_0_1014_i_m3
)
;
input wbs_reg_dout_m_0_0_a2_8_0 ;
input ic_wbs_stb_i_5_i_m3_i_m3_0 ;
input wbm_gnt_0_0_i_0_a3_0 ;
input wbs_gnt_0 ;
output reg_data_0 ;
output reg_data_1 ;
output reg_data_2 ;
output reg_data_3 ;
output reg_data_4 ;
output reg_data_5 ;
output reg_data_6 ;
output reg_data_7 ;
input reg_data_0_0_0__I0_i_0_1032_i_m3 ;
input reg_data_0_0_1__I0_i_0_1051_i_m3 ;
input reg_data_0_0_2__I0_i_0_1070_i_m3 ;
input reg_data_0_0_3__I0_i_0_1089_i_m3 ;
input reg_data_0_0_4__I0_i_0_1108_i_m3 ;
input reg_data_0_0_5__I0_i_0_1127_i_m3 ;
input reg_data_0_0_6__I0_i_0_1146_i_m3 ;
input sync_rst_out ;
input clk_100 ;
input reg_data_0_0_7__g2_0_1014_i_m3 ;
wire wbs_reg_dout_m_0_0_a2_8_0 ;
wire ic_wbs_stb_i_5_i_m3_i_m3_0 ;
wire wbm_gnt_0_0_i_0_a3_0 ;
wire wbs_gnt_0 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire reg_data_4 ;
wire reg_data_5 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire reg_data_0_0_3__I0_i_0_1089_i_m3 ;
wire reg_data_0_0_4__I0_i_0_1108_i_m3 ;
wire reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire reg_data_0_0_0__g0_i_o4_i ;
wire N_23 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_7_ (
	.regout(reg_data_7),
	.datain(reg_data_0_0_7__g2_0_1014_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_6_ (
	.regout(reg_data_6),
	.datain(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_5_ (
	.regout(reg_data_5),
	.datain(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_4_ (
	.regout(reg_data_4),
	.datain(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_3_ (
	.regout(reg_data_3),
	.datain(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_2_ (
	.regout(reg_data_2),
	.datain(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_1_ (
	.regout(reg_data_1),
	.datain(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
// @55:253
  cycloneii_lcell_comb reg_data_0_0_0__g0_i_o4 (
	.combout(reg_data_0_0_0__g0_i_o4_i),
	.dataa(wbs_gnt_0),
	.datab(wbm_gnt_0_0_i_0_a3_0),
	.datac(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.datad(wbs_reg_dout_m_0_0_a2_8_0)
);
defparam reg_data_0_0_0__g0_i_o4.lut_mask=16'h8000;
defparam reg_data_0_0_0__g0_i_o4.sum_lutc_input="datac";
//@67:980
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ8 */

// VQM4.1+ 
module gen_regZ7 (
  wbs_reg_dout_m_0_0_a2_5_0,
  ic_wbs_stb_i_5_i_m3_i_m3_0,
  wbm_gnt_0_0_i_0_a3_0,
  wbs_gnt_0,
  reg_data_i_RNI15O6_0,
  reg_data_i_RNI01O6_0,
  reg_data_i_RNIVSN6_0,
  reg_data_i_RNIUON6_0,
  rx_wbm_dat_o_i_i_0,
  rx_wbm_dat_o_i_i_1,
  rx_wbm_dat_o_i_i_2,
  rx_wbm_dat_o_i_i_3,
  reg_data_0,
  reg_data_1,
  reg_data_6,
  reg_data_7,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  reg_data_0_0_1__I0_i_0_1051_i_m3,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  sync_rst_out,
  clk_100,
  reg_data_0_0_7__g2_0_1014_i_m3
)
;
input wbs_reg_dout_m_0_0_a2_5_0 ;
input ic_wbs_stb_i_5_i_m3_i_m3_0 ;
input wbm_gnt_0_0_i_0_a3_0 ;
input wbs_gnt_0 ;
output reg_data_i_RNI15O6_0 ;
output reg_data_i_RNI01O6_0 ;
output reg_data_i_RNIVSN6_0 ;
output reg_data_i_RNIUON6_0 ;
input rx_wbm_dat_o_i_i_0 ;
input rx_wbm_dat_o_i_i_1 ;
input rx_wbm_dat_o_i_i_2 ;
input rx_wbm_dat_o_i_i_3 ;
output reg_data_0 ;
output reg_data_1 ;
output reg_data_6 ;
output reg_data_7 ;
input reg_data_0_0_0__I0_i_0_1032_i_m3 ;
input reg_data_0_0_1__I0_i_0_1051_i_m3 ;
input reg_data_0_0_6__I0_i_0_1146_i_m3 ;
input sync_rst_out ;
input clk_100 ;
input reg_data_0_0_7__g2_0_1014_i_m3 ;
wire wbs_reg_dout_m_0_0_a2_5_0 ;
wire ic_wbs_stb_i_5_i_m3_i_m3_0 ;
wire wbm_gnt_0_0_i_0_a3_0 ;
wire wbs_gnt_0 ;
wire reg_data_i_RNI15O6_0 ;
wire reg_data_i_RNI01O6_0 ;
wire reg_data_i_RNIVSN6_0 ;
wire reg_data_i_RNIUON6_0 ;
wire rx_wbm_dat_o_i_i_0 ;
wire rx_wbm_dat_o_i_i_1 ;
wire rx_wbm_dat_o_i_i_2 ;
wire rx_wbm_dat_o_i_i_3 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire [5:2] reg_data_i;
wire reg_data_1_0_2__g0_i_o4_i ;
wire N_22 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_7_ (
	.regout(reg_data_7),
	.datain(reg_data_0_0_7__g2_0_1014_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_6_ (
	.regout(reg_data_6),
	.datain(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_1_ (
	.regout(reg_data_1),
	.datain(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_5_ (
	.regout(reg_data_i[5]),
	.datain(rx_wbm_dat_o_i_i_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_4_ (
	.regout(reg_data_i[4]),
	.datain(rx_wbm_dat_o_i_i_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_3_ (
	.regout(reg_data_i[3]),
	.datain(rx_wbm_dat_o_i_i_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_2_ (
	.regout(reg_data_i[2]),
	.datain(rx_wbm_dat_o_i_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
  assign  reg_data_i_RNIUON6_0 = ~ reg_data_i[2];
  assign  reg_data_i_RNIVSN6_0 = ~ reg_data_i[3];
  assign  reg_data_i_RNI01O6_0 = ~ reg_data_i[4];
  assign  reg_data_i_RNI15O6_0 = ~ reg_data_i[5];
// @55:253
  cycloneii_lcell_comb reg_data_1_0_2__g0_i_o4 (
	.combout(reg_data_1_0_2__g0_i_o4_i),
	.dataa(wbs_gnt_0),
	.datab(wbm_gnt_0_0_i_0_a3_0),
	.datac(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.datad(wbs_reg_dout_m_0_0_a2_5_0)
);
defparam reg_data_1_0_2__g0_i_o4.lut_mask=16'h8000;
defparam reg_data_1_0_2__g0_i_o4.sum_lutc_input="datac";
//@67:980
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ7 */

// VQM4.1+ 
module gen_regZ6 (
  wbs_reg_dout_m_0_0_a2_6_0,
  ic_wbs_stb_i_5_i_m3_i_m3_0,
  wbm_gnt_0_0_i_0_a3_0,
  wbs_gnt_0,
  reg_data_i_RNI4TT6_0,
  reg_data_i_RNI3PT6_0,
  reg_data_i_RNI2LT6_0,
  reg_data_i_RNI1HT6_0,
  rx_wbm_dat_o_i_i_0,
  rx_wbm_dat_o_i_i_1,
  rx_wbm_dat_o_i_i_2,
  rx_wbm_dat_o_i_i_3,
  reg_data_0,
  reg_data_1,
  reg_data_6,
  reg_data_7,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  reg_data_0_0_1__I0_i_0_1051_i_m3,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  sync_rst_out,
  clk_100,
  reg_data_0_0_7__g2_0_1014_i_m3
)
;
input wbs_reg_dout_m_0_0_a2_6_0 ;
input ic_wbs_stb_i_5_i_m3_i_m3_0 ;
input wbm_gnt_0_0_i_0_a3_0 ;
input wbs_gnt_0 ;
output reg_data_i_RNI4TT6_0 ;
output reg_data_i_RNI3PT6_0 ;
output reg_data_i_RNI2LT6_0 ;
output reg_data_i_RNI1HT6_0 ;
input rx_wbm_dat_o_i_i_0 ;
input rx_wbm_dat_o_i_i_1 ;
input rx_wbm_dat_o_i_i_2 ;
input rx_wbm_dat_o_i_i_3 ;
output reg_data_0 ;
output reg_data_1 ;
output reg_data_6 ;
output reg_data_7 ;
input reg_data_0_0_0__I0_i_0_1032_i_m3 ;
input reg_data_0_0_1__I0_i_0_1051_i_m3 ;
input reg_data_0_0_6__I0_i_0_1146_i_m3 ;
input sync_rst_out ;
input clk_100 ;
input reg_data_0_0_7__g2_0_1014_i_m3 ;
wire wbs_reg_dout_m_0_0_a2_6_0 ;
wire ic_wbs_stb_i_5_i_m3_i_m3_0 ;
wire wbm_gnt_0_0_i_0_a3_0 ;
wire wbs_gnt_0 ;
wire reg_data_i_RNI4TT6_0 ;
wire reg_data_i_RNI3PT6_0 ;
wire reg_data_i_RNI2LT6_0 ;
wire reg_data_i_RNI1HT6_0 ;
wire rx_wbm_dat_o_i_i_0 ;
wire rx_wbm_dat_o_i_i_1 ;
wire rx_wbm_dat_o_i_i_2 ;
wire rx_wbm_dat_o_i_i_3 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire [5:2] reg_data_i;
wire reg_data_1_0_2__g0_i_o4_i ;
wire N_21 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_7_ (
	.regout(reg_data_7),
	.datain(reg_data_0_0_7__g2_0_1014_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_6_ (
	.regout(reg_data_6),
	.datain(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_1_ (
	.regout(reg_data_1),
	.datain(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_5_ (
	.regout(reg_data_i[5]),
	.datain(rx_wbm_dat_o_i_i_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_4_ (
	.regout(reg_data_i[4]),
	.datain(rx_wbm_dat_o_i_i_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_3_ (
	.regout(reg_data_i[3]),
	.datain(rx_wbm_dat_o_i_i_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_2_ (
	.regout(reg_data_i[2]),
	.datain(rx_wbm_dat_o_i_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_2__g0_i_o4_i)
);
  assign  reg_data_i_RNI1HT6_0 = ~ reg_data_i[2];
  assign  reg_data_i_RNI2LT6_0 = ~ reg_data_i[3];
  assign  reg_data_i_RNI3PT6_0 = ~ reg_data_i[4];
  assign  reg_data_i_RNI4TT6_0 = ~ reg_data_i[5];
// @55:253
  cycloneii_lcell_comb reg_data_1_0_2__g0_i_o4 (
	.combout(reg_data_1_0_2__g0_i_o4_i),
	.dataa(wbs_gnt_0),
	.datab(wbm_gnt_0_0_i_0_a3_0),
	.datac(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.datad(wbs_reg_dout_m_0_0_a2_6_0)
);
defparam reg_data_1_0_2__g0_i_o4.lut_mask=16'h8000;
defparam reg_data_1_0_2__g0_i_o4.sum_lutc_input="datac";
//@67:980
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ6 */

// VQM4.1+ 
module gen_regZ5 (
  ic_wbs_stb_i_5_i_m3_i_m3_0,
  wbm_gnt_0_0_i_0_a3_0,
  ic_wbs_cyc_i_i_0_o2_0,
  wbm_gnt_i_0_rep0_0,
  wbm_adr_internal_0,
  wbm_adr_internal_5,
  wbm_adr_internal_3,
  wbm_adr_internal_1,
  wbm_adr_internal_2,
  cur_rd_addr_0,
  cur_rd_addr_5,
  cur_rd_addr_1,
  cur_rd_addr_2,
  ic_wbs_tgc_i_i_0_a2_0,
  cur_st_0,
  wbs_gnt_0,
  reg_data_i_RNIDNM7_0,
  reg_data_i_RNIFNM7_0,
  reg_data_i_RNIHNM7_0,
  rx_wbm_dat_o_i_i_0,
  rx_wbm_dat_o_i_i_2,
  rx_wbm_dat_o_i_i_4,
  reg_data_0,
  reg_data_2,
  reg_data_4,
  reg_data_6,
  reg_data_7,
  un1_ic_wbm_cyc_o_i_0_a2,
  un13_ic_wbm_cyc_o_i_m3_i_m3,
  un1_reg_data6_0_0_a3_tz,
  un1_reg_data6_0_0_a3_tz_2,
  un122_wbs_gnt_3_sqmuxa_i_0_0_a,
  un1_reg_data6_0_0_a3_tz_1,
  wbm_tgc_o,
  un1_reg_data6_0_0_a3_tz_0,
  un1_reg_data6_0_0_a3_tz_0_a,
  un1_reg_data6_0_o3_0,
  din_ack,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  reg_data_0_0_2__I0_i_0_1070_i_m3,
  reg_data_0_0_4__I0_i_0_1108_i_m3,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  sync_rst_out,
  clk_100,
  reg_data_0_0_7__g2_0_1014_i_m3
)
;
input ic_wbs_stb_i_5_i_m3_i_m3_0 ;
input wbm_gnt_0_0_i_0_a3_0 ;
input ic_wbs_cyc_i_i_0_o2_0 ;
input wbm_gnt_i_0_rep0_0 ;
input wbm_adr_internal_0 ;
input wbm_adr_internal_5 ;
input wbm_adr_internal_3 ;
input wbm_adr_internal_1 ;
input wbm_adr_internal_2 ;
input cur_rd_addr_0 ;
input cur_rd_addr_5 ;
input cur_rd_addr_1 ;
input cur_rd_addr_2 ;
input ic_wbs_tgc_i_i_0_a2_0 ;
input cur_st_0 ;
input wbs_gnt_0 ;
output reg_data_i_RNIDNM7_0 ;
output reg_data_i_RNIFNM7_0 ;
output reg_data_i_RNIHNM7_0 ;
input rx_wbm_dat_o_i_i_0 ;
input rx_wbm_dat_o_i_i_2 ;
input rx_wbm_dat_o_i_i_4 ;
output reg_data_0 ;
output reg_data_2 ;
output reg_data_4 ;
output reg_data_6 ;
output reg_data_7 ;
input un1_ic_wbm_cyc_o_i_0_a2 ;
input un13_ic_wbm_cyc_o_i_m3_i_m3 ;
output un1_reg_data6_0_0_a3_tz ;
output un1_reg_data6_0_0_a3_tz_2 ;
input un122_wbs_gnt_3_sqmuxa_i_0_0_a ;
output un1_reg_data6_0_0_a3_tz_1 ;
input wbm_tgc_o ;
output un1_reg_data6_0_0_a3_tz_0 ;
output un1_reg_data6_0_0_a3_tz_0_a ;
output un1_reg_data6_0_o3_0 ;
output din_ack ;
input reg_data_0_0_0__I0_i_0_1032_i_m3 ;
input reg_data_0_0_2__I0_i_0_1070_i_m3 ;
input reg_data_0_0_4__I0_i_0_1108_i_m3 ;
input reg_data_0_0_6__I0_i_0_1146_i_m3 ;
input sync_rst_out ;
input clk_100 ;
input reg_data_0_0_7__g2_0_1014_i_m3 ;
wire ic_wbs_stb_i_5_i_m3_i_m3_0 ;
wire wbm_gnt_0_0_i_0_a3_0 ;
wire ic_wbs_cyc_i_i_0_o2_0 ;
wire wbm_gnt_i_0_rep0_0 ;
wire wbm_adr_internal_0 ;
wire wbm_adr_internal_5 ;
wire wbm_adr_internal_3 ;
wire wbm_adr_internal_1 ;
wire wbm_adr_internal_2 ;
wire cur_rd_addr_0 ;
wire cur_rd_addr_5 ;
wire cur_rd_addr_1 ;
wire cur_rd_addr_2 ;
wire ic_wbs_tgc_i_i_0_a2_0 ;
wire cur_st_0 ;
wire wbs_gnt_0 ;
wire reg_data_i_RNIDNM7_0 ;
wire reg_data_i_RNIFNM7_0 ;
wire reg_data_i_RNIHNM7_0 ;
wire rx_wbm_dat_o_i_i_0 ;
wire rx_wbm_dat_o_i_i_2 ;
wire rx_wbm_dat_o_i_i_4 ;
wire reg_data_0 ;
wire reg_data_2 ;
wire reg_data_4 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire un1_ic_wbm_cyc_o_i_0_a2 ;
wire un13_ic_wbm_cyc_o_i_m3_i_m3 ;
wire un1_reg_data6_0_0_a3_tz ;
wire un1_reg_data6_0_0_a3_tz_2 ;
wire un122_wbs_gnt_3_sqmuxa_i_0_0_a ;
wire un1_reg_data6_0_0_a3_tz_1 ;
wire wbm_tgc_o ;
wire un1_reg_data6_0_0_a3_tz_0 ;
wire un1_reg_data6_0_0_a3_tz_0_a ;
wire un1_reg_data6_0_o3_0 ;
wire din_ack ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire reg_data_0_0_4__I0_i_0_1108_i_m3 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire [5:1] reg_data_i;
wire un1_reg_data6_i_0_g0 ;
wire un1_reg_data6_0_0_a3_tz_2_a ;
wire un1_reg_data6_i_0_g0_0_a ;
wire un1_reg_data6_i_0_g0_0 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_7_ (
	.regout(reg_data_7),
	.datain(reg_data_0_0_7__g2_0_1014_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_6_ (
	.regout(reg_data_6),
	.datain(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_4_ (
	.regout(reg_data_4),
	.datain(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_2_ (
	.regout(reg_data_2),
	.datain(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_5_ (
	.regout(reg_data_i[5]),
	.datain(rx_wbm_dat_o_i_i_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_3_ (
	.regout(reg_data_i[3]),
	.datain(rx_wbm_dat_o_i_i_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_1_ (
	.regout(reg_data_i[1]),
	.datain(rx_wbm_dat_o_i_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_0_g0)
);
// @21:86
  cycloneii_lcell_ff din_ack_Z (
	.regout(din_ack),
	.datain(un1_reg_data6_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  reg_data_i_RNIHNM7_0 = ~ reg_data_i[5];
  assign  reg_data_i_RNIFNM7_0 = ~ reg_data_i[3];
  assign  reg_data_i_RNIDNM7_0 = ~ reg_data_i[1];
// @21:91
  cycloneii_lcell_comb un1_reg_data6_0_o3_0_cZ (
	.combout(un1_reg_data6_0_o3_0),
	.dataa(wbs_gnt_0),
	.datab(cur_st_0),
	.datac(ic_wbs_tgc_i_i_0_a2_0),
	.datad(VCC)
);
defparam un1_reg_data6_0_o3_0_cZ.lut_mask=16'hf7f7;
defparam un1_reg_data6_0_o3_0_cZ.sum_lutc_input="datac";
// @21:91
  cycloneii_lcell_comb un1_reg_data6_0_0_a3_tz_0_a_cZ (
	.combout(un1_reg_data6_0_0_a3_tz_0_a),
	.dataa(cur_rd_addr_2),
	.datab(cur_rd_addr_1),
	.datac(wbm_adr_internal_2),
	.datad(wbm_gnt_i_0_rep0_0)
);
defparam un1_reg_data6_0_0_a3_tz_0_a_cZ.lut_mask=16'h0f11;
defparam un1_reg_data6_0_0_a3_tz_0_a_cZ.sum_lutc_input="datac";
// @21:91
  cycloneii_lcell_comb un1_reg_data6_0_0_a3_tz_0_cZ (
	.combout(un1_reg_data6_0_0_a3_tz_0),
	.dataa(wbm_adr_internal_1),
	.datab(wbm_tgc_o),
	.datac(wbm_gnt_i_0_rep0_0),
	.datad(un1_reg_data6_0_0_a3_tz_0_a)
);
defparam un1_reg_data6_0_0_a3_tz_0_cZ.lut_mask=16'h5f03;
defparam un1_reg_data6_0_0_a3_tz_0_cZ.sum_lutc_input="datac";
// @21:91
  cycloneii_lcell_comb un1_reg_data6_0_0_a3_tz_1_cZ (
	.combout(un1_reg_data6_0_0_a3_tz_1),
	.dataa(wbm_adr_internal_3),
	.datab(wbm_tgc_o),
	.datac(wbm_gnt_i_0_rep0_0),
	.datad(un122_wbs_gnt_3_sqmuxa_i_0_0_a)
);
defparam un1_reg_data6_0_0_a3_tz_1_cZ.lut_mask=16'h5f03;
defparam un1_reg_data6_0_0_a3_tz_1_cZ.sum_lutc_input="datac";
// @21:91
  cycloneii_lcell_comb un1_reg_data6_0_0_a3_tz_2_a_cZ (
	.combout(un1_reg_data6_0_0_a3_tz_2_a),
	.dataa(cur_rd_addr_5),
	.datab(cur_rd_addr_0),
	.datac(wbm_adr_internal_5),
	.datad(wbm_gnt_i_0_rep0_0)
);
defparam un1_reg_data6_0_0_a3_tz_2_a_cZ.lut_mask=16'h0f11;
defparam un1_reg_data6_0_0_a3_tz_2_a_cZ.sum_lutc_input="datac";
// @21:91
  cycloneii_lcell_comb un1_reg_data6_0_0_a3_tz_2_cZ (
	.combout(un1_reg_data6_0_0_a3_tz_2),
	.dataa(wbm_adr_internal_0),
	.datab(wbm_tgc_o),
	.datac(wbm_gnt_i_0_rep0_0),
	.datad(un1_reg_data6_0_0_a3_tz_2_a)
);
defparam un1_reg_data6_0_0_a3_tz_2_cZ.lut_mask=16'h5f03;
defparam un1_reg_data6_0_0_a3_tz_2_cZ.sum_lutc_input="datac";
// @21:91
  cycloneii_lcell_comb un1_reg_data6_0_0_a3_tz_cZ (
	.combout(un1_reg_data6_0_0_a3_tz),
	.dataa(un1_reg_data6_0_0_a3_tz_0),
	.datab(un1_reg_data6_0_0_a3_tz_1),
	.datac(un1_reg_data6_0_0_a3_tz_2),
	.datad(VCC)
);
defparam un1_reg_data6_0_0_a3_tz_cZ.lut_mask=16'h8080;
defparam un1_reg_data6_0_0_a3_tz_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_reg_data6_i_0_g0_0_a_cZ (
	.combout(un1_reg_data6_i_0_g0_0_a),
	.dataa(wbs_gnt_0),
	.datab(ic_wbs_cyc_i_i_0_o2_0),
	.datac(wbm_gnt_0_0_i_0_a3_0),
	.datad(ic_wbs_stb_i_5_i_m3_i_m3_0)
);
defparam un1_reg_data6_i_0_g0_0_a_cZ.lut_mask=16'h2000;
defparam un1_reg_data6_i_0_g0_0_a_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_reg_data6_0_0_a3_tz_0_RNI23MK (
	.combout(un1_reg_data6_i_0_g0_0),
	.dataa(un1_reg_data6_0_0_a3_tz_1),
	.datab(un1_reg_data6_0_0_a3_tz_0),
	.datac(un1_reg_data6_0_0_a3_tz_2),
	.datad(un1_reg_data6_i_0_g0_0_a)
);
defparam un1_reg_data6_0_0_a3_tz_0_RNI23MK.lut_mask=16'h7f00;
defparam un1_reg_data6_0_0_a3_tz_0_RNI23MK.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_reg_data6_0_o3_0_RNIRPOU (
	.combout(un1_reg_data6_i_0_g0),
	.dataa(un1_reg_data6_0_o3_0),
	.datab(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.datac(un1_reg_data6_i_0_g0_0),
	.datad(un1_ic_wbm_cyc_o_i_0_a2)
);
defparam un1_reg_data6_0_o3_0_RNIRPOU.lut_mask=16'h0040;
defparam un1_reg_data6_0_o3_0_RNIRPOU.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ5 */

// VQM4.1+ 
module gen_regZ4 (
  wbs_reg_dout_m_0_0_a2_7_0,
  ic_wbs_stb_i_5_i_m3_i_m3_0,
  wbm_gnt_0_0_i_0_a3_0,
  wbs_gnt_0,
  rx_wbm_dat_o_i_i_0,
  rx_wbm_dat_o_i_i_2,
  rx_wbm_dat_o_i_i_3,
  rx_wbm_dat_o_i_i_5,
  rx_wbm_dat_o_i_i_6,
  reg_data_i_0,
  reg_data_i_2,
  reg_data_i_3,
  reg_data_i_5,
  reg_data_i_6,
  reg_data_0,
  reg_data_2,
  reg_data_5,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  reg_data_0_0_2__I0_i_0_1070_i_m3,
  sync_rst_out,
  clk_100,
  reg_data_0_0_5__I0_i_0_1127_i_m3
)
;
input wbs_reg_dout_m_0_0_a2_7_0 ;
input ic_wbs_stb_i_5_i_m3_i_m3_0 ;
input wbm_gnt_0_0_i_0_a3_0 ;
input wbs_gnt_0 ;
input rx_wbm_dat_o_i_i_0 ;
input rx_wbm_dat_o_i_i_2 ;
input rx_wbm_dat_o_i_i_3 ;
input rx_wbm_dat_o_i_i_5 ;
input rx_wbm_dat_o_i_i_6 ;
output reg_data_i_0 ;
output reg_data_i_2 ;
output reg_data_i_3 ;
output reg_data_i_5 ;
output reg_data_i_6 ;
output reg_data_0 ;
output reg_data_2 ;
output reg_data_5 ;
input reg_data_0_0_0__I0_i_0_1032_i_m3 ;
input reg_data_0_0_2__I0_i_0_1070_i_m3 ;
input sync_rst_out ;
input clk_100 ;
input reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire wbs_reg_dout_m_0_0_a2_7_0 ;
wire ic_wbs_stb_i_5_i_m3_i_m3_0 ;
wire wbm_gnt_0_0_i_0_a3_0 ;
wire wbs_gnt_0 ;
wire rx_wbm_dat_o_i_i_0 ;
wire rx_wbm_dat_o_i_i_2 ;
wire rx_wbm_dat_o_i_i_3 ;
wire rx_wbm_dat_o_i_i_5 ;
wire rx_wbm_dat_o_i_i_6 ;
wire reg_data_i_0 ;
wire reg_data_i_2 ;
wire reg_data_i_3 ;
wire reg_data_i_5 ;
wire reg_data_i_6 ;
wire reg_data_0 ;
wire reg_data_2 ;
wire reg_data_5 ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire reg_data_1_0_1__g0_i_o4_i ;
wire N_20 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_5_ (
	.regout(reg_data_5),
	.datain(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_1__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_2_ (
	.regout(reg_data_2),
	.datain(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_1__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_1__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_7_ (
	.regout(reg_data_i_6),
	.datain(rx_wbm_dat_o_i_i_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_1__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_6_ (
	.regout(reg_data_i_5),
	.datain(rx_wbm_dat_o_i_i_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_1__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_4_ (
	.regout(reg_data_i_3),
	.datain(rx_wbm_dat_o_i_i_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_1__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_3_ (
	.regout(reg_data_i_2),
	.datain(rx_wbm_dat_o_i_i_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_1__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff reg_data_i_1_ (
	.regout(reg_data_i_0),
	.datain(rx_wbm_dat_o_i_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_1_0_1__g0_i_o4_i)
);
// @55:253
  cycloneii_lcell_comb reg_data_1_0_1__g0_i_o4 (
	.combout(reg_data_1_0_1__g0_i_o4_i),
	.dataa(wbs_gnt_0),
	.datab(wbm_gnt_0_0_i_0_a3_0),
	.datac(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.datad(wbs_reg_dout_m_0_0_a2_7_0)
);
defparam reg_data_1_0_1__g0_i_o4.lut_mask=16'h8000;
defparam reg_data_1_0_1__g0_i_o4.sum_lutc_input="datac";
//@67:980
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ4 */

// VQM4.1+ 
module opcode_unite (
  reg_data_i_RNIDNM7_0,
  reg_data_i_RNIFNM7_0,
  reg_data_i_RNIHNM7_0,
  reg_data_0,
  reg_data_2,
  reg_data_4,
  reg_data_6,
  reg_data_7,
  opcode_15,
  opcode_14,
  opcode_13,
  opcode_12,
  opcode_11,
  opcode_10,
  opcode_9,
  opcode_8,
  opcode_7,
  opcode_6,
  opcode_5,
  opcode_4,
  opcode_3,
  opcode_2,
  opcode_1,
  opcode_0,
  opcode_16,
  opcode_17,
  opcode_18,
  opcode_19,
  opcode_20,
  opcode_21,
  opcode_22,
  opcode_23,
  opu_wr_en,
  din_ack,
  sync_rst_out,
  clk_100
)
;
input reg_data_i_RNIDNM7_0 ;
input reg_data_i_RNIFNM7_0 ;
input reg_data_i_RNIHNM7_0 ;
input reg_data_0 ;
input reg_data_2 ;
input reg_data_4 ;
input reg_data_6 ;
input reg_data_7 ;
output opcode_15 ;
output opcode_14 ;
output opcode_13 ;
output opcode_12 ;
output opcode_11 ;
output opcode_10 ;
output opcode_9 ;
output opcode_8 ;
output opcode_7 ;
output opcode_6 ;
output opcode_5 ;
output opcode_4 ;
output opcode_3 ;
output opcode_2 ;
output opcode_1 ;
output opcode_0 ;
output opcode_16 ;
output opcode_17 ;
output opcode_18 ;
output opcode_19 ;
output opcode_20 ;
output opcode_21 ;
output opcode_22 ;
output opcode_23 ;
output opu_wr_en ;
input din_ack ;
input sync_rst_out ;
input clk_100 ;
wire reg_data_i_RNIDNM7_0 ;
wire reg_data_i_RNIFNM7_0 ;
wire reg_data_i_RNIHNM7_0 ;
wire reg_data_0 ;
wire reg_data_2 ;
wire reg_data_4 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire opcode_15 ;
wire opcode_14 ;
wire opcode_13 ;
wire opcode_12 ;
wire opcode_11 ;
wire opcode_10 ;
wire opcode_9 ;
wire opcode_8 ;
wire opcode_7 ;
wire opcode_6 ;
wire opcode_5 ;
wire opcode_4 ;
wire opcode_3 ;
wire opcode_2 ;
wire opcode_1 ;
wire opcode_0 ;
wire opcode_16 ;
wire opcode_17 ;
wire opcode_18 ;
wire opcode_19 ;
wire opcode_20 ;
wire opcode_21 ;
wire opcode_22 ;
wire opcode_23 ;
wire opu_wr_en ;
wire din_ack ;
wire sync_rst_out ;
wire clk_100 ;
wire [1:0] current_sm;
wire opcode_0_0_16__g0_i_o4 ;
wire current_sm_0_0_1__g1 ;
wire opu_wr_en_0_0_g0 ;
wire opcode_11_0_7__g0_0 ;
wire opcode_11_0_15__g0_0 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
wire din_ack_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff current_sm_0_ (
	.regout(current_sm[0]),
	.datain(opcode_0_0_16__g0_i_o4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(din_ack)
);
  cycloneii_lcell_ff current_sm_1_ (
	.regout(current_sm[1]),
	.datain(current_sm_0_0_1__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(din_ack)
);
  cycloneii_lcell_ff opcode_23_ (
	.regout(opcode_23),
	.datain(reg_data_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(din_ack_i),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_0_0_16__g0_i_o4)
);
  cycloneii_lcell_ff opcode_22_ (
	.regout(opcode_22),
	.datain(reg_data_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(din_ack_i),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_0_0_16__g0_i_o4)
);
  cycloneii_lcell_ff opcode_21_ (
	.regout(opcode_21),
	.datain(reg_data_i_RNIHNM7_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(din_ack_i),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_0_0_16__g0_i_o4)
);
  cycloneii_lcell_ff opcode_20_ (
	.regout(opcode_20),
	.datain(reg_data_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(din_ack_i),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_0_0_16__g0_i_o4)
);
  cycloneii_lcell_ff opcode_19_ (
	.regout(opcode_19),
	.datain(reg_data_i_RNIFNM7_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(din_ack_i),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_0_0_16__g0_i_o4)
);
  cycloneii_lcell_ff opcode_18_ (
	.regout(opcode_18),
	.datain(reg_data_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(din_ack_i),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_0_0_16__g0_i_o4)
);
  cycloneii_lcell_ff opcode_17_ (
	.regout(opcode_17),
	.datain(reg_data_i_RNIDNM7_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(din_ack_i),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_0_0_16__g0_i_o4)
);
  cycloneii_lcell_ff opcode_16_ (
	.regout(opcode_16),
	.datain(reg_data_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(din_ack_i),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_0_0_16__g0_i_o4)
);
  cycloneii_lcell_ff opu_wr_en_Z (
	.regout(opu_wr_en),
	.datain(opu_wr_en_0_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @8:96
  cycloneii_lcell_ff opcode_0_ (
	.regout(opcode_0),
	.datain(reg_data_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_7__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_1_ (
	.regout(opcode_1),
	.datain(reg_data_i_RNIDNM7_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_7__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_2_ (
	.regout(opcode_2),
	.datain(reg_data_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_7__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_3_ (
	.regout(opcode_3),
	.datain(reg_data_i_RNIFNM7_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_7__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_4_ (
	.regout(opcode_4),
	.datain(reg_data_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_7__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_5_ (
	.regout(opcode_5),
	.datain(reg_data_i_RNIHNM7_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_7__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_6_ (
	.regout(opcode_6),
	.datain(reg_data_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_7__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_7_ (
	.regout(opcode_7),
	.datain(reg_data_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_7__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_8_ (
	.regout(opcode_8),
	.datain(reg_data_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_15__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_9_ (
	.regout(opcode_9),
	.datain(reg_data_i_RNIDNM7_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_15__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_10_ (
	.regout(opcode_10),
	.datain(reg_data_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_15__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_11_ (
	.regout(opcode_11),
	.datain(reg_data_i_RNIFNM7_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_15__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_12_ (
	.regout(opcode_12),
	.datain(reg_data_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_15__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_13_ (
	.regout(opcode_13),
	.datain(reg_data_i_RNIHNM7_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_15__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_14_ (
	.regout(opcode_14),
	.datain(reg_data_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_15__g0_0)
);
// @8:96
  cycloneii_lcell_ff opcode_15_ (
	.regout(opcode_15),
	.datain(reg_data_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(opcode_0_0_16__g0_i_o4),
	.sload(GND),
	.sdata(GND),
	.ena(opcode_11_0_15__g0_0)
);
// @55:253
  cycloneii_lcell_comb current_sm_RNO_1_ (
	.combout(current_sm_0_0_1__g1),
	.dataa(current_sm[1]),
	.datab(current_sm[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam current_sm_RNO_1_.lut_mask=16'h4444;
defparam current_sm_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb current_sm_RNIL6LE_0_ (
	.combout(opcode_0_0_16__g0_i_o4),
	.dataa(current_sm[1]),
	.datab(current_sm[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam current_sm_RNIL6LE_0_.lut_mask=16'h1111;
defparam current_sm_RNIL6LE_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb current_sm_RNIJH6L_0_0_ (
	.combout(opcode_11_0_15__g0_0),
	.dataa(din_ack),
	.datab(current_sm[0]),
	.datac(current_sm[1]),
	.datad(VCC)
);
defparam current_sm_RNIJH6L_0_0_.lut_mask=16'h0b0b;
defparam current_sm_RNIJH6L_0_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb current_sm_RNIJH6L_0_ (
	.combout(opcode_11_0_7__g0_0),
	.dataa(din_ack),
	.datab(current_sm[0]),
	.datac(current_sm[1]),
	.datad(VCC)
);
defparam current_sm_RNIJH6L_0_.lut_mask=16'ha3a3;
defparam current_sm_RNIJH6L_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb opu_wr_en_RNO (
	.combout(opu_wr_en_0_0_g0),
	.dataa(opu_wr_en),
	.datab(din_ack),
	.datac(current_sm[1]),
	.datad(VCC)
);
defparam opu_wr_en_RNO.lut_mask=16'he0e0;
defparam opu_wr_en_RNO.sum_lutc_input="datac";
//@8:96
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  din_ack_i = ~ din_ack;
endmodule /* opcode_unite */

// VQM4.1+ 
module general_fifoZ0 (
  Q_internal_0,
  Q_internal_1,
  Q_internal_2,
  Q_internal_3,
  Q_internal_4,
  Q_internal_5,
  Q_internal_6,
  Q_internal_7,
  Q_internal_8,
  dout_0,
  dout_1,
  dout_2,
  dout_3,
  dout_4,
  dout_5,
  dout_6,
  dout_7,
  dout_8,
  dout_9,
  dout_10,
  dout_11,
  dout_12,
  dout_13,
  dout_14,
  dout_15,
  dout_16,
  dout_17,
  dout_18,
  dout_19,
  dout_20,
  dout_21,
  dout_22,
  din_fifo_23,
  din_fifo_0,
  din_fifo_1,
  din_fifo_2,
  din_fifo_3,
  din_fifo_4,
  din_fifo_5,
  din_fifo_6,
  din_fifo_7,
  din_fifo_8,
  din_fifo_9,
  din_fifo_10,
  din_fifo_11,
  din_fifo_12,
  din_fifo_13,
  din_fifo_14,
  din_fifo_15,
  din_fifo_16,
  din_fifo_17,
  din_fifo_18,
  din_fifo_19,
  din_fifo_20,
  din_fifo_21,
  din_fifo_22,
  un1_op_str_valid_i_o3,
  un4_iempty_0_o3_0,
  wr_en_fifo,
  un4_iempty_0_o3,
  rd_en_fifo_0,
  restart_i_i,
  sync_rst_out,
  clk_100
)
;
output Q_internal_0 ;
output Q_internal_1 ;
output Q_internal_2 ;
output Q_internal_3 ;
output Q_internal_4 ;
output Q_internal_5 ;
output Q_internal_6 ;
output Q_internal_7 ;
output Q_internal_8 ;
output dout_0 ;
output dout_1 ;
output dout_2 ;
output dout_3 ;
output dout_4 ;
output dout_5 ;
output dout_6 ;
output dout_7 ;
output dout_8 ;
output dout_9 ;
output dout_10 ;
output dout_11 ;
output dout_12 ;
output dout_13 ;
output dout_14 ;
output dout_15 ;
output dout_16 ;
output dout_17 ;
output dout_18 ;
output dout_19 ;
output dout_20 ;
output dout_21 ;
output dout_22 ;
input din_fifo_23 ;
input din_fifo_0 ;
input din_fifo_1 ;
input din_fifo_2 ;
input din_fifo_3 ;
input din_fifo_4 ;
input din_fifo_5 ;
input din_fifo_6 ;
input din_fifo_7 ;
input din_fifo_8 ;
input din_fifo_9 ;
input din_fifo_10 ;
input din_fifo_11 ;
input din_fifo_12 ;
input din_fifo_13 ;
input din_fifo_14 ;
input din_fifo_15 ;
input din_fifo_16 ;
input din_fifo_17 ;
input din_fifo_18 ;
input din_fifo_19 ;
input din_fifo_20 ;
input din_fifo_21 ;
input din_fifo_22 ;
input un1_op_str_valid_i_o3 ;
output un4_iempty_0_o3_0 ;
input wr_en_fifo ;
output un4_iempty_0_o3 ;
input rd_en_fifo_0 ;
input restart_i_i ;
input sync_rst_out ;
input clk_100 ;
wire Q_internal_0 ;
wire Q_internal_1 ;
wire Q_internal_2 ;
wire Q_internal_3 ;
wire Q_internal_4 ;
wire Q_internal_5 ;
wire Q_internal_6 ;
wire Q_internal_7 ;
wire Q_internal_8 ;
wire dout_0 ;
wire dout_1 ;
wire dout_2 ;
wire dout_3 ;
wire dout_4 ;
wire dout_5 ;
wire dout_6 ;
wire dout_7 ;
wire dout_8 ;
wire dout_9 ;
wire dout_10 ;
wire dout_11 ;
wire dout_12 ;
wire dout_13 ;
wire dout_14 ;
wire dout_15 ;
wire dout_16 ;
wire dout_17 ;
wire dout_18 ;
wire dout_19 ;
wire dout_20 ;
wire dout_21 ;
wire dout_22 ;
wire din_fifo_23 ;
wire din_fifo_0 ;
wire din_fifo_1 ;
wire din_fifo_2 ;
wire din_fifo_3 ;
wire din_fifo_4 ;
wire din_fifo_5 ;
wire din_fifo_6 ;
wire din_fifo_7 ;
wire din_fifo_8 ;
wire din_fifo_9 ;
wire din_fifo_10 ;
wire din_fifo_11 ;
wire din_fifo_12 ;
wire din_fifo_13 ;
wire din_fifo_14 ;
wire din_fifo_15 ;
wire din_fifo_16 ;
wire din_fifo_17 ;
wire din_fifo_18 ;
wire din_fifo_19 ;
wire din_fifo_20 ;
wire din_fifo_21 ;
wire din_fifo_22 ;
wire un1_op_str_valid_i_o3 ;
wire un4_iempty_0_o3_0 ;
wire wr_en_fifo ;
wire un4_iempty_0_o3 ;
wire rd_en_fifo_0 ;
wire restart_i_i ;
wire sync_rst_out ;
wire clk_100 ;
wire [8:0] write_addr;
wire [22:0] DOUT;
wire [8:0] read_addr;
wire [8:0] read_addr_dup_6_i;
wire [22:0] DIN_REG1;
wire [0:0] un1_wr_en_1_i_0_o2;
wire [8:0] qplus;
wire [8:1] cchain;
wire [0:0] un1_wr_en_1_i_0;
wire [8:0] un1_rd_en_combout;
wire [8:2] un1_rd_en_cout;
wire [8:8] un1_rd_en_a_cout;
wire [0:0] read_addr_dup_6_i_o2;
wire [23:0] DOUT_TMP;
wire [0:0] read_addr_dup_6_i_a3_4;
wire [0:0] read_addr_dup_6_i_a3_5;
wire [0:0] read_addr_dup_6_i_a3_6;
wire write_addr_c0_combout ;
wire un1_flush_1_0_i ;
wire write_addrlde ;
wire write_addr_c1_combout ;
wire write_addr_c2_combout ;
wire write_addr_c3_combout ;
wire write_addr_c4_combout ;
wire write_addr_c5_combout ;
wire write_addr_c6_combout ;
wire write_addr_c7_combout ;
wire write_addr_c8_combout ;
wire mem_91 ;
wire mem_3_0_0_g2 ;
wire mem_87 ;
wire mem_83 ;
wire mem_79 ;
wire mem_75 ;
wire mem_71 ;
wire mem_67 ;
wire mem_63 ;
wire mem_59 ;
wire mem_55 ;
wire mem_51 ;
wire mem_47 ;
wire mem_43 ;
wire mem_39 ;
wire mem_35 ;
wire mem_31 ;
wire mem_27 ;
wire mem_23 ;
wire mem_19 ;
wire mem_15 ;
wire mem_11 ;
wire mem_7 ;
wire mem_3 ;
wire G_5 ;
wire I_3_NE_i_0_g0 ;
wire I_2 ;
wire GND ;
wire un4_iempty_0_o3_RNI7L0F_1_cout ;
wire write_addr_c0_cout ;
wire write_addr_c1_cout ;
wire write_addr_c2_cout ;
wire write_addr_c3_cout ;
wire write_addr_c4_cout ;
wire write_addr_c5_cout ;
wire write_addr_c6_cout ;
wire write_addr_c7_cout ;
wire un1_count27_i_i_0 ;
wire I_4 ;
wire mem_3_0_0_g2_4 ;
wire un4_iempty_0_o3_0_3 ;
wire mem_3_0_0_g2_5 ;
wire mem_3_0_0_g2_6 ;
wire un1_flush_1_0_a2_4 ;
wire un1_flush_1_0_a2_5 ;
wire un1_flush_1_0_a2_6 ;
wire I_3_NE_i_0_g0_0 ;
wire I_3_NE_i_0_g0_1 ;
wire I_3_NE_i_0_g0_2 ;
wire I_3_NE_i_0_g0_3 ;
wire I_3_NE_i_0_g0_4 ;
wire un1_count27_i_i ;
wire VCC ;
wire N_246 ;
wire N_2 ;
wire restart_i_i_i ;
wire sync_rst_out_i ;
wire un1_flush_1_0_i_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @12:198
  cycloneii_lcell_ff write_addr_0_ (
	.regout(write_addr[0]),
	.datain(write_addr_c0_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_flush_1_0_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(write_addrlde)
);
// @12:198
  cycloneii_lcell_ff write_addr_1_ (
	.regout(write_addr[1]),
	.datain(write_addr_c1_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_flush_1_0_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(write_addrlde)
);
// @12:198
  cycloneii_lcell_ff write_addr_2_ (
	.regout(write_addr[2]),
	.datain(write_addr_c2_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_flush_1_0_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(write_addrlde)
);
// @12:198
  cycloneii_lcell_ff write_addr_3_ (
	.regout(write_addr[3]),
	.datain(write_addr_c3_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_flush_1_0_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(write_addrlde)
);
// @12:198
  cycloneii_lcell_ff write_addr_4_ (
	.regout(write_addr[4]),
	.datain(write_addr_c4_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_flush_1_0_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(write_addrlde)
);
// @12:198
  cycloneii_lcell_ff write_addr_5_ (
	.regout(write_addr[5]),
	.datain(write_addr_c5_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_flush_1_0_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(write_addrlde)
);
// @12:198
  cycloneii_lcell_ff write_addr_6_ (
	.regout(write_addr[6]),
	.datain(write_addr_c6_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_flush_1_0_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(write_addrlde)
);
// @12:198
  cycloneii_lcell_ff write_addr_7_ (
	.regout(write_addr[7]),
	.datain(write_addr_c7_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_flush_1_0_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(write_addrlde)
);
// @12:198
  cycloneii_lcell_ff write_addr_8_ (
	.regout(write_addr[8]),
	.datain(write_addr_c8_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_flush_1_0_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(write_addrlde)
);
  cycloneii_lcell_ff mem_91_Z (
	.regout(mem_91),
	.datain(din_fifo_22),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_87_Z (
	.regout(mem_87),
	.datain(din_fifo_21),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_83_Z (
	.regout(mem_83),
	.datain(din_fifo_20),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_79_Z (
	.regout(mem_79),
	.datain(din_fifo_19),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_75_Z (
	.regout(mem_75),
	.datain(din_fifo_18),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_71_Z (
	.regout(mem_71),
	.datain(din_fifo_17),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_67_Z (
	.regout(mem_67),
	.datain(din_fifo_16),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_63_Z (
	.regout(mem_63),
	.datain(din_fifo_15),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_59_Z (
	.regout(mem_59),
	.datain(din_fifo_14),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_55_Z (
	.regout(mem_55),
	.datain(din_fifo_13),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_51_Z (
	.regout(mem_51),
	.datain(din_fifo_12),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_47_Z (
	.regout(mem_47),
	.datain(din_fifo_11),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_43_Z (
	.regout(mem_43),
	.datain(din_fifo_10),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_39_Z (
	.regout(mem_39),
	.datain(din_fifo_9),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_35_Z (
	.regout(mem_35),
	.datain(din_fifo_8),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_31_Z (
	.regout(mem_31),
	.datain(din_fifo_7),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_27_Z (
	.regout(mem_27),
	.datain(din_fifo_6),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_23_Z (
	.regout(mem_23),
	.datain(din_fifo_5),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_19_Z (
	.regout(mem_19),
	.datain(din_fifo_4),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_15_Z (
	.regout(mem_15),
	.datain(din_fifo_3),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_11_Z (
	.regout(mem_11),
	.datain(din_fifo_2),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_7_Z (
	.regout(mem_7),
	.datain(din_fifo_1),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff mem_3_Z (
	.regout(mem_3),
	.datain(din_fifo_0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2)
);
  cycloneii_lcell_ff dout_22_ (
	.regout(dout_22),
	.datain(DOUT[22]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_91),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_21_ (
	.regout(dout_21),
	.datain(DOUT[21]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_87),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_20_ (
	.regout(dout_20),
	.datain(DOUT[20]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_83),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_19_ (
	.regout(dout_19),
	.datain(DOUT[19]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_79),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_18_ (
	.regout(dout_18),
	.datain(DOUT[18]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_75),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_17_ (
	.regout(dout_17),
	.datain(DOUT[17]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_71),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_16_ (
	.regout(dout_16),
	.datain(DOUT[16]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_67),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_15_ (
	.regout(dout_15),
	.datain(DOUT[15]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_63),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_14_ (
	.regout(dout_14),
	.datain(DOUT[14]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_59),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_13_ (
	.regout(dout_13),
	.datain(DOUT[13]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_55),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_12_ (
	.regout(dout_12),
	.datain(DOUT[12]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_51),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_11_ (
	.regout(dout_11),
	.datain(DOUT[11]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_47),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_10_ (
	.regout(dout_10),
	.datain(DOUT[10]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_43),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_9_ (
	.regout(dout_9),
	.datain(DOUT[9]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_39),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_8_ (
	.regout(dout_8),
	.datain(DOUT[8]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_35),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_7_ (
	.regout(dout_7),
	.datain(DOUT[7]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_31),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_6_ (
	.regout(dout_6),
	.datain(DOUT[6]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_27),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_5_ (
	.regout(dout_5),
	.datain(DOUT[5]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_23),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_4_ (
	.regout(dout_4),
	.datain(DOUT[4]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_19),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_3_ (
	.regout(dout_3),
	.datain(DOUT[3]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_15),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_2_ (
	.regout(dout_2),
	.datain(DOUT[2]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_11),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_1_ (
	.regout(dout_1),
	.datain(DOUT[1]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_7),
	.ena(rd_en_fifo_0)
);
  cycloneii_lcell_ff dout_0_ (
	.regout(dout_0),
	.datain(DOUT[0]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_3),
	.ena(rd_en_fifo_0)
);
// @12:198
  cycloneii_lcell_ff read_addr_8_ (
	.regout(read_addr[8]),
	.datain(read_addr_dup_6_i[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:198
  cycloneii_lcell_ff read_addr_7_ (
	.regout(read_addr[7]),
	.datain(read_addr_dup_6_i[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:198
  cycloneii_lcell_ff read_addr_6_ (
	.regout(read_addr[6]),
	.datain(read_addr_dup_6_i[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:198
  cycloneii_lcell_ff read_addr_5_ (
	.regout(read_addr[5]),
	.datain(read_addr_dup_6_i[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:198
  cycloneii_lcell_ff read_addr_4_ (
	.regout(read_addr[4]),
	.datain(read_addr_dup_6_i[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:198
  cycloneii_lcell_ff read_addr_3_ (
	.regout(read_addr[3]),
	.datain(read_addr_dup_6_i[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:198
  cycloneii_lcell_ff read_addr_2_ (
	.regout(read_addr[2]),
	.datain(read_addr_dup_6_i[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:198
  cycloneii_lcell_ff read_addr_1_ (
	.regout(read_addr[1]),
	.datain(read_addr_dup_6_i[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:198
  cycloneii_lcell_ff read_addr_0_ (
	.regout(read_addr[0]),
	.datain(read_addr_dup_6_i[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_22_ (
	.regout(DIN_REG1[22]),
	.datain(din_fifo_22),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_21_ (
	.regout(DIN_REG1[21]),
	.datain(din_fifo_21),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_20_ (
	.regout(DIN_REG1[20]),
	.datain(din_fifo_20),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_19_ (
	.regout(DIN_REG1[19]),
	.datain(din_fifo_19),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_18_ (
	.regout(DIN_REG1[18]),
	.datain(din_fifo_18),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_17_ (
	.regout(DIN_REG1[17]),
	.datain(din_fifo_17),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_16_ (
	.regout(DIN_REG1[16]),
	.datain(din_fifo_16),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_15_ (
	.regout(DIN_REG1[15]),
	.datain(din_fifo_15),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_14_ (
	.regout(DIN_REG1[14]),
	.datain(din_fifo_14),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_13_ (
	.regout(DIN_REG1[13]),
	.datain(din_fifo_13),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_12_ (
	.regout(DIN_REG1[12]),
	.datain(din_fifo_12),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_11_ (
	.regout(DIN_REG1[11]),
	.datain(din_fifo_11),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_10_ (
	.regout(DIN_REG1[10]),
	.datain(din_fifo_10),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_9_ (
	.regout(DIN_REG1[9]),
	.datain(din_fifo_9),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_8_ (
	.regout(DIN_REG1[8]),
	.datain(din_fifo_8),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_7_ (
	.regout(DIN_REG1[7]),
	.datain(din_fifo_7),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_6_ (
	.regout(DIN_REG1[6]),
	.datain(din_fifo_6),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_5_ (
	.regout(DIN_REG1[5]),
	.datain(din_fifo_5),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_4_ (
	.regout(DIN_REG1[4]),
	.datain(din_fifo_4),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_3_ (
	.regout(DIN_REG1[3]),
	.datain(din_fifo_3),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_2_ (
	.regout(DIN_REG1[2]),
	.datain(din_fifo_2),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_1_ (
	.regout(DIN_REG1[1]),
	.datain(din_fifo_1),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_DIN_REG1_0_ (
	.regout(DIN_REG1[0]),
	.datain(din_fifo_0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_G_5 (
	.regout(G_5),
	.datain(I_3_NE_i_0_g0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_98_I_2 (
	.regout(I_2),
	.datain(un1_wr_en_1_i_0_o2[0]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_8_count_reg_Q_internal_8_ (
	.regout(Q_internal_8),
	.datain(qplus[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_7_count_reg_Q_internal_7_ (
	.regout(Q_internal_7),
	.datain(qplus[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_6_count_reg_Q_internal_6_ (
	.regout(Q_internal_6),
	.datain(qplus[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_5_count_reg_Q_internal_5_ (
	.regout(Q_internal_5),
	.datain(qplus[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_4_count_reg_Q_internal_4_ (
	.regout(Q_internal_4),
	.datain(qplus[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_3_count_reg_Q_internal_3_ (
	.regout(Q_internal_3),
	.datain(qplus[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_2_count_reg_Q_internal_2_ (
	.regout(Q_internal_2),
	.datain(qplus[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_1_count_reg_Q_internal_1_ (
	.regout(Q_internal_1),
	.datain(qplus[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_0_count_reg_Q_internal_0_ (
	.regout(Q_internal_0),
	.datain(qplus[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_comb genCntr_7_count_reg_Q_internal_RNINIC85_7_ (
	.combout(qplus[7]),
	.cout(cchain[8]),
	.dataa(Q_internal_7),
	.datab(un1_wr_en_1_i_0[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[7])
);
defparam genCntr_7_count_reg_Q_internal_RNINIC85_7_.lut_mask=16'h96e8;
defparam genCntr_7_count_reg_Q_internal_RNINIC85_7_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_1_count_reg_Q_internal_RNI7N7O1_1_ (
	.combout(qplus[1]),
	.cout(cchain[2]),
	.dataa(Q_internal_1),
	.datab(un1_wr_en_1_i_0[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[1])
);
defparam genCntr_1_count_reg_Q_internal_RNI7N7O1_1_.lut_mask=16'h96e8;
defparam genCntr_1_count_reg_Q_internal_RNI7N7O1_1_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_0_count_reg_Q_internal_RNIE6H41_0_ (
	.combout(qplus[0]),
	.cout(cchain[1]),
	.dataa(Q_internal_0),
	.datab(un1_wr_en_1_i_0[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_iempty_0_o3_RNI7L0F_1_cout)
);
defparam genCntr_0_count_reg_Q_internal_RNIE6H41_0_.lut_mask=16'h96e8;
defparam genCntr_0_count_reg_Q_internal_RNIE6H41_0_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_5_count_reg_Q_internal_RNIVLT44_5_ (
	.combout(qplus[5]),
	.cout(cchain[6]),
	.dataa(Q_internal_5),
	.datab(un1_wr_en_1_i_0[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[5])
);
defparam genCntr_5_count_reg_Q_internal_RNIVLT44_5_.lut_mask=16'h96e8;
defparam genCntr_5_count_reg_Q_internal_RNIVLT44_5_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_8_count_reg_Q_internal_RNO_8_ (
	.combout(qplus[8]),
	.dataa(Q_internal_8),
	.datab(un1_wr_en_1_i_0[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[8])
);
defparam genCntr_8_count_reg_Q_internal_RNO_8_.lut_mask=16'h9696;
defparam genCntr_8_count_reg_Q_internal_RNO_8_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_3_count_reg_Q_internal_RNIFN6Q2_3_ (
	.combout(qplus[3]),
	.cout(cchain[4]),
	.dataa(Q_internal_3),
	.datab(un1_wr_en_1_i_0[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[3])
);
defparam genCntr_3_count_reg_Q_internal_RNIFN6Q2_3_.lut_mask=16'h96e8;
defparam genCntr_3_count_reg_Q_internal_RNIFN6Q2_3_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_6_count_reg_Q_internal_RNII4IN4_6_ (
	.combout(qplus[6]),
	.cout(cchain[7]),
	.dataa(Q_internal_6),
	.datab(un1_wr_en_1_i_0[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[6])
);
defparam genCntr_6_count_reg_Q_internal_RNII4IN4_6_.lut_mask=16'h96e8;
defparam genCntr_6_count_reg_Q_internal_RNII4IN4_6_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_4_count_reg_Q_internal_RNIU6FG3_4_ (
	.combout(qplus[4]),
	.cout(cchain[5]),
	.dataa(Q_internal_4),
	.datab(un1_wr_en_1_i_0[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[4])
);
defparam genCntr_4_count_reg_Q_internal_RNIU6FG3_4_.lut_mask=16'h96e8;
defparam genCntr_4_count_reg_Q_internal_RNIU6FG3_4_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_2_count_reg_Q_internal_RNII74A2_2_ (
	.combout(qplus[2]),
	.cout(cchain[3]),
	.dataa(Q_internal_2),
	.datab(un1_wr_en_1_i_0[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[2])
);
defparam genCntr_2_count_reg_Q_internal_RNII74A2_2_.lut_mask=16'h96e8;
defparam genCntr_2_count_reg_Q_internal_RNII74A2_2_.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c0 (
	.combout(write_addr_c0_combout),
	.cout(write_addr_c0_cout),
	.dataa(write_addr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam write_addr_c0.lut_mask=16'h6688;
defparam write_addr_c0.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c1 (
	.combout(write_addr_c1_combout),
	.cout(write_addr_c1_cout),
	.dataa(write_addr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c0_cout)
);
defparam write_addr_c1.lut_mask=16'h5aa0;
defparam write_addr_c1.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c2 (
	.combout(write_addr_c2_combout),
	.cout(write_addr_c2_cout),
	.dataa(write_addr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c1_cout)
);
defparam write_addr_c2.lut_mask=16'h5aa0;
defparam write_addr_c2.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c3 (
	.combout(write_addr_c3_combout),
	.cout(write_addr_c3_cout),
	.dataa(write_addr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c2_cout)
);
defparam write_addr_c3.lut_mask=16'h5aa0;
defparam write_addr_c3.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c4 (
	.combout(write_addr_c4_combout),
	.cout(write_addr_c4_cout),
	.dataa(write_addr[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c3_cout)
);
defparam write_addr_c4.lut_mask=16'h5aa0;
defparam write_addr_c4.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c5 (
	.combout(write_addr_c5_combout),
	.cout(write_addr_c5_cout),
	.dataa(write_addr[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c4_cout)
);
defparam write_addr_c5.lut_mask=16'h5aa0;
defparam write_addr_c5.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c6 (
	.combout(write_addr_c6_combout),
	.cout(write_addr_c6_cout),
	.dataa(write_addr[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c5_cout)
);
defparam write_addr_c6.lut_mask=16'h5aa0;
defparam write_addr_c6.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c7 (
	.combout(write_addr_c7_combout),
	.cout(write_addr_c7_cout),
	.dataa(write_addr[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c6_cout)
);
defparam write_addr_c7.lut_mask=16'h5aa0;
defparam write_addr_c7.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c8 (
	.combout(write_addr_c8_combout),
	.dataa(write_addr[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c7_cout)
);
defparam write_addr_c8.lut_mask=16'h5a5a;
defparam write_addr_c8.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_8_ (
	.combout(un1_rd_en_combout[8]),
	.cout(un1_rd_en_cout[8]),
	.dataa(un1_count27_i_i_0),
	.datab(read_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_rd_en_8_.lut_mask=16'h9944;
defparam un1_rd_en_8_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_a_8_ (
	.cout(un1_rd_en_a_cout[8]),
	.dataa(un1_count27_i_i_0),
	.datab(read_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_rd_en_a_8_.lut_mask=16'h0044;
defparam un1_rd_en_a_8_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_7_ (
	.combout(un1_rd_en_combout[7]),
	.cout(un1_rd_en_cout[7]),
	.dataa(read_addr[1]),
	.datab(read_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_a_cout[8])
);
defparam un1_rd_en_7_.lut_mask=16'h5a80;
defparam un1_rd_en_7_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_6_ (
	.combout(un1_rd_en_combout[6]),
	.cout(un1_rd_en_cout[6]),
	.dataa(read_addr[1]),
	.datab(read_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout[8])
);
defparam un1_rd_en_6_.lut_mask=16'h6c80;
defparam un1_rd_en_6_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_5_ (
	.combout(un1_rd_en_combout[5]),
	.cout(un1_rd_en_cout[5]),
	.dataa(read_addr[3]),
	.datab(read_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout[7])
);
defparam un1_rd_en_5_.lut_mask=16'h5a80;
defparam un1_rd_en_5_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_4_ (
	.combout(un1_rd_en_combout[4]),
	.cout(un1_rd_en_cout[4]),
	.dataa(read_addr[3]),
	.datab(read_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout[6])
);
defparam un1_rd_en_4_.lut_mask=16'h6c80;
defparam un1_rd_en_4_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_3_ (
	.combout(un1_rd_en_combout[3]),
	.cout(un1_rd_en_cout[3]),
	.dataa(read_addr[5]),
	.datab(read_addr[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout[5])
);
defparam un1_rd_en_3_.lut_mask=16'h5a80;
defparam un1_rd_en_3_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_2_ (
	.combout(un1_rd_en_combout[2]),
	.cout(un1_rd_en_cout[2]),
	.dataa(read_addr[5]),
	.datab(read_addr[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout[4])
);
defparam un1_rd_en_2_.lut_mask=16'h6c80;
defparam un1_rd_en_2_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_1_ (
	.combout(un1_rd_en_combout[1]),
	.dataa(read_addr[7]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout[3])
);
defparam un1_rd_en_1_.lut_mask=16'h5a5a;
defparam un1_rd_en_1_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_0_ (
	.combout(un1_rd_en_combout[0]),
	.dataa(read_addr[7]),
	.datab(read_addr[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout[2])
);
defparam un1_rd_en_0_.lut_mask=16'h6c6c;
defparam un1_rd_en_0_.sum_lutc_input="cin";
// @12:96
  cycloneii_lcell_comb mem_98_I_2_RNIFQR4 (
	.combout(I_4),
	.dataa(G_5),
	.datab(I_2),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_98_I_2_RNIFQR4.lut_mask=16'h8888;
defparam mem_98_I_2_RNIFQR4.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_i_0_ (
	.combout(read_addr_dup_6_i[0]),
	.dataa(un1_rd_en_combout[8]),
	.datab(read_addr_dup_6_i_o2[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_i_0_.lut_mask=16'h2222;
defparam read_addr_dup_proc_read_addr_dup_6_i_0_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_i_1_ (
	.combout(read_addr_dup_6_i[1]),
	.dataa(read_addr_dup_6_i_o2[0]),
	.datab(un1_rd_en_combout[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_i_1_.lut_mask=16'h4444;
defparam read_addr_dup_proc_read_addr_dup_6_i_1_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_i_2_ (
	.combout(read_addr_dup_6_i[2]),
	.dataa(read_addr_dup_6_i_o2[0]),
	.datab(un1_rd_en_combout[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_i_2_.lut_mask=16'h4444;
defparam read_addr_dup_proc_read_addr_dup_6_i_2_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_i_3_ (
	.combout(read_addr_dup_6_i[3]),
	.dataa(read_addr_dup_6_i_o2[0]),
	.datab(un1_rd_en_combout[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_i_3_.lut_mask=16'h4444;
defparam read_addr_dup_proc_read_addr_dup_6_i_3_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_i_4_ (
	.combout(read_addr_dup_6_i[4]),
	.dataa(read_addr_dup_6_i_o2[0]),
	.datab(un1_rd_en_combout[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_i_4_.lut_mask=16'h4444;
defparam read_addr_dup_proc_read_addr_dup_6_i_4_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_i_5_ (
	.combout(read_addr_dup_6_i[5]),
	.dataa(read_addr_dup_6_i_o2[0]),
	.datab(un1_rd_en_combout[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_i_5_.lut_mask=16'h4444;
defparam read_addr_dup_proc_read_addr_dup_6_i_5_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_i_6_ (
	.combout(read_addr_dup_6_i[6]),
	.dataa(read_addr_dup_6_i_o2[0]),
	.datab(un1_rd_en_combout[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_i_6_.lut_mask=16'h4444;
defparam read_addr_dup_proc_read_addr_dup_6_i_6_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_i_7_ (
	.combout(read_addr_dup_6_i[7]),
	.dataa(read_addr_dup_6_i_o2[0]),
	.datab(un1_rd_en_combout[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_i_7_.lut_mask=16'h4444;
defparam read_addr_dup_proc_read_addr_dup_6_i_7_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_i_8_ (
	.combout(read_addr_dup_6_i[8]),
	.dataa(read_addr_dup_6_i_o2[0]),
	.datab(un1_rd_en_combout[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_i_8_.lut_mask=16'h4444;
defparam read_addr_dup_proc_read_addr_dup_6_i_8_.sum_lutc_input="datac";
// @56:264
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI4A1D (
	.combout(un1_count27_i_i_0),
	.dataa(rd_en_fifo_0),
	.datab(un4_iempty_0_o3),
	.datac(VCC),
	.datad(VCC)
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI4A1D.lut_mask=16'h7777;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI4A1D.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb write_addr_RNI6UGD_0_ (
	.combout(mem_3_0_0_g2_4),
	.dataa(write_addr[4]),
	.datab(write_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam write_addr_RNI6UGD_0_.lut_mask=16'h1111;
defparam write_addr_RNI6UGD_0_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNI1HKF_14_ (
	.combout(DOUT[14]),
	.dataa(DIN_REG1[14]),
	.datab(I_4),
	.datac(DOUT_TMP[14]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNI1HKF_14_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNI1HKF_14_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNI2HKF_15_ (
	.combout(DOUT[15]),
	.dataa(DIN_REG1[15]),
	.datab(I_4),
	.datac(DOUT_TMP[15]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNI2HKF_15_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNI2HKF_15_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNI3HKF_16_ (
	.combout(DOUT[16]),
	.dataa(DIN_REG1[16]),
	.datab(I_4),
	.datac(DOUT_TMP[16]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNI3HKF_16_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNI3HKF_16_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNIOLJD_0_ (
	.combout(DOUT[0]),
	.dataa(DIN_REG1[0]),
	.datab(I_4),
	.datac(DOUT_TMP[0]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNIOLJD_0_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNIOLJD_0_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNIPPJD_1_ (
	.combout(DOUT[1]),
	.dataa(DIN_REG1[1]),
	.datab(I_4),
	.datac(DOUT_TMP[1]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNIPPJD_1_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNIPPJD_1_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNIQTJD_2_ (
	.combout(DOUT[2]),
	.dataa(DIN_REG1[2]),
	.datab(I_4),
	.datac(DOUT_TMP[2]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNIQTJD_2_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNIQTJD_2_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNI1LKF_21_ (
	.combout(DOUT[21]),
	.dataa(DIN_REG1[21]),
	.datab(I_4),
	.datac(DOUT_TMP[21]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNI1LKF_21_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNI1LKF_21_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNI2LKF_22_ (
	.combout(DOUT[22]),
	.dataa(DIN_REG1[22]),
	.datab(I_4),
	.datac(DOUT_TMP[22]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNI2LKF_22_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNI2LKF_22_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNI4HKF_17_ (
	.combout(DOUT[17]),
	.dataa(DIN_REG1[17]),
	.datab(I_4),
	.datac(DOUT_TMP[17]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNI4HKF_17_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNI4HKF_17_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNI5HKF_18_ (
	.combout(DOUT[18]),
	.dataa(DIN_REG1[18]),
	.datab(I_4),
	.datac(DOUT_TMP[18]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNI5HKF_18_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNI5HKF_18_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNI6HKF_19_ (
	.combout(DOUT[19]),
	.dataa(DIN_REG1[19]),
	.datab(I_4),
	.datac(DOUT_TMP[19]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNI6HKF_19_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNI6HKF_19_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNI0LKF_20_ (
	.combout(DOUT[20]),
	.dataa(DIN_REG1[20]),
	.datab(I_4),
	.datac(DOUT_TMP[20]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNI0LKF_20_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNI0LKF_20_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNIR1KD_3_ (
	.combout(DOUT[3]),
	.dataa(DIN_REG1[3]),
	.datab(I_4),
	.datac(DOUT_TMP[3]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNIR1KD_3_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNIR1KD_3_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNIS5KD_4_ (
	.combout(DOUT[4]),
	.dataa(DIN_REG1[4]),
	.datab(I_4),
	.datac(DOUT_TMP[4]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNIS5KD_4_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNIS5KD_4_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNIT9KD_5_ (
	.combout(DOUT[5]),
	.dataa(DIN_REG1[5]),
	.datab(I_4),
	.datac(DOUT_TMP[5]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNIT9KD_5_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNIT9KD_5_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNIUDKD_6_ (
	.combout(DOUT[6]),
	.dataa(DIN_REG1[6]),
	.datab(I_4),
	.datac(DOUT_TMP[6]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNIUDKD_6_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNIUDKD_6_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNIVHKD_7_ (
	.combout(DOUT[7]),
	.dataa(DIN_REG1[7]),
	.datab(I_4),
	.datac(DOUT_TMP[7]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNIVHKD_7_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNIVHKD_7_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNI0MKD_8_ (
	.combout(DOUT[8]),
	.dataa(DIN_REG1[8]),
	.datab(I_4),
	.datac(DOUT_TMP[8]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNI0MKD_8_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNI0MKD_8_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNI1QKD_9_ (
	.combout(DOUT[9]),
	.dataa(DIN_REG1[9]),
	.datab(I_4),
	.datac(DOUT_TMP[9]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNI1QKD_9_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNI1QKD_9_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNITGKF_10_ (
	.combout(DOUT[10]),
	.dataa(DIN_REG1[10]),
	.datab(I_4),
	.datac(DOUT_TMP[10]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNITGKF_10_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNITGKF_10_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNIUGKF_11_ (
	.combout(DOUT[11]),
	.dataa(DIN_REG1[11]),
	.datab(I_4),
	.datac(DOUT_TMP[11]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNIUGKF_11_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNIUGKF_11_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNIVGKF_12_ (
	.combout(DOUT[12]),
	.dataa(DIN_REG1[12]),
	.datab(I_4),
	.datac(DOUT_TMP[12]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNIVGKF_12_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNIVGKF_12_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_98_DIN_REG1_RNI0HKF_13_ (
	.combout(DOUT[13]),
	.dataa(DIN_REG1[13]),
	.datab(I_4),
	.datac(DOUT_TMP[13]),
	.datad(VCC)
);
defparam mem_98_DIN_REG1_RNI0HKF_13_.lut_mask=16'hb8b8;
defparam mem_98_DIN_REG1_RNI0HKF_13_.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_0_3 (
	.combout(un4_iempty_0_o3_0_3),
	.dataa(Q_internal_5),
	.datab(Q_internal_6),
	.datac(Q_internal_0),
	.datad(Q_internal_3)
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_0_3.lut_mask=16'hfffe;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_0_3.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb write_addr_RNIUS1R_5_ (
	.combout(mem_3_0_0_g2_5),
	.dataa(write_addr[6]),
	.datab(write_addr[8]),
	.datac(write_addr[5]),
	.datad(write_addr[7])
);
defparam write_addr_RNIUS1R_5_.lut_mask=16'h0001;
defparam write_addr_RNIUS1R_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb write_addr_RNIR7FL_1_ (
	.combout(mem_3_0_0_g2_6),
	.dataa(write_addr[3]),
	.datab(wr_en_fifo),
	.datac(write_addr[1]),
	.datad(write_addr[2])
);
defparam write_addr_RNIR7FL_1_.lut_mask=16'h0004;
defparam write_addr_RNIR7FL_1_.sum_lutc_input="datac";
// @12:202
  cycloneii_lcell_comb un1_flush_1_0_a2_4_cZ (
	.combout(un1_flush_1_0_a2_4),
	.dataa(write_addr[3]),
	.datab(write_addr[8]),
	.datac(write_addr[1]),
	.datad(VCC)
);
defparam un1_flush_1_0_a2_4_cZ.lut_mask=16'h8080;
defparam un1_flush_1_0_a2_4_cZ.sum_lutc_input="datac";
// @12:202
  cycloneii_lcell_comb un1_flush_1_0_a2_5_cZ (
	.combout(un1_flush_1_0_a2_5),
	.dataa(write_addr[2]),
	.datab(write_addr[4]),
	.datac(write_addr[7]),
	.datad(write_addr[5])
);
defparam un1_flush_1_0_a2_5_cZ.lut_mask=16'h0020;
defparam un1_flush_1_0_a2_5_cZ.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_i_a3_4_0_ (
	.combout(read_addr_dup_6_i_a3_4[0]),
	.dataa(read_addr[8]),
	.datab(read_addr[5]),
	.datac(read_addr[7]),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_i_a3_4_0_.lut_mask=16'h2020;
defparam read_addr_dup_proc_read_addr_dup_6_i_a3_4_0_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_i_a3_5_0_ (
	.combout(read_addr_dup_6_i_a3_5[0]),
	.dataa(read_addr[1]),
	.datab(read_addr[3]),
	.datac(read_addr[2]),
	.datad(read_addr[6])
);
defparam read_addr_dup_proc_read_addr_dup_6_i_a3_5_0_.lut_mask=16'h0080;
defparam read_addr_dup_proc_read_addr_dup_6_i_a3_5_0_.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_0 (
	.combout(un4_iempty_0_o3_0),
	.dataa(Q_internal_1),
	.datab(Q_internal_2),
	.datac(un4_iempty_0_o3_0_3),
	.datad(VCC)
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_0.lut_mask=16'hfefe;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_0.sum_lutc_input="datac";
// @12:202
  cycloneii_lcell_comb un1_flush_1_0_a2_6_cZ (
	.combout(un1_flush_1_0_a2_6),
	.dataa(write_addr[0]),
	.datab(write_addr[6]),
	.datac(un1_flush_1_0_a2_5),
	.datad(VCC)
);
defparam un1_flush_1_0_a2_6_cZ.lut_mask=16'h2020;
defparam un1_flush_1_0_a2_6_cZ.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_i_a3_6_0_ (
	.combout(read_addr_dup_6_i_a3_6[0]),
	.dataa(read_addr[0]),
	.datab(read_addr[4]),
	.datac(read_addr_dup_6_i_a3_5[0]),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_i_a3_6_0_.lut_mask=16'h2020;
defparam read_addr_dup_proc_read_addr_dup_6_i_a3_6_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_98_G_5_RNO_4 (
	.combout(I_3_NE_i_0_g0_0),
	.dataa(write_addr[1]),
	.datab(write_addr[0]),
	.datac(read_addr_dup_6_i[0]),
	.datad(read_addr_dup_6_i[1])
);
defparam mem_98_G_5_RNO_4.lut_mask=16'h8241;
defparam mem_98_G_5_RNO_4.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_98_G_5_RNO_0 (
	.combout(I_3_NE_i_0_g0_1),
	.dataa(write_addr[3]),
	.datab(write_addr[2]),
	.datac(read_addr_dup_6_i[2]),
	.datad(read_addr_dup_6_i[3])
);
defparam mem_98_G_5_RNO_0.lut_mask=16'h8241;
defparam mem_98_G_5_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_98_G_5_RNO_1 (
	.combout(I_3_NE_i_0_g0_2),
	.dataa(write_addr[6]),
	.datab(write_addr[4]),
	.datac(read_addr_dup_6_i[4]),
	.datad(read_addr_dup_6_i[6])
);
defparam mem_98_G_5_RNO_1.lut_mask=16'h8241;
defparam mem_98_G_5_RNO_1.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_98_G_5_RNO_2 (
	.combout(I_3_NE_i_0_g0_3),
	.dataa(write_addr[8]),
	.datab(write_addr[5]),
	.datac(read_addr_dup_6_i[5]),
	.datad(read_addr_dup_6_i[8])
);
defparam mem_98_G_5_RNO_2.lut_mask=16'h8241;
defparam mem_98_G_5_RNO_2.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3 (
	.combout(un4_iempty_0_o3),
	.dataa(Q_internal_7),
	.datab(Q_internal_8),
	.datac(Q_internal_4),
	.datad(un4_iempty_0_o3_0)
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3.lut_mask=16'hfffe;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_98_G_5_RNO_3 (
	.combout(I_3_NE_i_0_g0_4),
	.dataa(write_addr[7]),
	.datab(read_addr_dup_6_i_o2[0]),
	.datac(un1_rd_en_combout[1]),
	.datad(I_3_NE_i_0_g0_0)
);
defparam mem_98_G_5_RNO_3.lut_mask=16'h6500;
defparam mem_98_G_5_RNO_3.sum_lutc_input="datac";
// @56:264
  cycloneii_lcell_comb un1_wr_en_1_i_0_o2_0_ (
	.combout(un1_wr_en_1_i_0_o2[0]),
	.dataa(wr_en_fifo),
	.datab(un1_op_str_valid_i_o3),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wr_en_1_i_0_o2_0_.lut_mask=16'h8888;
defparam un1_wr_en_1_i_0_o2_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb write_addr_RNIGJRU1_0_ (
	.combout(mem_3_0_0_g2),
	.dataa(mem_3_0_0_g2_4),
	.datab(mem_3_0_0_g2_5),
	.datac(mem_3_0_0_g2_6),
	.datad(un1_op_str_valid_i_o3)
);
defparam write_addr_RNIGJRU1_0_.lut_mask=16'h8000;
defparam write_addr_RNIGJRU1_0_.sum_lutc_input="datac";
// @56:264
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F (
	.combout(un1_wr_en_1_i_0[0]),
	.dataa(rd_en_fifo_0),
	.datab(wr_en_fifo),
	.datac(un1_op_str_valid_i_o3),
	.datad(un4_iempty_0_o3)
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F.lut_mask=16'hbf3f;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F.sum_lutc_input="datac";
  cycloneii_lcell_comb write_addrlde_cZ (
	.combout(write_addrlde),
	.dataa(wr_en_fifo),
	.datab(restart_i_i),
	.datac(un1_op_str_valid_i_o3),
	.datad(VCC)
);
defparam write_addrlde_cZ.lut_mask=16'hb3b3;
defparam write_addrlde_cZ.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_i_o2_0_ (
	.combout(read_addr_dup_6_i_o2[0]),
	.dataa(restart_i_i),
	.datab(read_addr_dup_6_i_a3_4[0]),
	.datac(read_addr_dup_6_i_a3_6[0]),
	.datad(un1_count27_i_i_0)
);
defparam read_addr_dup_proc_read_addr_dup_6_i_o2_0_.lut_mask=16'h55d5;
defparam read_addr_dup_proc_read_addr_dup_6_i_o2_0_.sum_lutc_input="datac";
// @56:264
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F_0 (
	.combout(un1_count27_i_i),
	.dataa(rd_en_fifo_0),
	.datab(wr_en_fifo),
	.datac(un1_op_str_valid_i_o3),
	.datad(un4_iempty_0_o3)
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F_0.lut_mask=16'hd5ff;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_98_G_5_RNO (
	.combout(I_3_NE_i_0_g0),
	.dataa(I_3_NE_i_0_g0_1),
	.datab(I_3_NE_i_0_g0_2),
	.datac(I_3_NE_i_0_g0_3),
	.datad(I_3_NE_i_0_g0_4)
);
defparam mem_98_G_5_RNO.lut_mask=16'h8000;
defparam mem_98_G_5_RNO.sum_lutc_input="datac";
// @12:202
  cycloneii_lcell_comb un1_flush_1_0 (
	.combout(un1_flush_1_0_i),
	.dataa(restart_i_i),
	.datab(un1_flush_1_0_a2_4),
	.datac(un1_flush_1_0_a2_6),
	.datad(un1_wr_en_1_i_0_o2[0])
);
defparam un1_flush_1_0.lut_mask=16'h2aaa;
defparam un1_flush_1_0.sum_lutc_input="datac";
// @12:235
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F_1 (
	.cout(un4_iempty_0_o3_RNI7L0F_1_cout),
	.dataa(un1_count27_i_i),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F_1.lut_mask=16'h00aa;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_0_o3_RNI7L0F_1.sum_lutc_input="cin";
// @12:96
  altsyncram mem_98 (
	.wren_a(un1_op_str_valid_i_o3),
	.wren_b(GND),
	.data_a({din_fifo_23, din_fifo_22, din_fifo_21, din_fifo_20, din_fifo_19, 
   din_fifo_18, din_fifo_17, din_fifo_16, din_fifo_15, din_fifo_14, din_fifo_13, 
   din_fifo_12, din_fifo_11, din_fifo_10, din_fifo_9, din_fifo_8, din_fifo_7, 
   din_fifo_6, din_fifo_5, din_fifo_4, din_fifo_3, din_fifo_2, din_fifo_1, 
   din_fifo_0}),
	.address_a({write_addr[8], write_addr[7], write_addr[6], write_addr[5], 
   write_addr[4], write_addr[3], write_addr[2], write_addr[1], write_addr[0]}),
	.address_b({read_addr_dup_6_i[8], read_addr_dup_6_i[7], read_addr_dup_6_i[6], 
   read_addr_dup_6_i[5], read_addr_dup_6_i[4], read_addr_dup_6_i[3], read_addr_dup_6_i[2], 
   read_addr_dup_6_i[1], read_addr_dup_6_i[0]}),
	.clock0(clk_100),
	.clock1(clk_100),
	.clocken0(wr_en_fifo),
	.clocken1(VCC),
	.aclr0(GND),
	.aclr1(GND),
	.q_b({DOUT_TMP[23], DOUT_TMP[22], DOUT_TMP[21], DOUT_TMP[20], DOUT_TMP[19], 
   DOUT_TMP[18], DOUT_TMP[17], DOUT_TMP[16], DOUT_TMP[15], DOUT_TMP[14], 
   DOUT_TMP[13], DOUT_TMP[12], DOUT_TMP[11], DOUT_TMP[10], DOUT_TMP[9], 
   DOUT_TMP[8], DOUT_TMP[7], DOUT_TMP[6], DOUT_TMP[5], DOUT_TMP[4], DOUT_TMP[3], 
   DOUT_TMP[2], DOUT_TMP[1], DOUT_TMP[0]})
);
defparam mem_98.ram_block_type =  "AUTO";
defparam mem_98.read_during_write_mode_mixed_ports =  "DONT_CARE";
defparam mem_98.wrcontrol_wraddress_reg_b =  "CLOCK1";
defparam mem_98.numwords_b =  400;
defparam mem_98.widthad_b =  9;
defparam mem_98.width_b =  24;
defparam mem_98.outdata_reg_a =  "UNREGISTERED";
defparam mem_98.numwords_a =  400;
defparam mem_98.widthad_a =  9;
defparam mem_98.width_a =  24;
defparam mem_98.operation_mode =  "DUAL_PORT";
defparam mem_98.lpm_type =  "altsyncram";
defparam mem_98.intended_device_family =  "Cyclone II";
defparam mem_98.address_aclr_a =  "UNUSED";
defparam mem_98.outdata_aclr_a =  "UNUSED";
defparam mem_98.indata_aclr_a =  "UNUSED";
defparam mem_98.wrcontrol_aclr_a =  "UNUSED";
defparam mem_98.width_byteena_a =  1;
defparam mem_98.rdcontrol_reg_b =  "CLOCK1";
defparam mem_98.address_reg_b =  "CLOCK1";
defparam mem_98.outdata_reg_b =  "UNUSED";
defparam mem_98.rdcontrol_aclr_b =  "UNUSED";
defparam mem_98.indata_reg_b =  "UNUSED";
defparam mem_98.indata_aclr_b =  "UNUSED";
defparam mem_98.wrcontrol_aclr_b =  "UNUSED";
defparam mem_98.address_aclr_b =  "UNUSED";
defparam mem_98.width_byteena_b =  1;
defparam mem_98.byte_size =  9;
defparam mem_98.init_file =  "UNUSED";
//@56:264
//@56:264
  assign  restart_i_i_i = ~ restart_i_i;
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  un1_flush_1_0_i_i = ~ un1_flush_1_0_i;
endmodule /* general_fifoZ0 */

// VQM4.1+ 
module opcode_store (
  ram_addr_wr_i_0_RNIPDT_0,
  ram_addr_wr_i_0_RNIO9T_0,
  ram_addr_wr_i_0_RNIN5T_0,
  ram_addr_wr_i_0_RNIM1T_0,
  ram_addr_wr_i_0_RNILTS_0,
  ram_addr_wr_i_0_RNIKPS_0,
  ram_addr_wr_i_0_RNIJLS_0,
  ram_addr_wr_i_RNIBH25_0,
  ram_addr_wr_i_RNIAD25_0,
  ram_addr_wr_i_0_0,
  ram_addr_wr_i_0_1,
  ram_addr_wr_i_0_2,
  ram_addr_wr_i_0_3,
  ram_addr_wr_i_0_4,
  ram_addr_wr_i_0_5,
  ram_addr_wr_i_0_6,
  ram_data_0,
  ram_data_1,
  ram_data_2,
  ram_data_3,
  ram_data_4,
  ram_data_5,
  ram_data_6,
  ram_data_7,
  ram_data_8,
  ram_data_9,
  ram_data_10,
  ram_data_11,
  ram_data_12,
  opcode_0,
  opcode_1,
  opcode_2,
  opcode_3,
  opcode_4,
  opcode_5,
  opcode_6,
  opcode_7,
  opcode_8,
  opcode_9,
  opcode_10,
  opcode_11,
  opcode_12,
  opcode_13,
  opcode_14,
  opcode_15,
  opcode_16,
  opcode_17,
  opcode_18,
  opcode_19,
  opcode_20,
  opcode_21,
  opcode_22,
  opcode_23,
  restart_i_i,
  opu_wr_en,
  vsync_i,
  start_trigger_1,
  mng_en,
  ram_wr_en,
  start_trigger,
  vsync_d2,
  start_trigger_3,
  sync_rst_out,
  clk_100
)
;
output ram_addr_wr_i_0_RNIPDT_0 ;
output ram_addr_wr_i_0_RNIO9T_0 ;
output ram_addr_wr_i_0_RNIN5T_0 ;
output ram_addr_wr_i_0_RNIM1T_0 ;
output ram_addr_wr_i_0_RNILTS_0 ;
output ram_addr_wr_i_0_RNIKPS_0 ;
output ram_addr_wr_i_0_RNIJLS_0 ;
output ram_addr_wr_i_RNIBH25_0 ;
output ram_addr_wr_i_RNIAD25_0 ;
output ram_addr_wr_i_0_0 ;
output ram_addr_wr_i_0_1 ;
output ram_addr_wr_i_0_2 ;
output ram_addr_wr_i_0_3 ;
output ram_addr_wr_i_0_4 ;
output ram_addr_wr_i_0_5 ;
output ram_addr_wr_i_0_6 ;
output ram_data_0 ;
output ram_data_1 ;
output ram_data_2 ;
output ram_data_3 ;
output ram_data_4 ;
output ram_data_5 ;
output ram_data_6 ;
output ram_data_7 ;
output ram_data_8 ;
output ram_data_9 ;
output ram_data_10 ;
output ram_data_11 ;
output ram_data_12 ;
input opcode_0 ;
input opcode_1 ;
input opcode_2 ;
input opcode_3 ;
input opcode_4 ;
input opcode_5 ;
input opcode_6 ;
input opcode_7 ;
input opcode_8 ;
input opcode_9 ;
input opcode_10 ;
input opcode_11 ;
input opcode_12 ;
input opcode_13 ;
input opcode_14 ;
input opcode_15 ;
input opcode_16 ;
input opcode_17 ;
input opcode_18 ;
input opcode_19 ;
input opcode_20 ;
input opcode_21 ;
input opcode_22 ;
input opcode_23 ;
input restart_i_i ;
input opu_wr_en ;
input vsync_i ;
output start_trigger_1 ;
output mng_en ;
output ram_wr_en ;
output start_trigger ;
input vsync_d2 ;
output start_trigger_3 ;
input sync_rst_out ;
input clk_100 ;
wire ram_addr_wr_i_0_RNIPDT_0 ;
wire ram_addr_wr_i_0_RNIO9T_0 ;
wire ram_addr_wr_i_0_RNIN5T_0 ;
wire ram_addr_wr_i_0_RNIM1T_0 ;
wire ram_addr_wr_i_0_RNILTS_0 ;
wire ram_addr_wr_i_0_RNIKPS_0 ;
wire ram_addr_wr_i_0_RNIJLS_0 ;
wire ram_addr_wr_i_RNIBH25_0 ;
wire ram_addr_wr_i_RNIAD25_0 ;
wire ram_addr_wr_i_0_0 ;
wire ram_addr_wr_i_0_1 ;
wire ram_addr_wr_i_0_2 ;
wire ram_addr_wr_i_0_3 ;
wire ram_addr_wr_i_0_4 ;
wire ram_addr_wr_i_0_5 ;
wire ram_addr_wr_i_0_6 ;
wire ram_data_0 ;
wire ram_data_1 ;
wire ram_data_2 ;
wire ram_data_3 ;
wire ram_data_4 ;
wire ram_data_5 ;
wire ram_data_6 ;
wire ram_data_7 ;
wire ram_data_8 ;
wire ram_data_9 ;
wire ram_data_10 ;
wire ram_data_11 ;
wire ram_data_12 ;
wire opcode_0 ;
wire opcode_1 ;
wire opcode_2 ;
wire opcode_3 ;
wire opcode_4 ;
wire opcode_5 ;
wire opcode_6 ;
wire opcode_7 ;
wire opcode_8 ;
wire opcode_9 ;
wire opcode_10 ;
wire opcode_11 ;
wire opcode_12 ;
wire opcode_13 ;
wire opcode_14 ;
wire opcode_15 ;
wire opcode_16 ;
wire opcode_17 ;
wire opcode_18 ;
wire opcode_19 ;
wire opcode_20 ;
wire opcode_21 ;
wire opcode_22 ;
wire opcode_23 ;
wire restart_i_i ;
wire opu_wr_en ;
wire vsync_i ;
wire start_trigger_1 ;
wire mng_en ;
wire ram_wr_en ;
wire start_trigger ;
wire vsync_d2 ;
wire start_trigger_3 ;
wire sync_rst_out ;
wire clk_100 ;
wire [9:0] counter;
wire [8:0] fifo_used_scst;
wire [8:0] Q_internal;
wire [23:0] din_fifo;
wire [22:0] dout;
wire [1:0] ram_addr_wr_i;
wire [8:0] result;
wire [22:22] dout_i;
wire counter_lm0_x ;
wire counter_0_0_9__g2 ;
wire counter_lm1_x ;
wire counter_lm2_x ;
wire counter_lm3_x ;
wire counter_lm4_x ;
wire counter_lm5_x ;
wire counter_lm6_x ;
wire counter_lm7_x ;
wire counter_lm8_x ;
wire counter_lm9_x ;
wire fifo_used_scst_0_0_0__g2 ;
wire rd_mng_1 ;
wire un1_start_trigger_1_i_0_a2 ;
wire rd_mng_1_0_0_g0_i_o4 ;
wire rd_en_fifo_0 ;
wire rd_en_fifo_0_0_0_g0_i_o4 ;
wire ram_data_4_0_12__g0_0 ;
wire ram_data_4_0_11__g0_0 ;
wire ram_data_4_0_10__g0_0 ;
wire ram_data_4_0_9__g0_0 ;
wire ram_data_4_0_8__g0_0 ;
wire ram_data_4_0_7__g0_0 ;
wire ram_data_4_0_6__g0_0 ;
wire ram_data_4_0_5__g0_0 ;
wire ram_data_4_0_4__g0_0 ;
wire ram_data_4_0_3__g0_0 ;
wire ram_data_4_0_2__g0_0 ;
wire ram_data_4_0_1__g0_0 ;
wire ram_data_4_0_0__g0_0 ;
wire un12_ram_addr_wr_add8 ;
wire rd_en_fifo_i ;
wire un12_ram_addr_wr_add7 ;
wire un12_ram_addr_wr_add6 ;
wire un12_ram_addr_wr_add5 ;
wire un12_ram_addr_wr_add4 ;
wire un12_ram_addr_wr_add3 ;
wire un12_ram_addr_wr_add2 ;
wire un12_ram_addr_wr_add1 ;
wire un12_ram_addr_wr_add0 ;
wire wr_en_fifo ;
wire N_28_i_0_g0 ;
wire un3_start_trigger_2_0_g0 ;
wire rd_mng_2 ;
wire counter_c0_combout ;
wire counter_c0_cout ;
wire counter_c1_combout ;
wire counter_c1_cout ;
wire counter_c2_combout ;
wire counter_c2_cout ;
wire counter_c3_combout ;
wire counter_c3_cout ;
wire counter_c4_combout ;
wire counter_c4_cout ;
wire counter_c5_combout ;
wire counter_c5_cout ;
wire counter_c6_combout ;
wire counter_c6_cout ;
wire counter_c7_combout ;
wire counter_c7_cout ;
wire counter_c8_combout ;
wire counter_c8_cout ;
wire counter_c9_combout ;
wire un1_fifo_used_s_1 ;
wire lt_0 ;
wire un1_fifo_used_s_2 ;
wire lt_1 ;
wire un1_fifo_used_s_3 ;
wire lt_2 ;
wire un1_fifo_used_s_4 ;
wire lt_3 ;
wire un1_fifo_used_s_5 ;
wire lt_4 ;
wire un1_fifo_used_s_6 ;
wire lt_5 ;
wire un1_fifo_used_s_7 ;
wire lt_6 ;
wire un1_fifo_used_s_8 ;
wire lt_7 ;
wire un1_fifo_used_s_9 ;
wire lt_8 ;
wire un1_fifo_used_s_10_cout ;
wire un12_ram_addr_wr_carry_0 ;
wire un12_ram_addr_wr_carry_1 ;
wire un12_ram_addr_wr_carry_2 ;
wire un12_ram_addr_wr_carry_3 ;
wire un12_ram_addr_wr_carry_4 ;
wire un12_ram_addr_wr_carry_5 ;
wire GND ;
wire un12_ram_addr_wr_carry_6 ;
wire un12_ram_addr_wr_carry_7 ;
wire rd_en_fifo_0_sqmuxa_i ;
wire un4_iempty_0_o3 ;
wire un3lt9_4 ;
wire un3lt9_5 ;
wire un3lt9_6 ;
wire un1_fifo_used_s_11_5 ;
wire un1_fifo_used_s_11_6 ;
wire un1_op_str_valid_i_o3 ;
wire un4_iempty_0_o3_0 ;
wire un1_fifo_used_s_11 ;
wire un1_fifo_empty_1 ;
wire un1_fifo_used_s ;
wire VCC ;
wire N_169 ;
wire sync_rst_out_i ;
wire rd_en_fifo_i_i ;
wire rd_mng_1_0_0_g0_i_o4_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
  cycloneii_lcell_ff counter_0_ (
	.regout(counter[0]),
	.datain(counter_lm0_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(counter_0_0_9__g2)
);
  cycloneii_lcell_ff counter_1_ (
	.regout(counter[1]),
	.datain(counter_lm1_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(counter_0_0_9__g2)
);
  cycloneii_lcell_ff counter_2_ (
	.regout(counter[2]),
	.datain(counter_lm2_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(counter_0_0_9__g2)
);
  cycloneii_lcell_ff counter_3_ (
	.regout(counter[3]),
	.datain(counter_lm3_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(counter_0_0_9__g2)
);
  cycloneii_lcell_ff counter_4_ (
	.regout(counter[4]),
	.datain(counter_lm4_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(counter_0_0_9__g2)
);
  cycloneii_lcell_ff counter_5_ (
	.regout(counter[5]),
	.datain(counter_lm5_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(counter_0_0_9__g2)
);
  cycloneii_lcell_ff counter_6_ (
	.regout(counter[6]),
	.datain(counter_lm6_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(counter_0_0_9__g2)
);
  cycloneii_lcell_ff counter_7_ (
	.regout(counter[7]),
	.datain(counter_lm7_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(counter_0_0_9__g2)
);
  cycloneii_lcell_ff counter_8_ (
	.regout(counter[8]),
	.datain(counter_lm8_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(counter_0_0_9__g2)
);
  cycloneii_lcell_ff counter_9_ (
	.regout(counter[9]),
	.datain(counter_lm9_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(counter_0_0_9__g2)
);
  cycloneii_lcell_ff fifo_used_scst_8_ (
	.regout(fifo_used_scst[8]),
	.datain(Q_internal[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(fifo_used_scst_0_0_0__g2)
);
  cycloneii_lcell_ff fifo_used_scst_7_ (
	.regout(fifo_used_scst[7]),
	.datain(Q_internal[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(fifo_used_scst_0_0_0__g2)
);
  cycloneii_lcell_ff fifo_used_scst_6_ (
	.regout(fifo_used_scst[6]),
	.datain(Q_internal[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(fifo_used_scst_0_0_0__g2)
);
  cycloneii_lcell_ff fifo_used_scst_5_ (
	.regout(fifo_used_scst[5]),
	.datain(Q_internal[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(fifo_used_scst_0_0_0__g2)
);
  cycloneii_lcell_ff fifo_used_scst_4_ (
	.regout(fifo_used_scst[4]),
	.datain(Q_internal[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(fifo_used_scst_0_0_0__g2)
);
  cycloneii_lcell_ff fifo_used_scst_3_ (
	.regout(fifo_used_scst[3]),
	.datain(Q_internal[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(fifo_used_scst_0_0_0__g2)
);
  cycloneii_lcell_ff fifo_used_scst_2_ (
	.regout(fifo_used_scst[2]),
	.datain(Q_internal[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(fifo_used_scst_0_0_0__g2)
);
  cycloneii_lcell_ff fifo_used_scst_1_ (
	.regout(fifo_used_scst[1]),
	.datain(Q_internal[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(fifo_used_scst_0_0_0__g2)
);
  cycloneii_lcell_ff fifo_used_scst_0_ (
	.regout(fifo_used_scst[0]),
	.datain(Q_internal[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(fifo_used_scst_0_0_0__g2)
);
  cycloneii_lcell_ff rd_mng_1_Z (
	.regout(rd_mng_1),
	.datain(un1_start_trigger_1_i_0_a2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(rd_mng_1_0_0_g0_i_o4_i)
);
  cycloneii_lcell_ff rd_en_fifo_0_Z (
	.regout(rd_en_fifo_0),
	.datain(rd_mng_1_0_0_g0_i_o4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(rd_en_fifo_0_0_0_g0_i_o4)
);
// @55:163
  cycloneii_lcell_ff din_fifo_23_ (
	.regout(din_fifo[23]),
	.datain(opcode_23),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_22_ (
	.regout(din_fifo[22]),
	.datain(opcode_22),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_21_ (
	.regout(din_fifo[21]),
	.datain(opcode_21),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_20_ (
	.regout(din_fifo[20]),
	.datain(opcode_20),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_19_ (
	.regout(din_fifo[19]),
	.datain(opcode_19),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_18_ (
	.regout(din_fifo[18]),
	.datain(opcode_18),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_17_ (
	.regout(din_fifo[17]),
	.datain(opcode_17),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_16_ (
	.regout(din_fifo[16]),
	.datain(opcode_16),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_15_ (
	.regout(din_fifo[15]),
	.datain(opcode_15),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_14_ (
	.regout(din_fifo[14]),
	.datain(opcode_14),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_13_ (
	.regout(din_fifo[13]),
	.datain(opcode_13),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_12_ (
	.regout(din_fifo[12]),
	.datain(opcode_12),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_11_ (
	.regout(din_fifo[11]),
	.datain(opcode_11),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_10_ (
	.regout(din_fifo[10]),
	.datain(opcode_10),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_9_ (
	.regout(din_fifo[9]),
	.datain(opcode_9),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_8_ (
	.regout(din_fifo[8]),
	.datain(opcode_8),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_7_ (
	.regout(din_fifo[7]),
	.datain(opcode_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_6_ (
	.regout(din_fifo[6]),
	.datain(opcode_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_5_ (
	.regout(din_fifo[5]),
	.datain(opcode_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_4_ (
	.regout(din_fifo[4]),
	.datain(opcode_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_3_ (
	.regout(din_fifo[3]),
	.datain(opcode_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_2_ (
	.regout(din_fifo[2]),
	.datain(opcode_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_1_ (
	.regout(din_fifo[1]),
	.datain(opcode_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff din_fifo_0_ (
	.regout(din_fifo[0]),
	.datain(opcode_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_data_12_ (
	.regout(ram_data_12),
	.datain(ram_data_4_0_12__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(dout_i[22]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_data_11_ (
	.regout(ram_data_11),
	.datain(ram_data_4_0_11__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(dout_i[22]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_data_10_ (
	.regout(ram_data_10),
	.datain(ram_data_4_0_10__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(dout_i[22]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_data_9_ (
	.regout(ram_data_9),
	.datain(ram_data_4_0_9__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(dout_i[22]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_data_8_ (
	.regout(ram_data_8),
	.datain(ram_data_4_0_8__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(dout_i[22]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_data_7_ (
	.regout(ram_data_7),
	.datain(ram_data_4_0_7__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(dout_i[22]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_data_6_ (
	.regout(ram_data_6),
	.datain(ram_data_4_0_6__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(dout_i[22]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_data_5_ (
	.regout(ram_data_5),
	.datain(ram_data_4_0_5__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(dout_i[22]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_data_4_ (
	.regout(ram_data_4),
	.datain(ram_data_4_0_4__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(dout_i[22]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_data_3_ (
	.regout(ram_data_3),
	.datain(ram_data_4_0_3__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(dout_i[22]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_data_2_ (
	.regout(ram_data_2),
	.datain(ram_data_4_0_2__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(dout_i[22]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_data_1_ (
	.regout(ram_data_1),
	.datain(ram_data_4_0_1__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(dout_i[22]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_data_0_ (
	.regout(ram_data_0),
	.datain(ram_data_4_0_0__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(dout_i[22]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_addr_wr_i_0_8_ (
	.regout(ram_addr_wr_i_0_6),
	.datain(un12_ram_addr_wr_add8),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(rd_en_fifo_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_addr_wr_i_0_7_ (
	.regout(ram_addr_wr_i_0_5),
	.datain(un12_ram_addr_wr_add7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(rd_en_fifo_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_addr_wr_i_0_6_ (
	.regout(ram_addr_wr_i_0_4),
	.datain(un12_ram_addr_wr_add6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(rd_en_fifo_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_addr_wr_i_0_5_ (
	.regout(ram_addr_wr_i_0_3),
	.datain(un12_ram_addr_wr_add5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(rd_en_fifo_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_addr_wr_i_0_4_ (
	.regout(ram_addr_wr_i_0_2),
	.datain(un12_ram_addr_wr_add4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(rd_en_fifo_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_addr_wr_i_0_3_ (
	.regout(ram_addr_wr_i_0_1),
	.datain(un12_ram_addr_wr_add3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(rd_en_fifo_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_addr_wr_i_0_2_ (
	.regout(ram_addr_wr_i_0_0),
	.datain(un12_ram_addr_wr_add2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(rd_en_fifo_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_addr_wr_i_1_ (
	.regout(ram_addr_wr_i[1]),
	.datain(un12_ram_addr_wr_add1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(rd_en_fifo_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_addr_wr_i_0_ (
	.regout(ram_addr_wr_i[0]),
	.datain(un12_ram_addr_wr_add0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(rd_en_fifo_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:163
  cycloneii_lcell_ff wr_en_fifo_Z (
	.regout(wr_en_fifo),
	.datain(N_28_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:138
  cycloneii_lcell_ff start_trigger_3_Z (
	.regout(start_trigger_3),
	.datain(vsync_d2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:138
  cycloneii_lcell_ff start_trigger_Z (
	.regout(start_trigger),
	.datain(un3_start_trigger_2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:245
  cycloneii_lcell_ff ram_wr_en_Z (
	.regout(ram_wr_en),
	.datain(rd_en_fifo_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:203
  cycloneii_lcell_ff mng_en_Z (
	.regout(mng_en),
	.datain(rd_mng_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:203
  cycloneii_lcell_ff rd_mng_2_Z (
	.regout(rd_mng_2),
	.datain(rd_mng_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:203
  cycloneii_lcell_ff rd_en_fifo_i_Z (
	.regout(rd_en_fifo_i),
	.datain(rd_en_fifo_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:138
  cycloneii_lcell_ff start_trigger_1_Z (
	.regout(start_trigger_1),
	.datain(vsync_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  ram_addr_wr_i_RNIAD25_0 = ~ ram_addr_wr_i[0];
  assign  ram_addr_wr_i_RNIBH25_0 = ~ ram_addr_wr_i[1];
  assign  ram_addr_wr_i_0_RNIJLS_0 = ~ ram_addr_wr_i_0_0;
  assign  ram_addr_wr_i_0_RNIKPS_0 = ~ ram_addr_wr_i_0_1;
  assign  ram_addr_wr_i_0_RNILTS_0 = ~ ram_addr_wr_i_0_2;
  assign  ram_addr_wr_i_0_RNIM1T_0 = ~ ram_addr_wr_i_0_3;
  assign  ram_addr_wr_i_0_RNIN5T_0 = ~ ram_addr_wr_i_0_4;
  assign  ram_addr_wr_i_0_RNIO9T_0 = ~ ram_addr_wr_i_0_5;
  assign  ram_addr_wr_i_0_RNIPDT_0 = ~ ram_addr_wr_i_0_6;
// @55:203
  cycloneii_lcell_comb counter_c0 (
	.combout(counter_c0_combout),
	.cout(counter_c0_cout),
	.dataa(counter[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam counter_c0.lut_mask=16'h6688;
defparam counter_c0.sum_lutc_input="cin";
// @55:203
  cycloneii_lcell_comb counter_c1 (
	.combout(counter_c1_combout),
	.cout(counter_c1_cout),
	.dataa(counter[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(counter_c0_cout)
);
defparam counter_c1.lut_mask=16'h5aa0;
defparam counter_c1.sum_lutc_input="cin";
// @55:203
  cycloneii_lcell_comb counter_c2 (
	.combout(counter_c2_combout),
	.cout(counter_c2_cout),
	.dataa(counter[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(counter_c1_cout)
);
defparam counter_c2.lut_mask=16'h5aa0;
defparam counter_c2.sum_lutc_input="cin";
// @55:203
  cycloneii_lcell_comb counter_c3 (
	.combout(counter_c3_combout),
	.cout(counter_c3_cout),
	.dataa(counter[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(counter_c2_cout)
);
defparam counter_c3.lut_mask=16'h5aa0;
defparam counter_c3.sum_lutc_input="cin";
// @55:203
  cycloneii_lcell_comb counter_c4 (
	.combout(counter_c4_combout),
	.cout(counter_c4_cout),
	.dataa(counter[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(counter_c3_cout)
);
defparam counter_c4.lut_mask=16'h5aa0;
defparam counter_c4.sum_lutc_input="cin";
// @55:203
  cycloneii_lcell_comb counter_c5 (
	.combout(counter_c5_combout),
	.cout(counter_c5_cout),
	.dataa(counter[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(counter_c4_cout)
);
defparam counter_c5.lut_mask=16'h5aa0;
defparam counter_c5.sum_lutc_input="cin";
// @55:203
  cycloneii_lcell_comb counter_c6 (
	.combout(counter_c6_combout),
	.cout(counter_c6_cout),
	.dataa(counter[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(counter_c5_cout)
);
defparam counter_c6.lut_mask=16'h5aa0;
defparam counter_c6.sum_lutc_input="cin";
// @55:203
  cycloneii_lcell_comb counter_c7 (
	.combout(counter_c7_combout),
	.cout(counter_c7_cout),
	.dataa(counter[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(counter_c6_cout)
);
defparam counter_c7.lut_mask=16'h5aa0;
defparam counter_c7.sum_lutc_input="cin";
// @55:203
  cycloneii_lcell_comb counter_c8 (
	.combout(counter_c8_combout),
	.cout(counter_c8_cout),
	.dataa(counter[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(counter_c7_cout)
);
defparam counter_c8.lut_mask=16'h5aa0;
defparam counter_c8.sum_lutc_input="cin";
// @55:203
  cycloneii_lcell_comb counter_c9 (
	.combout(counter_c9_combout),
	.dataa(counter[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(counter_c8_cout)
);
defparam counter_c9.lut_mask=16'h5a5a;
defparam counter_c9.sum_lutc_input="cin";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_1 (
	.combout(un1_fifo_used_s_1),
	.cout(lt_0),
	.dataa(fifo_used_scst[0]),
	.datab(counter[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_1.lut_mask=16'h9944;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_1.sum_lutc_input="cin";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_2 (
	.combout(un1_fifo_used_s_2),
	.cout(lt_1),
	.dataa(fifo_used_scst[1]),
	.datab(counter[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_2.lut_mask=16'h99d4;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_2.sum_lutc_input="cin";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_3 (
	.combout(un1_fifo_used_s_3),
	.cout(lt_2),
	.dataa(fifo_used_scst[2]),
	.datab(counter[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_3.lut_mask=16'h99d4;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_3.sum_lutc_input="cin";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_4 (
	.combout(un1_fifo_used_s_4),
	.cout(lt_3),
	.dataa(fifo_used_scst[3]),
	.datab(counter[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_4.lut_mask=16'h99d4;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_4.sum_lutc_input="cin";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_5 (
	.combout(un1_fifo_used_s_5),
	.cout(lt_4),
	.dataa(fifo_used_scst[4]),
	.datab(counter[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_5.lut_mask=16'h99d4;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_5.sum_lutc_input="cin";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_6 (
	.combout(un1_fifo_used_s_6),
	.cout(lt_5),
	.dataa(fifo_used_scst[5]),
	.datab(counter[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_6.lut_mask=16'h99d4;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_6.sum_lutc_input="cin";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_7 (
	.combout(un1_fifo_used_s_7),
	.cout(lt_6),
	.dataa(fifo_used_scst[6]),
	.datab(counter[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_7.lut_mask=16'h99d4;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_7.sum_lutc_input="cin";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_8 (
	.combout(un1_fifo_used_s_8),
	.cout(lt_7),
	.dataa(fifo_used_scst[7]),
	.datab(counter[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_8.lut_mask=16'h99d4;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_8.sum_lutc_input="cin";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_9 (
	.combout(un1_fifo_used_s_9),
	.cout(lt_8),
	.dataa(fifo_used_scst[8]),
	.datab(counter[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_7)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_9.lut_mask=16'h99d4;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_9.sum_lutc_input="cin";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_10 (
	.cout(un1_fifo_used_s_10_cout),
	.dataa(GND),
	.datab(counter[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_8)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_10.lut_mask=16'h00fc;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_10.sum_lutc_input="cin";
// @55:253
  cycloneii_lcell_comb un12_ram_addr_wr_add0_cZ (
	.combout(un12_ram_addr_wr_add0),
	.cout(un12_ram_addr_wr_carry_0),
	.dataa(result[0]),
	.datab(dout[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un12_ram_addr_wr_add0_cZ.lut_mask=16'h9988;
defparam un12_ram_addr_wr_add0_cZ.sum_lutc_input="cin";
// @55:253
  cycloneii_lcell_comb un12_ram_addr_wr_add1_cZ (
	.combout(un12_ram_addr_wr_add1),
	.cout(un12_ram_addr_wr_carry_1),
	.dataa(result[1]),
	.datab(dout[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un12_ram_addr_wr_carry_0)
);
defparam un12_ram_addr_wr_add1_cZ.lut_mask=16'h69e8;
defparam un12_ram_addr_wr_add1_cZ.sum_lutc_input="cin";
// @55:253
  cycloneii_lcell_comb un12_ram_addr_wr_add2_cZ (
	.combout(un12_ram_addr_wr_add2),
	.cout(un12_ram_addr_wr_carry_2),
	.dataa(result[2]),
	.datab(dout[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un12_ram_addr_wr_carry_1)
);
defparam un12_ram_addr_wr_add2_cZ.lut_mask=16'h69e8;
defparam un12_ram_addr_wr_add2_cZ.sum_lutc_input="cin";
// @55:253
  cycloneii_lcell_comb un12_ram_addr_wr_add3_cZ (
	.combout(un12_ram_addr_wr_add3),
	.cout(un12_ram_addr_wr_carry_3),
	.dataa(result[3]),
	.datab(dout[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un12_ram_addr_wr_carry_2)
);
defparam un12_ram_addr_wr_add3_cZ.lut_mask=16'h69e8;
defparam un12_ram_addr_wr_add3_cZ.sum_lutc_input="cin";
// @55:253
  cycloneii_lcell_comb un12_ram_addr_wr_add4_cZ (
	.combout(un12_ram_addr_wr_add4),
	.cout(un12_ram_addr_wr_carry_4),
	.dataa(result[4]),
	.datab(dout[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un12_ram_addr_wr_carry_3)
);
defparam un12_ram_addr_wr_add4_cZ.lut_mask=16'h69e8;
defparam un12_ram_addr_wr_add4_cZ.sum_lutc_input="cin";
// @55:253
  cycloneii_lcell_comb un12_ram_addr_wr_add5_cZ (
	.combout(un12_ram_addr_wr_add5),
	.cout(un12_ram_addr_wr_carry_5),
	.dataa(result[5]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un12_ram_addr_wr_carry_4)
);
defparam un12_ram_addr_wr_add5_cZ.lut_mask=16'ha5a0;
defparam un12_ram_addr_wr_add5_cZ.sum_lutc_input="cin";
// @55:253
  cycloneii_lcell_comb un12_ram_addr_wr_add6_cZ (
	.combout(un12_ram_addr_wr_add6),
	.cout(un12_ram_addr_wr_carry_6),
	.dataa(result[6]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un12_ram_addr_wr_carry_5)
);
defparam un12_ram_addr_wr_add6_cZ.lut_mask=16'ha5a0;
defparam un12_ram_addr_wr_add6_cZ.sum_lutc_input="cin";
// @55:253
  cycloneii_lcell_comb un12_ram_addr_wr_add7_cZ (
	.combout(un12_ram_addr_wr_add7),
	.cout(un12_ram_addr_wr_carry_7),
	.dataa(result[7]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un12_ram_addr_wr_carry_6)
);
defparam un12_ram_addr_wr_add7_cZ.lut_mask=16'ha5a0;
defparam un12_ram_addr_wr_add7_cZ.sum_lutc_input="cin";
// @55:253
  cycloneii_lcell_comb un12_ram_addr_wr_add8_cZ (
	.combout(un12_ram_addr_wr_add8),
	.dataa(result[8]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un12_ram_addr_wr_carry_7)
);
defparam un12_ram_addr_wr_add8_cZ.lut_mask=16'ha5a5;
defparam un12_ram_addr_wr_add8_cZ.sum_lutc_input="cin";
// @56:264
  cycloneii_lcell_comb counter_RNO_9_ (
	.combout(counter_lm9_x),
	.dataa(rd_en_fifo_0_sqmuxa_i),
	.datab(counter_c9_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam counter_RNO_9_.lut_mask=16'h8888;
defparam counter_RNO_9_.sum_lutc_input="datac";
// @56:264
  cycloneii_lcell_comb counter_RNO_8_ (
	.combout(counter_lm8_x),
	.dataa(rd_en_fifo_0_sqmuxa_i),
	.datab(counter_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam counter_RNO_8_.lut_mask=16'h8888;
defparam counter_RNO_8_.sum_lutc_input="datac";
// @56:264
  cycloneii_lcell_comb counter_RNO_7_ (
	.combout(counter_lm7_x),
	.dataa(rd_en_fifo_0_sqmuxa_i),
	.datab(counter_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam counter_RNO_7_.lut_mask=16'h8888;
defparam counter_RNO_7_.sum_lutc_input="datac";
// @56:264
  cycloneii_lcell_comb counter_RNO_6_ (
	.combout(counter_lm6_x),
	.dataa(rd_en_fifo_0_sqmuxa_i),
	.datab(counter_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam counter_RNO_6_.lut_mask=16'h8888;
defparam counter_RNO_6_.sum_lutc_input="datac";
// @56:264
  cycloneii_lcell_comb counter_RNO_5_ (
	.combout(counter_lm5_x),
	.dataa(rd_en_fifo_0_sqmuxa_i),
	.datab(counter_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam counter_RNO_5_.lut_mask=16'h8888;
defparam counter_RNO_5_.sum_lutc_input="datac";
// @56:264
  cycloneii_lcell_comb counter_RNO_4_ (
	.combout(counter_lm4_x),
	.dataa(counter_c4_combout),
	.datab(rd_en_fifo_0_sqmuxa_i),
	.datac(VCC),
	.datad(VCC)
);
defparam counter_RNO_4_.lut_mask=16'h8888;
defparam counter_RNO_4_.sum_lutc_input="datac";
// @56:264
  cycloneii_lcell_comb counter_RNO_3_ (
	.combout(counter_lm3_x),
	.dataa(counter_c3_combout),
	.datab(rd_en_fifo_0_sqmuxa_i),
	.datac(VCC),
	.datad(VCC)
);
defparam counter_RNO_3_.lut_mask=16'h8888;
defparam counter_RNO_3_.sum_lutc_input="datac";
// @56:264
  cycloneii_lcell_comb counter_RNO_2_ (
	.combout(counter_lm2_x),
	.dataa(counter_c2_combout),
	.datab(rd_en_fifo_0_sqmuxa_i),
	.datac(VCC),
	.datad(VCC)
);
defparam counter_RNO_2_.lut_mask=16'h8888;
defparam counter_RNO_2_.sum_lutc_input="datac";
// @56:264
  cycloneii_lcell_comb counter_RNO_1_ (
	.combout(counter_lm1_x),
	.dataa(counter_c1_combout),
	.datab(rd_en_fifo_0_sqmuxa_i),
	.datac(VCC),
	.datad(VCC)
);
defparam counter_RNO_1_.lut_mask=16'h8888;
defparam counter_RNO_1_.sum_lutc_input="datac";
// @56:264
  cycloneii_lcell_comb counter_RNO_0_ (
	.combout(counter_lm0_x),
	.dataa(counter_c0_combout),
	.datab(rd_en_fifo_0_sqmuxa_i),
	.datac(VCC),
	.datad(VCC)
);
defparam counter_RNO_0_.lut_mask=16'h8888;
defparam counter_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb start_trigger_RNO (
	.combout(un3_start_trigger_2_0_g0),
	.dataa(start_trigger_3),
	.datab(vsync_d2),
	.datac(VCC),
	.datad(VCC)
);
defparam start_trigger_RNO.lut_mask=16'h4444;
defparam start_trigger_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb start_trigger_RNINJDA (
	.combout(fifo_used_scst_0_0_0__g2),
	.dataa(start_trigger),
	.datab(un4_iempty_0_o3),
	.datac(VCC),
	.datad(VCC)
);
defparam start_trigger_RNINJDA.lut_mask=16'h8888;
defparam start_trigger_RNINJDA.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb rd_en_fifo_0_RNO (
	.combout(rd_en_fifo_0_0_0_g0_i_o4),
	.dataa(start_trigger),
	.datab(un4_iempty_0_o3),
	.datac(VCC),
	.datad(VCC)
);
defparam rd_en_fifo_0_RNO.lut_mask=16'hdddd;
defparam rd_en_fifo_0_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_RNO_12_ (
	.combout(ram_data_4_0_12__g0_0),
	.dataa(dout[21]),
	.datab(rd_en_fifo_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_RNO_12_.lut_mask=16'h8888;
defparam ram_data_RNO_12_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_RNO_0_ (
	.combout(ram_data_4_0_0__g0_0),
	.dataa(dout[9]),
	.datab(rd_en_fifo_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_RNO_0_.lut_mask=16'h8888;
defparam ram_data_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_RNO_1_ (
	.combout(ram_data_4_0_1__g0_0),
	.dataa(dout[10]),
	.datab(rd_en_fifo_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_RNO_1_.lut_mask=16'h8888;
defparam ram_data_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_RNO_2_ (
	.combout(ram_data_4_0_2__g0_0),
	.dataa(dout[11]),
	.datab(rd_en_fifo_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_RNO_2_.lut_mask=16'h8888;
defparam ram_data_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_RNO_3_ (
	.combout(ram_data_4_0_3__g0_0),
	.dataa(dout[12]),
	.datab(rd_en_fifo_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_RNO_3_.lut_mask=16'h8888;
defparam ram_data_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_RNO_4_ (
	.combout(ram_data_4_0_4__g0_0),
	.dataa(dout[13]),
	.datab(rd_en_fifo_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_RNO_4_.lut_mask=16'h8888;
defparam ram_data_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_RNO_6_ (
	.combout(ram_data_4_0_6__g0_0),
	.dataa(dout[15]),
	.datab(rd_en_fifo_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_RNO_6_.lut_mask=16'h8888;
defparam ram_data_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_RNO_7_ (
	.combout(ram_data_4_0_7__g0_0),
	.dataa(dout[16]),
	.datab(rd_en_fifo_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_RNO_7_.lut_mask=16'h8888;
defparam ram_data_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_RNO_8_ (
	.combout(ram_data_4_0_8__g0_0),
	.dataa(dout[17]),
	.datab(rd_en_fifo_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_RNO_8_.lut_mask=16'h8888;
defparam ram_data_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_RNO_11_ (
	.combout(ram_data_4_0_11__g0_0),
	.dataa(dout[20]),
	.datab(rd_en_fifo_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_RNO_11_.lut_mask=16'h8888;
defparam ram_data_RNO_11_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_RNO_10_ (
	.combout(ram_data_4_0_10__g0_0),
	.dataa(dout[19]),
	.datab(rd_en_fifo_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_RNO_10_.lut_mask=16'h8888;
defparam ram_data_RNO_10_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_RNO_5_ (
	.combout(ram_data_4_0_5__g0_0),
	.dataa(dout[14]),
	.datab(rd_en_fifo_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_RNO_5_.lut_mask=16'h8888;
defparam ram_data_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_RNO_9_ (
	.combout(ram_data_4_0_9__g0_0),
	.dataa(dout[18]),
	.datab(rd_en_fifo_i),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_RNO_9_.lut_mask=16'h8888;
defparam ram_data_RNO_9_.sum_lutc_input="datac";
// @4:265
  cycloneii_lcell_comb read_fifo_proc_op_gt_op_gt_un3lt9_4 (
	.combout(un3lt9_4),
	.dataa(counter[5]),
	.datab(counter[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_fifo_proc_op_gt_op_gt_un3lt9_4.lut_mask=16'heeee;
defparam read_fifo_proc_op_gt_op_gt_un3lt9_4.sum_lutc_input="datac";
// @4:265
  cycloneii_lcell_comb read_fifo_proc_op_gt_op_gt_un3lt9_5 (
	.combout(un3lt9_5),
	.dataa(counter[8]),
	.datab(counter[9]),
	.datac(counter[6]),
	.datad(counter[7])
);
defparam read_fifo_proc_op_gt_op_gt_un3lt9_5.lut_mask=16'hfffe;
defparam read_fifo_proc_op_gt_op_gt_un3lt9_5.sum_lutc_input="datac";
// @4:265
  cycloneii_lcell_comb read_fifo_proc_op_gt_op_gt_un3lt9_6 (
	.combout(un3lt9_6),
	.dataa(counter[2]),
	.datab(counter[3]),
	.datac(counter[0]),
	.datad(counter[1])
);
defparam read_fifo_proc_op_gt_op_gt_un3lt9_6.lut_mask=16'hfffe;
defparam read_fifo_proc_op_gt_op_gt_un3lt9_6.sum_lutc_input="datac";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_11_5 (
	.combout(un1_fifo_used_s_11_5),
	.dataa(un1_fifo_used_s_1),
	.datab(un1_fifo_used_s_9),
	.datac(un1_fifo_used_s_7),
	.datad(un1_fifo_used_s_8)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_11_5.lut_mask=16'h8000;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_11_5.sum_lutc_input="datac";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_11_6 (
	.combout(un1_fifo_used_s_11_6),
	.dataa(un1_fifo_used_s_4),
	.datab(un1_fifo_used_s_5),
	.datac(un1_fifo_used_s_2),
	.datad(un1_fifo_used_s_3)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_11_6.lut_mask=16'h8000;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_11_6.sum_lutc_input="datac";
// @55:168
  cycloneii_lcell_comb write_to_fifo_proc_un1_op_str_valid_i_o3 (
	.combout(un1_op_str_valid_i_o3),
	.dataa(Q_internal[4]),
	.datab(Q_internal[8]),
	.datac(Q_internal[7]),
	.datad(un4_iempty_0_o3_0)
);
defparam write_to_fifo_proc_un1_op_str_valid_i_o3.lut_mask=16'hff7f;
defparam write_to_fifo_proc_un1_op_str_valid_i_o3.sum_lutc_input="datac";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_11 (
	.combout(un1_fifo_used_s_11),
	.dataa(counter[9]),
	.datab(un1_fifo_used_s_6),
	.datac(un1_fifo_used_s_11_5),
	.datad(un1_fifo_used_s_11_6)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_11.lut_mask=16'h4000;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_11.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wr_en_fifo_RNO (
	.combout(N_28_i_0_g0),
	.dataa(opu_wr_en),
	.datab(un1_op_str_valid_i_o3),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_en_fifo_RNO.lut_mask=16'h8888;
defparam wr_en_fifo_RNO.sum_lutc_input="datac";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_empty_1 (
	.combout(un1_fifo_empty_1),
	.dataa(un3lt9_4),
	.datab(un3lt9_5),
	.datac(un3lt9_6),
	.datad(un1_fifo_used_s)
);
defparam read_fifo_proc_un1_fifo_empty_1.lut_mask=16'h00fe;
defparam read_fifo_proc_un1_fifo_empty_1.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_empty_1_RNI6JDH (
	.combout(counter_0_0_9__g2),
	.dataa(start_trigger),
	.datab(un4_iempty_0_o3),
	.datac(un1_fifo_empty_1),
	.datad(VCC)
);
defparam read_fifo_proc_un1_fifo_empty_1_RNI6JDH.lut_mask=16'hc8c8;
defparam read_fifo_proc_un1_fifo_empty_1_RNI6JDH.sum_lutc_input="datac";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_start_trigger_1_i_0_a2 (
	.combout(un1_start_trigger_1_i_0_a2),
	.dataa(start_trigger),
	.datab(un4_iempty_0_o3),
	.datac(un1_fifo_empty_1),
	.datad(VCC)
);
defparam read_fifo_proc_un1_start_trigger_1_i_0_a2.lut_mask=16'heaea;
defparam read_fifo_proc_un1_start_trigger_1_i_0_a2.sum_lutc_input="datac";
// @55:223
  cycloneii_lcell_comb rd_en_fifo_0_sqmuxa_i_cZ (
	.combout(rd_en_fifo_0_sqmuxa_i),
	.dataa(start_trigger),
	.datab(un1_fifo_used_s_11),
	.datac(un4_iempty_0_o3),
	.datad(un1_fifo_empty_1)
);
defparam rd_en_fifo_0_sqmuxa_i_cZ.lut_mask=16'hbfff;
defparam rd_en_fifo_0_sqmuxa_i_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_11_RNIPKJH (
	.combout(rd_mng_1_0_0_g0_i_o4),
	.dataa(start_trigger),
	.datab(un1_fifo_used_s_11),
	.datac(un4_iempty_0_o3),
	.datad(un1_fifo_empty_1)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_11_RNIPKJH.lut_mask=16'hb0a0;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_11_RNIPKJH.sum_lutc_input="datac";
// @55:221
  cycloneii_lcell_comb read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_10_term (
	.combout(un1_fifo_used_s),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_fifo_used_s_10_cout)
);
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_10_term.lut_mask=16'hf0f0;
defparam read_fifo_proc_un1_fifo_used_s_read_fifo_proc_un1_fifo_used_s_10_term.sum_lutc_input="cin";
// @55:253
  lpm_mult un6_ram_addr_wr_8_0_ (
	.result({result[8], result[7], result[6], result[5], result[4], result[3], 
   result[2], result[1], result[0]}),
	.dataa({VCC, GND, VCC, GND, GND}),
	.datab({dout[8], dout[7], dout[6], dout[5]})
);
defparam un6_ram_addr_wr_8_0_.lpm_widths =  1;
defparam un6_ram_addr_wr_8_0_.lpm_representation =  "UNSIGNED";
defparam un6_ram_addr_wr_8_0_.lpm_pipeline =  0;
defparam un6_ram_addr_wr_8_0_.lpm_hint =  "dedicated_multiplier_circuitry=yes";
defparam un6_ram_addr_wr_8_0_.lpm_widthb =  4;
defparam un6_ram_addr_wr_8_0_.lpm_widtha =  5;
defparam un6_ram_addr_wr_8_0_.lpm_widthp =  9;
defparam un6_ram_addr_wr_8_0_.lpm_type =  "lpm_mult";
//@56:264
// @55:106
  general_fifoZ0 general_fifo_inst (
	.Q_internal_0(Q_internal[0]),
	.Q_internal_1(Q_internal[1]),
	.Q_internal_2(Q_internal[2]),
	.Q_internal_3(Q_internal[3]),
	.Q_internal_4(Q_internal[4]),
	.Q_internal_5(Q_internal[5]),
	.Q_internal_6(Q_internal[6]),
	.Q_internal_7(Q_internal[7]),
	.Q_internal_8(Q_internal[8]),
	.dout_0(dout[0]),
	.dout_1(dout[1]),
	.dout_2(dout[2]),
	.dout_3(dout[3]),
	.dout_4(dout[4]),
	.dout_5(dout[5]),
	.dout_6(dout[6]),
	.dout_7(dout[7]),
	.dout_8(dout[8]),
	.dout_9(dout[9]),
	.dout_10(dout[10]),
	.dout_11(dout[11]),
	.dout_12(dout[12]),
	.dout_13(dout[13]),
	.dout_14(dout[14]),
	.dout_15(dout[15]),
	.dout_16(dout[16]),
	.dout_17(dout[17]),
	.dout_18(dout[18]),
	.dout_19(dout[19]),
	.dout_20(dout[20]),
	.dout_21(dout[21]),
	.dout_22(dout[22]),
	.din_fifo_23(din_fifo[23]),
	.din_fifo_0(din_fifo[0]),
	.din_fifo_1(din_fifo[1]),
	.din_fifo_2(din_fifo[2]),
	.din_fifo_3(din_fifo[3]),
	.din_fifo_4(din_fifo[4]),
	.din_fifo_5(din_fifo[5]),
	.din_fifo_6(din_fifo[6]),
	.din_fifo_7(din_fifo[7]),
	.din_fifo_8(din_fifo[8]),
	.din_fifo_9(din_fifo[9]),
	.din_fifo_10(din_fifo[10]),
	.din_fifo_11(din_fifo[11]),
	.din_fifo_12(din_fifo[12]),
	.din_fifo_13(din_fifo[13]),
	.din_fifo_14(din_fifo[14]),
	.din_fifo_15(din_fifo[15]),
	.din_fifo_16(din_fifo[16]),
	.din_fifo_17(din_fifo[17]),
	.din_fifo_18(din_fifo[18]),
	.din_fifo_19(din_fifo[19]),
	.din_fifo_20(din_fifo[20]),
	.din_fifo_21(din_fifo[21]),
	.din_fifo_22(din_fifo[22]),
	.un1_op_str_valid_i_o3(un1_op_str_valid_i_o3),
	.un4_iempty_0_o3_0(un4_iempty_0_o3_0),
	.wr_en_fifo(wr_en_fifo),
	.un4_iempty_0_o3(un4_iempty_0_o3),
	.rd_en_fifo_0(rd_en_fifo_0),
	.restart_i_i(restart_i_i),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  rd_en_fifo_i_i = ~ rd_en_fifo_i;
  assign  dout_i[22] = ~ dout[22];
  assign  rd_mng_1_0_0_g0_i_o4_i = ~ rd_mng_1_0_0_g0_i_o4;
endmodule /* opcode_store */

// VQM4.1+ 
module RAM_300 (
  ram_addr_wr_i_0_RNIPDT_0,
  ram_addr_wr_i_0_RNIO9T_0,
  ram_addr_wr_i_0_RNIN5T_0,
  ram_addr_wr_i_0_RNIM1T_0,
  ram_addr_wr_i_0_RNILTS_0,
  ram_addr_wr_i_0_RNIKPS_0,
  ram_addr_wr_i_0_RNIJLS_0,
  ram_addr_wr_i_RNIBH25_0,
  ram_addr_wr_i_RNIAD25_0,
  ram_data_12,
  ram_data_11,
  ram_data_10,
  ram_data_9,
  ram_data_8,
  ram_data_7,
  ram_data_6,
  ram_data_5,
  ram_data_4,
  ram_data_3,
  ram_data_2,
  ram_data_1,
  ram_data_0,
  ram_addr_wr_i_0_6,
  ram_addr_wr_i_0_5,
  ram_addr_wr_i_0_4,
  ram_addr_wr_i_0_3,
  ram_addr_wr_i_0_2,
  ram_addr_wr_i_0_1,
  ram_addr_wr_i_0_0,
  ram_addr_rd_1,
  ram_addr_rd_0,
  ram_addr_rd_8,
  ram_addr_rd_5,
  ram_addr_rd_4,
  ram_addr_rd_3,
  ram_addr_rd_2,
  ram_addr_rd_6,
  ram_addr_rd_7,
  ram_data_out_0_and_0,
  ram_data_out_0_and_1,
  ram_data_out_0_and_2,
  ram_data_out_0_and_3,
  ram_data_out_0_and_4,
  ram_data_out_0_and_5,
  ram_data_out_0_and_6,
  ram_data_out_0_and_7,
  ram_data_out_0_and_8,
  ram_data_out_0_and_9,
  ram_data_out_0_and_10,
  ram_data_out_0_and_11,
  ram_data_out_0_and_12,
  ram_data_out_2_0,
  ram_data_out_2_1,
  ram_data_out_2_2,
  ram_data_out_2_3,
  ram_data_out_2_4,
  ram_data_out_2_5,
  ram_data_out_2_6,
  ram_data_out_2_7,
  ram_data_out_2_8,
  ram_data_out_2_9,
  ram_data_out_2_10,
  ram_data_out_2_11,
  ram_data_out_2_12,
  ram_data_out_3_0,
  ram_wr_en,
  ram_rd_en,
  restart_i_i,
  sync_rst_out,
  clk_100
)
;
input ram_addr_wr_i_0_RNIPDT_0 ;
input ram_addr_wr_i_0_RNIO9T_0 ;
input ram_addr_wr_i_0_RNIN5T_0 ;
input ram_addr_wr_i_0_RNIM1T_0 ;
input ram_addr_wr_i_0_RNILTS_0 ;
input ram_addr_wr_i_0_RNIKPS_0 ;
input ram_addr_wr_i_0_RNIJLS_0 ;
input ram_addr_wr_i_RNIBH25_0 ;
input ram_addr_wr_i_RNIAD25_0 ;
input ram_data_12 ;
input ram_data_11 ;
input ram_data_10 ;
input ram_data_9 ;
input ram_data_8 ;
input ram_data_7 ;
input ram_data_6 ;
input ram_data_5 ;
input ram_data_4 ;
input ram_data_3 ;
input ram_data_2 ;
input ram_data_1 ;
input ram_data_0 ;
input ram_addr_wr_i_0_6 ;
input ram_addr_wr_i_0_5 ;
input ram_addr_wr_i_0_4 ;
input ram_addr_wr_i_0_3 ;
input ram_addr_wr_i_0_2 ;
input ram_addr_wr_i_0_1 ;
input ram_addr_wr_i_0_0 ;
input ram_addr_rd_1 ;
input ram_addr_rd_0 ;
input ram_addr_rd_8 ;
input ram_addr_rd_5 ;
input ram_addr_rd_4 ;
input ram_addr_rd_3 ;
input ram_addr_rd_2 ;
input ram_addr_rd_6 ;
input ram_addr_rd_7 ;
output ram_data_out_0_and_0 ;
output ram_data_out_0_and_1 ;
output ram_data_out_0_and_2 ;
output ram_data_out_0_and_3 ;
output ram_data_out_0_and_4 ;
output ram_data_out_0_and_5 ;
output ram_data_out_0_and_6 ;
output ram_data_out_0_and_7 ;
output ram_data_out_0_and_8 ;
output ram_data_out_0_and_9 ;
output ram_data_out_0_and_10 ;
output ram_data_out_0_and_11 ;
output ram_data_out_0_and_12 ;
output ram_data_out_2_0 ;
output ram_data_out_2_1 ;
output ram_data_out_2_2 ;
output ram_data_out_2_3 ;
output ram_data_out_2_4 ;
output ram_data_out_2_5 ;
output ram_data_out_2_6 ;
output ram_data_out_2_7 ;
output ram_data_out_2_8 ;
output ram_data_out_2_9 ;
output ram_data_out_2_10 ;
output ram_data_out_2_11 ;
output ram_data_out_2_12 ;
output ram_data_out_3_0 ;
input ram_wr_en ;
input ram_rd_en ;
input restart_i_i ;
input sync_rst_out ;
input clk_100 ;
wire ram_addr_wr_i_0_RNIPDT_0 ;
wire ram_addr_wr_i_0_RNIO9T_0 ;
wire ram_addr_wr_i_0_RNIN5T_0 ;
wire ram_addr_wr_i_0_RNIM1T_0 ;
wire ram_addr_wr_i_0_RNILTS_0 ;
wire ram_addr_wr_i_0_RNIKPS_0 ;
wire ram_addr_wr_i_0_RNIJLS_0 ;
wire ram_addr_wr_i_RNIBH25_0 ;
wire ram_addr_wr_i_RNIAD25_0 ;
wire ram_data_12 ;
wire ram_data_11 ;
wire ram_data_10 ;
wire ram_data_9 ;
wire ram_data_8 ;
wire ram_data_7 ;
wire ram_data_6 ;
wire ram_data_5 ;
wire ram_data_4 ;
wire ram_data_3 ;
wire ram_data_2 ;
wire ram_data_1 ;
wire ram_data_0 ;
wire ram_addr_wr_i_0_6 ;
wire ram_addr_wr_i_0_5 ;
wire ram_addr_wr_i_0_4 ;
wire ram_addr_wr_i_0_3 ;
wire ram_addr_wr_i_0_2 ;
wire ram_addr_wr_i_0_1 ;
wire ram_addr_wr_i_0_0 ;
wire ram_addr_rd_1 ;
wire ram_addr_rd_0 ;
wire ram_addr_rd_8 ;
wire ram_addr_rd_5 ;
wire ram_addr_rd_4 ;
wire ram_addr_rd_3 ;
wire ram_addr_rd_2 ;
wire ram_addr_rd_6 ;
wire ram_addr_rd_7 ;
wire ram_data_out_0_and_0 ;
wire ram_data_out_0_and_1 ;
wire ram_data_out_0_and_2 ;
wire ram_data_out_0_and_3 ;
wire ram_data_out_0_and_4 ;
wire ram_data_out_0_and_5 ;
wire ram_data_out_0_and_6 ;
wire ram_data_out_0_and_7 ;
wire ram_data_out_0_and_8 ;
wire ram_data_out_0_and_9 ;
wire ram_data_out_0_and_10 ;
wire ram_data_out_0_and_11 ;
wire ram_data_out_0_and_12 ;
wire ram_data_out_2_0 ;
wire ram_data_out_2_1 ;
wire ram_data_out_2_2 ;
wire ram_data_out_2_3 ;
wire ram_data_out_2_4 ;
wire ram_data_out_2_5 ;
wire ram_data_out_2_6 ;
wire ram_data_out_2_7 ;
wire ram_data_out_2_8 ;
wire ram_data_out_2_9 ;
wire ram_data_out_2_10 ;
wire ram_data_out_2_11 ;
wire ram_data_out_2_12 ;
wire ram_data_out_3_0 ;
wire ram_wr_en ;
wire ram_rd_en ;
wire restart_i_i ;
wire sync_rst_out ;
wire clk_100 ;
wire [12:0] mem;
wire un1_ram_rd_en_0_g0 ;
wire un5_ram_rd_enlto7_0 ;
wire un7_ram_wr_enlto5 ;
wire un5_ram_rd_enlto5 ;
wire un7_ram_wr_enlto8 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @6:88
  cycloneii_lcell_ff ram_data_out_3_12_ (
	.regout(ram_data_out_3_0),
	.datain(un1_ram_rd_en_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @6:88
  cycloneii_lcell_ff ram_data_out_2_12_ (
	.regout(ram_data_out_2_12),
	.datain(ram_data_out_0_and_12),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_out_3_0)
);
// @6:88
  cycloneii_lcell_ff ram_data_out_2_11_ (
	.regout(ram_data_out_2_11),
	.datain(ram_data_out_0_and_11),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_out_3_0)
);
// @6:88
  cycloneii_lcell_ff ram_data_out_2_10_ (
	.regout(ram_data_out_2_10),
	.datain(ram_data_out_0_and_10),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_out_3_0)
);
// @6:88
  cycloneii_lcell_ff ram_data_out_2_9_ (
	.regout(ram_data_out_2_9),
	.datain(ram_data_out_0_and_9),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_out_3_0)
);
// @6:88
  cycloneii_lcell_ff ram_data_out_2_8_ (
	.regout(ram_data_out_2_8),
	.datain(ram_data_out_0_and_8),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_out_3_0)
);
// @6:88
  cycloneii_lcell_ff ram_data_out_2_7_ (
	.regout(ram_data_out_2_7),
	.datain(ram_data_out_0_and_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_out_3_0)
);
// @6:88
  cycloneii_lcell_ff ram_data_out_2_6_ (
	.regout(ram_data_out_2_6),
	.datain(ram_data_out_0_and_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_out_3_0)
);
// @6:88
  cycloneii_lcell_ff ram_data_out_2_5_ (
	.regout(ram_data_out_2_5),
	.datain(ram_data_out_0_and_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_out_3_0)
);
// @6:88
  cycloneii_lcell_ff ram_data_out_2_4_ (
	.regout(ram_data_out_2_4),
	.datain(ram_data_out_0_and_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_out_3_0)
);
// @6:88
  cycloneii_lcell_ff ram_data_out_2_3_ (
	.regout(ram_data_out_2_3),
	.datain(ram_data_out_0_and_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_out_3_0)
);
// @6:88
  cycloneii_lcell_ff ram_data_out_2_2_ (
	.regout(ram_data_out_2_2),
	.datain(ram_data_out_0_and_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_out_3_0)
);
// @6:88
  cycloneii_lcell_ff ram_data_out_2_1_ (
	.regout(ram_data_out_2_1),
	.datain(ram_data_out_0_and_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_out_3_0)
);
// @6:88
  cycloneii_lcell_ff ram_data_out_2_0_ (
	.regout(ram_data_out_2_0),
	.datain(ram_data_out_0_and_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_out_3_0)
);
// @6:56
  cycloneii_lcell_comb mem_RNIK469_0 (
	.combout(ram_data_out_0_and_1),
	.dataa(restart_i_i),
	.datab(mem[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_RNIK469_0.lut_mask=16'h8888;
defparam mem_RNIK469_0.sum_lutc_input="datac";
// @6:56
  cycloneii_lcell_comb mem_RNIK469_5 (
	.combout(ram_data_out_0_and_6),
	.dataa(restart_i_i),
	.datab(mem[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_RNIK469_5.lut_mask=16'h8888;
defparam mem_RNIK469_5.sum_lutc_input="datac";
// @6:56
  cycloneii_lcell_comb mem_RNIK469_6 (
	.combout(ram_data_out_0_and_7),
	.dataa(restart_i_i),
	.datab(mem[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_RNIK469_6.lut_mask=16'h8888;
defparam mem_RNIK469_6.sum_lutc_input="datac";
// @6:56
  cycloneii_lcell_comb mem_RNIK469_1 (
	.combout(ram_data_out_0_and_2),
	.dataa(restart_i_i),
	.datab(mem[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_RNIK469_1.lut_mask=16'h8888;
defparam mem_RNIK469_1.sum_lutc_input="datac";
// @6:56
  cycloneii_lcell_comb mem_RNIK469_2 (
	.combout(ram_data_out_0_and_3),
	.dataa(restart_i_i),
	.datab(mem[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_RNIK469_2.lut_mask=16'h8888;
defparam mem_RNIK469_2.sum_lutc_input="datac";
// @6:56
  cycloneii_lcell_comb mem_RNIK469_3 (
	.combout(ram_data_out_0_and_4),
	.dataa(restart_i_i),
	.datab(mem[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_RNIK469_3.lut_mask=16'h8888;
defparam mem_RNIK469_3.sum_lutc_input="datac";
// @6:56
  cycloneii_lcell_comb mem_RNIK469_4 (
	.combout(ram_data_out_0_and_5),
	.dataa(restart_i_i),
	.datab(mem[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_RNIK469_4.lut_mask=16'h8888;
defparam mem_RNIK469_4.sum_lutc_input="datac";
// @6:56
  cycloneii_lcell_comb mem_RNIK469_11 (
	.combout(ram_data_out_0_and_12),
	.dataa(restart_i_i),
	.datab(mem[12]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_RNIK469_11.lut_mask=16'h8888;
defparam mem_RNIK469_11.sum_lutc_input="datac";
// @6:56
  cycloneii_lcell_comb mem_RNIK469_10 (
	.combout(ram_data_out_0_and_11),
	.dataa(restart_i_i),
	.datab(mem[11]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_RNIK469_10.lut_mask=16'h8888;
defparam mem_RNIK469_10.sum_lutc_input="datac";
// @6:56
  cycloneii_lcell_comb mem_RNIK469_9 (
	.combout(ram_data_out_0_and_10),
	.dataa(restart_i_i),
	.datab(mem[10]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_RNIK469_9.lut_mask=16'h8888;
defparam mem_RNIK469_9.sum_lutc_input="datac";
// @6:56
  cycloneii_lcell_comb mem_RNIK469_8 (
	.combout(ram_data_out_0_and_9),
	.dataa(restart_i_i),
	.datab(mem[9]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_RNIK469_8.lut_mask=16'h8888;
defparam mem_RNIK469_8.sum_lutc_input="datac";
// @6:56
  cycloneii_lcell_comb mem_RNIK469_7 (
	.combout(ram_data_out_0_and_8),
	.dataa(restart_i_i),
	.datab(mem[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_RNIK469_7.lut_mask=16'h8888;
defparam mem_RNIK469_7.sum_lutc_input="datac";
// @6:56
  cycloneii_lcell_comb mem_RNIK469 (
	.combout(ram_data_out_0_and_0),
	.dataa(restart_i_i),
	.datab(mem[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_RNIK469.lut_mask=16'h8888;
defparam mem_RNIK469.sum_lutc_input="datac";
// @6:91
  cycloneii_lcell_comb read_proc_un5_ram_rd_enlto7_0 (
	.combout(un5_ram_rd_enlto7_0),
	.dataa(ram_addr_rd_7),
	.datab(ram_addr_rd_6),
	.datac(VCC),
	.datad(VCC)
);
defparam read_proc_un5_ram_rd_enlto7_0.lut_mask=16'h1111;
defparam read_proc_un5_ram_rd_enlto7_0.sum_lutc_input="datac";
// @6:80
  cycloneii_lcell_comb write_proc_un7_ram_wr_enlto5 (
	.combout(un7_ram_wr_enlto5),
	.dataa(ram_addr_wr_i_0_0),
	.datab(ram_addr_wr_i_0_1),
	.datac(ram_addr_wr_i_0_2),
	.datad(ram_addr_wr_i_0_3)
);
defparam write_proc_un7_ram_wr_enlto5.lut_mask=16'hffe0;
defparam write_proc_un7_ram_wr_enlto5.sum_lutc_input="datac";
// @6:91
  cycloneii_lcell_comb read_proc_un5_ram_rd_enlto5 (
	.combout(un5_ram_rd_enlto5),
	.dataa(ram_addr_rd_2),
	.datab(ram_addr_rd_3),
	.datac(ram_addr_rd_4),
	.datad(ram_addr_rd_5)
);
defparam read_proc_un5_ram_rd_enlto5.lut_mask=16'h07ff;
defparam read_proc_un5_ram_rd_enlto5.sum_lutc_input="datac";
// @6:80
  cycloneii_lcell_comb write_proc_un7_ram_wr_enlto8 (
	.combout(un7_ram_wr_enlto8),
	.dataa(ram_addr_wr_i_0_4),
	.datab(ram_addr_wr_i_0_5),
	.datac(ram_addr_wr_i_0_6),
	.datad(un7_ram_wr_enlto5)
);
defparam write_proc_un7_ram_wr_enlto8.lut_mask=16'hf8f0;
defparam write_proc_un7_ram_wr_enlto8.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_out_3_RNO_12_ (
	.combout(un1_ram_rd_en_0_g0),
	.dataa(ram_addr_rd_8),
	.datab(ram_rd_en),
	.datac(un5_ram_rd_enlto7_0),
	.datad(un5_ram_rd_enlto5)
);
defparam ram_data_out_3_RNO_12_.lut_mask=16'hc444;
defparam ram_data_out_3_RNO_12_.sum_lutc_input="datac";
// @6:56
  altsyncram mem_cZ (
	.wren_a(un7_ram_wr_enlto8),
	.wren_b(GND),
	.data_a({ram_data_12, ram_data_11, ram_data_10, ram_data_9, ram_data_8, 
   ram_data_7, ram_data_6, ram_data_5, ram_data_4, ram_data_3, ram_data_2, 
   ram_data_1, ram_data_0}),
	.address_a({ram_addr_wr_i_0_RNIPDT_0, ram_addr_wr_i_0_RNIO9T_0, ram_addr_wr_i_0_RNIN5T_0, 
   ram_addr_wr_i_0_RNIM1T_0, ram_addr_wr_i_0_RNILTS_0, ram_addr_wr_i_0_RNIKPS_0, 
   ram_addr_wr_i_0_RNIJLS_0, ram_addr_wr_i_RNIBH25_0, ram_addr_wr_i_RNIAD25_0}),
	.address_b({ram_addr_rd_8, ram_addr_rd_7, ram_addr_rd_6, ram_addr_rd_5, 
   ram_addr_rd_4, ram_addr_rd_3, ram_addr_rd_2, ram_addr_rd_1, ram_addr_rd_0}),
	.clock0(clk_100),
	.clock1(clk_100),
	.clocken0(ram_wr_en),
	.clocken1(VCC),
	.aclr0(GND),
	.aclr1(GND),
	.q_b({mem[12], mem[11], mem[10], mem[9], mem[8], mem[7], mem[6], mem[5], 
   mem[4], mem[3], mem[2], mem[1], mem[0]})
);
defparam mem_cZ.ram_block_type =  "AUTO";
defparam mem_cZ.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam mem_cZ.wrcontrol_wraddress_reg_b =  "CLOCK1";
defparam mem_cZ.outdata_reg_b =  "UNREGISTERED";
defparam mem_cZ.address_reg_b =  "CLOCK1";
defparam mem_cZ.numwords_b =  300;
defparam mem_cZ.widthad_b =  9;
defparam mem_cZ.width_b =  13;
defparam mem_cZ.numwords_a =  300;
defparam mem_cZ.widthad_a =  9;
defparam mem_cZ.width_a =  13;
defparam mem_cZ.operation_mode =  "DUAL_PORT";
defparam mem_cZ.lpm_type =  "altsyncram";
defparam mem_cZ.intended_device_family =  "Cyclone II";
defparam mem_cZ.outdata_reg_a =  "UNREGISTERED";
defparam mem_cZ.address_aclr_a =  "UNUSED";
defparam mem_cZ.outdata_aclr_a =  "UNUSED";
defparam mem_cZ.indata_aclr_a =  "UNUSED";
defparam mem_cZ.wrcontrol_aclr_a =  "UNUSED";
defparam mem_cZ.width_byteena_a =  1;
defparam mem_cZ.rdcontrol_reg_b =  "CLOCK1";
defparam mem_cZ.rdcontrol_aclr_b =  "UNUSED";
defparam mem_cZ.indata_reg_b =  "UNUSED";
defparam mem_cZ.indata_aclr_b =  "UNUSED";
defparam mem_cZ.wrcontrol_aclr_b =  "UNUSED";
defparam mem_cZ.address_aclr_b =  "UNUSED";
defparam mem_cZ.width_byteena_b =  1;
defparam mem_cZ.byte_size =  9;
defparam mem_cZ.init_file =  "UNUSED";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* RAM_300 */

// VQM4.1+ 
module manager (
  rd_wbs_dat_o_4,
  rd_wbs_dat_o_0,
  rd_wbs_dat_o_6,
  rd_wbs_dat_o_5,
  rd_wbs_dat_o_2,
  rd_wbs_dat_o_1,
  rd_wbs_dat_o_3,
  rd_wbs_dat_o_7,
  wbm_gnt_i_0_0,
  ram_data_out_2_0,
  ram_data_out_2_1,
  ram_data_out_2_2,
  ram_data_out_2_3,
  ram_data_out_2_4,
  ram_data_out_2_5,
  ram_data_out_2_6,
  ram_data_out_2_7,
  ram_data_out_2_8,
  ram_data_out_2_9,
  ram_data_out_2_10,
  ram_data_out_2_11,
  ram_data_out_2_12,
  ram_data_out_3_0,
  ram_data_out_0_and_0,
  ram_data_out_0_and_1,
  ram_data_out_0_and_2,
  ram_data_out_0_and_3,
  ram_data_out_0_and_4,
  ram_data_out_0_and_5,
  ram_data_out_0_and_6,
  ram_data_out_0_and_7,
  ram_data_out_0_and_8,
  ram_data_out_0_and_9,
  ram_data_out_0_and_10,
  ram_data_out_0_and_11,
  ram_data_out_0_and_12,
  sdram_addr_rd_1_0,
  sdram_addr_rd_1_1,
  sdram_addr_rd_1_2,
  sdram_addr_rd_1_3,
  sdram_addr_rd_1_4,
  sdram_addr_rd_1_5,
  sdram_addr_rd_1_6,
  sdram_addr_rd_1_7,
  sdram_addr_rd_1_8,
  sdram_addr_rd_1_9,
  sdram_addr_rd_1_10,
  sdram_addr_rd_1_11,
  sdram_addr_rd_1_12,
  sdram_addr_rd_1_13,
  sdram_addr_rd_1_14,
  sdram_addr_rd_1_15,
  sdram_addr_rd_1_16,
  sdram_addr_rd_1_17,
  fifo_b_data_in_0,
  fifo_b_data_in_1,
  fifo_b_data_in_2,
  fifo_b_data_in_3,
  fifo_b_data_in_4,
  fifo_b_data_in_5,
  fifo_b_data_in_6,
  fifo_b_data_in_7,
  fifo_a_data_in_0,
  fifo_a_data_in_1,
  fifo_a_data_in_2,
  fifo_a_data_in_3,
  fifo_a_data_in_4,
  fifo_a_data_in_5,
  fifo_a_data_in_6,
  fifo_a_data_in_7,
  ram_addr_rd_0,
  ram_addr_rd_1,
  ram_addr_rd_2,
  ram_addr_rd_3,
  ram_addr_rd_4,
  ram_addr_rd_5,
  ram_addr_rd_6,
  ram_addr_rd_7,
  ram_addr_rd_8,
  m27,
  m18,
  ic_wbs_adr_i_1_2_1_a4_0_a2,
  m35_m5,
  d_m2_e_0,
  rd_wbs_reg_cyc,
  ack_o_sr_2_0_g0_1,
  ack_o_sr,
  cur_st_tr19_0_a4_0_a2_0_g0_1,
  we_internal,
  un4_iempty_0,
  req_ln_trig,
  un4_iempty,
  fifo_a_rd_en,
  fifo_b_wr_en,
  fifo_a_wr_en,
  ram_rd_en,
  mng_en,
  sdram_rd_en,
  fifo_b_rd_en,
  sync_rst_out,
  clk_100
)
;
input rd_wbs_dat_o_4 ;
input rd_wbs_dat_o_0 ;
input rd_wbs_dat_o_6 ;
input rd_wbs_dat_o_5 ;
input rd_wbs_dat_o_2 ;
input rd_wbs_dat_o_1 ;
input rd_wbs_dat_o_3 ;
input rd_wbs_dat_o_7 ;
input wbm_gnt_i_0_0 ;
input ram_data_out_2_0 ;
input ram_data_out_2_1 ;
input ram_data_out_2_2 ;
input ram_data_out_2_3 ;
input ram_data_out_2_4 ;
input ram_data_out_2_5 ;
input ram_data_out_2_6 ;
input ram_data_out_2_7 ;
input ram_data_out_2_8 ;
input ram_data_out_2_9 ;
input ram_data_out_2_10 ;
input ram_data_out_2_11 ;
input ram_data_out_2_12 ;
input ram_data_out_3_0 ;
input ram_data_out_0_and_0 ;
input ram_data_out_0_and_1 ;
input ram_data_out_0_and_2 ;
input ram_data_out_0_and_3 ;
input ram_data_out_0_and_4 ;
input ram_data_out_0_and_5 ;
input ram_data_out_0_and_6 ;
input ram_data_out_0_and_7 ;
input ram_data_out_0_and_8 ;
input ram_data_out_0_and_9 ;
input ram_data_out_0_and_10 ;
input ram_data_out_0_and_11 ;
input ram_data_out_0_and_12 ;
output sdram_addr_rd_1_0 ;
output sdram_addr_rd_1_1 ;
output sdram_addr_rd_1_2 ;
output sdram_addr_rd_1_3 ;
output sdram_addr_rd_1_4 ;
output sdram_addr_rd_1_5 ;
output sdram_addr_rd_1_6 ;
output sdram_addr_rd_1_7 ;
output sdram_addr_rd_1_8 ;
output sdram_addr_rd_1_9 ;
output sdram_addr_rd_1_10 ;
output sdram_addr_rd_1_11 ;
output sdram_addr_rd_1_12 ;
output sdram_addr_rd_1_13 ;
output sdram_addr_rd_1_14 ;
output sdram_addr_rd_1_15 ;
output sdram_addr_rd_1_16 ;
output sdram_addr_rd_1_17 ;
output fifo_b_data_in_0 ;
output fifo_b_data_in_1 ;
output fifo_b_data_in_2 ;
output fifo_b_data_in_3 ;
output fifo_b_data_in_4 ;
output fifo_b_data_in_5 ;
output fifo_b_data_in_6 ;
output fifo_b_data_in_7 ;
output fifo_a_data_in_0 ;
output fifo_a_data_in_1 ;
output fifo_a_data_in_2 ;
output fifo_a_data_in_3 ;
output fifo_a_data_in_4 ;
output fifo_a_data_in_5 ;
output fifo_a_data_in_6 ;
output fifo_a_data_in_7 ;
output ram_addr_rd_0 ;
output ram_addr_rd_1 ;
output ram_addr_rd_2 ;
output ram_addr_rd_3 ;
output ram_addr_rd_4 ;
output ram_addr_rd_5 ;
output ram_addr_rd_6 ;
output ram_addr_rd_7 ;
output ram_addr_rd_8 ;
input m27 ;
input m18 ;
input ic_wbs_adr_i_1_2_1_a4_0_a2 ;
input m35_m5 ;
input d_m2_e_0 ;
input rd_wbs_reg_cyc ;
input ack_o_sr_2_0_g0_1 ;
input ack_o_sr ;
input cur_st_tr19_0_a4_0_a2_0_g0_1 ;
input we_internal ;
input un4_iempty_0 ;
input req_ln_trig ;
input un4_iempty ;
output fifo_a_rd_en ;
output fifo_b_wr_en ;
output fifo_a_wr_en ;
output ram_rd_en ;
input mng_en ;
output sdram_rd_en ;
output fifo_b_rd_en ;
input sync_rst_out ;
input clk_100 ;
wire rd_wbs_dat_o_4 ;
wire rd_wbs_dat_o_0 ;
wire rd_wbs_dat_o_6 ;
wire rd_wbs_dat_o_5 ;
wire rd_wbs_dat_o_2 ;
wire rd_wbs_dat_o_1 ;
wire rd_wbs_dat_o_3 ;
wire rd_wbs_dat_o_7 ;
wire wbm_gnt_i_0_0 ;
wire ram_data_out_2_0 ;
wire ram_data_out_2_1 ;
wire ram_data_out_2_2 ;
wire ram_data_out_2_3 ;
wire ram_data_out_2_4 ;
wire ram_data_out_2_5 ;
wire ram_data_out_2_6 ;
wire ram_data_out_2_7 ;
wire ram_data_out_2_8 ;
wire ram_data_out_2_9 ;
wire ram_data_out_2_10 ;
wire ram_data_out_2_11 ;
wire ram_data_out_2_12 ;
wire ram_data_out_3_0 ;
wire ram_data_out_0_and_0 ;
wire ram_data_out_0_and_1 ;
wire ram_data_out_0_and_2 ;
wire ram_data_out_0_and_3 ;
wire ram_data_out_0_and_4 ;
wire ram_data_out_0_and_5 ;
wire ram_data_out_0_and_6 ;
wire ram_data_out_0_and_7 ;
wire ram_data_out_0_and_8 ;
wire ram_data_out_0_and_9 ;
wire ram_data_out_0_and_10 ;
wire ram_data_out_0_and_11 ;
wire ram_data_out_0_and_12 ;
wire sdram_addr_rd_1_0 ;
wire sdram_addr_rd_1_1 ;
wire sdram_addr_rd_1_2 ;
wire sdram_addr_rd_1_3 ;
wire sdram_addr_rd_1_4 ;
wire sdram_addr_rd_1_5 ;
wire sdram_addr_rd_1_6 ;
wire sdram_addr_rd_1_7 ;
wire sdram_addr_rd_1_8 ;
wire sdram_addr_rd_1_9 ;
wire sdram_addr_rd_1_10 ;
wire sdram_addr_rd_1_11 ;
wire sdram_addr_rd_1_12 ;
wire sdram_addr_rd_1_13 ;
wire sdram_addr_rd_1_14 ;
wire sdram_addr_rd_1_15 ;
wire sdram_addr_rd_1_16 ;
wire sdram_addr_rd_1_17 ;
wire fifo_b_data_in_0 ;
wire fifo_b_data_in_1 ;
wire fifo_b_data_in_2 ;
wire fifo_b_data_in_3 ;
wire fifo_b_data_in_4 ;
wire fifo_b_data_in_5 ;
wire fifo_b_data_in_6 ;
wire fifo_b_data_in_7 ;
wire fifo_a_data_in_0 ;
wire fifo_a_data_in_1 ;
wire fifo_a_data_in_2 ;
wire fifo_a_data_in_3 ;
wire fifo_a_data_in_4 ;
wire fifo_a_data_in_5 ;
wire fifo_a_data_in_6 ;
wire fifo_a_data_in_7 ;
wire ram_addr_rd_0 ;
wire ram_addr_rd_1 ;
wire ram_addr_rd_2 ;
wire ram_addr_rd_3 ;
wire ram_addr_rd_4 ;
wire ram_addr_rd_5 ;
wire ram_addr_rd_6 ;
wire ram_addr_rd_7 ;
wire ram_addr_rd_8 ;
wire m27 ;
wire m18 ;
wire ic_wbs_adr_i_1_2_1_a4_0_a2 ;
wire m35_m5 ;
wire d_m2_e_0 ;
wire rd_wbs_reg_cyc ;
wire ack_o_sr_2_0_g0_1 ;
wire ack_o_sr ;
wire cur_st_tr19_0_a4_0_a2_0_g0_1 ;
wire we_internal ;
wire un4_iempty_0 ;
wire req_ln_trig ;
wire un4_iempty ;
wire fifo_a_rd_en ;
wire fifo_b_wr_en ;
wire fifo_a_wr_en ;
wire ram_rd_en ;
wire mng_en ;
wire sdram_rd_en ;
wire fifo_b_rd_en ;
wire sync_rst_out ;
wire clk_100 ;
wire [10:0] row_count;
wire [7:0] sdram_wait_counter_tmp;
wire [7:0] sdram_wait_counter;
wire [8:1] un5_ram_addr_rd;
wire [3:0] sym_row;
wire [3:0] current_sm;
wire [4:0] sym_col;
wire [0:0] sym_col_5_f0_i_a3;
wire [9:0] req_cnt;
wire [8:0] un1_req_in_trg_dev_3_combout;
wire [5:0] inside_row;
wire [4:4] current_sm_i_0;
wire [4:0] sym_col_i;
wire [7:0] fifo_a_data_in_3_i;
wire [8:0] result_0;
wire [6:0] un5_ram_addr_rd_cout;
wire [9:9] un1_req_in_trg_dev_3;
wire [9:2] un1_req_in_trg_dev_3_cout;
wire [9:9] un1_req_in_trg_dev_3_a_cout;
wire [0:0] un1_req_in_trg_dev_i_m2_i_m2;
wire [2:2] current_sm_ns_0_a3_0_5;
wire [2:2] current_sm_ns_0_a3_0_10_2;
wire [2:2] current_sm_ns_0_a3_0_10_4;
wire [0:0] sym_row_7_iv_0_o2_2;
wire [2:2] current_sm_ns_0_a3_0_10;
wire [3:3] current_sm_ns_i_0_a3;
wire [0:0] sym_col_5_f0_i_o2_0;
wire [0:0] sym_col_5_f0_i_o2;
wire [0:0] current_sm_i;
wire row_count_lm0_x ;
wire row_count_0_0_10__g2 ;
wire row_count_lm1_x ;
wire row_count_lm2_x ;
wire row_count_lm3_x ;
wire row_count_lm4_x ;
wire row_count_lm5_x ;
wire row_count_lm6_x ;
wire row_count_lm7_x ;
wire row_count_lm8_x ;
wire row_count_lm9_x ;
wire row_count_lm10_x ;
wire sdram_wait_counter_tmp_lm0_x ;
wire sdram_wait_counter_tmp_0_0_7__g2 ;
wire sdram_wait_counter_tmp_lm1_x ;
wire sdram_wait_counter_tmp_lm2_x ;
wire sdram_wait_counter_tmp_lm3_x ;
wire sdram_wait_counter_tmp_lm4_x ;
wire sdram_wait_counter_tmp_lm5_x ;
wire sdram_wait_counter_tmp_lm6_x ;
wire sdram_wait_counter_tmp_lm7_x ;
wire sdram_wait_counter_lm0_x ;
wire sdram_wait_counterlde_i_a3_0 ;
wire sdram_wait_counter_lm1_x ;
wire sdram_wait_counter_lm2_x ;
wire sdram_wait_counter_lm3_x ;
wire sdram_wait_counter_lm4_x ;
wire sdram_wait_counter_lm5_x ;
wire sdram_wait_counter_lm6_x ;
wire sdram_wait_counter_lm7_x ;
wire un1_sym_col_NE ;
wire sdram_addr_rd_7_0_8__g0_0 ;
wire un5_ram_addr_rd_0_add0 ;
wire fifo_b_rd_en_0_0_g0 ;
wire sdram_wait_count_en ;
wire sdram_wait_count_en_0_0_g0 ;
wire sdram_ready ;
wire sdram_ready_0_0_g0_i_o4 ;
wire N_39_i_0_g0 ;
wire N_37_i_0_g0 ;
wire N_35_i_0_g0 ;
wire un1_inside_row_0_sqmuxa_1_axb0 ;
wire sym_col_5_4_0_a3_0_g0 ;
wire sym_col_5_3_0_a3_0_g0 ;
wire sym_col_5_2_0_a3_0_g0 ;
wire sym_col_5_1_0_a3_0_g0 ;
wire N_112_i_0_g0 ;
wire N_33_i_0_g0 ;
wire N_31_i_0_g0 ;
wire N_29_i_0_g0 ;
wire N_27_i_0_g0 ;
wire N_25_i_0_g0 ;
wire un1_req_in_trg_dev_1_axb0 ;
wire N_36707_i ;
wire req_in_trg_dev ;
wire N_382_i_0_g0 ;
wire current_sm_ns_0_0_2__g0_0 ;
wire current_sm_ns_i_i_0_1__g0_0 ;
wire current_sm_ns_0_0_0__g0_0 ;
wire un1_current_sm_1_i_a2_0_a2_i ;
wire sdram_addr_rd_7_0_8__g2_0 ;
wire sdram_addr_rd_7_0_7__g0_0 ;
wire sdram_addr_rd_7_0_6__g0_0 ;
wire sdram_addr_rd_7_0_5__g0_0 ;
wire sdram_addr_rd_7_0_4__g0_0 ;
wire req_cnt_small ;
wire N_74_i_0_g0 ;
wire fifo_a_wr_en_2_0_g0 ;
wire fifo_b_wr_en_1_0_g0 ;
wire mng_en_internal ;
wire un2_req_cnt_small_d_0_g0 ;
wire un3_req_in_trg_2_0_g0 ;
wire req_in_trg_3 ;
wire req_in_trg_2 ;
wire req_in_trg_1 ;
wire ram_rd_en_i ;
wire req_cnt_small_d ;
wire row_count_c0_combout ;
wire row_count_c0_cout ;
wire row_count_c1_combout ;
wire row_count_c1_cout ;
wire row_count_c2_combout ;
wire row_count_c2_cout ;
wire row_count_c3_combout ;
wire row_count_c3_cout ;
wire row_count_c4_combout ;
wire row_count_c4_cout ;
wire row_count_c5_combout ;
wire row_count_c5_cout ;
wire row_count_c6_combout ;
wire row_count_c6_cout ;
wire row_count_c7_combout ;
wire row_count_c7_cout ;
wire row_count_c8_combout ;
wire row_count_c8_cout ;
wire row_count_c9_combout ;
wire row_count_c9_cout ;
wire row_count_c10_combout ;
wire sdram_wait_counter_tmp_c0_combout ;
wire sdram_wait_counter_tmp_c0_cout ;
wire VCC ;
wire sdram_wait_counter_tmp_c1_combout ;
wire sdram_wait_counter_tmp_c1_cout ;
wire sdram_wait_counter_tmp_c2_combout ;
wire sdram_wait_counter_tmp_c2_cout ;
wire sdram_wait_counter_tmp_c3_combout ;
wire sdram_wait_counter_tmp_c3_cout ;
wire sdram_wait_counter_tmp_c4_combout ;
wire sdram_wait_counter_tmp_c4_cout ;
wire sdram_wait_counter_tmp_c5_combout ;
wire sdram_wait_counter_tmp_c5_cout ;
wire sdram_wait_counter_tmp_c6_combout ;
wire sdram_wait_counter_tmp_c6_cout ;
wire sdram_wait_counter_tmp_c7_combout ;
wire sdram_wait_counter_c0_combout ;
wire sdram_wait_counter_c0_cout ;
wire sdram_wait_counter_c1_combout ;
wire sdram_wait_counter_c1_cout ;
wire sdram_wait_counter_c2_combout ;
wire sdram_wait_counter_c2_cout ;
wire sdram_wait_counter_c3_combout ;
wire sdram_wait_counter_c3_cout ;
wire sdram_wait_counter_c4_combout ;
wire sdram_wait_counter_c4_cout ;
wire sdram_wait_counter_c5_combout ;
wire sdram_wait_counter_c5_cout ;
wire sdram_wait_counter_c6_combout ;
wire sdram_wait_counter_c6_cout ;
wire sdram_wait_counter_c7_combout ;
wire un5_ram_addr_rd_0_carry_0 ;
wire un5_ram_addr_rd_0_add1 ;
wire un5_ram_addr_rd_0_carry_1 ;
wire un5_ram_addr_rd_0_add2 ;
wire un5_ram_addr_rd_0_carry_2 ;
wire un5_ram_addr_rd_0_add3 ;
wire un5_ram_addr_rd_0_carry_3 ;
wire un5_ram_addr_rd_0_add4 ;
wire un5_ram_addr_rd_0_carry_4 ;
wire un5_ram_addr_rd_0_add5 ;
wire un5_ram_addr_rd_0_carry_5 ;
wire un5_ram_addr_rd_0_add6 ;
wire un5_ram_addr_rd_0_carry_6 ;
wire un5_ram_addr_rd_0_add7 ;
wire un5_ram_addr_rd_0_carry_7 ;
wire un5_ram_addr_rd_0_add8 ;
wire un11_req_in_trg_dev_i ;
wire GND ;
wire un1_sdram_rd_en_0 ;
wire un13_req_cntlto9_i_o3 ;
wire un10_ram_rd_en_i_c2 ;
wire un13_req_cntlto9_i_o2 ;
wire un13_mng_en_internal_0_o2 ;
wire un5_sdram_wait_count_en_4 ;
wire un5_sdram_wait_count_en_5 ;
wire un8_sdram_wait_count_en_3 ;
wire un8_sdram_wait_count_en_4 ;
wire un13_mng_en_internal_0_o2_1_0 ;
wire inside_row_0_sqmuxa_0_o2_3 ;
wire un11_req_in_trg_dev_i_a3_0_2 ;
wire un1_sym_col_NE_0 ;
wire un1_sym_col_NE_1 ;
wire un11_req_in_trg_dev_i_o2_0_1 ;
wire un10_ram_rd_en_i_c3 ;
wire un1_req_in_trg_dev_1_bnc1 ;
wire inside_row_0_sqmuxa_0_o2 ;
wire un11_req_in_trg_dev_i_o2_0 ;
wire N_74_i_0_g0_1 ;
wire current_sm_ns_0_0_2__g0_0_a3_1 ;
wire inside_row_6_1_i_o3 ;
wire un6_sdram_wait_count_en ;
wire un11_req_in_trg_dev_i_a3_0 ;
wire un11_req_in_trg_dev_i_o2 ;
wire sdram_wait_counterlde_i_a3_0_2_a ;
wire sdram_wait_counterlde_i_a3_0_2 ;
wire sdram_wait_counterlde_i_a3_0_0 ;
wire sdram_addr_rd_7_0_7__g2 ;
wire un1_req_in_trg_dev_1_bnc3 ;
wire un1_inside_row_0_sqmuxa_1_bnc1 ;
wire sym_row_7_1_i_o3 ;
wire un13_mng_en_internal_0_o2_0 ;
wire sdram_wait_counterlde_i_a3_0_1_a2_1 ;
wire un13_mng_en_internal_0 ;
wire sdram_wait_counterlde_i_a3_0_3 ;
wire sym_col_5_4_0_a3_0_g0_0 ;
wire sdram_wait_counterlde_i_a3_0_1_a1_2 ;
wire sdram_wait_counterlde_i_a3_0_1_a0_2 ;
wire sym_col_5_2_0_a3_0_g2_0_0_0 ;
wire un1_mng_en_internal_bnc2 ;
wire N_325 ;
wire N_324 ;
wire N_323 ;
wire N_322 ;
wire N_321 ;
wire sync_rst_out_i ;
wire sdram_addr_rd_7_0_8__g0_0_i ;
wire ram_data_out_3_0_i ;
wire un1_current_sm_1_i_a2_0_a2_i_i ;
wire un1_sym_col_NE_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
  cycloneii_lcell_ff row_count_0_ (
	.regout(row_count[0]),
	.datain(row_count_lm0_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(row_count_0_0_10__g2)
);
  cycloneii_lcell_ff row_count_1_ (
	.regout(row_count[1]),
	.datain(row_count_lm1_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(row_count_0_0_10__g2)
);
  cycloneii_lcell_ff row_count_2_ (
	.regout(row_count[2]),
	.datain(row_count_lm2_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(row_count_0_0_10__g2)
);
  cycloneii_lcell_ff row_count_3_ (
	.regout(row_count[3]),
	.datain(row_count_lm3_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(row_count_0_0_10__g2)
);
  cycloneii_lcell_ff row_count_4_ (
	.regout(row_count[4]),
	.datain(row_count_lm4_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(row_count_0_0_10__g2)
);
  cycloneii_lcell_ff row_count_5_ (
	.regout(row_count[5]),
	.datain(row_count_lm5_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(row_count_0_0_10__g2)
);
  cycloneii_lcell_ff row_count_6_ (
	.regout(row_count[6]),
	.datain(row_count_lm6_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(row_count_0_0_10__g2)
);
  cycloneii_lcell_ff row_count_7_ (
	.regout(row_count[7]),
	.datain(row_count_lm7_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(row_count_0_0_10__g2)
);
  cycloneii_lcell_ff row_count_8_ (
	.regout(row_count[8]),
	.datain(row_count_lm8_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(row_count_0_0_10__g2)
);
  cycloneii_lcell_ff row_count_9_ (
	.regout(row_count[9]),
	.datain(row_count_lm9_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(row_count_0_0_10__g2)
);
  cycloneii_lcell_ff row_count_10_ (
	.regout(row_count[10]),
	.datain(row_count_lm10_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(row_count_0_0_10__g2)
);
  cycloneii_lcell_ff sdram_wait_counter_tmp_0_ (
	.regout(sdram_wait_counter_tmp[0]),
	.datain(sdram_wait_counter_tmp_lm0_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counter_tmp_0_0_7__g2)
);
  cycloneii_lcell_ff sdram_wait_counter_tmp_1_ (
	.regout(sdram_wait_counter_tmp[1]),
	.datain(sdram_wait_counter_tmp_lm1_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counter_tmp_0_0_7__g2)
);
  cycloneii_lcell_ff sdram_wait_counter_tmp_2_ (
	.regout(sdram_wait_counter_tmp[2]),
	.datain(sdram_wait_counter_tmp_lm2_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counter_tmp_0_0_7__g2)
);
  cycloneii_lcell_ff sdram_wait_counter_tmp_3_ (
	.regout(sdram_wait_counter_tmp[3]),
	.datain(sdram_wait_counter_tmp_lm3_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counter_tmp_0_0_7__g2)
);
  cycloneii_lcell_ff sdram_wait_counter_tmp_4_ (
	.regout(sdram_wait_counter_tmp[4]),
	.datain(sdram_wait_counter_tmp_lm4_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counter_tmp_0_0_7__g2)
);
  cycloneii_lcell_ff sdram_wait_counter_tmp_5_ (
	.regout(sdram_wait_counter_tmp[5]),
	.datain(sdram_wait_counter_tmp_lm5_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counter_tmp_0_0_7__g2)
);
  cycloneii_lcell_ff sdram_wait_counter_tmp_6_ (
	.regout(sdram_wait_counter_tmp[6]),
	.datain(sdram_wait_counter_tmp_lm6_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counter_tmp_0_0_7__g2)
);
  cycloneii_lcell_ff sdram_wait_counter_tmp_7_ (
	.regout(sdram_wait_counter_tmp[7]),
	.datain(sdram_wait_counter_tmp_lm7_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counter_tmp_0_0_7__g2)
);
  cycloneii_lcell_ff sdram_wait_counter_0_ (
	.regout(sdram_wait_counter[0]),
	.datain(sdram_wait_counter_lm0_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counterlde_i_a3_0)
);
  cycloneii_lcell_ff sdram_wait_counter_1_ (
	.regout(sdram_wait_counter[1]),
	.datain(sdram_wait_counter_lm1_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counterlde_i_a3_0)
);
  cycloneii_lcell_ff sdram_wait_counter_2_ (
	.regout(sdram_wait_counter[2]),
	.datain(sdram_wait_counter_lm2_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counterlde_i_a3_0)
);
  cycloneii_lcell_ff sdram_wait_counter_3_ (
	.regout(sdram_wait_counter[3]),
	.datain(sdram_wait_counter_lm3_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counterlde_i_a3_0)
);
  cycloneii_lcell_ff sdram_wait_counter_4_ (
	.regout(sdram_wait_counter[4]),
	.datain(sdram_wait_counter_lm4_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counterlde_i_a3_0)
);
  cycloneii_lcell_ff sdram_wait_counter_5_ (
	.regout(sdram_wait_counter[5]),
	.datain(sdram_wait_counter_lm5_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counterlde_i_a3_0)
);
  cycloneii_lcell_ff sdram_wait_counter_6_ (
	.regout(sdram_wait_counter[6]),
	.datain(sdram_wait_counter_lm6_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counterlde_i_a3_0)
);
  cycloneii_lcell_ff sdram_wait_counter_7_ (
	.regout(sdram_wait_counter[7]),
	.datain(sdram_wait_counter_lm7_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_wait_counterlde_i_a3_0)
);
  cycloneii_lcell_ff ram_addr_rd_8_ (
	.regout(ram_addr_rd_8),
	.datain(un5_ram_addr_rd[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_sym_col_NE_i),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_addr_rd_7_0_8__g0_0_i)
);
  cycloneii_lcell_ff ram_addr_rd_7_ (
	.regout(ram_addr_rd_7),
	.datain(un5_ram_addr_rd[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_sym_col_NE_i),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_addr_rd_7_0_8__g0_0_i)
);
  cycloneii_lcell_ff ram_addr_rd_6_ (
	.regout(ram_addr_rd_6),
	.datain(un5_ram_addr_rd[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_sym_col_NE_i),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_addr_rd_7_0_8__g0_0_i)
);
  cycloneii_lcell_ff ram_addr_rd_5_ (
	.regout(ram_addr_rd_5),
	.datain(un5_ram_addr_rd[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_sym_col_NE_i),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_addr_rd_7_0_8__g0_0_i)
);
  cycloneii_lcell_ff ram_addr_rd_4_ (
	.regout(ram_addr_rd_4),
	.datain(un5_ram_addr_rd[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_sym_col_NE_i),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_addr_rd_7_0_8__g0_0_i)
);
  cycloneii_lcell_ff ram_addr_rd_3_ (
	.regout(ram_addr_rd_3),
	.datain(un5_ram_addr_rd[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_sym_col_NE_i),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_addr_rd_7_0_8__g0_0_i)
);
  cycloneii_lcell_ff ram_addr_rd_2_ (
	.regout(ram_addr_rd_2),
	.datain(un5_ram_addr_rd[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_sym_col_NE_i),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_addr_rd_7_0_8__g0_0_i)
);
  cycloneii_lcell_ff ram_addr_rd_1_ (
	.regout(ram_addr_rd_1),
	.datain(un5_ram_addr_rd[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_sym_col_NE_i),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_addr_rd_7_0_8__g0_0_i)
);
  cycloneii_lcell_ff ram_addr_rd_0_ (
	.regout(ram_addr_rd_0),
	.datain(un5_ram_addr_rd_0_add0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_sym_col_NE_i),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_addr_rd_7_0_8__g0_0_i)
);
  cycloneii_lcell_ff fifo_b_rd_en_Z (
	.regout(fifo_b_rd_en),
	.datain(fifo_b_rd_en_0_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff sdram_wait_count_en_Z (
	.regout(sdram_wait_count_en),
	.datain(sdram_wait_count_en_0_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff sdram_ready_Z (
	.regout(sdram_ready),
	.datain(sdram_wait_count_en),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_rd_en),
	.sload(GND),
	.sdata(GND),
	.ena(sdram_ready_0_0_g0_i_o4)
);
// @10:394
  cycloneii_lcell_ff sym_row_3_ (
	.regout(sym_row[3]),
	.datain(N_39_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff sym_row_2_ (
	.regout(sym_row[2]),
	.datain(N_37_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff sym_row_1_ (
	.regout(sym_row[1]),
	.datain(N_35_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff sym_row_0_ (
	.regout(sym_row[0]),
	.datain(un1_inside_row_0_sqmuxa_1_axb0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm[2]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff sym_col_4_ (
	.regout(sym_col[4]),
	.datain(sym_col_5_4_0_a3_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff sym_col_3_ (
	.regout(sym_col[3]),
	.datain(sym_col_5_3_0_a3_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff sym_col_2_ (
	.regout(sym_col[2]),
	.datain(sym_col_5_2_0_a3_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff sym_col_1_ (
	.regout(sym_col[1]),
	.datain(sym_col_5_1_0_a3_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff sym_col_0_ (
	.regout(sym_col[0]),
	.datain(sym_col_5_f0_i_a3[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm[2]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:194
  cycloneii_lcell_ff req_cnt_9_ (
	.regout(req_cnt[9]),
	.datain(un1_req_in_trg_dev_3_combout[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mng_en),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:194
  cycloneii_lcell_ff req_cnt_8_ (
	.regout(req_cnt[8]),
	.datain(un1_req_in_trg_dev_3_combout[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mng_en),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:194
  cycloneii_lcell_ff req_cnt_7_ (
	.regout(req_cnt[7]),
	.datain(un1_req_in_trg_dev_3_combout[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mng_en),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:194
  cycloneii_lcell_ff req_cnt_6_ (
	.regout(req_cnt[6]),
	.datain(un1_req_in_trg_dev_3_combout[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mng_en),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:194
  cycloneii_lcell_ff req_cnt_5_ (
	.regout(req_cnt[5]),
	.datain(un1_req_in_trg_dev_3_combout[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mng_en),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:194
  cycloneii_lcell_ff req_cnt_4_ (
	.regout(req_cnt[4]),
	.datain(un1_req_in_trg_dev_3_combout[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mng_en),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:194
  cycloneii_lcell_ff req_cnt_3_ (
	.regout(req_cnt[3]),
	.datain(un1_req_in_trg_dev_3_combout[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mng_en),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:194
  cycloneii_lcell_ff req_cnt_2_ (
	.regout(req_cnt[2]),
	.datain(un1_req_in_trg_dev_3_combout[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mng_en),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:194
  cycloneii_lcell_ff req_cnt_1_ (
	.regout(req_cnt[1]),
	.datain(un1_req_in_trg_dev_3_combout[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mng_en),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:194
  cycloneii_lcell_ff req_cnt_0_ (
	.regout(req_cnt[0]),
	.datain(N_112_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff inside_row_5_ (
	.regout(inside_row[5]),
	.datain(N_33_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff inside_row_4_ (
	.regout(inside_row[4]),
	.datain(N_31_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff inside_row_3_ (
	.regout(inside_row[3]),
	.datain(N_29_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff inside_row_2_ (
	.regout(inside_row[2]),
	.datain(N_27_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff inside_row_1_ (
	.regout(inside_row[1]),
	.datain(N_25_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff inside_row_0_ (
	.regout(inside_row[0]),
	.datain(un1_req_in_trg_dev_1_axb0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm[2]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:277
  cycloneii_lcell_ff current_sm_0_ (
	.regout(current_sm[0]),
	.datain(N_36707_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(req_in_trg_dev)
);
// @10:299
  cycloneii_lcell_ff current_sm_1_ (
	.regout(current_sm[1]),
	.datain(N_382_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:319
  cycloneii_lcell_ff current_sm_2_ (
	.regout(current_sm[2]),
	.datain(current_sm_ns_0_0_2__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:261
  cycloneii_lcell_ff current_sm_3_ (
	.regout(current_sm[3]),
	.datain(current_sm_ns_i_i_0_1__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:249
  cycloneii_lcell_ff current_sm_i_0_4_ (
	.regout(current_sm_i_0[4]),
	.datain(current_sm_ns_0_0_0__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff sym_col_i_4_ (
	.regout(sym_col_i[4]),
	.datain(sym_col[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm[2]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff sym_col_i_3_ (
	.regout(sym_col_i[3]),
	.datain(sym_col[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm[2]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff sym_col_i_2_ (
	.regout(sym_col_i[2]),
	.datain(sym_col[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm[2]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff sym_col_i_1_ (
	.regout(sym_col_i[1]),
	.datain(sym_col[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm[2]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_ff sym_col_i_0_ (
	.regout(sym_col_i[0]),
	.datain(sym_col[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm[2]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_a_data_in_7_ (
	.regout(fifo_a_data_in_7),
	.datain(fifo_a_data_in_3_i[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_current_sm_1_i_a2_0_a2_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_a_data_in_6_ (
	.regout(fifo_a_data_in_6),
	.datain(fifo_a_data_in_3_i[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_current_sm_1_i_a2_0_a2_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_a_data_in_5_ (
	.regout(fifo_a_data_in_5),
	.datain(fifo_a_data_in_3_i[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_current_sm_1_i_a2_0_a2_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_a_data_in_4_ (
	.regout(fifo_a_data_in_4),
	.datain(fifo_a_data_in_3_i[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_current_sm_1_i_a2_0_a2_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_a_data_in_3_ (
	.regout(fifo_a_data_in_3),
	.datain(fifo_a_data_in_3_i[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_current_sm_1_i_a2_0_a2_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_a_data_in_2_ (
	.regout(fifo_a_data_in_2),
	.datain(fifo_a_data_in_3_i[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_current_sm_1_i_a2_0_a2_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_a_data_in_1_ (
	.regout(fifo_a_data_in_1),
	.datain(fifo_a_data_in_3_i[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_current_sm_1_i_a2_0_a2_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_a_data_in_0_ (
	.regout(fifo_a_data_in_0),
	.datain(fifo_a_data_in_3_i[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_current_sm_1_i_a2_0_a2_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_b_data_in_7_ (
	.regout(fifo_b_data_in_7),
	.datain(fifo_a_data_in_3_i[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_b_data_in_6_ (
	.regout(fifo_b_data_in_6),
	.datain(fifo_a_data_in_3_i[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_b_data_in_5_ (
	.regout(fifo_b_data_in_5),
	.datain(fifo_a_data_in_3_i[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_b_data_in_4_ (
	.regout(fifo_b_data_in_4),
	.datain(fifo_a_data_in_3_i[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_b_data_in_3_ (
	.regout(fifo_b_data_in_3),
	.datain(fifo_a_data_in_3_i[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_b_data_in_2_ (
	.regout(fifo_b_data_in_2),
	.datain(fifo_a_data_in_3_i[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_b_data_in_1_ (
	.regout(fifo_b_data_in_1),
	.datain(fifo_a_data_in_3_i[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_b_data_in_0_ (
	.regout(fifo_b_data_in_0),
	.datain(fifo_a_data_in_3_i[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_21_ (
	.regout(sdram_addr_rd_1_17),
	.datain(ram_data_out_0_and_12),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(ram_data_out_3_0_i),
	.sdata(ram_data_out_2_12),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_20_ (
	.regout(sdram_addr_rd_1_16),
	.datain(ram_data_out_0_and_11),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(ram_data_out_3_0_i),
	.sdata(ram_data_out_2_11),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_19_ (
	.regout(sdram_addr_rd_1_15),
	.datain(ram_data_out_0_and_10),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(ram_data_out_3_0_i),
	.sdata(ram_data_out_2_10),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_18_ (
	.regout(sdram_addr_rd_1_14),
	.datain(ram_data_out_0_and_9),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(ram_data_out_3_0_i),
	.sdata(ram_data_out_2_9),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_17_ (
	.regout(sdram_addr_rd_1_13),
	.datain(ram_data_out_0_and_8),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(ram_data_out_3_0_i),
	.sdata(ram_data_out_2_8),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_16_ (
	.regout(sdram_addr_rd_1_12),
	.datain(ram_data_out_0_and_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(ram_data_out_3_0_i),
	.sdata(ram_data_out_2_7),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_15_ (
	.regout(sdram_addr_rd_1_11),
	.datain(ram_data_out_0_and_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(ram_data_out_3_0_i),
	.sdata(ram_data_out_2_6),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_14_ (
	.regout(sdram_addr_rd_1_10),
	.datain(ram_data_out_0_and_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(ram_data_out_3_0_i),
	.sdata(ram_data_out_2_5),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_13_ (
	.regout(sdram_addr_rd_1_9),
	.datain(ram_data_out_0_and_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(ram_data_out_3_0_i),
	.sdata(ram_data_out_2_4),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_12_ (
	.regout(sdram_addr_rd_1_8),
	.datain(ram_data_out_0_and_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(ram_data_out_3_0_i),
	.sdata(ram_data_out_2_3),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_11_ (
	.regout(sdram_addr_rd_1_7),
	.datain(ram_data_out_0_and_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(ram_data_out_3_0_i),
	.sdata(ram_data_out_2_2),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_10_ (
	.regout(sdram_addr_rd_1_6),
	.datain(ram_data_out_0_and_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(ram_data_out_3_0_i),
	.sdata(ram_data_out_2_1),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_9_ (
	.regout(sdram_addr_rd_1_5),
	.datain(ram_data_out_0_and_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(ram_data_out_3_0_i),
	.sdata(ram_data_out_2_0),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_8_ (
	.regout(sdram_addr_rd_1_4),
	.datain(sdram_addr_rd_7_0_8__g2_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_7_ (
	.regout(sdram_addr_rd_1_3),
	.datain(sdram_addr_rd_7_0_7__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_6_ (
	.regout(sdram_addr_rd_1_2),
	.datain(sdram_addr_rd_7_0_6__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_5_ (
	.regout(sdram_addr_rd_1_1),
	.datain(sdram_addr_rd_7_0_5__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_addr_rd_1_4_ (
	.regout(sdram_addr_rd_1_0),
	.datain(sdram_addr_rd_7_0_4__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(sdram_addr_rd_7_0_8__g0_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:194
  cycloneii_lcell_ff req_cnt_small_Z (
	.regout(req_cnt_small),
	.datain(N_74_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff sdram_rd_en_Z (
	.regout(sdram_rd_en),
	.datain(sdram_addr_rd_7_0_8__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff ram_rd_en_Z (
	.regout(ram_rd_en),
	.datain(un1_sym_col_NE),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_a_wr_en_Z (
	.regout(fifo_a_wr_en),
	.datain(fifo_a_wr_en_2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_b_wr_en_Z (
	.regout(fifo_b_wr_en),
	.datain(fifo_b_wr_en_1_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:235
  cycloneii_lcell_ff fifo_a_rd_en_Z (
	.regout(fifo_a_rd_en),
	.datain(un4_iempty),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(current_sm_i[0]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:194
  cycloneii_lcell_ff mng_en_internal_Z (
	.regout(mng_en_internal),
	.datain(un2_req_cnt_small_d_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:164
  cycloneii_lcell_ff req_in_trg_dev_Z (
	.regout(req_in_trg_dev),
	.datain(un3_req_in_trg_2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:164
  cycloneii_lcell_ff req_in_trg_3_Z (
	.regout(req_in_trg_3),
	.datain(req_in_trg_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:164
  cycloneii_lcell_ff req_in_trg_2_Z (
	.regout(req_in_trg_2),
	.datain(req_in_trg_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:447
  cycloneii_lcell_ff ram_rd_en_i_Z (
	.regout(ram_rd_en_i),
	.datain(ram_rd_en),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:194
  cycloneii_lcell_ff req_cnt_small_d_Z (
	.regout(req_cnt_small_d),
	.datain(req_cnt_small),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:164
  cycloneii_lcell_ff req_in_trg_1_Z (
	.regout(req_in_trg_1),
	.datain(req_ln_trig),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:394
  cycloneii_lcell_comb row_count_c0 (
	.combout(row_count_c0_combout),
	.cout(row_count_c0_cout),
	.dataa(row_count[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam row_count_c0.lut_mask=16'h6688;
defparam row_count_c0.sum_lutc_input="cin";
// @10:394
  cycloneii_lcell_comb row_count_c1 (
	.combout(row_count_c1_combout),
	.cout(row_count_c1_cout),
	.dataa(row_count[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(row_count_c0_cout)
);
defparam row_count_c1.lut_mask=16'h5aa0;
defparam row_count_c1.sum_lutc_input="cin";
// @10:394
  cycloneii_lcell_comb row_count_c2 (
	.combout(row_count_c2_combout),
	.cout(row_count_c2_cout),
	.dataa(row_count[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(row_count_c1_cout)
);
defparam row_count_c2.lut_mask=16'h5aa0;
defparam row_count_c2.sum_lutc_input="cin";
// @10:394
  cycloneii_lcell_comb row_count_c3 (
	.combout(row_count_c3_combout),
	.cout(row_count_c3_cout),
	.dataa(row_count[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(row_count_c2_cout)
);
defparam row_count_c3.lut_mask=16'h5aa0;
defparam row_count_c3.sum_lutc_input="cin";
// @10:394
  cycloneii_lcell_comb row_count_c4 (
	.combout(row_count_c4_combout),
	.cout(row_count_c4_cout),
	.dataa(row_count[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(row_count_c3_cout)
);
defparam row_count_c4.lut_mask=16'h5aa0;
defparam row_count_c4.sum_lutc_input="cin";
// @10:394
  cycloneii_lcell_comb row_count_c5 (
	.combout(row_count_c5_combout),
	.cout(row_count_c5_cout),
	.dataa(row_count[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(row_count_c4_cout)
);
defparam row_count_c5.lut_mask=16'h5aa0;
defparam row_count_c5.sum_lutc_input="cin";
// @10:394
  cycloneii_lcell_comb row_count_c6 (
	.combout(row_count_c6_combout),
	.cout(row_count_c6_cout),
	.dataa(row_count[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(row_count_c5_cout)
);
defparam row_count_c6.lut_mask=16'h5aa0;
defparam row_count_c6.sum_lutc_input="cin";
// @10:394
  cycloneii_lcell_comb row_count_c7 (
	.combout(row_count_c7_combout),
	.cout(row_count_c7_cout),
	.dataa(row_count[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(row_count_c6_cout)
);
defparam row_count_c7.lut_mask=16'h5aa0;
defparam row_count_c7.sum_lutc_input="cin";
// @10:394
  cycloneii_lcell_comb row_count_c8 (
	.combout(row_count_c8_combout),
	.cout(row_count_c8_cout),
	.dataa(row_count[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(row_count_c7_cout)
);
defparam row_count_c8.lut_mask=16'h5aa0;
defparam row_count_c8.sum_lutc_input="cin";
// @10:394
  cycloneii_lcell_comb row_count_c9 (
	.combout(row_count_c9_combout),
	.cout(row_count_c9_cout),
	.dataa(row_count[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(row_count_c8_cout)
);
defparam row_count_c9.lut_mask=16'h5aa0;
defparam row_count_c9.sum_lutc_input="cin";
// @10:394
  cycloneii_lcell_comb row_count_c10 (
	.combout(row_count_c10_combout),
	.dataa(row_count[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(row_count_c9_cout)
);
defparam row_count_c10.lut_mask=16'h5a5a;
defparam row_count_c10.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_tmp_c0 (
	.combout(sdram_wait_counter_tmp_c0_combout),
	.cout(sdram_wait_counter_tmp_c0_cout),
	.dataa(sdram_wait_counter_tmp[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_tmp_c0.lut_mask=16'h6688;
defparam sdram_wait_counter_tmp_c0.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_tmp_c1 (
	.combout(sdram_wait_counter_tmp_c1_combout),
	.cout(sdram_wait_counter_tmp_c1_cout),
	.dataa(sdram_wait_counter_tmp[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_tmp_c0_cout)
);
defparam sdram_wait_counter_tmp_c1.lut_mask=16'h5aa0;
defparam sdram_wait_counter_tmp_c1.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_tmp_c2 (
	.combout(sdram_wait_counter_tmp_c2_combout),
	.cout(sdram_wait_counter_tmp_c2_cout),
	.dataa(sdram_wait_counter_tmp[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_tmp_c1_cout)
);
defparam sdram_wait_counter_tmp_c2.lut_mask=16'h5aa0;
defparam sdram_wait_counter_tmp_c2.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_tmp_c3 (
	.combout(sdram_wait_counter_tmp_c3_combout),
	.cout(sdram_wait_counter_tmp_c3_cout),
	.dataa(sdram_wait_counter_tmp[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_tmp_c2_cout)
);
defparam sdram_wait_counter_tmp_c3.lut_mask=16'h5aa0;
defparam sdram_wait_counter_tmp_c3.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_tmp_c4 (
	.combout(sdram_wait_counter_tmp_c4_combout),
	.cout(sdram_wait_counter_tmp_c4_cout),
	.dataa(sdram_wait_counter_tmp[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_tmp_c3_cout)
);
defparam sdram_wait_counter_tmp_c4.lut_mask=16'h5aa0;
defparam sdram_wait_counter_tmp_c4.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_tmp_c5 (
	.combout(sdram_wait_counter_tmp_c5_combout),
	.cout(sdram_wait_counter_tmp_c5_cout),
	.dataa(sdram_wait_counter_tmp[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_tmp_c4_cout)
);
defparam sdram_wait_counter_tmp_c5.lut_mask=16'h5aa0;
defparam sdram_wait_counter_tmp_c5.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_tmp_c6 (
	.combout(sdram_wait_counter_tmp_c6_combout),
	.cout(sdram_wait_counter_tmp_c6_cout),
	.dataa(sdram_wait_counter_tmp[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_tmp_c5_cout)
);
defparam sdram_wait_counter_tmp_c6.lut_mask=16'h5aa0;
defparam sdram_wait_counter_tmp_c6.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_tmp_c7 (
	.combout(sdram_wait_counter_tmp_c7_combout),
	.dataa(sdram_wait_counter_tmp[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_tmp_c6_cout)
);
defparam sdram_wait_counter_tmp_c7.lut_mask=16'h5a5a;
defparam sdram_wait_counter_tmp_c7.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_c0 (
	.combout(sdram_wait_counter_c0_combout),
	.cout(sdram_wait_counter_c0_cout),
	.dataa(sdram_wait_counter[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_c0.lut_mask=16'h6688;
defparam sdram_wait_counter_c0.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_c1 (
	.combout(sdram_wait_counter_c1_combout),
	.cout(sdram_wait_counter_c1_cout),
	.dataa(sdram_wait_counter[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_c0_cout)
);
defparam sdram_wait_counter_c1.lut_mask=16'h5aa0;
defparam sdram_wait_counter_c1.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_c2 (
	.combout(sdram_wait_counter_c2_combout),
	.cout(sdram_wait_counter_c2_cout),
	.dataa(sdram_wait_counter[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_c1_cout)
);
defparam sdram_wait_counter_c2.lut_mask=16'h5aa0;
defparam sdram_wait_counter_c2.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_c3 (
	.combout(sdram_wait_counter_c3_combout),
	.cout(sdram_wait_counter_c3_cout),
	.dataa(sdram_wait_counter[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_c2_cout)
);
defparam sdram_wait_counter_c3.lut_mask=16'h5aa0;
defparam sdram_wait_counter_c3.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_c4 (
	.combout(sdram_wait_counter_c4_combout),
	.cout(sdram_wait_counter_c4_cout),
	.dataa(sdram_wait_counter[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_c3_cout)
);
defparam sdram_wait_counter_c4.lut_mask=16'h5aa0;
defparam sdram_wait_counter_c4.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_c5 (
	.combout(sdram_wait_counter_c5_combout),
	.cout(sdram_wait_counter_c5_cout),
	.dataa(sdram_wait_counter[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_c4_cout)
);
defparam sdram_wait_counter_c5.lut_mask=16'h5aa0;
defparam sdram_wait_counter_c5.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_c6 (
	.combout(sdram_wait_counter_c6_combout),
	.cout(sdram_wait_counter_c6_cout),
	.dataa(sdram_wait_counter[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_c5_cout)
);
defparam sdram_wait_counter_c6.lut_mask=16'h5aa0;
defparam sdram_wait_counter_c6.sum_lutc_input="cin";
// @10:361
  cycloneii_lcell_comb sdram_wait_counter_c7 (
	.combout(sdram_wait_counter_c7_combout),
	.dataa(sdram_wait_counter[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(sdram_wait_counter_c6_cout)
);
defparam sdram_wait_counter_c7.lut_mask=16'h5a5a;
defparam sdram_wait_counter_c7.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_0_add0_cZ (
	.combout(un5_ram_addr_rd_0_add0),
	.cout(un5_ram_addr_rd_0_carry_0),
	.dataa(result_0[0]),
	.datab(sym_col[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un5_ram_addr_rd_0_add0_cZ.lut_mask=16'h9988;
defparam un5_ram_addr_rd_0_add0_cZ.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_0_add1_cZ (
	.combout(un5_ram_addr_rd_0_add1),
	.cout(un5_ram_addr_rd_0_carry_1),
	.dataa(result_0[1]),
	.datab(sym_col[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_0_carry_0)
);
defparam un5_ram_addr_rd_0_add1_cZ.lut_mask=16'h96e8;
defparam un5_ram_addr_rd_0_add1_cZ.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_0_add2_cZ (
	.combout(un5_ram_addr_rd_0_add2),
	.cout(un5_ram_addr_rd_0_carry_2),
	.dataa(result_0[2]),
	.datab(sym_col[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_0_carry_1)
);
defparam un5_ram_addr_rd_0_add2_cZ.lut_mask=16'h96e8;
defparam un5_ram_addr_rd_0_add2_cZ.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_0_add3_cZ (
	.combout(un5_ram_addr_rd_0_add3),
	.cout(un5_ram_addr_rd_0_carry_3),
	.dataa(result_0[3]),
	.datab(sym_col[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_0_carry_2)
);
defparam un5_ram_addr_rd_0_add3_cZ.lut_mask=16'h96e8;
defparam un5_ram_addr_rd_0_add3_cZ.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_0_add4_cZ (
	.combout(un5_ram_addr_rd_0_add4),
	.cout(un5_ram_addr_rd_0_carry_4),
	.dataa(result_0[4]),
	.datab(sym_col[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_0_carry_3)
);
defparam un5_ram_addr_rd_0_add4_cZ.lut_mask=16'h96e8;
defparam un5_ram_addr_rd_0_add4_cZ.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_0_add5_cZ (
	.combout(un5_ram_addr_rd_0_add5),
	.cout(un5_ram_addr_rd_0_carry_5),
	.dataa(result_0[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_0_carry_4)
);
defparam un5_ram_addr_rd_0_add5_cZ.lut_mask=16'ha5fa;
defparam un5_ram_addr_rd_0_add5_cZ.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_0_add6_cZ (
	.combout(un5_ram_addr_rd_0_add6),
	.cout(un5_ram_addr_rd_0_carry_6),
	.dataa(result_0[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_0_carry_5)
);
defparam un5_ram_addr_rd_0_add6_cZ.lut_mask=16'ha5fa;
defparam un5_ram_addr_rd_0_add6_cZ.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_0_add7_cZ (
	.combout(un5_ram_addr_rd_0_add7),
	.cout(un5_ram_addr_rd_0_carry_7),
	.dataa(result_0[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_0_carry_6)
);
defparam un5_ram_addr_rd_0_add7_cZ.lut_mask=16'ha5fa;
defparam un5_ram_addr_rd_0_add7_cZ.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_0_add8_cZ (
	.combout(un5_ram_addr_rd_0_add8),
	.dataa(result_0[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_0_carry_7)
);
defparam un5_ram_addr_rd_0_add8_cZ.lut_mask=16'ha5a5;
defparam un5_ram_addr_rd_0_add8_cZ.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_0_ (
	.cout(un5_ram_addr_rd_cout[0]),
	.dataa(un5_ram_addr_rd_0_add0),
	.datab(un5_ram_addr_rd_0_add1),
	.datac(VCC),
	.datad(VCC)
);
defparam un5_ram_addr_rd_0_.lut_mask=16'h00dd;
defparam un5_ram_addr_rd_0_.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_1_ (
	.combout(un5_ram_addr_rd[1]),
	.cout(un5_ram_addr_rd_cout[1]),
	.dataa(un5_ram_addr_rd_0_add0),
	.datab(un5_ram_addr_rd_0_add1),
	.datac(VCC),
	.datad(VCC)
);
defparam un5_ram_addr_rd_1_.lut_mask=16'h66dd;
defparam un5_ram_addr_rd_1_.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_2_ (
	.combout(un5_ram_addr_rd[2]),
	.cout(un5_ram_addr_rd_cout[2]),
	.dataa(un5_ram_addr_rd_0_add2),
	.datab(un5_ram_addr_rd_0_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_cout[0])
);
defparam un5_ram_addr_rd_2_.lut_mask=16'ha5fe;
defparam un5_ram_addr_rd_2_.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_3_ (
	.combout(un5_ram_addr_rd[3]),
	.cout(un5_ram_addr_rd_cout[3]),
	.dataa(un5_ram_addr_rd_0_add2),
	.datab(un5_ram_addr_rd_0_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_cout[1])
);
defparam un5_ram_addr_rd_3_.lut_mask=16'hc9fe;
defparam un5_ram_addr_rd_3_.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_4_ (
	.combout(un5_ram_addr_rd[4]),
	.cout(un5_ram_addr_rd_cout[4]),
	.dataa(un5_ram_addr_rd_0_add4),
	.datab(un5_ram_addr_rd_0_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_cout[2])
);
defparam un5_ram_addr_rd_4_.lut_mask=16'ha5c8;
defparam un5_ram_addr_rd_4_.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_5_ (
	.combout(un5_ram_addr_rd[5]),
	.cout(un5_ram_addr_rd_cout[5]),
	.dataa(un5_ram_addr_rd_0_add4),
	.datab(un5_ram_addr_rd_0_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_cout[3])
);
defparam un5_ram_addr_rd_5_.lut_mask=16'h36c8;
defparam un5_ram_addr_rd_5_.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_6_ (
	.combout(un5_ram_addr_rd[6]),
	.cout(un5_ram_addr_rd_cout[6]),
	.dataa(un5_ram_addr_rd_0_add6),
	.datab(un5_ram_addr_rd_0_add7),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_cout[4])
);
defparam un5_ram_addr_rd_6_.lut_mask=16'h5a80;
defparam un5_ram_addr_rd_6_.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_7_ (
	.combout(un5_ram_addr_rd[7]),
	.dataa(un5_ram_addr_rd_0_add6),
	.datab(un5_ram_addr_rd_0_add7),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_cout[5])
);
defparam un5_ram_addr_rd_7_.lut_mask=16'h6c6c;
defparam un5_ram_addr_rd_7_.sum_lutc_input="cin";
// @10:456
  cycloneii_lcell_comb un5_ram_addr_rd_8_ (
	.combout(un5_ram_addr_rd[8]),
	.dataa(un5_ram_addr_rd_0_add8),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_ram_addr_rd_cout[6])
);
defparam un5_ram_addr_rd_8_.lut_mask=16'h5a5a;
defparam un5_ram_addr_rd_8_.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb un1_req_in_trg_dev_3_9_ (
	.combout(un1_req_in_trg_dev_3[9]),
	.cout(un1_req_in_trg_dev_3_cout[9]),
	.dataa(un11_req_in_trg_dev_i),
	.datab(req_cnt[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_req_in_trg_dev_3_9_.lut_mask=16'h9944;
defparam un1_req_in_trg_dev_3_9_.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb un1_req_in_trg_dev_3_a_9_ (
	.cout(un1_req_in_trg_dev_3_a_cout[9]),
	.dataa(un11_req_in_trg_dev_i),
	.datab(req_cnt[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_req_in_trg_dev_3_a_9_.lut_mask=16'h0044;
defparam un1_req_in_trg_dev_3_a_9_.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb un1_req_in_trg_dev_3_8_ (
	.combout(un1_req_in_trg_dev_3_combout[8]),
	.cout(un1_req_in_trg_dev_3_cout[8]),
	.dataa(req_cnt[1]),
	.datab(req_cnt[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_in_trg_dev_3_a_cout[9])
);
defparam un1_req_in_trg_dev_3_8_.lut_mask=16'h5a80;
defparam un1_req_in_trg_dev_3_8_.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb un1_req_in_trg_dev_3_7_ (
	.combout(un1_req_in_trg_dev_3_combout[7]),
	.cout(un1_req_in_trg_dev_3_cout[7]),
	.dataa(req_cnt[1]),
	.datab(req_cnt[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_in_trg_dev_3_cout[9])
);
defparam un1_req_in_trg_dev_3_7_.lut_mask=16'h6c80;
defparam un1_req_in_trg_dev_3_7_.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb un1_req_in_trg_dev_3_6_ (
	.combout(un1_req_in_trg_dev_3_combout[6]),
	.cout(un1_req_in_trg_dev_3_cout[6]),
	.dataa(req_cnt[3]),
	.datab(req_cnt[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_in_trg_dev_3_cout[8])
);
defparam un1_req_in_trg_dev_3_6_.lut_mask=16'h5a80;
defparam un1_req_in_trg_dev_3_6_.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb un1_req_in_trg_dev_3_5_ (
	.combout(un1_req_in_trg_dev_3_combout[5]),
	.cout(un1_req_in_trg_dev_3_cout[5]),
	.dataa(req_cnt[3]),
	.datab(req_cnt[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_in_trg_dev_3_cout[7])
);
defparam un1_req_in_trg_dev_3_5_.lut_mask=16'h6c80;
defparam un1_req_in_trg_dev_3_5_.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb un1_req_in_trg_dev_3_4_ (
	.combout(un1_req_in_trg_dev_3_combout[4]),
	.cout(un1_req_in_trg_dev_3_cout[4]),
	.dataa(req_cnt[5]),
	.datab(req_cnt[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_in_trg_dev_3_cout[6])
);
defparam un1_req_in_trg_dev_3_4_.lut_mask=16'h5a80;
defparam un1_req_in_trg_dev_3_4_.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb un1_req_in_trg_dev_3_3_ (
	.combout(un1_req_in_trg_dev_3_combout[3]),
	.cout(un1_req_in_trg_dev_3_cout[3]),
	.dataa(req_cnt[5]),
	.datab(req_cnt[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_in_trg_dev_3_cout[5])
);
defparam un1_req_in_trg_dev_3_3_.lut_mask=16'h6c80;
defparam un1_req_in_trg_dev_3_3_.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb un1_req_in_trg_dev_3_2_ (
	.combout(un1_req_in_trg_dev_3_combout[2]),
	.cout(un1_req_in_trg_dev_3_cout[2]),
	.dataa(req_cnt[7]),
	.datab(req_cnt[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_in_trg_dev_3_cout[4])
);
defparam un1_req_in_trg_dev_3_2_.lut_mask=16'h5a80;
defparam un1_req_in_trg_dev_3_2_.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb un1_req_in_trg_dev_3_1_ (
	.combout(un1_req_in_trg_dev_3_combout[1]),
	.dataa(req_cnt[7]),
	.datab(req_cnt[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_in_trg_dev_3_cout[3])
);
defparam un1_req_in_trg_dev_3_1_.lut_mask=16'h6c6c;
defparam un1_req_in_trg_dev_3_1_.sum_lutc_input="cin";
// @10:204
  cycloneii_lcell_comb un1_req_in_trg_dev_3_0_ (
	.combout(un1_req_in_trg_dev_3_combout[0]),
	.dataa(req_cnt[9]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_req_in_trg_dev_3_cout[2])
);
defparam un1_req_in_trg_dev_3_0_.lut_mask=16'h5a5a;
defparam un1_req_in_trg_dev_3_0_.sum_lutc_input="cin";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_RNO_7_ (
	.combout(sdram_wait_counter_lm7_x),
	.dataa(un1_sdram_rd_en_0),
	.datab(sdram_wait_counter_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_RNO_7_.lut_mask=16'h4444;
defparam sdram_wait_counter_RNO_7_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_RNO_6_ (
	.combout(sdram_wait_counter_lm6_x),
	.dataa(un1_sdram_rd_en_0),
	.datab(sdram_wait_counter_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_RNO_6_.lut_mask=16'h4444;
defparam sdram_wait_counter_RNO_6_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_RNO_5_ (
	.combout(sdram_wait_counter_lm5_x),
	.dataa(un1_sdram_rd_en_0),
	.datab(sdram_wait_counter_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_RNO_5_.lut_mask=16'h4444;
defparam sdram_wait_counter_RNO_5_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_RNO_4_ (
	.combout(sdram_wait_counter_lm4_x),
	.dataa(un1_sdram_rd_en_0),
	.datab(sdram_wait_counter_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_RNO_4_.lut_mask=16'h4444;
defparam sdram_wait_counter_RNO_4_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_RNO_3_ (
	.combout(sdram_wait_counter_lm3_x),
	.dataa(un1_sdram_rd_en_0),
	.datab(sdram_wait_counter_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_RNO_3_.lut_mask=16'h4444;
defparam sdram_wait_counter_RNO_3_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_RNO_2_ (
	.combout(sdram_wait_counter_lm2_x),
	.dataa(sdram_wait_counter_c2_combout),
	.datab(un1_sdram_rd_en_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_RNO_2_.lut_mask=16'h2222;
defparam sdram_wait_counter_RNO_2_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_RNO_1_ (
	.combout(sdram_wait_counter_lm1_x),
	.dataa(sdram_wait_counter_c1_combout),
	.datab(un1_sdram_rd_en_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_RNO_1_.lut_mask=16'h2222;
defparam sdram_wait_counter_RNO_1_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_RNO_0_ (
	.combout(sdram_wait_counter_lm0_x),
	.dataa(sdram_wait_counter_c0_combout),
	.datab(un1_sdram_rd_en_0),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_RNO_0_.lut_mask=16'h2222;
defparam sdram_wait_counter_RNO_0_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_tmp_RNO_7_ (
	.combout(sdram_wait_counter_tmp_lm7_x),
	.dataa(sdram_rd_en),
	.datab(sdram_wait_counter_tmp_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_tmp_RNO_7_.lut_mask=16'h4444;
defparam sdram_wait_counter_tmp_RNO_7_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_tmp_RNO_6_ (
	.combout(sdram_wait_counter_tmp_lm6_x),
	.dataa(sdram_rd_en),
	.datab(sdram_wait_counter_tmp_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_tmp_RNO_6_.lut_mask=16'h4444;
defparam sdram_wait_counter_tmp_RNO_6_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_tmp_RNO_5_ (
	.combout(sdram_wait_counter_tmp_lm5_x),
	.dataa(sdram_rd_en),
	.datab(sdram_wait_counter_tmp_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_tmp_RNO_5_.lut_mask=16'h4444;
defparam sdram_wait_counter_tmp_RNO_5_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_tmp_RNO_4_ (
	.combout(sdram_wait_counter_tmp_lm4_x),
	.dataa(sdram_rd_en),
	.datab(sdram_wait_counter_tmp_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_tmp_RNO_4_.lut_mask=16'h4444;
defparam sdram_wait_counter_tmp_RNO_4_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_tmp_RNO_3_ (
	.combout(sdram_wait_counter_tmp_lm3_x),
	.dataa(sdram_rd_en),
	.datab(sdram_wait_counter_tmp_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_tmp_RNO_3_.lut_mask=16'h4444;
defparam sdram_wait_counter_tmp_RNO_3_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_tmp_RNO_2_ (
	.combout(sdram_wait_counter_tmp_lm2_x),
	.dataa(sdram_rd_en),
	.datab(sdram_wait_counter_tmp_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_tmp_RNO_2_.lut_mask=16'h4444;
defparam sdram_wait_counter_tmp_RNO_2_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_tmp_RNO_1_ (
	.combout(sdram_wait_counter_tmp_lm1_x),
	.dataa(sdram_rd_en),
	.datab(sdram_wait_counter_tmp_c1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_tmp_RNO_1_.lut_mask=16'h4444;
defparam sdram_wait_counter_tmp_RNO_1_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_counter_tmp_RNO_0_ (
	.combout(sdram_wait_counter_tmp_lm0_x),
	.dataa(sdram_wait_counter_tmp_c0_combout),
	.datab(sdram_rd_en),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_counter_tmp_RNO_0_.lut_mask=16'h2222;
defparam sdram_wait_counter_tmp_RNO_0_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb row_count_RNO_10_ (
	.combout(row_count_lm10_x),
	.dataa(current_sm[2]),
	.datab(row_count_c10_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam row_count_RNO_10_.lut_mask=16'h4444;
defparam row_count_RNO_10_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb row_count_RNO_9_ (
	.combout(row_count_lm9_x),
	.dataa(current_sm[2]),
	.datab(row_count_c9_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam row_count_RNO_9_.lut_mask=16'h4444;
defparam row_count_RNO_9_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb row_count_RNO_8_ (
	.combout(row_count_lm8_x),
	.dataa(current_sm[2]),
	.datab(row_count_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam row_count_RNO_8_.lut_mask=16'h4444;
defparam row_count_RNO_8_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb row_count_RNO_7_ (
	.combout(row_count_lm7_x),
	.dataa(current_sm[2]),
	.datab(row_count_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam row_count_RNO_7_.lut_mask=16'h4444;
defparam row_count_RNO_7_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb row_count_RNO_6_ (
	.combout(row_count_lm6_x),
	.dataa(current_sm[2]),
	.datab(row_count_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam row_count_RNO_6_.lut_mask=16'h4444;
defparam row_count_RNO_6_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb row_count_RNO_5_ (
	.combout(row_count_lm5_x),
	.dataa(current_sm[2]),
	.datab(row_count_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam row_count_RNO_5_.lut_mask=16'h4444;
defparam row_count_RNO_5_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb row_count_RNO_4_ (
	.combout(row_count_lm4_x),
	.dataa(current_sm[2]),
	.datab(row_count_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam row_count_RNO_4_.lut_mask=16'h4444;
defparam row_count_RNO_4_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb row_count_RNO_3_ (
	.combout(row_count_lm3_x),
	.dataa(current_sm[2]),
	.datab(row_count_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam row_count_RNO_3_.lut_mask=16'h4444;
defparam row_count_RNO_3_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb row_count_RNO_2_ (
	.combout(row_count_lm2_x),
	.dataa(current_sm[2]),
	.datab(row_count_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam row_count_RNO_2_.lut_mask=16'h4444;
defparam row_count_RNO_2_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb row_count_RNO_1_ (
	.combout(row_count_lm1_x),
	.dataa(current_sm[2]),
	.datab(row_count_c1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam row_count_RNO_1_.lut_mask=16'h4444;
defparam row_count_RNO_1_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb row_count_RNO_0_ (
	.combout(row_count_lm0_x),
	.dataa(current_sm[2]),
	.datab(row_count_c0_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam row_count_RNO_0_.lut_mask=16'h4444;
defparam row_count_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb req_in_trg_dev_RNO (
	.combout(un3_req_in_trg_2_0_g0),
	.dataa(req_in_trg_3),
	.datab(req_in_trg_2),
	.datac(VCC),
	.datad(VCC)
);
defparam req_in_trg_dev_RNO.lut_mask=16'h4444;
defparam req_in_trg_dev_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mng_en_internal_RNO (
	.combout(un2_req_cnt_small_d_0_g0),
	.dataa(req_cnt_small_d),
	.datab(req_cnt_small),
	.datac(VCC),
	.datad(VCC)
);
defparam mng_en_internal_RNO.lut_mask=16'h2222;
defparam mng_en_internal_RNO.sum_lutc_input="datac";
// @10:246
  cycloneii_lcell_comb un1_current_sm_1_i_a2_0_a2 (
	.combout(un1_current_sm_1_i_a2_0_a2_i),
	.dataa(current_sm[3]),
	.datab(current_sm[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_current_sm_1_i_a2_0_a2.lut_mask=16'heeee;
defparam un1_current_sm_1_i_a2_0_a2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb req_cnt_RNO_0_ (
	.combout(N_112_i_0_g0),
	.dataa(mng_en),
	.datab(un1_req_in_trg_dev_3[9]),
	.datac(VCC),
	.datad(VCC)
);
defparam req_cnt_RNO_0_.lut_mask=16'heeee;
defparam req_cnt_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_wait_count_en_RNI1J92 (
	.combout(sdram_wait_counter_tmp_0_0_7__g2),
	.dataa(sdram_wait_count_en),
	.datab(sdram_rd_en),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_count_en_RNI1J92.lut_mask=16'heeee;
defparam sdram_wait_count_en_RNI1J92.sum_lutc_input="datac";
// @10:209
  cycloneii_lcell_comb req_count_un13_req_cntlto9_i_o3 (
	.combout(un13_req_cntlto9_i_o3),
	.dataa(req_cnt[8]),
	.datab(req_cnt[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam req_count_un13_req_cntlto9_i_o3.lut_mask=16'heeee;
defparam req_count_un13_req_cntlto9_i_o3.sum_lutc_input="datac";
// @6:88
  cycloneii_lcell_comb un1_req_in_trg_dev_i_m2_i_m2_0_ (
	.combout(un1_req_in_trg_dev_i_m2_i_m2[0]),
	.dataa(current_sm_i_0[4]),
	.datab(req_in_trg_dev),
	.datac(mng_en_internal),
	.datad(VCC)
);
defparam un1_req_in_trg_dev_i_m2_i_m2_0_.lut_mask=16'hd8d8;
defparam un1_req_in_trg_dev_i_m2_i_m2_0_.sum_lutc_input="datac";
// @10:235
  cycloneii_lcell_comb current_sm_ns_0_a3_0_5_2_ (
	.combout(current_sm_ns_0_a3_0_5[2]),
	.dataa(row_count[1]),
	.datab(row_count[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam current_sm_ns_0_a3_0_5_2_.lut_mask=16'h1111;
defparam current_sm_ns_0_a3_0_5_2_.sum_lutc_input="datac";
// @10:235
  cycloneii_lcell_comb current_sm_ns_0_a3_0_10_2_2_ (
	.combout(current_sm_ns_0_a3_0_10_2[2]),
	.dataa(row_count[4]),
	.datab(row_count[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam current_sm_ns_0_a3_0_10_2_2_.lut_mask=16'h1111;
defparam current_sm_ns_0_a3_0_10_2_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb current_sm_i_0_RNO_4_ (
	.combout(current_sm_ns_0_0_0__g0_0),
	.dataa(current_sm[2]),
	.datab(current_sm_i_0[4]),
	.datac(mng_en_internal),
	.datad(un4_iempty_0)
);
defparam current_sm_i_0_RNO_4_.lut_mask=16'h54fc;
defparam current_sm_i_0_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb fifo_b_rd_en_RNO (
	.combout(fifo_b_rd_en_0_0_g0),
	.dataa(fifo_b_rd_en),
	.datab(current_sm[1]),
	.datac(current_sm[2]),
	.datad(un4_iempty_0)
);
defparam fifo_b_rd_en_RNO.lut_mask=16'ha0fc;
defparam fifo_b_rd_en_RNO.sum_lutc_input="datac";
// @10:422
  cycloneii_lcell_comb un1_req_in_trg_dev_1_axb0_cZ (
	.combout(un1_req_in_trg_dev_1_axb0),
	.dataa(inside_row[0]),
	.datab(un1_req_in_trg_dev_i_m2_i_m2[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_req_in_trg_dev_1_axb0_cZ.lut_mask=16'h6666;
defparam un1_req_in_trg_dev_1_axb0_cZ.sum_lutc_input="datac";
// @10:467
  cycloneii_lcell_comb un10_ram_rd_en_i_c2_cZ (
	.combout(un10_ram_rd_en_i_c2),
	.dataa(inside_row[0]),
	.datab(inside_row[1]),
	.datac(inside_row[2]),
	.datad(VCC)
);
defparam un10_ram_rd_en_i_c2_cZ.lut_mask=16'hfefe;
defparam un10_ram_rd_en_i_c2_cZ.sum_lutc_input="datac";
// @10:209
  cycloneii_lcell_comb req_count_un13_req_cntlto9_i_o2 (
	.combout(un13_req_cntlto9_i_o2),
	.dataa(req_cnt[2]),
	.datab(req_cnt[3]),
	.datac(req_cnt[0]),
	.datad(req_cnt[1])
);
defparam req_count_un13_req_cntlto9_i_o2.lut_mask=16'hfeee;
defparam req_count_un13_req_cntlto9_i_o2.sum_lutc_input="datac";
// @10:410
  cycloneii_lcell_comb counters_proc_un13_mng_en_internal_0_o2 (
	.combout(un13_mng_en_internal_0_o2),
	.dataa(sym_col[2]),
	.datab(sym_col[3]),
	.datac(sym_col[4]),
	.datad(VCC)
);
defparam counters_proc_un13_mng_en_internal_0_o2.lut_mask=16'h1f1f;
defparam counters_proc_un13_mng_en_internal_0_o2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb fifo_b_wr_en_RNO (
	.combout(fifo_b_wr_en_1_0_g0),
	.dataa(current_sm[0]),
	.datab(we_internal),
	.datac(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.datad(VCC)
);
defparam fifo_b_wr_en_RNO.lut_mask=16'h2020;
defparam fifo_b_wr_en_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_rd_en_i_RNIB71D (
	.combout(sdram_addr_rd_7_0_8__g0_0),
	.dataa(ram_rd_en_i),
	.datab(ram_rd_en),
	.datac(un1_sym_col_NE),
	.datad(VCC)
);
defparam ram_rd_en_i_RNIB71D.lut_mask=16'h0202;
defparam ram_rd_en_i_RNIB71D.sum_lutc_input="datac";
// @10:374
  cycloneii_lcell_comb sdram_wait_proc_un5_sdram_wait_count_en_4 (
	.combout(un5_sdram_wait_count_en_4),
	.dataa(sdram_wait_counter[2]),
	.datab(sdram_wait_counter[3]),
	.datac(sdram_wait_counter[0]),
	.datad(sdram_wait_counter[1])
);
defparam sdram_wait_proc_un5_sdram_wait_count_en_4.lut_mask=16'h0001;
defparam sdram_wait_proc_un5_sdram_wait_count_en_4.sum_lutc_input="datac";
// @10:374
  cycloneii_lcell_comb sdram_wait_proc_un5_sdram_wait_count_en_5 (
	.combout(un5_sdram_wait_count_en_5),
	.dataa(sdram_wait_counter[5]),
	.datab(sdram_wait_counter[7]),
	.datac(sdram_wait_counter[4]),
	.datad(sdram_wait_counter[6])
);
defparam sdram_wait_proc_un5_sdram_wait_count_en_5.lut_mask=16'h0002;
defparam sdram_wait_proc_un5_sdram_wait_count_en_5.sum_lutc_input="datac";
// @10:374
  cycloneii_lcell_comb sdram_wait_proc_un8_sdram_wait_count_en_3 (
	.combout(un8_sdram_wait_count_en_3),
	.dataa(sdram_wait_counter_tmp[2]),
	.datab(sdram_wait_counter_tmp[1]),
	.datac(sdram_wait_counter_tmp[5]),
	.datad(VCC)
);
defparam sdram_wait_proc_un8_sdram_wait_count_en_3.lut_mask=16'h2020;
defparam sdram_wait_proc_un8_sdram_wait_count_en_3.sum_lutc_input="datac";
// @10:374
  cycloneii_lcell_comb sdram_wait_proc_un8_sdram_wait_count_en_4 (
	.combout(un8_sdram_wait_count_en_4),
	.dataa(sdram_wait_counter_tmp[6]),
	.datab(sdram_wait_counter_tmp[7]),
	.datac(sdram_wait_counter_tmp[3]),
	.datad(sdram_wait_counter_tmp[4])
);
defparam sdram_wait_proc_un8_sdram_wait_count_en_4.lut_mask=16'h0002;
defparam sdram_wait_proc_un8_sdram_wait_count_en_4.sum_lutc_input="datac";
// @10:235
  cycloneii_lcell_comb current_sm_ns_0_a3_0_10_4_2_ (
	.combout(current_sm_ns_0_a3_0_10_4[2]),
	.dataa(row_count[8]),
	.datab(row_count[9]),
	.datac(row_count[7]),
	.datad(row_count[10])
);
defparam current_sm_ns_0_a3_0_10_4_2_.lut_mask=16'h0020;
defparam current_sm_ns_0_a3_0_10_4_2_.sum_lutc_input="datac";
// @10:410
  cycloneii_lcell_comb counters_proc_un13_mng_en_internal_0_o2_1_0 (
	.combout(un13_mng_en_internal_0_o2_1_0),
	.dataa(req_cnt[4]),
	.datab(req_cnt[6]),
	.datac(req_cnt[0]),
	.datad(req_cnt[1])
);
defparam counters_proc_un13_mng_en_internal_0_o2_1_0.lut_mask=16'h7fff;
defparam counters_proc_un13_mng_en_internal_0_o2_1_0.sum_lutc_input="datac";
// @10:424
  cycloneii_lcell_comb inside_row_0_sqmuxa_0_o2_3_cZ (
	.combout(inside_row_0_sqmuxa_0_o2_3),
	.dataa(inside_row[1]),
	.datab(inside_row[2]),
	.datac(inside_row[0]),
	.datad(inside_row[5])
);
defparam inside_row_0_sqmuxa_0_o2_3_cZ.lut_mask=16'hfeff;
defparam inside_row_0_sqmuxa_0_o2_3_cZ.sum_lutc_input="datac";
// @10:203
  cycloneii_lcell_comb req_count_un11_req_in_trg_dev_i_a3_0_2 (
	.combout(un11_req_in_trg_dev_i_a3_0_2),
	.dataa(req_cnt[1]),
	.datab(req_cnt[9]),
	.datac(req_cnt[0]),
	.datad(VCC)
);
defparam req_count_un11_req_in_trg_dev_i_a3_0_2.lut_mask=16'h0101;
defparam req_count_un11_req_in_trg_dev_i_a3_0_2.sum_lutc_input="datac";
// @10:455
  cycloneii_lcell_comb ram_adr_proc_un1_sym_col_NE_0 (
	.combout(un1_sym_col_NE_0),
	.dataa(sym_col_i[4]),
	.datab(sym_col_i[0]),
	.datac(sym_col[4]),
	.datad(sym_col[0])
);
defparam ram_adr_proc_un1_sym_col_NE_0.lut_mask=16'h7bde;
defparam ram_adr_proc_un1_sym_col_NE_0.sum_lutc_input="datac";
// @10:455
  cycloneii_lcell_comb ram_adr_proc_un1_sym_col_NE_1 (
	.combout(un1_sym_col_NE_1),
	.dataa(sym_col_i[2]),
	.datab(sym_col_i[1]),
	.datac(sym_col[2]),
	.datad(sym_col[1])
);
defparam ram_adr_proc_un1_sym_col_NE_1.lut_mask=16'h7bde;
defparam ram_adr_proc_un1_sym_col_NE_1.sum_lutc_input="datac";
// @10:203
  cycloneii_lcell_comb req_count_un11_req_in_trg_dev_i_o2_0_1 (
	.combout(un11_req_in_trg_dev_i_o2_0_1),
	.dataa(req_cnt[7]),
	.datab(req_cnt[8]),
	.datac(req_cnt[6]),
	.datad(VCC)
);
defparam req_count_un11_req_in_trg_dev_i_o2_0_1.lut_mask=16'hfefe;
defparam req_count_un11_req_in_trg_dev_i_o2_0_1.sum_lutc_input="datac";
// @10:401
  cycloneii_lcell_comb counters_proc_sym_row_7_iv_0_o2_2_0_ (
	.combout(sym_row_7_iv_0_o2_2[0]),
	.dataa(sym_row[0]),
	.datab(sym_row[3]),
	.datac(sym_row[1]),
	.datad(sym_row[2])
);
defparam counters_proc_sym_row_7_iv_0_o2_2_0_.lut_mask=16'hbfff;
defparam counters_proc_sym_row_7_iv_0_o2_2_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb current_sm_RNO_0_ (
	.combout(N_36707_i),
	.dataa(current_sm[1]),
	.datab(current_sm[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam current_sm_RNO_0_.lut_mask=16'heeee;
defparam current_sm_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb current_sm_i_0_RNINK8D_4_ (
	.combout(row_count_0_0_10__g2),
	.dataa(req_in_trg_dev),
	.datab(current_sm[2]),
	.datac(current_sm_i_0[4]),
	.datad(mng_en_internal)
);
defparam current_sm_i_0_RNINK8D_4_.lut_mask=16'hefe0;
defparam current_sm_i_0_RNINK8D_4_.sum_lutc_input="datac";
// @10:467
  cycloneii_lcell_comb un10_ram_rd_en_i_c3_cZ (
	.combout(un10_ram_rd_en_i_c3),
	.dataa(inside_row[0]),
	.datab(inside_row[1]),
	.datac(inside_row[2]),
	.datad(inside_row[3])
);
defparam un10_ram_rd_en_i_c3_cZ.lut_mask=16'hfffe;
defparam un10_ram_rd_en_i_c3_cZ.sum_lutc_input="datac";
// @10:422
  cycloneii_lcell_comb un1_req_in_trg_dev_1_bnc1_cZ (
	.combout(un1_req_in_trg_dev_1_bnc1),
	.dataa(inside_row[0]),
	.datab(inside_row[1]),
	.datac(un1_req_in_trg_dev_i_m2_i_m2[0]),
	.datad(VCC)
);
defparam un1_req_in_trg_dev_1_bnc1_cZ.lut_mask=16'h8080;
defparam un1_req_in_trg_dev_1_bnc1_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb current_sm_RNO_3_ (
	.combout(current_sm_ns_i_i_0_1__g0_0),
	.dataa(current_sm[3]),
	.datab(req_in_trg_dev),
	.datac(mng_en_internal),
	.datad(current_sm_i_0[4])
);
defparam current_sm_RNO_3_.lut_mask=16'h22f0;
defparam current_sm_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb fifo_a_wr_en_RNO (
	.combout(fifo_a_wr_en_2_0_g0),
	.dataa(current_sm[1]),
	.datab(current_sm[3]),
	.datac(we_internal),
	.datad(cur_st_tr19_0_a4_0_a2_0_g0_1)
);
defparam fifo_a_wr_en_RNO.lut_mask=16'h0e00;
defparam fifo_a_wr_en_RNO.sum_lutc_input="datac";
// @10:424
  cycloneii_lcell_comb inside_row_0_sqmuxa_0_o2_cZ (
	.combout(inside_row_0_sqmuxa_0_o2),
	.dataa(inside_row[3]),
	.datab(inside_row[4]),
	.datac(un1_req_in_trg_dev_i_m2_i_m2[0]),
	.datad(inside_row_0_sqmuxa_0_o2_3)
);
defparam inside_row_0_sqmuxa_0_o2_cZ.lut_mask=16'hffef;
defparam inside_row_0_sqmuxa_0_o2_cZ.sum_lutc_input="datac";
// @10:203
  cycloneii_lcell_comb req_count_un11_req_in_trg_dev_i_o2_0 (
	.combout(un11_req_in_trg_dev_i_o2_0),
	.dataa(req_cnt[2]),
	.datab(req_cnt[3]),
	.datac(req_cnt[5]),
	.datad(un13_req_cntlto9_i_o3)
);
defparam req_count_un11_req_in_trg_dev_i_o2_0.lut_mask=16'hfffe;
defparam req_count_un11_req_in_trg_dev_i_o2_0.sum_lutc_input="datac";
// @10:235
  cycloneii_lcell_comb current_sm_ns_0_a3_0_10_2_ (
	.combout(current_sm_ns_0_a3_0_10[2]),
	.dataa(row_count[5]),
	.datab(row_count[6]),
	.datac(current_sm_ns_0_a3_0_10_2[2]),
	.datad(current_sm_ns_0_a3_0_10_4[2])
);
defparam current_sm_ns_0_a3_0_10_2_.lut_mask=16'h8000;
defparam current_sm_ns_0_a3_0_10_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb req_cnt_small_RNO_0 (
	.combout(N_74_i_0_g0_1),
	.dataa(req_cnt[5]),
	.datab(req_cnt[6]),
	.datac(req_cnt[9]),
	.datad(un13_req_cntlto9_i_o3)
);
defparam req_cnt_small_RNO_0.lut_mask=16'h0007;
defparam req_cnt_small_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb current_sm_RNO_0_2_ (
	.combout(current_sm_ns_0_0_2__g0_0_a3_1),
	.dataa(row_count[2]),
	.datab(current_sm[0]),
	.datac(req_in_trg_dev),
	.datad(current_sm_ns_0_a3_0_5[2])
);
defparam current_sm_RNO_0_2_.lut_mask=16'h4000;
defparam current_sm_RNO_0_2_.sum_lutc_input="datac";
// @10:426
  cycloneii_lcell_comb un1_inside_row_0_sqmuxa_1_axb0_cZ (
	.combout(un1_inside_row_0_sqmuxa_1_axb0),
	.dataa(sym_row[0]),
	.datab(inside_row_0_sqmuxa_0_o2),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_inside_row_0_sqmuxa_1_axb0_cZ.lut_mask=16'h9999;
defparam un1_inside_row_0_sqmuxa_1_axb0_cZ.sum_lutc_input="datac";
// @10:401
  cycloneii_lcell_comb counters_proc_inside_row_6_1_i_o3 (
	.combout(inside_row_6_1_i_o3),
	.dataa(current_sm[2]),
	.datab(inside_row_0_sqmuxa_0_o2),
	.datac(VCC),
	.datad(VCC)
);
defparam counters_proc_inside_row_6_1_i_o3.lut_mask=16'hbbbb;
defparam counters_proc_inside_row_6_1_i_o3.sum_lutc_input="datac";
// @10:374
  cycloneii_lcell_comb sdram_wait_proc_un6_sdram_wait_count_en (
	.combout(un6_sdram_wait_count_en),
	.dataa(un8_sdram_wait_count_en_3),
	.datab(un8_sdram_wait_count_en_4),
	.datac(un5_sdram_wait_count_en_4),
	.datad(un5_sdram_wait_count_en_5)
);
defparam sdram_wait_proc_un6_sdram_wait_count_en.lut_mask=16'hf888;
defparam sdram_wait_proc_un6_sdram_wait_count_en.sum_lutc_input="datac";
// @10:203
  cycloneii_lcell_comb req_count_un11_req_in_trg_dev_i_a3_0 (
	.combout(un11_req_in_trg_dev_i_a3_0),
	.dataa(req_cnt[4]),
	.datab(req_cnt[6]),
	.datac(un11_req_in_trg_dev_i_a3_0_2),
	.datad(un11_req_in_trg_dev_i_o2_0)
);
defparam req_count_un11_req_in_trg_dev_i_a3_0.lut_mask=16'h0010;
defparam req_count_un11_req_in_trg_dev_i_a3_0.sum_lutc_input="datac";
// @10:455
  cycloneii_lcell_comb ram_adr_proc_un1_sym_col_NE (
	.combout(un1_sym_col_NE),
	.dataa(sym_col_i[3]),
	.datab(sym_col[3]),
	.datac(un1_sym_col_NE_0),
	.datad(un1_sym_col_NE_1)
);
defparam ram_adr_proc_un1_sym_col_NE.lut_mask=16'hfff6;
defparam ram_adr_proc_un1_sym_col_NE.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb req_cnt_small_RNO (
	.combout(N_74_i_0_g0),
	.dataa(req_cnt[4]),
	.datab(req_cnt[6]),
	.datac(un13_req_cntlto9_i_o2),
	.datad(N_74_i_0_g0_1)
);
defparam req_cnt_small_RNO.lut_mask=16'h7f00;
defparam req_cnt_small_RNO.sum_lutc_input="datac";
// @10:235
  cycloneii_lcell_comb current_sm_ns_i_0_a3_3_ (
	.combout(current_sm_ns_i_0_a3[3]),
	.dataa(req_in_trg_dev),
	.datab(row_count[2]),
	.datac(current_sm_ns_0_a3_0_5[2]),
	.datad(current_sm_ns_0_a3_0_10[2])
);
defparam current_sm_ns_i_0_a3_3_.lut_mask=16'h2000;
defparam current_sm_ns_i_0_a3_3_.sum_lutc_input="datac";
// @10:203
  cycloneii_lcell_comb req_count_un11_req_in_trg_dev_i_o2 (
	.combout(un11_req_in_trg_dev_i_o2),
	.dataa(req_cnt[4]),
	.datab(req_cnt[5]),
	.datac(un13_req_cntlto9_i_o2),
	.datad(un11_req_in_trg_dev_i_o2_0_1)
);
defparam req_count_un11_req_in_trg_dev_i_o2.lut_mask=16'hff80;
defparam req_count_un11_req_in_trg_dev_i_o2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_wait_counterlde_i_a3_0_2_a_cZ (
	.combout(sdram_wait_counterlde_i_a3_0_2_a),
	.dataa(ack_o_sr),
	.datab(we_internal),
	.datac(ack_o_sr_2_0_g0_1),
	.datad(rd_wbs_reg_cyc)
);
defparam sdram_wait_counterlde_i_a3_0_2_a_cZ.lut_mask=16'h3320;
defparam sdram_wait_counterlde_i_a3_0_2_a_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_wait_proc_un6_sdram_wait_count_en_RNIEVC81 (
	.combout(sdram_wait_counterlde_i_a3_0_2),
	.dataa(wbm_gnt_i_0_0),
	.datab(sdram_wait_counter_tmp_0_0_7__g2),
	.datac(sdram_wait_counterlde_i_a3_0_0),
	.datad(sdram_wait_counterlde_i_a3_0_2_a)
);
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNIEVC81.lut_mask=16'h8c0c;
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNIEVC81.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un10_ram_rd_en_i_c2_RNI5BN8 (
	.combout(sdram_addr_rd_7_0_7__g2),
	.dataa(inside_row[3]),
	.datab(inside_row[4]),
	.datac(inside_row[5]),
	.datad(un10_ram_rd_en_i_c2)
);
defparam un10_ram_rd_en_i_c2_RNI5BN8.lut_mask=16'hfffe;
defparam un10_ram_rd_en_i_c2_RNI5BN8.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb inside_row_RNO_2_ (
	.combout(N_27_i_0_g0),
	.dataa(current_sm[2]),
	.datab(inside_row[2]),
	.datac(un1_req_in_trg_dev_1_bnc1),
	.datad(inside_row_0_sqmuxa_0_o2)
);
defparam inside_row_RNO_2_.lut_mask=16'h1400;
defparam inside_row_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb inside_row_RNO_1_ (
	.combout(N_25_i_0_g0),
	.dataa(inside_row[0]),
	.datab(inside_row[1]),
	.datac(un1_req_in_trg_dev_i_m2_i_m2[0]),
	.datad(inside_row_6_1_i_o3)
);
defparam inside_row_RNO_1_.lut_mask=16'h006c;
defparam inside_row_RNO_1_.sum_lutc_input="datac";
// @10:422
  cycloneii_lcell_comb un1_req_in_trg_dev_1_bnc3_cZ (
	.combout(un1_req_in_trg_dev_1_bnc3),
	.dataa(inside_row[2]),
	.datab(inside_row[3]),
	.datac(un1_req_in_trg_dev_1_bnc1),
	.datad(VCC)
);
defparam un1_req_in_trg_dev_1_bnc3_cZ.lut_mask=16'h8080;
defparam un1_req_in_trg_dev_1_bnc3_cZ.sum_lutc_input="datac";
// @10:426
  cycloneii_lcell_comb un1_inside_row_0_sqmuxa_1_bnc1_cZ (
	.combout(un1_inside_row_0_sqmuxa_1_bnc1),
	.dataa(sym_row[0]),
	.datab(sym_row[1]),
	.datac(inside_row_0_sqmuxa_0_o2),
	.datad(VCC)
);
defparam un1_inside_row_0_sqmuxa_1_bnc1_cZ.lut_mask=16'h0808;
defparam un1_inside_row_0_sqmuxa_1_bnc1_cZ.sum_lutc_input="datac";
// @10:401
  cycloneii_lcell_comb counters_proc_sym_row_7_1_i_o3 (
	.combout(sym_row_7_1_i_o3),
	.dataa(current_sm[2]),
	.datab(sym_row_7_iv_0_o2_2[0]),
	.datac(inside_row_0_sqmuxa_0_o2),
	.datad(VCC)
);
defparam counters_proc_sym_row_7_1_i_o3.lut_mask=16'habab;
defparam counters_proc_sym_row_7_1_i_o3.sum_lutc_input="datac";
// @10:263
  cycloneii_lcell_comb rd_mng_fsm_proc_fifo_a_data_in_3_i_7_ (
	.combout(fifo_a_data_in_3_i[7]),
	.dataa(we_internal),
	.datab(rd_wbs_dat_o_7),
	.datac(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.datad(VCC)
);
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_7_.lut_mask=16'h4040;
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_7_.sum_lutc_input="datac";
// @10:263
  cycloneii_lcell_comb rd_mng_fsm_proc_fifo_a_data_in_3_i_3_ (
	.combout(fifo_a_data_in_3_i[3]),
	.dataa(we_internal),
	.datab(rd_wbs_dat_o_3),
	.datac(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.datad(VCC)
);
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_3_.lut_mask=16'h4040;
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_3_.sum_lutc_input="datac";
// @10:263
  cycloneii_lcell_comb rd_mng_fsm_proc_fifo_a_data_in_3_i_1_ (
	.combout(fifo_a_data_in_3_i[1]),
	.dataa(we_internal),
	.datab(rd_wbs_dat_o_1),
	.datac(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.datad(VCC)
);
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_1_.lut_mask=16'h4040;
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_1_.sum_lutc_input="datac";
// @10:263
  cycloneii_lcell_comb rd_mng_fsm_proc_fifo_a_data_in_3_i_2_ (
	.combout(fifo_a_data_in_3_i[2]),
	.dataa(we_internal),
	.datab(rd_wbs_dat_o_2),
	.datac(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.datad(VCC)
);
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_2_.lut_mask=16'h4040;
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_2_.sum_lutc_input="datac";
// @10:263
  cycloneii_lcell_comb rd_mng_fsm_proc_fifo_a_data_in_3_i_5_ (
	.combout(fifo_a_data_in_3_i[5]),
	.dataa(we_internal),
	.datab(rd_wbs_dat_o_5),
	.datac(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.datad(VCC)
);
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_5_.lut_mask=16'h4040;
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_5_.sum_lutc_input="datac";
// @10:263
  cycloneii_lcell_comb rd_mng_fsm_proc_fifo_a_data_in_3_i_6_ (
	.combout(fifo_a_data_in_3_i[6]),
	.dataa(we_internal),
	.datab(rd_wbs_dat_o_6),
	.datac(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.datad(VCC)
);
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_6_.lut_mask=16'h4040;
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb current_sm_RNO_1_ (
	.combout(N_382_i_0_g0),
	.dataa(current_sm[1]),
	.datab(current_sm[0]),
	.datac(req_in_trg_dev),
	.datad(current_sm_ns_i_0_a3[3])
);
defparam current_sm_RNO_1_.lut_mask=16'h00ca;
defparam current_sm_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb current_sm_RNO_2_ (
	.combout(current_sm_ns_0_0_2__g0_0),
	.dataa(current_sm[2]),
	.datab(current_sm_ns_0_0_2__g0_0_a3_1),
	.datac(current_sm_ns_0_a3_0_10[2]),
	.datad(un4_iempty_0)
);
defparam current_sm_RNO_2_.lut_mask=16'hc0ea;
defparam current_sm_RNO_2_.sum_lutc_input="datac";
// @10:263
  cycloneii_lcell_comb rd_mng_fsm_proc_fifo_a_data_in_3_i_0_ (
	.combout(fifo_a_data_in_3_i[0]),
	.dataa(we_internal),
	.datab(rd_wbs_dat_o_0),
	.datac(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.datad(VCC)
);
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_0_.lut_mask=16'h4040;
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_0_.sum_lutc_input="datac";
// @10:263
  cycloneii_lcell_comb rd_mng_fsm_proc_fifo_a_data_in_3_i_4_ (
	.combout(fifo_a_data_in_3_i[4]),
	.dataa(we_internal),
	.datab(rd_wbs_dat_o_4),
	.datac(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.datad(VCC)
);
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_4_.lut_mask=16'h4040;
defparam rd_mng_fsm_proc_fifo_a_data_in_3_i_4_.sum_lutc_input="datac";
// @56:294
  cycloneii_lcell_comb sdram_wait_proc_un6_sdram_wait_count_en_RNIRT12 (
	.combout(sdram_wait_counterlde_i_a3_0_0),
	.dataa(sdram_rd_en),
	.datab(un6_sdram_wait_count_en),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNIRT12.lut_mask=16'h1111;
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNIRT12.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sym_row_RNO_1_ (
	.combout(N_35_i_0_g0),
	.dataa(sym_row[0]),
	.datab(sym_row[1]),
	.datac(inside_row_0_sqmuxa_0_o2),
	.datad(sym_row_7_1_i_o3)
);
defparam sym_row_RNO_1_.lut_mask=16'h00c6;
defparam sym_row_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb inside_row_RNO_3_ (
	.combout(N_29_i_0_g0),
	.dataa(inside_row[2]),
	.datab(inside_row[3]),
	.datac(un1_req_in_trg_dev_1_bnc1),
	.datad(inside_row_6_1_i_o3)
);
defparam inside_row_RNO_3_.lut_mask=16'h006c;
defparam inside_row_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_wait_count_en_RNO (
	.combout(sdram_wait_count_en_0_0_g0),
	.dataa(sdram_wait_count_en),
	.datab(sdram_rd_en),
	.datac(un6_sdram_wait_count_en),
	.datad(VCC)
);
defparam sdram_wait_count_en_RNO.lut_mask=16'hcece;
defparam sdram_wait_count_en_RNO.sum_lutc_input="datac";
// @10:367
  cycloneii_lcell_comb un1_sdram_rd_en_0_cZ (
	.combout(un1_sdram_rd_en_0),
	.dataa(sdram_wait_count_en),
	.datab(sdram_rd_en),
	.datac(un6_sdram_wait_count_en),
	.datad(VCC)
);
defparam un1_sdram_rd_en_0_cZ.lut_mask=16'hecec;
defparam un1_sdram_rd_en_0_cZ.sum_lutc_input="datac";
// @10:410
  cycloneii_lcell_comb counters_proc_un13_mng_en_internal_0_o2_0 (
	.combout(un13_mng_en_internal_0_o2_0),
	.dataa(mng_en_internal),
	.datab(sdram_ready),
	.datac(un13_mng_en_internal_0_o2_1_0),
	.datad(un11_req_in_trg_dev_i_o2_0)
);
defparam counters_proc_un13_mng_en_internal_0_o2_0.lut_mask=16'heeec;
defparam counters_proc_un13_mng_en_internal_0_o2_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_addr_rd_1_RNO_5_ (
	.combout(sdram_addr_rd_7_0_5__g0_0),
	.dataa(inside_row[0]),
	.datab(inside_row[1]),
	.datac(sdram_addr_rd_7_0_7__g2),
	.datad(VCC)
);
defparam sdram_addr_rd_1_RNO_5_.lut_mask=16'h9090;
defparam sdram_addr_rd_1_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_addr_rd_1_RNO_4_ (
	.combout(sdram_addr_rd_7_0_4__g0_0),
	.dataa(inside_row[0]),
	.datab(sdram_addr_rd_7_0_7__g2),
	.datac(VCC),
	.datad(VCC)
);
defparam sdram_addr_rd_1_RNO_4_.lut_mask=16'h4444;
defparam sdram_addr_rd_1_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_addr_rd_1_RNO_7_ (
	.combout(sdram_addr_rd_7_0_7__g0_0),
	.dataa(inside_row[3]),
	.datab(un10_ram_rd_en_i_c2),
	.datac(sdram_addr_rd_7_0_7__g2),
	.datad(VCC)
);
defparam sdram_addr_rd_1_RNO_7_.lut_mask=16'h9090;
defparam sdram_addr_rd_1_RNO_7_.sum_lutc_input="datac";
// @10:203
  cycloneii_lcell_comb req_count_un11_req_in_trg_dev_i (
	.combout(un11_req_in_trg_dev_i),
	.dataa(req_in_trg_dev),
	.datab(req_cnt[9]),
	.datac(un11_req_in_trg_dev_i_o2),
	.datad(un11_req_in_trg_dev_i_a3_0)
);
defparam req_count_un11_req_in_trg_dev_i.lut_mask=16'hffd5;
defparam req_count_un11_req_in_trg_dev_i.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_ready_RNO (
	.combout(sdram_ready_0_0_g0_i_o4),
	.dataa(sdram_ready),
	.datab(sdram_wait_count_en),
	.datac(sdram_rd_en),
	.datad(un6_sdram_wait_count_en)
);
defparam sdram_ready_RNO.lut_mask=16'hfef2;
defparam sdram_ready_RNO.sum_lutc_input="datac";
// @10:401
  cycloneii_lcell_comb counters_proc_sym_col_5_f0_i_o2_0_0_ (
	.combout(sym_col_5_f0_i_o2_0[0]),
	.dataa(req_in_trg_dev),
	.datab(mng_en),
	.datac(req_cnt[9]),
	.datad(un11_req_in_trg_dev_i_o2)
);
defparam counters_proc_sym_col_5_f0_i_o2_0_0_.lut_mask=16'hf111;
defparam counters_proc_sym_col_5_f0_i_o2_0_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_wait_proc_un6_sdram_wait_count_en_RNIUE0O (
	.combout(sdram_wait_counterlde_i_a3_0_1_a2_1),
	.dataa(sdram_wait_counterlde_i_a3_0_0),
	.datab(rd_wbs_reg_cyc),
	.datac(d_m2_e_0),
	.datad(VCC)
);
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNIUE0O.lut_mask=16'h0808;
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNIUE0O.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sym_row_RNO_2_ (
	.combout(N_37_i_0_g0),
	.dataa(sym_row[2]),
	.datab(un1_inside_row_0_sqmuxa_1_bnc1),
	.datac(sym_row_7_1_i_o3),
	.datad(VCC)
);
defparam sym_row_RNO_2_.lut_mask=16'h0606;
defparam sym_row_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb inside_row_RNO_4_ (
	.combout(N_31_i_0_g0),
	.dataa(current_sm[2]),
	.datab(inside_row[4]),
	.datac(inside_row_0_sqmuxa_0_o2),
	.datad(un1_req_in_trg_dev_1_bnc3)
);
defparam inside_row_RNO_4_.lut_mask=16'h1040;
defparam inside_row_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_addr_rd_1_RNO_8_ (
	.combout(sdram_addr_rd_7_0_8__g2_0),
	.dataa(inside_row[4]),
	.datab(inside_row[5]),
	.datac(un10_ram_rd_en_i_c3),
	.datad(VCC)
);
defparam sdram_addr_rd_1_RNO_8_.lut_mask=16'hecec;
defparam sdram_addr_rd_1_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sym_row_RNO_3_ (
	.combout(N_39_i_0_g0),
	.dataa(sym_row[2]),
	.datab(sym_row[3]),
	.datac(un1_inside_row_0_sqmuxa_1_bnc1),
	.datad(sym_row_7_1_i_o3)
);
defparam sym_row_RNO_3_.lut_mask=16'h006c;
defparam sym_row_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb inside_row_RNO_5_ (
	.combout(N_33_i_0_g0),
	.dataa(inside_row[4]),
	.datab(inside_row[5]),
	.datac(un1_req_in_trg_dev_1_bnc3),
	.datad(inside_row_6_1_i_o3)
);
defparam inside_row_RNO_5_.lut_mask=16'h006c;
defparam inside_row_RNO_5_.sum_lutc_input="datac";
// @10:410
  cycloneii_lcell_comb counters_proc_un13_mng_en_internal_0 (
	.combout(un13_mng_en_internal_0),
	.dataa(mng_en_internal),
	.datab(req_cnt[9]),
	.datac(un13_mng_en_internal_0_o2),
	.datad(un13_mng_en_internal_0_o2_0)
);
defparam counters_proc_un13_mng_en_internal_0.lut_mask=16'hf080;
defparam counters_proc_un13_mng_en_internal_0.sum_lutc_input="datac";
// @10:401
  cycloneii_lcell_comb counters_proc_sym_col_5_f0_i_o2_0_ (
	.combout(sym_col_5_f0_i_o2[0]),
	.dataa(un13_mng_en_internal_0_o2),
	.datab(un13_mng_en_internal_0_o2_0),
	.datac(sym_col_5_f0_i_o2_0[0]),
	.datad(VCC)
);
defparam counters_proc_sym_col_5_f0_i_o2_0_.lut_mask=16'hf8f8;
defparam counters_proc_sym_col_5_f0_i_o2_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_wait_proc_un6_sdram_wait_count_en_RNIE78C3 (
	.combout(sdram_wait_counterlde_i_a3_0_3),
	.dataa(m35_m5),
	.datab(sdram_wait_counterlde_i_a3_0_1_a2_1),
	.datac(sdram_wait_counterlde_i_a3_0_2),
	.datad(VCC)
);
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNIE78C3.lut_mask=16'hb0b0;
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNIE78C3.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb counters_proc_sym_col_5_f0_i_o2_0_RNITD7D_0_ (
	.combout(sym_col_5_4_0_a3_0_g0_0),
	.dataa(current_sm[2]),
	.datab(un13_mng_en_internal_0_o2),
	.datac(un13_mng_en_internal_0_o2_0),
	.datad(sym_col_5_f0_i_o2_0[0])
);
defparam counters_proc_sym_col_5_f0_i_o2_0_RNITD7D_0_.lut_mask=16'h5540;
defparam counters_proc_sym_col_5_f0_i_o2_0_RNITD7D_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_wait_proc_un6_sdram_wait_count_en_RNI411H (
	.combout(sdram_wait_counterlde_i_a3_0_1_a1_2),
	.dataa(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.datab(sdram_wait_counterlde_i_a3_0_0),
	.datac(rd_wbs_reg_cyc),
	.datad(m18)
);
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNI411H.lut_mask=16'h0080;
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNI411H.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_wait_proc_un6_sdram_wait_count_en_RNI411H_0 (
	.combout(sdram_wait_counterlde_i_a3_0_1_a0_2),
	.dataa(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.datab(sdram_wait_counterlde_i_a3_0_0),
	.datac(rd_wbs_reg_cyc),
	.datad(m27)
);
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNI411H_0.lut_mask=16'h0040;
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNI411H_0.sum_lutc_input="datac";
// @10:401
  cycloneii_lcell_comb counters_proc_sym_col_5_f0_i_a3_0_ (
	.combout(sym_col_5_f0_i_a3[0]),
	.dataa(sym_col[0]),
	.datab(un13_mng_en_internal_0),
	.datac(sym_col_5_f0_i_o2[0]),
	.datad(VCC)
);
defparam counters_proc_sym_col_5_f0_i_a3_0_.lut_mask=16'h6f6f;
defparam counters_proc_sym_col_5_f0_i_a3_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sym_col_RNO_0_2_ (
	.combout(sym_col_5_2_0_a3_0_g2_0_0_0),
	.dataa(sym_col[0]),
	.datab(sym_col[1]),
	.datac(sym_col[2]),
	.datad(un13_mng_en_internal_0)
);
defparam sym_col_RNO_0_2_.lut_mask=16'h78f0;
defparam sym_col_RNO_0_2_.sum_lutc_input="datac";
// @10:411
  cycloneii_lcell_comb un1_mng_en_internal_bnc2_cZ (
	.combout(un1_mng_en_internal_bnc2),
	.dataa(sym_col[0]),
	.datab(sym_col[1]),
	.datac(sym_col[2]),
	.datad(un13_mng_en_internal_0)
);
defparam un1_mng_en_internal_bnc2_cZ.lut_mask=16'h8000;
defparam un1_mng_en_internal_bnc2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sym_col_RNO_1_ (
	.combout(sym_col_5_1_0_a3_0_g0),
	.dataa(sym_col[0]),
	.datab(sym_col[1]),
	.datac(un13_mng_en_internal_0),
	.datad(sym_col_5_4_0_a3_0_g0_0)
);
defparam sym_col_RNO_1_.lut_mask=16'h6c00;
defparam sym_col_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sym_col_RNO_2_ (
	.combout(sym_col_5_2_0_a3_0_g0),
	.dataa(current_sm[2]),
	.datab(sym_col_5_f0_i_o2[0]),
	.datac(sym_col_5_2_0_a3_0_g2_0_0_0),
	.datad(VCC)
);
defparam sym_col_RNO_2_.lut_mask=16'h4040;
defparam sym_col_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_wait_proc_un6_sdram_wait_count_en_RNIO25Q5 (
	.combout(sdram_wait_counterlde_i_a3_0),
	.dataa(m35_m5),
	.datab(sdram_wait_counterlde_i_a3_0_1_a0_2),
	.datac(sdram_wait_counterlde_i_a3_0_1_a1_2),
	.datad(sdram_wait_counterlde_i_a3_0_3)
);
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNIO25Q5.lut_mask=16'h5700;
defparam sdram_wait_proc_un6_sdram_wait_count_en_RNIO25Q5.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sym_col_RNO_3_ (
	.combout(sym_col_5_3_0_a3_0_g0),
	.dataa(sym_col[3]),
	.datab(current_sm[2]),
	.datac(sym_col_5_f0_i_o2[0]),
	.datad(un1_mng_en_internal_bnc2)
);
defparam sym_col_RNO_3_.lut_mask=16'h1020;
defparam sym_col_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sym_col_RNO_4_ (
	.combout(sym_col_5_4_0_a3_0_g0),
	.dataa(sym_col[3]),
	.datab(sym_col[4]),
	.datac(sym_col_5_4_0_a3_0_g0_0),
	.datad(un1_mng_en_internal_bnc2)
);
defparam sym_col_RNO_4_.lut_mask=16'h60c0;
defparam sym_col_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sdram_addr_rd_1_RNO_6_ (
	.combout(sdram_addr_rd_7_0_6__g0_0),
	.dataa(inside_row[1]),
	.datab(inside_row[0]),
	.datac(inside_row[2]),
	.datad(sdram_addr_rd_7_0_7__g2)
);
defparam sdram_addr_rd_1_RNO_6_.lut_mask=16'he100;
defparam sdram_addr_rd_1_RNO_6_.sum_lutc_input="datac";
// @55:253
  lpm_mult un1_ram_addr_rd_8_0_ (
	.result({result_0[8], result_0[7], result_0[6], result_0[5], result_0[4], 
   result_0[3], result_0[2], result_0[1], result_0[0]}),
	.dataa({VCC, GND, VCC, GND, GND}),
	.datab({sym_row[3], sym_row[2], sym_row[1], sym_row[0]})
);
defparam un1_ram_addr_rd_8_0_.lpm_widths =  1;
defparam un1_ram_addr_rd_8_0_.lpm_representation =  "UNSIGNED";
defparam un1_ram_addr_rd_8_0_.lpm_pipeline =  0;
defparam un1_ram_addr_rd_8_0_.lpm_hint =  "dedicated_multiplier_circuitry=yes";
defparam un1_ram_addr_rd_8_0_.lpm_widthb =  4;
defparam un1_ram_addr_rd_8_0_.lpm_widtha =  5;
defparam un1_ram_addr_rd_8_0_.lpm_widthp =  9;
defparam un1_ram_addr_rd_8_0_.lpm_type =  "lpm_mult";
//@10:235
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  current_sm_i[0] = ~ current_sm[0];
  assign  sdram_addr_rd_7_0_8__g0_0_i = ~ sdram_addr_rd_7_0_8__g0_0;
  assign  ram_data_out_3_0_i = ~ ram_data_out_3_0;
  assign  un1_current_sm_1_i_a2_0_a2_i_i = ~ un1_current_sm_1_i_a2_0_a2_i;
  assign  un1_sym_col_NE_i = ~ un1_sym_col_NE;
endmodule /* manager */

// VQM4.1+ 
module general_fifoZ1_Symbol_Generator_Top_inst_fifo_A (
  dout_0,
  dout_1,
  dout_2,
  dout_3,
  dout_4,
  dout_5,
  dout_6,
  dout_7,
  fifo_a_data_in_0,
  fifo_a_data_in_1,
  fifo_a_data_in_2,
  fifo_a_data_in_3,
  fifo_a_data_in_4,
  fifo_a_data_in_5,
  fifo_a_data_in_6,
  fifo_a_data_in_7,
  un4_iempty,
  fifo_a_wr_en,
  dout_valid,
  fifo_a_rd_en,
  restart_i_i,
  sync_rst_out,
  clk_100
)
;
output dout_0 ;
output dout_1 ;
output dout_2 ;
output dout_3 ;
output dout_4 ;
output dout_5 ;
output dout_6 ;
output dout_7 ;
input fifo_a_data_in_0 ;
input fifo_a_data_in_1 ;
input fifo_a_data_in_2 ;
input fifo_a_data_in_3 ;
input fifo_a_data_in_4 ;
input fifo_a_data_in_5 ;
input fifo_a_data_in_6 ;
input fifo_a_data_in_7 ;
output un4_iempty ;
input fifo_a_wr_en ;
output dout_valid ;
input fifo_a_rd_en ;
input restart_i_i ;
input sync_rst_out ;
input clk_100 ;
wire dout_0 ;
wire dout_1 ;
wire dout_2 ;
wire dout_3 ;
wire dout_4 ;
wire dout_5 ;
wire dout_6 ;
wire dout_7 ;
wire fifo_a_data_in_0 ;
wire fifo_a_data_in_1 ;
wire fifo_a_data_in_2 ;
wire fifo_a_data_in_3 ;
wire fifo_a_data_in_4 ;
wire fifo_a_data_in_5 ;
wire fifo_a_data_in_6 ;
wire fifo_a_data_in_7 ;
wire un4_iempty ;
wire fifo_a_wr_en ;
wire dout_valid ;
wire fifo_a_rd_en ;
wire restart_i_i ;
wire sync_rst_out ;
wire clk_100 ;
wire [9:0] write_addr;
wire [9:0] read_addr;
wire [7:0] DOUT;
wire [7:0] DIN_REG1;
wire [9:0] Q_internal;
wire [9:0] qplus;
wire [9:1] cchain;
wire [0:0] un1_wr_en_1;
wire [9:9] un1_rd_en_combout;
wire [9:9] un1_rd_en_cout;
wire [9:9] un1_rd_en_a_cout;
wire [8:0] un1_rd_en_combout_0;
wire [8:2] un1_rd_en_cout_0;
wire [9:0] read_addr_dup_6;
wire [7:0] DOUT_TMP;
wire write_addr_c0_combout_0 ;
wire write_addr_0_sqmuxa_i ;
wire un34_wr_en_1 ;
wire write_addr_c1_combout_0 ;
wire write_addr_c2_combout_0 ;
wire write_addr_c3_combout_0 ;
wire write_addr_c4_combout_0 ;
wire write_addr_c5_combout_0 ;
wire write_addr_c6_combout_0 ;
wire write_addr_c7_combout_0 ;
wire write_addr_c8_combout_0 ;
wire write_addr_c9_combout ;
wire read_addr_c0_combout ;
wire read_addr_dup_0_sqmuxa ;
wire un25_rd_en ;
wire read_addr_c1_combout ;
wire read_addr_c2_combout ;
wire read_addr_c3_combout ;
wire read_addr_c4_combout ;
wire read_addr_c5_combout ;
wire read_addr_c6_combout ;
wire read_addr_c7_combout ;
wire read_addr_c8_combout ;
wire read_addr_c9_combout ;
wire mem_31 ;
wire mem_3_0_0_g2_i ;
wire mem_27 ;
wire mem_23 ;
wire mem_19 ;
wire mem_15 ;
wire mem_11 ;
wire mem_7 ;
wire mem_3 ;
wire G_5 ;
wire I_3_NE_i_0_g0 ;
wire I_2 ;
wire un1_count27_RNIUEU_cout ;
wire write_addr_c0_cout_0 ;
wire write_addr_c1_cout_0 ;
wire write_addr_c2_cout_0 ;
wire write_addr_c3_cout_0 ;
wire write_addr_c4_cout_0 ;
wire write_addr_c5_cout_0 ;
wire write_addr_c6_cout_0 ;
wire write_addr_c7_cout_0 ;
wire write_addr_c8_cout ;
wire read_addr_c0_cout ;
wire VCC ;
wire read_addr_c1_cout ;
wire read_addr_c2_cout ;
wire read_addr_c3_cout ;
wire read_addr_c4_cout ;
wire read_addr_c5_cout ;
wire read_addr_c6_cout ;
wire read_addr_c7_cout ;
wire read_addr_c8_cout ;
wire I_4 ;
wire un1_count27 ;
wire un4_iempty_4 ;
wire un34_wr_en_0 ;
wire mem_3_0_0_g2_4 ;
wire write_addr_0_sqmuxa_4 ;
wire read_addr_dup_0_sqmuxa_4 ;
wire un2_ifull_1_2 ;
wire mem_3_0_0_g2_5 ;
wire mem_3_0_0_g2_6 ;
wire write_addr_0_sqmuxa_5 ;
wire write_addr_0_sqmuxa_6 ;
wire read_addr_dup_0_sqmuxa_5 ;
wire read_addr_dup_0_sqmuxa_6 ;
wire un2_ifull_2 ;
wire un4_iempty_2 ;
wire I_3_NE_i_0_g0_0 ;
wire I_3_NE_i_0_g0_1 ;
wire I_3_NE_i_0_g0_2 ;
wire I_3_NE_i_0_g0_3 ;
wire un2_ifull ;
wire I_3_NE_i_0_g0_4 ;
wire I_3_NE_i_0_g0_5 ;
wire GND ;
wire sync_rst_out_i ;
wire restart_i_i_i ;
wire read_addr_dup_0_sqmuxa_i ;
wire write_addr_0_sqmuxa_i_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @12:198
  cycloneii_lcell_ff write_addr_0_ (
	.regout(write_addr[0]),
	.datain(write_addr_c0_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_1_ (
	.regout(write_addr[1]),
	.datain(write_addr_c1_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_2_ (
	.regout(write_addr[2]),
	.datain(write_addr_c2_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_3_ (
	.regout(write_addr[3]),
	.datain(write_addr_c3_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_4_ (
	.regout(write_addr[4]),
	.datain(write_addr_c4_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_5_ (
	.regout(write_addr[5]),
	.datain(write_addr_c5_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_6_ (
	.regout(write_addr[6]),
	.datain(write_addr_c6_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_7_ (
	.regout(write_addr[7]),
	.datain(write_addr_c7_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_8_ (
	.regout(write_addr[8]),
	.datain(write_addr_c8_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_9_ (
	.regout(write_addr[9]),
	.datain(write_addr_c9_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff read_addr_0_ (
	.regout(read_addr[0]),
	.datain(read_addr_c0_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_1_ (
	.regout(read_addr[1]),
	.datain(read_addr_c1_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_2_ (
	.regout(read_addr[2]),
	.datain(read_addr_c2_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_3_ (
	.regout(read_addr[3]),
	.datain(read_addr_c3_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_4_ (
	.regout(read_addr[4]),
	.datain(read_addr_c4_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_5_ (
	.regout(read_addr[5]),
	.datain(read_addr_c5_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_6_ (
	.regout(read_addr[6]),
	.datain(read_addr_c6_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_7_ (
	.regout(read_addr[7]),
	.datain(read_addr_c7_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_8_ (
	.regout(read_addr[8]),
	.datain(read_addr_c8_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_9_ (
	.regout(read_addr[9]),
	.datain(read_addr_c9_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
  cycloneii_lcell_ff mem_31_Z (
	.regout(mem_31),
	.datain(fifo_a_data_in_7),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_27_Z (
	.regout(mem_27),
	.datain(fifo_a_data_in_6),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_23_Z (
	.regout(mem_23),
	.datain(fifo_a_data_in_5),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_19_Z (
	.regout(mem_19),
	.datain(fifo_a_data_in_4),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_15_Z (
	.regout(mem_15),
	.datain(fifo_a_data_in_3),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_11_Z (
	.regout(mem_11),
	.datain(fifo_a_data_in_2),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_7_Z (
	.regout(mem_7),
	.datain(fifo_a_data_in_1),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_3_Z (
	.regout(mem_3),
	.datain(fifo_a_data_in_0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff dout_7_ (
	.regout(dout_7),
	.datain(DOUT[7]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_31),
	.ena(fifo_a_rd_en)
);
  cycloneii_lcell_ff dout_6_ (
	.regout(dout_6),
	.datain(DOUT[6]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_27),
	.ena(fifo_a_rd_en)
);
  cycloneii_lcell_ff dout_5_ (
	.regout(dout_5),
	.datain(DOUT[5]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_23),
	.ena(fifo_a_rd_en)
);
  cycloneii_lcell_ff dout_4_ (
	.regout(dout_4),
	.datain(DOUT[4]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_19),
	.ena(fifo_a_rd_en)
);
  cycloneii_lcell_ff dout_3_ (
	.regout(dout_3),
	.datain(DOUT[3]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_15),
	.ena(fifo_a_rd_en)
);
  cycloneii_lcell_ff dout_2_ (
	.regout(dout_2),
	.datain(DOUT[2]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_11),
	.ena(fifo_a_rd_en)
);
  cycloneii_lcell_ff dout_1_ (
	.regout(dout_1),
	.datain(DOUT[1]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_7),
	.ena(fifo_a_rd_en)
);
  cycloneii_lcell_ff dout_0_ (
	.regout(dout_0),
	.datain(DOUT[0]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_3),
	.ena(fifo_a_rd_en)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_7_ (
	.regout(DIN_REG1[7]),
	.datain(fifo_a_data_in_7),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_6_ (
	.regout(DIN_REG1[6]),
	.datain(fifo_a_data_in_6),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_5_ (
	.regout(DIN_REG1[5]),
	.datain(fifo_a_data_in_5),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_4_ (
	.regout(DIN_REG1[4]),
	.datain(fifo_a_data_in_4),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_3_ (
	.regout(DIN_REG1[3]),
	.datain(fifo_a_data_in_3),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_2_ (
	.regout(DIN_REG1[2]),
	.datain(fifo_a_data_in_2),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_1_ (
	.regout(DIN_REG1[1]),
	.datain(fifo_a_data_in_1),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_0_ (
	.regout(DIN_REG1[0]),
	.datain(fifo_a_data_in_0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_G_5 (
	.regout(G_5),
	.datain(I_3_NE_i_0_g0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_I_2 (
	.regout(I_2),
	.datain(un34_wr_en_1),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_9_count_reg_Q_internal_9_ (
	.regout(Q_internal[9]),
	.datain(qplus[9]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_8_count_reg_Q_internal_8_ (
	.regout(Q_internal[8]),
	.datain(qplus[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_7_count_reg_Q_internal_7_ (
	.regout(Q_internal[7]),
	.datain(qplus[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_6_count_reg_Q_internal_6_ (
	.regout(Q_internal[6]),
	.datain(qplus[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_5_count_reg_Q_internal_5_ (
	.regout(Q_internal[5]),
	.datain(qplus[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_4_count_reg_Q_internal_4_ (
	.regout(Q_internal[4]),
	.datain(qplus[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_3_count_reg_Q_internal_3_ (
	.regout(Q_internal[3]),
	.datain(qplus[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_2_count_reg_Q_internal_2_ (
	.regout(Q_internal[2]),
	.datain(qplus[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_1_count_reg_Q_internal_1_ (
	.regout(Q_internal[1]),
	.datain(qplus[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_0_count_reg_Q_internal_0_ (
	.regout(Q_internal[0]),
	.datain(qplus[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:116
  cycloneii_lcell_ff dout_valid_Z (
	.regout(dout_valid),
	.datain(un25_rd_en),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_comb genCntr_3_count_reg_Q_internal_RNI2A8L_3_ (
	.combout(qplus[3]),
	.cout(cchain[4]),
	.dataa(Q_internal[3]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[3])
);
defparam genCntr_3_count_reg_Q_internal_RNI2A8L_3_.lut_mask=16'h96e8;
defparam genCntr_3_count_reg_Q_internal_RNI2A8L_3_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_8_count_reg_Q_internal_RNICFNE1_8_ (
	.combout(qplus[8]),
	.cout(cchain[9]),
	.dataa(Q_internal[8]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[8])
);
defparam genCntr_8_count_reg_Q_internal_RNICFNE1_8_.lut_mask=16'h96e8;
defparam genCntr_8_count_reg_Q_internal_RNICFNE1_8_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_0_count_reg_Q_internal_RNIKN06_0_ (
	.combout(qplus[0]),
	.cout(cchain[1]),
	.dataa(Q_internal[0]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_count27_RNIUEU_cout)
);
defparam genCntr_0_count_reg_Q_internal_RNIKN06_0_.lut_mask=16'h96e8;
defparam genCntr_0_count_reg_Q_internal_RNIKN06_0_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_7_count_reg_Q_internal_RNI66K91_7_ (
	.combout(qplus[7]),
	.cout(cchain[8]),
	.dataa(Q_internal[7]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[7])
);
defparam genCntr_7_count_reg_Q_internal_RNI66K91_7_.lut_mask=16'h96e8;
defparam genCntr_7_count_reg_Q_internal_RNI66K91_7_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_5_count_reg_Q_internal_RNI00EV_5_ (
	.combout(qplus[5]),
	.cout(cchain[6]),
	.dataa(Q_internal[5]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[5])
);
defparam genCntr_5_count_reg_Q_internal_RNI00EV_5_.lut_mask=16'h96e8;
defparam genCntr_5_count_reg_Q_internal_RNI00EV_5_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_9_count_reg_Q_internal_RNO_9_ (
	.combout(qplus[9]),
	.dataa(Q_internal[9]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[9])
);
defparam genCntr_9_count_reg_Q_internal_RNO_9_.lut_mask=16'h9696;
defparam genCntr_9_count_reg_Q_internal_RNO_9_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_4_count_reg_Q_internal_RNI03BQ_4_ (
	.combout(qplus[4]),
	.cout(cchain[5]),
	.dataa(Q_internal[4]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[4])
);
defparam genCntr_4_count_reg_Q_internal_RNI03BQ_4_.lut_mask=16'h96e8;
defparam genCntr_4_count_reg_Q_internal_RNI03BQ_4_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_2_count_reg_Q_internal_RNI6L5G_2_ (
	.combout(qplus[2]),
	.cout(cchain[3]),
	.dataa(Q_internal[2]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[2])
);
defparam genCntr_2_count_reg_Q_internal_RNI6L5G_2_.lut_mask=16'h96e8;
defparam genCntr_2_count_reg_Q_internal_RNI6L5G_2_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_6_count_reg_Q_internal_RNI21H41_6_ (
	.combout(qplus[6]),
	.cout(cchain[7]),
	.dataa(Q_internal[6]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[6])
);
defparam genCntr_6_count_reg_Q_internal_RNI21H41_6_.lut_mask=16'h96e8;
defparam genCntr_6_count_reg_Q_internal_RNI21H41_6_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_1_count_reg_Q_internal_RNIC43B_1_ (
	.combout(qplus[1]),
	.cout(cchain[2]),
	.dataa(Q_internal[1]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[1])
);
defparam genCntr_1_count_reg_Q_internal_RNIC43B_1_.lut_mask=16'h96e8;
defparam genCntr_1_count_reg_Q_internal_RNIC43B_1_.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c0 (
	.combout(write_addr_c0_combout_0),
	.cout(write_addr_c0_cout_0),
	.dataa(write_addr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam write_addr_c0.lut_mask=16'h6688;
defparam write_addr_c0.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c1 (
	.combout(write_addr_c1_combout_0),
	.cout(write_addr_c1_cout_0),
	.dataa(write_addr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c0_cout_0)
);
defparam write_addr_c1.lut_mask=16'h5aa0;
defparam write_addr_c1.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c2 (
	.combout(write_addr_c2_combout_0),
	.cout(write_addr_c2_cout_0),
	.dataa(write_addr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c1_cout_0)
);
defparam write_addr_c2.lut_mask=16'h5aa0;
defparam write_addr_c2.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c3 (
	.combout(write_addr_c3_combout_0),
	.cout(write_addr_c3_cout_0),
	.dataa(write_addr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c2_cout_0)
);
defparam write_addr_c3.lut_mask=16'h5aa0;
defparam write_addr_c3.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c4 (
	.combout(write_addr_c4_combout_0),
	.cout(write_addr_c4_cout_0),
	.dataa(write_addr[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c3_cout_0)
);
defparam write_addr_c4.lut_mask=16'h5aa0;
defparam write_addr_c4.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c5 (
	.combout(write_addr_c5_combout_0),
	.cout(write_addr_c5_cout_0),
	.dataa(write_addr[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c4_cout_0)
);
defparam write_addr_c5.lut_mask=16'h5aa0;
defparam write_addr_c5.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c6 (
	.combout(write_addr_c6_combout_0),
	.cout(write_addr_c6_cout_0),
	.dataa(write_addr[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c5_cout_0)
);
defparam write_addr_c6.lut_mask=16'h5aa0;
defparam write_addr_c6.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c7 (
	.combout(write_addr_c7_combout_0),
	.cout(write_addr_c7_cout_0),
	.dataa(write_addr[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c6_cout_0)
);
defparam write_addr_c7.lut_mask=16'h5aa0;
defparam write_addr_c7.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c8 (
	.combout(write_addr_c8_combout_0),
	.cout(write_addr_c8_cout),
	.dataa(write_addr[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c7_cout_0)
);
defparam write_addr_c8.lut_mask=16'h5aa0;
defparam write_addr_c8.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c9 (
	.combout(write_addr_c9_combout),
	.dataa(write_addr[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c8_cout)
);
defparam write_addr_c9.lut_mask=16'h5a5a;
defparam write_addr_c9.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c0 (
	.combout(read_addr_c0_combout),
	.cout(read_addr_c0_cout),
	.dataa(read_addr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_c0.lut_mask=16'h6688;
defparam read_addr_c0.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c1 (
	.combout(read_addr_c1_combout),
	.cout(read_addr_c1_cout),
	.dataa(read_addr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c0_cout)
);
defparam read_addr_c1.lut_mask=16'h5aa0;
defparam read_addr_c1.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c2 (
	.combout(read_addr_c2_combout),
	.cout(read_addr_c2_cout),
	.dataa(read_addr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c1_cout)
);
defparam read_addr_c2.lut_mask=16'h5aa0;
defparam read_addr_c2.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c3 (
	.combout(read_addr_c3_combout),
	.cout(read_addr_c3_cout),
	.dataa(read_addr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c2_cout)
);
defparam read_addr_c3.lut_mask=16'h5aa0;
defparam read_addr_c3.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c4 (
	.combout(read_addr_c4_combout),
	.cout(read_addr_c4_cout),
	.dataa(read_addr[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c3_cout)
);
defparam read_addr_c4.lut_mask=16'h5aa0;
defparam read_addr_c4.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c5 (
	.combout(read_addr_c5_combout),
	.cout(read_addr_c5_cout),
	.dataa(read_addr[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c4_cout)
);
defparam read_addr_c5.lut_mask=16'h5aa0;
defparam read_addr_c5.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c6 (
	.combout(read_addr_c6_combout),
	.cout(read_addr_c6_cout),
	.dataa(read_addr[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c5_cout)
);
defparam read_addr_c6.lut_mask=16'h5aa0;
defparam read_addr_c6.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c7 (
	.combout(read_addr_c7_combout),
	.cout(read_addr_c7_cout),
	.dataa(read_addr[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c6_cout)
);
defparam read_addr_c7.lut_mask=16'h5aa0;
defparam read_addr_c7.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c8 (
	.combout(read_addr_c8_combout),
	.cout(read_addr_c8_cout),
	.dataa(read_addr[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c7_cout)
);
defparam read_addr_c8.lut_mask=16'h5aa0;
defparam read_addr_c8.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c9 (
	.combout(read_addr_c9_combout),
	.dataa(read_addr[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c8_cout)
);
defparam read_addr_c9.lut_mask=16'h5a5a;
defparam read_addr_c9.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_9_ (
	.combout(un1_rd_en_combout[9]),
	.cout(un1_rd_en_cout[9]),
	.dataa(read_addr[0]),
	.datab(un25_rd_en),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_rd_en_9_.lut_mask=16'h6688;
defparam un1_rd_en_9_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_a_9_ (
	.cout(un1_rd_en_a_cout[9]),
	.dataa(read_addr[0]),
	.datab(un25_rd_en),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_rd_en_a_9_.lut_mask=16'h0088;
defparam un1_rd_en_a_9_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_8_ (
	.combout(un1_rd_en_combout_0[8]),
	.cout(un1_rd_en_cout_0[8]),
	.dataa(read_addr[1]),
	.datab(read_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_a_cout[9])
);
defparam un1_rd_en_8_.lut_mask=16'h5a80;
defparam un1_rd_en_8_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_7_ (
	.combout(un1_rd_en_combout_0[7]),
	.cout(un1_rd_en_cout_0[7]),
	.dataa(read_addr[1]),
	.datab(read_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout[9])
);
defparam un1_rd_en_7_.lut_mask=16'h6c80;
defparam un1_rd_en_7_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_6_ (
	.combout(un1_rd_en_combout_0[6]),
	.cout(un1_rd_en_cout_0[6]),
	.dataa(read_addr[3]),
	.datab(read_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_0[8])
);
defparam un1_rd_en_6_.lut_mask=16'h5a80;
defparam un1_rd_en_6_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_5_ (
	.combout(un1_rd_en_combout_0[5]),
	.cout(un1_rd_en_cout_0[5]),
	.dataa(read_addr[3]),
	.datab(read_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_0[7])
);
defparam un1_rd_en_5_.lut_mask=16'h6c80;
defparam un1_rd_en_5_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_4_ (
	.combout(un1_rd_en_combout_0[4]),
	.cout(un1_rd_en_cout_0[4]),
	.dataa(read_addr[5]),
	.datab(read_addr[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_0[6])
);
defparam un1_rd_en_4_.lut_mask=16'h5a80;
defparam un1_rd_en_4_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_3_ (
	.combout(un1_rd_en_combout_0[3]),
	.cout(un1_rd_en_cout_0[3]),
	.dataa(read_addr[5]),
	.datab(read_addr[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_0[5])
);
defparam un1_rd_en_3_.lut_mask=16'h6c80;
defparam un1_rd_en_3_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_2_ (
	.combout(un1_rd_en_combout_0[2]),
	.cout(un1_rd_en_cout_0[2]),
	.dataa(read_addr[7]),
	.datab(read_addr[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_0[4])
);
defparam un1_rd_en_2_.lut_mask=16'h5a80;
defparam un1_rd_en_2_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_1_ (
	.combout(un1_rd_en_combout_0[1]),
	.dataa(read_addr[7]),
	.datab(read_addr[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_0[3])
);
defparam un1_rd_en_1_.lut_mask=16'h6c6c;
defparam un1_rd_en_1_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_0_ (
	.combout(un1_rd_en_combout_0[0]),
	.dataa(read_addr[9]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_0[2])
);
defparam un1_rd_en_0_.lut_mask=16'h5a5a;
defparam un1_rd_en_0_.sum_lutc_input="cin";
// @12:96
  cycloneii_lcell_comb mem_34_G_5_RNI5N1B (
	.combout(I_4),
	.dataa(G_5),
	.datab(I_2),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_34_G_5_RNI5N1B.lut_mask=16'h8888;
defparam mem_34_G_5_RNI5N1B.sum_lutc_input="datac";
// @12:241
  cycloneii_lcell_comb un1_count27_cZ (
	.combout(un1_count27),
	.dataa(un34_wr_en_1),
	.datab(un25_rd_en),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_count27_cZ.lut_mask=16'hbbbb;
defparam un1_count27_cZ.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_4 (
	.combout(un4_iempty_4),
	.dataa(Q_internal[1]),
	.datab(Q_internal[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_4.lut_mask=16'h1111;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_4.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_9_ (
	.combout(read_addr_dup_6[9]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en_combout_0[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_9_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_9_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_8_ (
	.combout(read_addr_dup_6[8]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en_combout_0[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_8_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_8_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_7_ (
	.combout(read_addr_dup_6[7]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en_combout_0[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_7_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_7_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_6_ (
	.combout(read_addr_dup_6[6]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en_combout_0[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_6_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_6_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_5_ (
	.combout(read_addr_dup_6[5]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en_combout_0[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_5_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_5_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_4_ (
	.combout(read_addr_dup_6[4]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en_combout_0[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_4_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_4_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_3_ (
	.combout(read_addr_dup_6[3]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en_combout_0[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_3_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_3_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_2_ (
	.combout(read_addr_dup_6[2]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en_combout_0[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_2_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_2_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_1_ (
	.combout(read_addr_dup_6[1]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en_combout_0[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_1_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_1_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_0_ (
	.combout(read_addr_dup_6[0]),
	.dataa(un1_rd_en_combout[9]),
	.datab(read_addr_dup_0_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_0_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_0_.sum_lutc_input="datac";
// @12:241
  cycloneii_lcell_comb count_proc_un34_wr_en_0 (
	.combout(un34_wr_en_0),
	.dataa(fifo_a_wr_en),
	.datab(fifo_a_rd_en),
	.datac(VCC),
	.datad(VCC)
);
defparam count_proc_un34_wr_en_0.lut_mask=16'h8888;
defparam count_proc_un34_wr_en_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb write_addr_RNIS9BD_1_ (
	.combout(mem_3_0_0_g2_4),
	.dataa(write_addr[3]),
	.datab(write_addr[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam write_addr_RNIS9BD_1_.lut_mask=16'heeee;
defparam write_addr_RNIS9BD_1_.sum_lutc_input="datac";
// @12:208
  cycloneii_lcell_comb write_addr_0_sqmuxa_4_cZ (
	.combout(write_addr_0_sqmuxa_4),
	.dataa(write_addr[9]),
	.datab(write_addr[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam write_addr_0_sqmuxa_4_cZ.lut_mask=16'h8888;
defparam write_addr_0_sqmuxa_4_cZ.sum_lutc_input="datac";
// @12:146
  cycloneii_lcell_comb read_addr_dup_0_sqmuxa_4_cZ (
	.combout(read_addr_dup_0_sqmuxa_4),
	.dataa(read_addr[3]),
	.datab(read_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_0_sqmuxa_4_cZ.lut_mask=16'h8888;
defparam read_addr_dup_0_sqmuxa_4_cZ.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIBHVL_0_ (
	.combout(DOUT[0]),
	.dataa(DIN_REG1[0]),
	.datab(I_4),
	.datac(DOUT_TMP[0]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIBHVL_0_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIBHVL_0_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNICHVL_1_ (
	.combout(DOUT[1]),
	.dataa(DIN_REG1[1]),
	.datab(I_4),
	.datac(DOUT_TMP[1]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNICHVL_1_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNICHVL_1_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIDHVL_2_ (
	.combout(DOUT[2]),
	.dataa(DIN_REG1[2]),
	.datab(I_4),
	.datac(DOUT_TMP[2]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIDHVL_2_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIDHVL_2_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIEHVL_3_ (
	.combout(DOUT[3]),
	.dataa(DIN_REG1[3]),
	.datab(I_4),
	.datac(DOUT_TMP[3]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIEHVL_3_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIEHVL_3_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIFHVL_4_ (
	.combout(DOUT[4]),
	.dataa(DIN_REG1[4]),
	.datab(I_4),
	.datac(DOUT_TMP[4]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIFHVL_4_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIFHVL_4_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIGHVL_5_ (
	.combout(DOUT[5]),
	.dataa(DIN_REG1[5]),
	.datab(I_4),
	.datac(DOUT_TMP[5]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIGHVL_5_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIGHVL_5_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIHHVL_6_ (
	.combout(DOUT[6]),
	.dataa(DIN_REG1[6]),
	.datab(I_4),
	.datac(DOUT_TMP[6]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIHHVL_6_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIHHVL_6_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIIHVL_7_ (
	.combout(DOUT[7]),
	.dataa(DIN_REG1[7]),
	.datab(I_4),
	.datac(DOUT_TMP[7]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIIHVL_7_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIIHVL_7_.sum_lutc_input="datac";
// @12:264
  cycloneii_lcell_comb fifo_full_proc_fifo_full_proc_un2_ifull_1_2 (
	.combout(un2_ifull_1_2),
	.dataa(Q_internal[2]),
	.datab(Q_internal[5]),
	.datac(Q_internal[3]),
	.datad(VCC)
);
defparam fifo_full_proc_fifo_full_proc_un2_ifull_1_2.lut_mask=16'h0101;
defparam fifo_full_proc_fifo_full_proc_un2_ifull_1_2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb write_addr_RNI58OQ_0_ (
	.combout(mem_3_0_0_g2_5),
	.dataa(write_addr[8]),
	.datab(write_addr[9]),
	.datac(write_addr[0]),
	.datad(write_addr[4])
);
defparam write_addr_RNI58OQ_0_.lut_mask=16'hfffe;
defparam write_addr_RNI58OQ_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb write_addr_RNI44OQ_2_ (
	.combout(mem_3_0_0_g2_6),
	.dataa(write_addr[2]),
	.datab(write_addr[7]),
	.datac(write_addr[5]),
	.datad(write_addr[6])
);
defparam write_addr_RNI44OQ_2_.lut_mask=16'hfffe;
defparam write_addr_RNI44OQ_2_.sum_lutc_input="datac";
// @12:208
  cycloneii_lcell_comb write_addr_0_sqmuxa_5_cZ (
	.combout(write_addr_0_sqmuxa_5),
	.dataa(write_addr[2]),
	.datab(write_addr[4]),
	.datac(write_addr[3]),
	.datad(write_addr[7])
);
defparam write_addr_0_sqmuxa_5_cZ.lut_mask=16'h0080;
defparam write_addr_0_sqmuxa_5_cZ.sum_lutc_input="datac";
// @12:208
  cycloneii_lcell_comb write_addr_0_sqmuxa_6_cZ (
	.combout(write_addr_0_sqmuxa_6),
	.dataa(write_addr[0]),
	.datab(write_addr[6]),
	.datac(write_addr[5]),
	.datad(write_addr[8])
);
defparam write_addr_0_sqmuxa_6_cZ.lut_mask=16'h0080;
defparam write_addr_0_sqmuxa_6_cZ.sum_lutc_input="datac";
// @12:146
  cycloneii_lcell_comb read_addr_dup_0_sqmuxa_5_cZ (
	.combout(read_addr_dup_0_sqmuxa_5),
	.dataa(read_addr[4]),
	.datab(read_addr[6]),
	.datac(read_addr[2]),
	.datad(read_addr[5])
);
defparam read_addr_dup_0_sqmuxa_5_cZ.lut_mask=16'h8000;
defparam read_addr_dup_0_sqmuxa_5_cZ.sum_lutc_input="datac";
// @12:146
  cycloneii_lcell_comb read_addr_dup_0_sqmuxa_6_cZ (
	.combout(read_addr_dup_0_sqmuxa_6),
	.dataa(read_addr[1]),
	.datab(read_addr[7]),
	.datac(read_addr[9]),
	.datad(read_addr[8])
);
defparam read_addr_dup_0_sqmuxa_6_cZ.lut_mask=16'h0020;
defparam read_addr_dup_0_sqmuxa_6_cZ.sum_lutc_input="datac";
// @12:264
  cycloneii_lcell_comb fifo_full_proc_fifo_full_proc_un2_ifull_2 (
	.combout(un2_ifull_2),
	.dataa(Q_internal[9]),
	.datab(Q_internal[8]),
	.datac(Q_internal[7]),
	.datad(un4_iempty_4)
);
defparam fifo_full_proc_fifo_full_proc_un2_ifull_2.lut_mask=16'h2000;
defparam fifo_full_proc_fifo_full_proc_un2_ifull_2.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_2 (
	.combout(un4_iempty_2),
	.dataa(Q_internal[8]),
	.datab(Q_internal[9]),
	.datac(Q_internal[7]),
	.datad(un4_iempty_4)
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_2.lut_mask=16'h0100;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO_4 (
	.combout(I_3_NE_i_0_g0_0),
	.dataa(write_addr[1]),
	.datab(write_addr[0]),
	.datac(read_addr_dup_6[0]),
	.datad(read_addr_dup_6[1])
);
defparam mem_34_G_5_RNO_4.lut_mask=16'h8241;
defparam mem_34_G_5_RNO_4.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO_5 (
	.combout(I_3_NE_i_0_g0_1),
	.dataa(write_addr[3]),
	.datab(write_addr[2]),
	.datac(read_addr_dup_6[2]),
	.datad(read_addr_dup_6[3])
);
defparam mem_34_G_5_RNO_5.lut_mask=16'h8241;
defparam mem_34_G_5_RNO_5.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO_0 (
	.combout(I_3_NE_i_0_g0_2),
	.dataa(write_addr[5]),
	.datab(write_addr[4]),
	.datac(read_addr_dup_6[4]),
	.datad(read_addr_dup_6[5])
);
defparam mem_34_G_5_RNO_0.lut_mask=16'h8241;
defparam mem_34_G_5_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO_1 (
	.combout(I_3_NE_i_0_g0_3),
	.dataa(write_addr[7]),
	.datab(write_addr[6]),
	.datac(read_addr_dup_6[6]),
	.datad(read_addr_dup_6[7])
);
defparam mem_34_G_5_RNO_1.lut_mask=16'h8241;
defparam mem_34_G_5_RNO_1.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty (
	.combout(un4_iempty),
	.dataa(Q_internal[4]),
	.datab(Q_internal[6]),
	.datac(un2_ifull_1_2),
	.datad(un4_iempty_2)
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty.lut_mask=16'hefff;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty.sum_lutc_input="datac";
// @12:264
  cycloneii_lcell_comb fifo_full_proc_fifo_full_proc_un2_ifull (
	.combout(un2_ifull),
	.dataa(Q_internal[4]),
	.datab(Q_internal[6]),
	.datac(un2_ifull_1_2),
	.datad(un2_ifull_2)
);
defparam fifo_full_proc_fifo_full_proc_un2_ifull.lut_mask=16'hefff;
defparam fifo_full_proc_fifo_full_proc_un2_ifull.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO_2 (
	.combout(I_3_NE_i_0_g0_4),
	.dataa(write_addr[8]),
	.datab(read_addr_dup_0_sqmuxa),
	.datac(un1_rd_en_combout_0[1]),
	.datad(I_3_NE_i_0_g0_0)
);
defparam mem_34_G_5_RNO_2.lut_mask=16'h9500;
defparam mem_34_G_5_RNO_2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO_3 (
	.combout(I_3_NE_i_0_g0_5),
	.dataa(write_addr[9]),
	.datab(read_addr_dup_0_sqmuxa),
	.datac(un1_rd_en_combout_0[0]),
	.datad(I_3_NE_i_0_g0_1)
);
defparam mem_34_G_5_RNO_3.lut_mask=16'h9500;
defparam mem_34_G_5_RNO_3.sum_lutc_input="datac";
// @12:119
  cycloneii_lcell_comb data_valid_proc_un25_rd_en (
	.combout(un25_rd_en),
	.dataa(fifo_a_rd_en),
	.datab(un4_iempty),
	.datac(VCC),
	.datad(VCC)
);
defparam data_valid_proc_un25_rd_en.lut_mask=16'h8888;
defparam data_valid_proc_un25_rd_en.sum_lutc_input="datac";
// @12:241
  cycloneii_lcell_comb count_proc_un34_wr_en_1 (
	.combout(un34_wr_en_1),
	.dataa(fifo_a_wr_en),
	.datab(un2_ifull),
	.datac(VCC),
	.datad(VCC)
);
defparam count_proc_un34_wr_en_1.lut_mask=16'h8888;
defparam count_proc_un34_wr_en_1.sum_lutc_input="datac";
// @12:146
  cycloneii_lcell_comb read_addr_dup_0_sqmuxa_cZ (
	.combout(read_addr_dup_0_sqmuxa),
	.dataa(read_addr_dup_0_sqmuxa_4),
	.datab(read_addr_dup_0_sqmuxa_5),
	.datac(read_addr_dup_0_sqmuxa_6),
	.datad(un25_rd_en)
);
defparam read_addr_dup_0_sqmuxa_cZ.lut_mask=16'h7fff;
defparam read_addr_dup_0_sqmuxa_cZ.sum_lutc_input="datac";
// @12:208
  cycloneii_lcell_comb write_addr_0_sqmuxa (
	.combout(write_addr_0_sqmuxa_i),
	.dataa(write_addr_0_sqmuxa_4),
	.datab(write_addr_0_sqmuxa_5),
	.datac(write_addr_0_sqmuxa_6),
	.datad(un34_wr_en_1)
);
defparam write_addr_0_sqmuxa.lut_mask=16'h7fff;
defparam write_addr_0_sqmuxa.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb count_proc_un34_wr_en_1_RNIK5842 (
	.combout(mem_3_0_0_g2_i),
	.dataa(mem_3_0_0_g2_4),
	.datab(mem_3_0_0_g2_5),
	.datac(mem_3_0_0_g2_6),
	.datad(un34_wr_en_1)
);
defparam count_proc_un34_wr_en_1_RNIK5842.lut_mask=16'h0100;
defparam count_proc_un34_wr_en_1_RNIK5842.sum_lutc_input="datac";
// @10:447
  cycloneii_lcell_comb un1_wr_en_1_0_ (
	.combout(un1_wr_en_1[0]),
	.dataa(un34_wr_en_0),
	.datab(un2_ifull),
	.datac(un4_iempty),
	.datad(un34_wr_en_1)
);
defparam un1_wr_en_1_0_.lut_mask=16'h80f7;
defparam un1_wr_en_1_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO (
	.combout(I_3_NE_i_0_g0),
	.dataa(I_3_NE_i_0_g0_2),
	.datab(I_3_NE_i_0_g0_3),
	.datac(I_3_NE_i_0_g0_4),
	.datad(I_3_NE_i_0_g0_5)
);
defparam mem_34_G_5_RNO.lut_mask=16'h8000;
defparam mem_34_G_5_RNO.sum_lutc_input="datac";
// @12:235
  cycloneii_lcell_comb un1_count27_RNIUEU (
	.cout(un1_count27_RNIUEU_cout),
	.dataa(un1_count27),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_count27_RNIUEU.lut_mask=16'h00aa;
defparam un1_count27_RNIUEU.sum_lutc_input="cin";
// @12:96
  altsyncram mem_34_I_1 (
	.wren_a(un2_ifull),
	.wren_b(GND),
	.data_a({fifo_a_data_in_7, fifo_a_data_in_6, fifo_a_data_in_5, fifo_a_data_in_4, 
   fifo_a_data_in_3, fifo_a_data_in_2, fifo_a_data_in_1, fifo_a_data_in_0}),
	.address_a({write_addr[9], write_addr[8], write_addr[7], write_addr[6], 
   write_addr[5], write_addr[4], write_addr[3], write_addr[2], write_addr[1], 
   write_addr[0]}),
	.address_b({read_addr_dup_6[9], read_addr_dup_6[8], read_addr_dup_6[7], 
   read_addr_dup_6[6], read_addr_dup_6[5], read_addr_dup_6[4], read_addr_dup_6[3], 
   read_addr_dup_6[2], read_addr_dup_6[1], read_addr_dup_6[0]}),
	.clock0(clk_100),
	.clock1(clk_100),
	.clocken0(fifo_a_wr_en),
	.clocken1(VCC),
	.aclr0(GND),
	.aclr1(GND),
	.q_b({DOUT_TMP[7], DOUT_TMP[6], DOUT_TMP[5], DOUT_TMP[4], DOUT_TMP[3], 
   DOUT_TMP[2], DOUT_TMP[1], DOUT_TMP[0]})
);
defparam mem_34_I_1.ram_block_type =  "AUTO";
defparam mem_34_I_1.read_during_write_mode_mixed_ports =  "DONT_CARE";
defparam mem_34_I_1.wrcontrol_wraddress_reg_b =  "CLOCK1";
defparam mem_34_I_1.numwords_b =  640;
defparam mem_34_I_1.widthad_b =  10;
defparam mem_34_I_1.width_b =  8;
defparam mem_34_I_1.outdata_reg_a =  "UNREGISTERED";
defparam mem_34_I_1.numwords_a =  640;
defparam mem_34_I_1.widthad_a =  10;
defparam mem_34_I_1.width_a =  8;
defparam mem_34_I_1.operation_mode =  "DUAL_PORT";
defparam mem_34_I_1.lpm_type =  "altsyncram";
defparam mem_34_I_1.intended_device_family =  "Cyclone II";
defparam mem_34_I_1.address_aclr_a =  "UNUSED";
defparam mem_34_I_1.outdata_aclr_a =  "UNUSED";
defparam mem_34_I_1.indata_aclr_a =  "UNUSED";
defparam mem_34_I_1.wrcontrol_aclr_a =  "UNUSED";
defparam mem_34_I_1.width_byteena_a =  1;
defparam mem_34_I_1.rdcontrol_reg_b =  "CLOCK1";
defparam mem_34_I_1.address_reg_b =  "CLOCK1";
defparam mem_34_I_1.outdata_reg_b =  "UNUSED";
defparam mem_34_I_1.rdcontrol_aclr_b =  "UNUSED";
defparam mem_34_I_1.indata_reg_b =  "UNUSED";
defparam mem_34_I_1.indata_aclr_b =  "UNUSED";
defparam mem_34_I_1.wrcontrol_aclr_b =  "UNUSED";
defparam mem_34_I_1.address_aclr_b =  "UNUSED";
defparam mem_34_I_1.width_byteena_b =  1;
defparam mem_34_I_1.byte_size =  9;
defparam mem_34_I_1.init_file =  "UNUSED";
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  restart_i_i_i = ~ restart_i_i;
  assign  read_addr_dup_0_sqmuxa_i = ~ read_addr_dup_0_sqmuxa;
  assign  write_addr_0_sqmuxa_i_i = ~ write_addr_0_sqmuxa_i;
endmodule /* general_fifoZ1_Symbol_Generator_Top_inst_fifo_A */

// VQM4.1+ 
module general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1 (
  dout_0,
  dout_1,
  dout_2,
  dout_3,
  dout_4,
  dout_5,
  dout_6,
  dout_7,
  fifo_b_data_in_0,
  fifo_b_data_in_1,
  fifo_b_data_in_2,
  fifo_b_data_in_3,
  fifo_b_data_in_4,
  fifo_b_data_in_5,
  fifo_b_data_in_6,
  fifo_b_data_in_7,
  fifo_b_wr_en,
  un4_iempty,
  dout_valid,
  fifo_b_rd_en,
  restart_i_i,
  sync_rst_out,
  clk_100
)
;
output dout_0 ;
output dout_1 ;
output dout_2 ;
output dout_3 ;
output dout_4 ;
output dout_5 ;
output dout_6 ;
output dout_7 ;
input fifo_b_data_in_0 ;
input fifo_b_data_in_1 ;
input fifo_b_data_in_2 ;
input fifo_b_data_in_3 ;
input fifo_b_data_in_4 ;
input fifo_b_data_in_5 ;
input fifo_b_data_in_6 ;
input fifo_b_data_in_7 ;
input fifo_b_wr_en ;
output un4_iempty ;
output dout_valid ;
input fifo_b_rd_en ;
input restart_i_i ;
input sync_rst_out ;
input clk_100 ;
wire dout_0 ;
wire dout_1 ;
wire dout_2 ;
wire dout_3 ;
wire dout_4 ;
wire dout_5 ;
wire dout_6 ;
wire dout_7 ;
wire fifo_b_data_in_0 ;
wire fifo_b_data_in_1 ;
wire fifo_b_data_in_2 ;
wire fifo_b_data_in_3 ;
wire fifo_b_data_in_4 ;
wire fifo_b_data_in_5 ;
wire fifo_b_data_in_6 ;
wire fifo_b_data_in_7 ;
wire fifo_b_wr_en ;
wire un4_iempty ;
wire dout_valid ;
wire fifo_b_rd_en ;
wire restart_i_i ;
wire sync_rst_out ;
wire clk_100 ;
wire [9:0] write_addr;
wire [9:0] read_addr;
wire [7:0] DOUT;
wire [7:0] DIN_REG1;
wire [9:0] Q_internal;
wire [9:0] qplus;
wire [9:1] cchain;
wire [0:0] un1_wr_en_1;
wire [9:0] un1_rd_en;
wire [9:9] un1_rd_en_cout_0;
wire [9:9] un1_rd_en_a_cout_0;
wire [8:2] un1_rd_en_cout_1;
wire [9:0] read_addr_dup_6;
wire [7:0] DOUT_TMP;
wire write_addr_c0_combout_1 ;
wire write_addr_0_sqmuxa_i ;
wire un34_wr_en_1 ;
wire write_addr_c1_combout_1 ;
wire write_addr_c2_combout_1 ;
wire write_addr_c3_combout_1 ;
wire write_addr_c4_combout_1 ;
wire write_addr_c5_combout_1 ;
wire write_addr_c6_combout_1 ;
wire write_addr_c7_combout_1 ;
wire write_addr_c8_combout_1 ;
wire write_addr_c9_combout_0 ;
wire read_addr_c0_combout_0 ;
wire read_addr_dup_0_sqmuxa ;
wire un25_rd_en ;
wire read_addr_c1_combout_0 ;
wire read_addr_c2_combout_0 ;
wire read_addr_c3_combout_0 ;
wire read_addr_c4_combout_0 ;
wire read_addr_c5_combout_0 ;
wire read_addr_c6_combout_0 ;
wire read_addr_c7_combout_0 ;
wire read_addr_c8_combout_0 ;
wire read_addr_c9_combout_0 ;
wire mem_31 ;
wire mem_3_0_0_g2_i ;
wire mem_27 ;
wire mem_23 ;
wire mem_19 ;
wire mem_15 ;
wire mem_11 ;
wire mem_7 ;
wire mem_3 ;
wire G_5 ;
wire I_3_NE_i_0_g0 ;
wire I_2 ;
wire un1_count27_RNIVEU_cout ;
wire write_addr_c0_cout_1 ;
wire write_addr_c1_cout_1 ;
wire write_addr_c2_cout_1 ;
wire write_addr_c3_cout_1 ;
wire write_addr_c4_cout_1 ;
wire write_addr_c5_cout_1 ;
wire write_addr_c6_cout_1 ;
wire write_addr_c7_cout_1 ;
wire write_addr_c8_cout_0 ;
wire read_addr_c0_cout_0 ;
wire VCC ;
wire read_addr_c1_cout_0 ;
wire read_addr_c2_cout_0 ;
wire read_addr_c3_cout_0 ;
wire read_addr_c4_cout_0 ;
wire read_addr_c5_cout_0 ;
wire read_addr_c6_cout_0 ;
wire read_addr_c7_cout_0 ;
wire read_addr_c8_cout_0 ;
wire I_4 ;
wire un4_iempty_4 ;
wire un34_wr_en_0 ;
wire mem_3_0_0_g2_4 ;
wire write_addr_0_sqmuxa_4 ;
wire read_addr_dup_0_sqmuxa_4 ;
wire I_3_6_0_0 ;
wire I_3_9_0_0 ;
wire un1_count27 ;
wire un2_ifull_1_2 ;
wire mem_3_0_0_g2_5 ;
wire mem_3_0_0_g2_6 ;
wire write_addr_0_sqmuxa_5 ;
wire write_addr_0_sqmuxa_6 ;
wire read_addr_dup_0_sqmuxa_5 ;
wire read_addr_dup_0_sqmuxa_6 ;
wire un2_ifull_2 ;
wire un4_iempty_2 ;
wire I_3_NE_i_0_g0_0 ;
wire I_3_NE_i_0_g0_1 ;
wire I_3_NE_i_0_g0_2 ;
wire un2_ifull ;
wire I_3_NE_i_0_g0_4 ;
wire I_3_NE_i_0_g0_6 ;
wire GND ;
wire sync_rst_out_i ;
wire restart_i_i_i ;
wire read_addr_dup_0_sqmuxa_i ;
wire write_addr_0_sqmuxa_i_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @12:198
  cycloneii_lcell_ff write_addr_0_ (
	.regout(write_addr[0]),
	.datain(write_addr_c0_combout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_1_ (
	.regout(write_addr[1]),
	.datain(write_addr_c1_combout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_2_ (
	.regout(write_addr[2]),
	.datain(write_addr_c2_combout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_3_ (
	.regout(write_addr[3]),
	.datain(write_addr_c3_combout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_4_ (
	.regout(write_addr[4]),
	.datain(write_addr_c4_combout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_5_ (
	.regout(write_addr[5]),
	.datain(write_addr_c5_combout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_6_ (
	.regout(write_addr[6]),
	.datain(write_addr_c6_combout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_7_ (
	.regout(write_addr[7]),
	.datain(write_addr_c7_combout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_8_ (
	.regout(write_addr[8]),
	.datain(write_addr_c8_combout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_9_ (
	.regout(write_addr[9]),
	.datain(write_addr_c9_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un34_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff read_addr_0_ (
	.regout(read_addr[0]),
	.datain(read_addr_c0_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_1_ (
	.regout(read_addr[1]),
	.datain(read_addr_c1_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_2_ (
	.regout(read_addr[2]),
	.datain(read_addr_c2_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_3_ (
	.regout(read_addr[3]),
	.datain(read_addr_c3_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_4_ (
	.regout(read_addr[4]),
	.datain(read_addr_c4_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_5_ (
	.regout(read_addr[5]),
	.datain(read_addr_c5_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_6_ (
	.regout(read_addr[6]),
	.datain(read_addr_c6_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_7_ (
	.regout(read_addr[7]),
	.datain(read_addr_c7_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_8_ (
	.regout(read_addr[8]),
	.datain(read_addr_c8_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_9_ (
	.regout(read_addr[9]),
	.datain(read_addr_c9_combout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un25_rd_en)
);
  cycloneii_lcell_ff mem_31_Z (
	.regout(mem_31),
	.datain(fifo_b_data_in_7),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_27_Z (
	.regout(mem_27),
	.datain(fifo_b_data_in_6),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_23_Z (
	.regout(mem_23),
	.datain(fifo_b_data_in_5),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_19_Z (
	.regout(mem_19),
	.datain(fifo_b_data_in_4),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_15_Z (
	.regout(mem_15),
	.datain(fifo_b_data_in_3),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_11_Z (
	.regout(mem_11),
	.datain(fifo_b_data_in_2),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_7_Z (
	.regout(mem_7),
	.datain(fifo_b_data_in_1),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_3_Z (
	.regout(mem_3),
	.datain(fifo_b_data_in_0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff dout_7_ (
	.regout(dout_7),
	.datain(DOUT[7]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_31),
	.ena(fifo_b_rd_en)
);
  cycloneii_lcell_ff dout_6_ (
	.regout(dout_6),
	.datain(DOUT[6]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_27),
	.ena(fifo_b_rd_en)
);
  cycloneii_lcell_ff dout_5_ (
	.regout(dout_5),
	.datain(DOUT[5]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_23),
	.ena(fifo_b_rd_en)
);
  cycloneii_lcell_ff dout_4_ (
	.regout(dout_4),
	.datain(DOUT[4]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_19),
	.ena(fifo_b_rd_en)
);
  cycloneii_lcell_ff dout_3_ (
	.regout(dout_3),
	.datain(DOUT[3]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_15),
	.ena(fifo_b_rd_en)
);
  cycloneii_lcell_ff dout_2_ (
	.regout(dout_2),
	.datain(DOUT[2]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_11),
	.ena(fifo_b_rd_en)
);
  cycloneii_lcell_ff dout_1_ (
	.regout(dout_1),
	.datain(DOUT[1]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_7),
	.ena(fifo_b_rd_en)
);
  cycloneii_lcell_ff dout_0_ (
	.regout(dout_0),
	.datain(DOUT[0]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_3),
	.ena(fifo_b_rd_en)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_7_ (
	.regout(DIN_REG1[7]),
	.datain(fifo_b_data_in_7),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_6_ (
	.regout(DIN_REG1[6]),
	.datain(fifo_b_data_in_6),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_5_ (
	.regout(DIN_REG1[5]),
	.datain(fifo_b_data_in_5),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_4_ (
	.regout(DIN_REG1[4]),
	.datain(fifo_b_data_in_4),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_3_ (
	.regout(DIN_REG1[3]),
	.datain(fifo_b_data_in_3),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_2_ (
	.regout(DIN_REG1[2]),
	.datain(fifo_b_data_in_2),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_1_ (
	.regout(DIN_REG1[1]),
	.datain(fifo_b_data_in_1),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_0_ (
	.regout(DIN_REG1[0]),
	.datain(fifo_b_data_in_0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_G_5 (
	.regout(G_5),
	.datain(I_3_NE_i_0_g0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_I_2 (
	.regout(I_2),
	.datain(un34_wr_en_1),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_9_count_reg_Q_internal_9_ (
	.regout(Q_internal[9]),
	.datain(qplus[9]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_8_count_reg_Q_internal_8_ (
	.regout(Q_internal[8]),
	.datain(qplus[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_7_count_reg_Q_internal_7_ (
	.regout(Q_internal[7]),
	.datain(qplus[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_6_count_reg_Q_internal_6_ (
	.regout(Q_internal[6]),
	.datain(qplus[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_5_count_reg_Q_internal_5_ (
	.regout(Q_internal[5]),
	.datain(qplus[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_4_count_reg_Q_internal_4_ (
	.regout(Q_internal[4]),
	.datain(qplus[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_3_count_reg_Q_internal_3_ (
	.regout(Q_internal[3]),
	.datain(qplus[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_2_count_reg_Q_internal_2_ (
	.regout(Q_internal[2]),
	.datain(qplus[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_1_count_reg_Q_internal_1_ (
	.regout(Q_internal[1]),
	.datain(qplus[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_0_count_reg_Q_internal_0_ (
	.regout(Q_internal[0]),
	.datain(qplus[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:116
  cycloneii_lcell_ff dout_valid_Z (
	.regout(dout_valid),
	.datain(un25_rd_en),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_comb genCntr_3_count_reg_Q_internal_RNIBA8L_3_ (
	.combout(qplus[3]),
	.cout(cchain[4]),
	.dataa(Q_internal[3]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[3])
);
defparam genCntr_3_count_reg_Q_internal_RNIBA8L_3_.lut_mask=16'h96e8;
defparam genCntr_3_count_reg_Q_internal_RNIBA8L_3_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_8_count_reg_Q_internal_RNIVFNE1_8_ (
	.combout(qplus[8]),
	.cout(cchain[9]),
	.dataa(Q_internal[8]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[8])
);
defparam genCntr_8_count_reg_Q_internal_RNIVFNE1_8_.lut_mask=16'h96e8;
defparam genCntr_8_count_reg_Q_internal_RNIVFNE1_8_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_0_count_reg_Q_internal_RNINN06_0_ (
	.combout(qplus[0]),
	.cout(cchain[1]),
	.dataa(Q_internal[0]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_count27_RNIVEU_cout)
);
defparam genCntr_0_count_reg_Q_internal_RNINN06_0_.lut_mask=16'h96e8;
defparam genCntr_0_count_reg_Q_internal_RNINN06_0_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_7_count_reg_Q_internal_RNIN6K91_7_ (
	.combout(qplus[7]),
	.cout(cchain[8]),
	.dataa(Q_internal[7]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[7])
);
defparam genCntr_7_count_reg_Q_internal_RNIN6K91_7_.lut_mask=16'h96e8;
defparam genCntr_7_count_reg_Q_internal_RNIN6K91_7_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_5_count_reg_Q_internal_RNID0EV_5_ (
	.combout(qplus[5]),
	.cout(cchain[6]),
	.dataa(Q_internal[5]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[5])
);
defparam genCntr_5_count_reg_Q_internal_RNID0EV_5_.lut_mask=16'h96e8;
defparam genCntr_5_count_reg_Q_internal_RNID0EV_5_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_9_count_reg_Q_internal_RNO_9_ (
	.combout(qplus[9]),
	.dataa(Q_internal[9]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[9])
);
defparam genCntr_9_count_reg_Q_internal_RNO_9_.lut_mask=16'h9696;
defparam genCntr_9_count_reg_Q_internal_RNO_9_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_4_count_reg_Q_internal_RNIB3BQ_4_ (
	.combout(qplus[4]),
	.cout(cchain[5]),
	.dataa(Q_internal[4]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[4])
);
defparam genCntr_4_count_reg_Q_internal_RNIB3BQ_4_.lut_mask=16'h96e8;
defparam genCntr_4_count_reg_Q_internal_RNIB3BQ_4_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_2_count_reg_Q_internal_RNIDL5G_2_ (
	.combout(qplus[2]),
	.cout(cchain[3]),
	.dataa(Q_internal[2]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[2])
);
defparam genCntr_2_count_reg_Q_internal_RNIDL5G_2_.lut_mask=16'h96e8;
defparam genCntr_2_count_reg_Q_internal_RNIDL5G_2_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_6_count_reg_Q_internal_RNIH1H41_6_ (
	.combout(qplus[6]),
	.cout(cchain[7]),
	.dataa(Q_internal[6]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[6])
);
defparam genCntr_6_count_reg_Q_internal_RNIH1H41_6_.lut_mask=16'h96e8;
defparam genCntr_6_count_reg_Q_internal_RNIH1H41_6_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_1_count_reg_Q_internal_RNIH43B_1_ (
	.combout(qplus[1]),
	.cout(cchain[2]),
	.dataa(Q_internal[1]),
	.datab(un1_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[1])
);
defparam genCntr_1_count_reg_Q_internal_RNIH43B_1_.lut_mask=16'h96e8;
defparam genCntr_1_count_reg_Q_internal_RNIH43B_1_.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c0 (
	.combout(write_addr_c0_combout_1),
	.cout(write_addr_c0_cout_1),
	.dataa(write_addr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam write_addr_c0.lut_mask=16'h6688;
defparam write_addr_c0.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c1 (
	.combout(write_addr_c1_combout_1),
	.cout(write_addr_c1_cout_1),
	.dataa(write_addr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c0_cout_1)
);
defparam write_addr_c1.lut_mask=16'h5aa0;
defparam write_addr_c1.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c2 (
	.combout(write_addr_c2_combout_1),
	.cout(write_addr_c2_cout_1),
	.dataa(write_addr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c1_cout_1)
);
defparam write_addr_c2.lut_mask=16'h5aa0;
defparam write_addr_c2.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c3 (
	.combout(write_addr_c3_combout_1),
	.cout(write_addr_c3_cout_1),
	.dataa(write_addr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c2_cout_1)
);
defparam write_addr_c3.lut_mask=16'h5aa0;
defparam write_addr_c3.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c4 (
	.combout(write_addr_c4_combout_1),
	.cout(write_addr_c4_cout_1),
	.dataa(write_addr[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c3_cout_1)
);
defparam write_addr_c4.lut_mask=16'h5aa0;
defparam write_addr_c4.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c5 (
	.combout(write_addr_c5_combout_1),
	.cout(write_addr_c5_cout_1),
	.dataa(write_addr[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c4_cout_1)
);
defparam write_addr_c5.lut_mask=16'h5aa0;
defparam write_addr_c5.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c6 (
	.combout(write_addr_c6_combout_1),
	.cout(write_addr_c6_cout_1),
	.dataa(write_addr[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c5_cout_1)
);
defparam write_addr_c6.lut_mask=16'h5aa0;
defparam write_addr_c6.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c7 (
	.combout(write_addr_c7_combout_1),
	.cout(write_addr_c7_cout_1),
	.dataa(write_addr[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c6_cout_1)
);
defparam write_addr_c7.lut_mask=16'h5aa0;
defparam write_addr_c7.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c8 (
	.combout(write_addr_c8_combout_1),
	.cout(write_addr_c8_cout_0),
	.dataa(write_addr[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c7_cout_1)
);
defparam write_addr_c8.lut_mask=16'h5aa0;
defparam write_addr_c8.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c9 (
	.combout(write_addr_c9_combout_0),
	.dataa(write_addr[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c8_cout_0)
);
defparam write_addr_c9.lut_mask=16'h5a5a;
defparam write_addr_c9.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c0 (
	.combout(read_addr_c0_combout_0),
	.cout(read_addr_c0_cout_0),
	.dataa(read_addr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_c0.lut_mask=16'h6688;
defparam read_addr_c0.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c1 (
	.combout(read_addr_c1_combout_0),
	.cout(read_addr_c1_cout_0),
	.dataa(read_addr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c0_cout_0)
);
defparam read_addr_c1.lut_mask=16'h5aa0;
defparam read_addr_c1.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c2 (
	.combout(read_addr_c2_combout_0),
	.cout(read_addr_c2_cout_0),
	.dataa(read_addr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c1_cout_0)
);
defparam read_addr_c2.lut_mask=16'h5aa0;
defparam read_addr_c2.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c3 (
	.combout(read_addr_c3_combout_0),
	.cout(read_addr_c3_cout_0),
	.dataa(read_addr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c2_cout_0)
);
defparam read_addr_c3.lut_mask=16'h5aa0;
defparam read_addr_c3.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c4 (
	.combout(read_addr_c4_combout_0),
	.cout(read_addr_c4_cout_0),
	.dataa(read_addr[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c3_cout_0)
);
defparam read_addr_c4.lut_mask=16'h5aa0;
defparam read_addr_c4.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c5 (
	.combout(read_addr_c5_combout_0),
	.cout(read_addr_c5_cout_0),
	.dataa(read_addr[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c4_cout_0)
);
defparam read_addr_c5.lut_mask=16'h5aa0;
defparam read_addr_c5.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c6 (
	.combout(read_addr_c6_combout_0),
	.cout(read_addr_c6_cout_0),
	.dataa(read_addr[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c5_cout_0)
);
defparam read_addr_c6.lut_mask=16'h5aa0;
defparam read_addr_c6.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c7 (
	.combout(read_addr_c7_combout_0),
	.cout(read_addr_c7_cout_0),
	.dataa(read_addr[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c6_cout_0)
);
defparam read_addr_c7.lut_mask=16'h5aa0;
defparam read_addr_c7.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c8 (
	.combout(read_addr_c8_combout_0),
	.cout(read_addr_c8_cout_0),
	.dataa(read_addr[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c7_cout_0)
);
defparam read_addr_c8.lut_mask=16'h5aa0;
defparam read_addr_c8.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c9 (
	.combout(read_addr_c9_combout_0),
	.dataa(read_addr[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c8_cout_0)
);
defparam read_addr_c9.lut_mask=16'h5a5a;
defparam read_addr_c9.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_9_ (
	.combout(un1_rd_en[9]),
	.cout(un1_rd_en_cout_0[9]),
	.dataa(read_addr[0]),
	.datab(un25_rd_en),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_rd_en_9_.lut_mask=16'h6688;
defparam un1_rd_en_9_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_a_9_ (
	.cout(un1_rd_en_a_cout_0[9]),
	.dataa(read_addr[0]),
	.datab(un25_rd_en),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_rd_en_a_9_.lut_mask=16'h0088;
defparam un1_rd_en_a_9_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_8_ (
	.combout(un1_rd_en[8]),
	.cout(un1_rd_en_cout_1[8]),
	.dataa(read_addr[1]),
	.datab(read_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_a_cout_0[9])
);
defparam un1_rd_en_8_.lut_mask=16'h5a80;
defparam un1_rd_en_8_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_7_ (
	.combout(un1_rd_en[7]),
	.cout(un1_rd_en_cout_1[7]),
	.dataa(read_addr[1]),
	.datab(read_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_0[9])
);
defparam un1_rd_en_7_.lut_mask=16'h6c80;
defparam un1_rd_en_7_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_6_ (
	.combout(un1_rd_en[6]),
	.cout(un1_rd_en_cout_1[6]),
	.dataa(read_addr[3]),
	.datab(read_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_1[8])
);
defparam un1_rd_en_6_.lut_mask=16'h5a80;
defparam un1_rd_en_6_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_5_ (
	.combout(un1_rd_en[5]),
	.cout(un1_rd_en_cout_1[5]),
	.dataa(read_addr[3]),
	.datab(read_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_1[7])
);
defparam un1_rd_en_5_.lut_mask=16'h6c80;
defparam un1_rd_en_5_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_4_ (
	.combout(un1_rd_en[4]),
	.cout(un1_rd_en_cout_1[4]),
	.dataa(read_addr[5]),
	.datab(read_addr[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_1[6])
);
defparam un1_rd_en_4_.lut_mask=16'h5a80;
defparam un1_rd_en_4_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_3_ (
	.combout(un1_rd_en[3]),
	.cout(un1_rd_en_cout_1[3]),
	.dataa(read_addr[5]),
	.datab(read_addr[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_1[5])
);
defparam un1_rd_en_3_.lut_mask=16'h6c80;
defparam un1_rd_en_3_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_2_ (
	.combout(un1_rd_en[2]),
	.cout(un1_rd_en_cout_1[2]),
	.dataa(read_addr[7]),
	.datab(read_addr[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_1[4])
);
defparam un1_rd_en_2_.lut_mask=16'h5a80;
defparam un1_rd_en_2_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_1_ (
	.combout(un1_rd_en[1]),
	.dataa(read_addr[7]),
	.datab(read_addr[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_1[3])
);
defparam un1_rd_en_1_.lut_mask=16'h6c6c;
defparam un1_rd_en_1_.sum_lutc_input="cin";
// @12:149
  cycloneii_lcell_comb un1_rd_en_0_ (
	.combout(un1_rd_en[0]),
	.dataa(read_addr[9]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_rd_en_cout_1[2])
);
defparam un1_rd_en_0_.lut_mask=16'h5a5a;
defparam un1_rd_en_0_.sum_lutc_input="cin";
// @12:96
  cycloneii_lcell_comb mem_34_G_5_RNI7N1B (
	.combout(I_4),
	.dataa(G_5),
	.datab(I_2),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_34_G_5_RNI7N1B.lut_mask=16'h8888;
defparam mem_34_G_5_RNI7N1B.sum_lutc_input="datac";
// @12:119
  cycloneii_lcell_comb data_valid_proc_un25_rd_en (
	.combout(un25_rd_en),
	.dataa(fifo_b_rd_en),
	.datab(un4_iempty),
	.datac(VCC),
	.datad(VCC)
);
defparam data_valid_proc_un25_rd_en.lut_mask=16'h2222;
defparam data_valid_proc_un25_rd_en.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_0_ (
	.combout(read_addr_dup_6[0]),
	.dataa(un1_rd_en[9]),
	.datab(read_addr_dup_0_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_0_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_0_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_1_ (
	.combout(read_addr_dup_6[1]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_1_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_1_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_2_ (
	.combout(read_addr_dup_6[2]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_2_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_2_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_3_ (
	.combout(read_addr_dup_6[3]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_3_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_3_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_4_ (
	.combout(read_addr_dup_6[4]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_4_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_4_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_5_ (
	.combout(read_addr_dup_6[5]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_5_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_5_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_6_ (
	.combout(read_addr_dup_6[6]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_6_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_6_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_7_ (
	.combout(read_addr_dup_6[7]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_7_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_7_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_8_ (
	.combout(read_addr_dup_6[8]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_8_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_8_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_9_ (
	.combout(read_addr_dup_6[9]),
	.dataa(read_addr_dup_0_sqmuxa),
	.datab(un1_rd_en[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_9_.lut_mask=16'h8888;
defparam read_addr_dup_proc_read_addr_dup_6_9_.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_4 (
	.combout(un4_iempty_4),
	.dataa(Q_internal[1]),
	.datab(Q_internal[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_4.lut_mask=16'h1111;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_4.sum_lutc_input="datac";
// @12:241
  cycloneii_lcell_comb count_proc_un34_wr_en_0 (
	.combout(un34_wr_en_0),
	.dataa(fifo_b_wr_en),
	.datab(fifo_b_rd_en),
	.datac(VCC),
	.datad(VCC)
);
defparam count_proc_un34_wr_en_0.lut_mask=16'h8888;
defparam count_proc_un34_wr_en_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb write_addr_RNIVDBD_1_ (
	.combout(mem_3_0_0_g2_4),
	.dataa(write_addr[4]),
	.datab(write_addr[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam write_addr_RNIVDBD_1_.lut_mask=16'heeee;
defparam write_addr_RNIVDBD_1_.sum_lutc_input="datac";
// @12:208
  cycloneii_lcell_comb write_addr_0_sqmuxa_4_cZ (
	.combout(write_addr_0_sqmuxa_4),
	.dataa(write_addr[9]),
	.datab(write_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam write_addr_0_sqmuxa_4_cZ.lut_mask=16'h8888;
defparam write_addr_0_sqmuxa_4_cZ.sum_lutc_input="datac";
// @12:146
  cycloneii_lcell_comb read_addr_dup_0_sqmuxa_4_cZ (
	.combout(read_addr_dup_0_sqmuxa_4),
	.dataa(read_addr[3]),
	.datab(read_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_0_sqmuxa_4_cZ.lut_mask=16'h8888;
defparam read_addr_dup_0_sqmuxa_4_cZ.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIFHVL_0_ (
	.combout(DOUT[0]),
	.dataa(DIN_REG1[0]),
	.datab(I_4),
	.datac(DOUT_TMP[0]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIFHVL_0_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIFHVL_0_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIGHVL_1_ (
	.combout(DOUT[1]),
	.dataa(DIN_REG1[1]),
	.datab(I_4),
	.datac(DOUT_TMP[1]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIGHVL_1_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIGHVL_1_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIHHVL_2_ (
	.combout(DOUT[2]),
	.dataa(DIN_REG1[2]),
	.datab(I_4),
	.datac(DOUT_TMP[2]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIHHVL_2_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIHHVL_2_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIIHVL_3_ (
	.combout(DOUT[3]),
	.dataa(DIN_REG1[3]),
	.datab(I_4),
	.datac(DOUT_TMP[3]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIIHVL_3_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIIHVL_3_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIJHVL_4_ (
	.combout(DOUT[4]),
	.dataa(DIN_REG1[4]),
	.datab(I_4),
	.datac(DOUT_TMP[4]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIJHVL_4_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIJHVL_4_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIKHVL_5_ (
	.combout(DOUT[5]),
	.dataa(DIN_REG1[5]),
	.datab(I_4),
	.datac(DOUT_TMP[5]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIKHVL_5_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIKHVL_5_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNILHVL_6_ (
	.combout(DOUT[6]),
	.dataa(DIN_REG1[6]),
	.datab(I_4),
	.datac(DOUT_TMP[6]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNILHVL_6_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNILHVL_6_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_DIN_REG1_RNIMHVL_7_ (
	.combout(DOUT[7]),
	.dataa(DIN_REG1[7]),
	.datab(I_4),
	.datac(DOUT_TMP[7]),
	.datad(VCC)
);
defparam mem_34_DIN_REG1_RNIMHVL_7_.lut_mask=16'hb8b8;
defparam mem_34_DIN_REG1_RNIMHVL_7_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_G_5_RNO_5 (
	.combout(I_3_6_0_0),
	.dataa(write_addr[6]),
	.datab(read_addr_dup_0_sqmuxa),
	.datac(un1_rd_en[3]),
	.datad(VCC)
);
defparam mem_34_G_5_RNO_5.lut_mask=16'h6a6a;
defparam mem_34_G_5_RNO_5.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_G_5_RNO_0 (
	.combout(I_3_9_0_0),
	.dataa(write_addr[9]),
	.datab(read_addr_dup_0_sqmuxa),
	.datac(un1_rd_en[0]),
	.datad(VCC)
);
defparam mem_34_G_5_RNO_0.lut_mask=16'h6a6a;
defparam mem_34_G_5_RNO_0.sum_lutc_input="datac";
// @12:241
  cycloneii_lcell_comb un1_count27_cZ (
	.combout(un1_count27),
	.dataa(fifo_b_rd_en),
	.datab(un4_iempty),
	.datac(un34_wr_en_1),
	.datad(VCC)
);
defparam un1_count27_cZ.lut_mask=16'hfdfd;
defparam un1_count27_cZ.sum_lutc_input="datac";
// @12:264
  cycloneii_lcell_comb fifo_full_proc_fifo_full_proc_un2_ifull_1_2 (
	.combout(un2_ifull_1_2),
	.dataa(Q_internal[2]),
	.datab(Q_internal[5]),
	.datac(Q_internal[3]),
	.datad(VCC)
);
defparam fifo_full_proc_fifo_full_proc_un2_ifull_1_2.lut_mask=16'h0101;
defparam fifo_full_proc_fifo_full_proc_un2_ifull_1_2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb write_addr_RNI70OQ_0_ (
	.combout(mem_3_0_0_g2_5),
	.dataa(write_addr[8]),
	.datab(write_addr[9]),
	.datac(write_addr[0]),
	.datad(write_addr[2])
);
defparam write_addr_RNI70OQ_0_.lut_mask=16'hfffe;
defparam write_addr_RNI70OQ_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb write_addr_RNI98OQ_3_ (
	.combout(mem_3_0_0_g2_6),
	.dataa(write_addr[3]),
	.datab(write_addr[7]),
	.datac(write_addr[5]),
	.datad(write_addr[6])
);
defparam write_addr_RNI98OQ_3_.lut_mask=16'hfffe;
defparam write_addr_RNI98OQ_3_.sum_lutc_input="datac";
// @12:208
  cycloneii_lcell_comb write_addr_0_sqmuxa_5_cZ (
	.combout(write_addr_0_sqmuxa_5),
	.dataa(write_addr[3]),
	.datab(write_addr[4]),
	.datac(write_addr[1]),
	.datad(write_addr[2])
);
defparam write_addr_0_sqmuxa_5_cZ.lut_mask=16'h8000;
defparam write_addr_0_sqmuxa_5_cZ.sum_lutc_input="datac";
// @12:208
  cycloneii_lcell_comb write_addr_0_sqmuxa_6_cZ (
	.combout(write_addr_0_sqmuxa_6),
	.dataa(write_addr[6]),
	.datab(write_addr[7]),
	.datac(write_addr[5]),
	.datad(write_addr[8])
);
defparam write_addr_0_sqmuxa_6_cZ.lut_mask=16'h0020;
defparam write_addr_0_sqmuxa_6_cZ.sum_lutc_input="datac";
// @12:146
  cycloneii_lcell_comb read_addr_dup_0_sqmuxa_5_cZ (
	.combout(read_addr_dup_0_sqmuxa_5),
	.dataa(read_addr[4]),
	.datab(read_addr[6]),
	.datac(read_addr[2]),
	.datad(read_addr[5])
);
defparam read_addr_dup_0_sqmuxa_5_cZ.lut_mask=16'h8000;
defparam read_addr_dup_0_sqmuxa_5_cZ.sum_lutc_input="datac";
// @12:146
  cycloneii_lcell_comb read_addr_dup_0_sqmuxa_6_cZ (
	.combout(read_addr_dup_0_sqmuxa_6),
	.dataa(read_addr[1]),
	.datab(read_addr[7]),
	.datac(read_addr[9]),
	.datad(read_addr[8])
);
defparam read_addr_dup_0_sqmuxa_6_cZ.lut_mask=16'h0020;
defparam read_addr_dup_0_sqmuxa_6_cZ.sum_lutc_input="datac";
// @12:264
  cycloneii_lcell_comb fifo_full_proc_fifo_full_proc_un2_ifull_2 (
	.combout(un2_ifull_2),
	.dataa(Q_internal[9]),
	.datab(Q_internal[8]),
	.datac(Q_internal[7]),
	.datad(un4_iempty_4)
);
defparam fifo_full_proc_fifo_full_proc_un2_ifull_2.lut_mask=16'h2000;
defparam fifo_full_proc_fifo_full_proc_un2_ifull_2.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_2 (
	.combout(un4_iempty_2),
	.dataa(Q_internal[8]),
	.datab(Q_internal[9]),
	.datac(Q_internal[7]),
	.datad(un4_iempty_4)
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_2.lut_mask=16'h0100;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty_2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO_4 (
	.combout(I_3_NE_i_0_g0_0),
	.dataa(write_addr[1]),
	.datab(write_addr[0]),
	.datac(read_addr_dup_6[0]),
	.datad(read_addr_dup_6[1])
);
defparam mem_34_G_5_RNO_4.lut_mask=16'h8241;
defparam mem_34_G_5_RNO_4.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO_1 (
	.combout(I_3_NE_i_0_g0_1),
	.dataa(write_addr[3]),
	.datab(write_addr[2]),
	.datac(read_addr_dup_6[2]),
	.datad(read_addr_dup_6[3])
);
defparam mem_34_G_5_RNO_1.lut_mask=16'h8241;
defparam mem_34_G_5_RNO_1.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO_6 (
	.combout(I_3_NE_i_0_g0_2),
	.dataa(write_addr[5]),
	.datab(write_addr[4]),
	.datac(read_addr_dup_6[4]),
	.datad(read_addr_dup_6[5])
);
defparam mem_34_G_5_RNO_6.lut_mask=16'h8241;
defparam mem_34_G_5_RNO_6.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty (
	.combout(un4_iempty),
	.dataa(Q_internal[4]),
	.datab(Q_internal[6]),
	.datac(un2_ifull_1_2),
	.datad(un4_iempty_2)
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty.lut_mask=16'h1000;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty.sum_lutc_input="datac";
// @12:264
  cycloneii_lcell_comb fifo_full_proc_fifo_full_proc_un2_ifull (
	.combout(un2_ifull),
	.dataa(Q_internal[4]),
	.datab(Q_internal[6]),
	.datac(un2_ifull_1_2),
	.datad(un2_ifull_2)
);
defparam fifo_full_proc_fifo_full_proc_un2_ifull.lut_mask=16'hefff;
defparam fifo_full_proc_fifo_full_proc_un2_ifull.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO_2 (
	.combout(I_3_NE_i_0_g0_4),
	.dataa(write_addr[8]),
	.datab(read_addr_dup_0_sqmuxa),
	.datac(un1_rd_en[1]),
	.datad(I_3_NE_i_0_g0_0)
);
defparam mem_34_G_5_RNO_2.lut_mask=16'h9500;
defparam mem_34_G_5_RNO_2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO_3 (
	.combout(I_3_NE_i_0_g0_6),
	.dataa(write_addr[7]),
	.datab(I_3_6_0_0),
	.datac(read_addr_dup_6[7]),
	.datad(I_3_NE_i_0_g0_2)
);
defparam mem_34_G_5_RNO_3.lut_mask=16'h2100;
defparam mem_34_G_5_RNO_3.sum_lutc_input="datac";
// @12:241
  cycloneii_lcell_comb count_proc_un34_wr_en_1 (
	.combout(un34_wr_en_1),
	.dataa(fifo_b_wr_en),
	.datab(un2_ifull),
	.datac(VCC),
	.datad(VCC)
);
defparam count_proc_un34_wr_en_1.lut_mask=16'h8888;
defparam count_proc_un34_wr_en_1.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb count_proc_un34_wr_en_1_RNIV5842 (
	.combout(mem_3_0_0_g2_i),
	.dataa(mem_3_0_0_g2_4),
	.datab(mem_3_0_0_g2_5),
	.datac(mem_3_0_0_g2_6),
	.datad(un34_wr_en_1)
);
defparam count_proc_un34_wr_en_1_RNIV5842.lut_mask=16'h0100;
defparam count_proc_un34_wr_en_1_RNIV5842.sum_lutc_input="datac";
// @12:208
  cycloneii_lcell_comb write_addr_0_sqmuxa (
	.combout(write_addr_0_sqmuxa_i),
	.dataa(write_addr_0_sqmuxa_4),
	.datab(write_addr_0_sqmuxa_5),
	.datac(write_addr_0_sqmuxa_6),
	.datad(un34_wr_en_1)
);
defparam write_addr_0_sqmuxa.lut_mask=16'h7fff;
defparam write_addr_0_sqmuxa.sum_lutc_input="datac";
// @12:146
  cycloneii_lcell_comb read_addr_dup_0_sqmuxa_cZ (
	.combout(read_addr_dup_0_sqmuxa),
	.dataa(read_addr_dup_0_sqmuxa_4),
	.datab(read_addr_dup_0_sqmuxa_5),
	.datac(read_addr_dup_0_sqmuxa_6),
	.datad(un25_rd_en)
);
defparam read_addr_dup_0_sqmuxa_cZ.lut_mask=16'h7fff;
defparam read_addr_dup_0_sqmuxa_cZ.sum_lutc_input="datac";
// @10:447
  cycloneii_lcell_comb un1_wr_en_1_0_ (
	.combout(un1_wr_en_1[0]),
	.dataa(un34_wr_en_0),
	.datab(un2_ifull),
	.datac(un4_iempty),
	.datad(un34_wr_en_1)
);
defparam un1_wr_en_1_0_.lut_mask=16'h087f;
defparam un1_wr_en_1_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO (
	.combout(I_3_NE_i_0_g0),
	.dataa(I_3_9_0_0),
	.datab(I_3_NE_i_0_g0_1),
	.datac(I_3_NE_i_0_g0_4),
	.datad(I_3_NE_i_0_g0_6)
);
defparam mem_34_G_5_RNO.lut_mask=16'h4000;
defparam mem_34_G_5_RNO.sum_lutc_input="datac";
// @12:235
  cycloneii_lcell_comb un1_count27_RNIVEU (
	.cout(un1_count27_RNIVEU_cout),
	.dataa(un1_count27),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_count27_RNIVEU.lut_mask=16'h00aa;
defparam un1_count27_RNIVEU.sum_lutc_input="cin";
// @12:96
  altsyncram mem_34_I_1 (
	.wren_a(un2_ifull),
	.wren_b(GND),
	.data_a({fifo_b_data_in_7, fifo_b_data_in_6, fifo_b_data_in_5, fifo_b_data_in_4, 
   fifo_b_data_in_3, fifo_b_data_in_2, fifo_b_data_in_1, fifo_b_data_in_0}),
	.address_a({write_addr[9], write_addr[8], write_addr[7], write_addr[6], 
   write_addr[5], write_addr[4], write_addr[3], write_addr[2], write_addr[1], 
   write_addr[0]}),
	.address_b({read_addr_dup_6[9], read_addr_dup_6[8], read_addr_dup_6[7], 
   read_addr_dup_6[6], read_addr_dup_6[5], read_addr_dup_6[4], read_addr_dup_6[3], 
   read_addr_dup_6[2], read_addr_dup_6[1], read_addr_dup_6[0]}),
	.clock0(clk_100),
	.clock1(clk_100),
	.clocken0(fifo_b_wr_en),
	.clocken1(VCC),
	.aclr0(GND),
	.aclr1(GND),
	.q_b({DOUT_TMP[7], DOUT_TMP[6], DOUT_TMP[5], DOUT_TMP[4], DOUT_TMP[3], 
   DOUT_TMP[2], DOUT_TMP[1], DOUT_TMP[0]})
);
defparam mem_34_I_1.ram_block_type =  "AUTO";
defparam mem_34_I_1.read_during_write_mode_mixed_ports =  "DONT_CARE";
defparam mem_34_I_1.wrcontrol_wraddress_reg_b =  "CLOCK1";
defparam mem_34_I_1.numwords_b =  640;
defparam mem_34_I_1.widthad_b =  10;
defparam mem_34_I_1.width_b =  8;
defparam mem_34_I_1.outdata_reg_a =  "UNREGISTERED";
defparam mem_34_I_1.numwords_a =  640;
defparam mem_34_I_1.widthad_a =  10;
defparam mem_34_I_1.width_a =  8;
defparam mem_34_I_1.operation_mode =  "DUAL_PORT";
defparam mem_34_I_1.lpm_type =  "altsyncram";
defparam mem_34_I_1.intended_device_family =  "Cyclone II";
defparam mem_34_I_1.address_aclr_a =  "UNUSED";
defparam mem_34_I_1.outdata_aclr_a =  "UNUSED";
defparam mem_34_I_1.indata_aclr_a =  "UNUSED";
defparam mem_34_I_1.wrcontrol_aclr_a =  "UNUSED";
defparam mem_34_I_1.width_byteena_a =  1;
defparam mem_34_I_1.rdcontrol_reg_b =  "CLOCK1";
defparam mem_34_I_1.address_reg_b =  "CLOCK1";
defparam mem_34_I_1.outdata_reg_b =  "UNUSED";
defparam mem_34_I_1.rdcontrol_aclr_b =  "UNUSED";
defparam mem_34_I_1.indata_reg_b =  "UNUSED";
defparam mem_34_I_1.indata_aclr_b =  "UNUSED";
defparam mem_34_I_1.wrcontrol_aclr_b =  "UNUSED";
defparam mem_34_I_1.address_aclr_b =  "UNUSED";
defparam mem_34_I_1.width_byteena_b =  1;
defparam mem_34_I_1.byte_size =  9;
defparam mem_34_I_1.init_file =  "UNUSED";
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  restart_i_i_i = ~ restart_i_i;
  assign  read_addr_dup_0_sqmuxa_i = ~ read_addr_dup_0_sqmuxa;
  assign  write_addr_0_sqmuxa_i_i = ~ write_addr_0_sqmuxa_i;
endmodule /* general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1 */

// VQM4.1+ 
module mux2 (
  dout_0_0,
  dout_0_1,
  dout_0_2,
  dout_0_3,
  dout_0_4,
  dout_0_5,
  dout_0_6,
  dout_0_7,
  dout_0,
  dout_1,
  dout_2,
  dout_3,
  dout_4,
  dout_5,
  dout_6,
  dout_7,
  mux_dout_0,
  mux_dout_1,
  mux_dout_2,
  mux_dout_3,
  mux_dout_4,
  mux_dout_5,
  mux_dout_6,
  mux_dout_7,
  mux_dout_valid,
  fifo_b_rd_en,
  dout_valid_0,
  dout_valid,
  fifo_a_rd_en,
  sync_rst_out,
  clk_100
)
;
input dout_0_0 ;
input dout_0_1 ;
input dout_0_2 ;
input dout_0_3 ;
input dout_0_4 ;
input dout_0_5 ;
input dout_0_6 ;
input dout_0_7 ;
input dout_0 ;
input dout_1 ;
input dout_2 ;
input dout_3 ;
input dout_4 ;
input dout_5 ;
input dout_6 ;
input dout_7 ;
output mux_dout_0 ;
output mux_dout_1 ;
output mux_dout_2 ;
output mux_dout_3 ;
output mux_dout_4 ;
output mux_dout_5 ;
output mux_dout_6 ;
output mux_dout_7 ;
output mux_dout_valid ;
input fifo_b_rd_en ;
input dout_valid_0 ;
input dout_valid ;
input fifo_a_rd_en ;
input sync_rst_out ;
input clk_100 ;
wire dout_0_0 ;
wire dout_0_1 ;
wire dout_0_2 ;
wire dout_0_3 ;
wire dout_0_4 ;
wire dout_0_5 ;
wire dout_0_6 ;
wire dout_0_7 ;
wire dout_0 ;
wire dout_1 ;
wire dout_2 ;
wire dout_3 ;
wire dout_4 ;
wire dout_5 ;
wire dout_6 ;
wire dout_7 ;
wire mux_dout_0 ;
wire mux_dout_1 ;
wire mux_dout_2 ;
wire mux_dout_3 ;
wire mux_dout_4 ;
wire mux_dout_5 ;
wire mux_dout_6 ;
wire mux_dout_7 ;
wire mux_dout_valid ;
wire fifo_b_rd_en ;
wire dout_valid_0 ;
wire dout_valid ;
wire fifo_a_rd_en ;
wire sync_rst_out ;
wire clk_100 ;
wire mux_dout_4_sn_m1_i ;
wire fifo_b_dout_valid_dd ;
wire fifo_b_dout_valid_d ;
wire fifo_a_dout_valid_dd ;
wire fifo_a_dout_valid_d ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
wire fifo_a_rd_en_i ;
wire mux_dout_4_sn_m1_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @9:87
  cycloneii_lcell_ff mux_dout_7_ (
	.regout(mux_dout_7),
	.datain(dout_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mux_dout_4_sn_m1_i_i),
	.sload(fifo_a_rd_en_i),
	.sdata(dout_0_7),
	.ena(VCC)
);
// @9:87
  cycloneii_lcell_ff mux_dout_6_ (
	.regout(mux_dout_6),
	.datain(dout_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mux_dout_4_sn_m1_i_i),
	.sload(fifo_a_rd_en_i),
	.sdata(dout_0_6),
	.ena(VCC)
);
// @9:87
  cycloneii_lcell_ff mux_dout_5_ (
	.regout(mux_dout_5),
	.datain(dout_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mux_dout_4_sn_m1_i_i),
	.sload(fifo_a_rd_en_i),
	.sdata(dout_0_5),
	.ena(VCC)
);
// @9:87
  cycloneii_lcell_ff mux_dout_4_ (
	.regout(mux_dout_4),
	.datain(dout_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mux_dout_4_sn_m1_i_i),
	.sload(fifo_a_rd_en_i),
	.sdata(dout_0_4),
	.ena(VCC)
);
// @9:87
  cycloneii_lcell_ff mux_dout_3_ (
	.regout(mux_dout_3),
	.datain(dout_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mux_dout_4_sn_m1_i_i),
	.sload(fifo_a_rd_en_i),
	.sdata(dout_0_3),
	.ena(VCC)
);
// @9:87
  cycloneii_lcell_ff mux_dout_2_ (
	.regout(mux_dout_2),
	.datain(dout_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mux_dout_4_sn_m1_i_i),
	.sload(fifo_a_rd_en_i),
	.sdata(dout_0_2),
	.ena(VCC)
);
// @9:87
  cycloneii_lcell_ff mux_dout_1_ (
	.regout(mux_dout_1),
	.datain(dout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mux_dout_4_sn_m1_i_i),
	.sload(fifo_a_rd_en_i),
	.sdata(dout_0_1),
	.ena(VCC)
);
// @9:87
  cycloneii_lcell_ff mux_dout_0_ (
	.regout(mux_dout_0),
	.datain(dout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(mux_dout_4_sn_m1_i_i),
	.sload(fifo_a_rd_en_i),
	.sdata(dout_0_0),
	.ena(VCC)
);
// @9:65
  cycloneii_lcell_ff fifo_b_dout_valid_dd_Z (
	.regout(fifo_b_dout_valid_dd),
	.datain(fifo_b_dout_valid_d),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @9:65
  cycloneii_lcell_ff fifo_a_dout_valid_dd_Z (
	.regout(fifo_a_dout_valid_dd),
	.datain(fifo_a_dout_valid_d),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @9:65
  cycloneii_lcell_ff fifo_b_dout_valid_d_Z (
	.regout(fifo_b_dout_valid_d),
	.datain(dout_valid),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @9:65
  cycloneii_lcell_ff fifo_a_dout_valid_d_Z (
	.regout(fifo_a_dout_valid_d),
	.datain(dout_valid_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @9:99
  cycloneii_lcell_comb mux_proc_mux_dout_4_sn_m1 (
	.combout(mux_dout_4_sn_m1_i),
	.dataa(fifo_b_rd_en),
	.datab(fifo_a_rd_en),
	.datac(VCC),
	.datad(VCC)
);
defparam mux_proc_mux_dout_4_sn_m1.lut_mask=16'heeee;
defparam mux_proc_mux_dout_4_sn_m1.sum_lutc_input="datac";
// @9:82
  cycloneii_lcell_comb mux_dout_valid_cZ (
	.combout(mux_dout_valid),
	.dataa(fifo_a_dout_valid_dd),
	.datab(fifo_b_dout_valid_dd),
	.datac(fifo_b_dout_valid_d),
	.datad(fifo_a_dout_valid_d)
);
defparam mux_dout_valid_cZ.lut_mask=16'hfffe;
defparam mux_dout_valid_cZ.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  fifo_a_rd_en_i = ~ fifo_a_rd_en;
  assign  mux_dout_4_sn_m1_i_i = ~ mux_dout_4_sn_m1_i;
endmodule /* mux2 */

// VQM4.1+ 
module Symbol_Generator_Top (
  mux_dout_7,
  mux_dout_6,
  mux_dout_5,
  mux_dout_4,
  mux_dout_3,
  mux_dout_2,
  mux_dout_1,
  mux_dout_0,
  sdram_addr_rd_1_17,
  sdram_addr_rd_1_16,
  sdram_addr_rd_1_15,
  sdram_addr_rd_1_14,
  sdram_addr_rd_1_13,
  sdram_addr_rd_1_12,
  sdram_addr_rd_1_11,
  sdram_addr_rd_1_10,
  sdram_addr_rd_1_9,
  sdram_addr_rd_1_8,
  sdram_addr_rd_1_7,
  sdram_addr_rd_1_6,
  sdram_addr_rd_1_5,
  sdram_addr_rd_1_4,
  sdram_addr_rd_1_3,
  sdram_addr_rd_1_2,
  sdram_addr_rd_1_1,
  sdram_addr_rd_1_0,
  wbm_gnt_i_0_0,
  rd_wbs_dat_o_7,
  rd_wbs_dat_o_3,
  rd_wbs_dat_o_1,
  rd_wbs_dat_o_2,
  rd_wbs_dat_o_5,
  rd_wbs_dat_o_6,
  rd_wbs_dat_o_0,
  rd_wbs_dat_o_4,
  reg_data_7,
  reg_data_6,
  reg_data_4,
  reg_data_2,
  reg_data_0,
  reg_data_i_RNIHNM7_0,
  reg_data_i_RNIFNM7_0,
  reg_data_i_RNIDNM7_0,
  mux_dout_valid,
  sdram_rd_en,
  req_ln_trig,
  we_internal,
  cur_st_tr19_0_a4_0_a2_0_g0_1,
  ack_o_sr,
  ack_o_sr_2_0_g0_1,
  rd_wbs_reg_cyc,
  d_m2_e_0,
  m35_m5,
  ic_wbs_adr_i_1_2_1_a4_0_a2,
  m18,
  m27,
  start_trigger_3,
  vsync_d2,
  start_trigger,
  start_trigger_1,
  vsync_i,
  restart_i_i,
  clk_100,
  sync_rst_out,
  din_ack
)
;
output mux_dout_7 ;
output mux_dout_6 ;
output mux_dout_5 ;
output mux_dout_4 ;
output mux_dout_3 ;
output mux_dout_2 ;
output mux_dout_1 ;
output mux_dout_0 ;
output sdram_addr_rd_1_17 ;
output sdram_addr_rd_1_16 ;
output sdram_addr_rd_1_15 ;
output sdram_addr_rd_1_14 ;
output sdram_addr_rd_1_13 ;
output sdram_addr_rd_1_12 ;
output sdram_addr_rd_1_11 ;
output sdram_addr_rd_1_10 ;
output sdram_addr_rd_1_9 ;
output sdram_addr_rd_1_8 ;
output sdram_addr_rd_1_7 ;
output sdram_addr_rd_1_6 ;
output sdram_addr_rd_1_5 ;
output sdram_addr_rd_1_4 ;
output sdram_addr_rd_1_3 ;
output sdram_addr_rd_1_2 ;
output sdram_addr_rd_1_1 ;
output sdram_addr_rd_1_0 ;
input wbm_gnt_i_0_0 ;
input rd_wbs_dat_o_7 ;
input rd_wbs_dat_o_3 ;
input rd_wbs_dat_o_1 ;
input rd_wbs_dat_o_2 ;
input rd_wbs_dat_o_5 ;
input rd_wbs_dat_o_6 ;
input rd_wbs_dat_o_0 ;
input rd_wbs_dat_o_4 ;
input reg_data_7 ;
input reg_data_6 ;
input reg_data_4 ;
input reg_data_2 ;
input reg_data_0 ;
input reg_data_i_RNIHNM7_0 ;
input reg_data_i_RNIFNM7_0 ;
input reg_data_i_RNIDNM7_0 ;
output mux_dout_valid ;
output sdram_rd_en ;
input req_ln_trig ;
input we_internal ;
input cur_st_tr19_0_a4_0_a2_0_g0_1 ;
input ack_o_sr ;
input ack_o_sr_2_0_g0_1 ;
input rd_wbs_reg_cyc ;
input d_m2_e_0 ;
input m35_m5 ;
input ic_wbs_adr_i_1_2_1_a4_0_a2 ;
input m18 ;
input m27 ;
output start_trigger_3 ;
input vsync_d2 ;
output start_trigger ;
output start_trigger_1 ;
input vsync_i ;
input restart_i_i ;
input clk_100 ;
input sync_rst_out ;
input din_ack ;
wire mux_dout_7 ;
wire mux_dout_6 ;
wire mux_dout_5 ;
wire mux_dout_4 ;
wire mux_dout_3 ;
wire mux_dout_2 ;
wire mux_dout_1 ;
wire mux_dout_0 ;
wire sdram_addr_rd_1_17 ;
wire sdram_addr_rd_1_16 ;
wire sdram_addr_rd_1_15 ;
wire sdram_addr_rd_1_14 ;
wire sdram_addr_rd_1_13 ;
wire sdram_addr_rd_1_12 ;
wire sdram_addr_rd_1_11 ;
wire sdram_addr_rd_1_10 ;
wire sdram_addr_rd_1_9 ;
wire sdram_addr_rd_1_8 ;
wire sdram_addr_rd_1_7 ;
wire sdram_addr_rd_1_6 ;
wire sdram_addr_rd_1_5 ;
wire sdram_addr_rd_1_4 ;
wire sdram_addr_rd_1_3 ;
wire sdram_addr_rd_1_2 ;
wire sdram_addr_rd_1_1 ;
wire sdram_addr_rd_1_0 ;
wire wbm_gnt_i_0_0 ;
wire rd_wbs_dat_o_7 ;
wire rd_wbs_dat_o_3 ;
wire rd_wbs_dat_o_1 ;
wire rd_wbs_dat_o_2 ;
wire rd_wbs_dat_o_5 ;
wire rd_wbs_dat_o_6 ;
wire rd_wbs_dat_o_0 ;
wire rd_wbs_dat_o_4 ;
wire reg_data_7 ;
wire reg_data_6 ;
wire reg_data_4 ;
wire reg_data_2 ;
wire reg_data_0 ;
wire reg_data_i_RNIHNM7_0 ;
wire reg_data_i_RNIFNM7_0 ;
wire reg_data_i_RNIDNM7_0 ;
wire mux_dout_valid ;
wire sdram_rd_en ;
wire req_ln_trig ;
wire we_internal ;
wire cur_st_tr19_0_a4_0_a2_0_g0_1 ;
wire ack_o_sr ;
wire ack_o_sr_2_0_g0_1 ;
wire rd_wbs_reg_cyc ;
wire d_m2_e_0 ;
wire m35_m5 ;
wire ic_wbs_adr_i_1_2_1_a4_0_a2 ;
wire m18 ;
wire m27 ;
wire start_trigger_3 ;
wire vsync_d2 ;
wire start_trigger ;
wire start_trigger_1 ;
wire vsync_i ;
wire restart_i_i ;
wire clk_100 ;
wire sync_rst_out ;
wire din_ack ;
wire [23:0] opcode;
wire [8:8] ram_addr_wr_i_0_RNIPDT;
wire [7:7] ram_addr_wr_i_0_RNIO9T;
wire [6:6] ram_addr_wr_i_0_RNIN5T;
wire [5:5] ram_addr_wr_i_0_RNIM1T;
wire [4:4] ram_addr_wr_i_0_RNILTS;
wire [3:3] ram_addr_wr_i_0_RNIKPS;
wire [2:2] ram_addr_wr_i_0_RNIJLS;
wire [1:1] ram_addr_wr_i_RNIBH25;
wire [0:0] ram_addr_wr_i_RNIAD25;
wire [8:2] ram_addr_wr_i_0;
wire [12:0] ram_data;
wire [8:0] ram_addr_rd;
wire [12:0] ram_data_out_0_and;
wire [12:0] ram_data_out_2;
wire [12:12] ram_data_out_3;
wire [7:0] fifo_b_data_in;
wire [7:0] fifo_a_data_in;
wire [7:0] dout;
wire [7:0] dout_0;
wire opu_wr_en ;
wire mng_en ;
wire ram_wr_en ;
wire ram_rd_en ;
wire un4_iempty ;
wire un4_iempty_0 ;
wire fifo_a_rd_en ;
wire fifo_b_wr_en ;
wire fifo_a_wr_en ;
wire fifo_b_rd_en ;
wire dout_valid ;
wire dout_valid_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @56:252
  opcode_unite opcode_unite_inst (
	.reg_data_i_RNIDNM7_0(reg_data_i_RNIDNM7_0),
	.reg_data_i_RNIFNM7_0(reg_data_i_RNIFNM7_0),
	.reg_data_i_RNIHNM7_0(reg_data_i_RNIHNM7_0),
	.reg_data_0(reg_data_0),
	.reg_data_2(reg_data_2),
	.reg_data_4(reg_data_4),
	.reg_data_6(reg_data_6),
	.reg_data_7(reg_data_7),
	.opcode_15(opcode[15]),
	.opcode_14(opcode[14]),
	.opcode_13(opcode[13]),
	.opcode_12(opcode[12]),
	.opcode_11(opcode[11]),
	.opcode_10(opcode[10]),
	.opcode_9(opcode[9]),
	.opcode_8(opcode[8]),
	.opcode_7(opcode[7]),
	.opcode_6(opcode[6]),
	.opcode_5(opcode[5]),
	.opcode_4(opcode[4]),
	.opcode_3(opcode[3]),
	.opcode_2(opcode[2]),
	.opcode_1(opcode[1]),
	.opcode_0(opcode[0]),
	.opcode_16(opcode[16]),
	.opcode_17(opcode[17]),
	.opcode_18(opcode[18]),
	.opcode_19(opcode[19]),
	.opcode_20(opcode[20]),
	.opcode_21(opcode[21]),
	.opcode_22(opcode[22]),
	.opcode_23(opcode[23]),
	.opu_wr_en(opu_wr_en),
	.din_ack(din_ack),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @56:264
  opcode_store opcode_store_inst (
	.ram_addr_wr_i_0_RNIPDT_0(ram_addr_wr_i_0_RNIPDT[8]),
	.ram_addr_wr_i_0_RNIO9T_0(ram_addr_wr_i_0_RNIO9T[7]),
	.ram_addr_wr_i_0_RNIN5T_0(ram_addr_wr_i_0_RNIN5T[6]),
	.ram_addr_wr_i_0_RNIM1T_0(ram_addr_wr_i_0_RNIM1T[5]),
	.ram_addr_wr_i_0_RNILTS_0(ram_addr_wr_i_0_RNILTS[4]),
	.ram_addr_wr_i_0_RNIKPS_0(ram_addr_wr_i_0_RNIKPS[3]),
	.ram_addr_wr_i_0_RNIJLS_0(ram_addr_wr_i_0_RNIJLS[2]),
	.ram_addr_wr_i_RNIBH25_0(ram_addr_wr_i_RNIBH25[1]),
	.ram_addr_wr_i_RNIAD25_0(ram_addr_wr_i_RNIAD25[0]),
	.ram_addr_wr_i_0_0(ram_addr_wr_i_0[2]),
	.ram_addr_wr_i_0_1(ram_addr_wr_i_0[3]),
	.ram_addr_wr_i_0_2(ram_addr_wr_i_0[4]),
	.ram_addr_wr_i_0_3(ram_addr_wr_i_0[5]),
	.ram_addr_wr_i_0_4(ram_addr_wr_i_0[6]),
	.ram_addr_wr_i_0_5(ram_addr_wr_i_0[7]),
	.ram_addr_wr_i_0_6(ram_addr_wr_i_0[8]),
	.ram_data_0(ram_data[0]),
	.ram_data_1(ram_data[1]),
	.ram_data_2(ram_data[2]),
	.ram_data_3(ram_data[3]),
	.ram_data_4(ram_data[4]),
	.ram_data_5(ram_data[5]),
	.ram_data_6(ram_data[6]),
	.ram_data_7(ram_data[7]),
	.ram_data_8(ram_data[8]),
	.ram_data_9(ram_data[9]),
	.ram_data_10(ram_data[10]),
	.ram_data_11(ram_data[11]),
	.ram_data_12(ram_data[12]),
	.opcode_0(opcode[0]),
	.opcode_1(opcode[1]),
	.opcode_2(opcode[2]),
	.opcode_3(opcode[3]),
	.opcode_4(opcode[4]),
	.opcode_5(opcode[5]),
	.opcode_6(opcode[6]),
	.opcode_7(opcode[7]),
	.opcode_8(opcode[8]),
	.opcode_9(opcode[9]),
	.opcode_10(opcode[10]),
	.opcode_11(opcode[11]),
	.opcode_12(opcode[12]),
	.opcode_13(opcode[13]),
	.opcode_14(opcode[14]),
	.opcode_15(opcode[15]),
	.opcode_16(opcode[16]),
	.opcode_17(opcode[17]),
	.opcode_18(opcode[18]),
	.opcode_19(opcode[19]),
	.opcode_20(opcode[20]),
	.opcode_21(opcode[21]),
	.opcode_22(opcode[22]),
	.opcode_23(opcode[23]),
	.restart_i_i(restart_i_i),
	.opu_wr_en(opu_wr_en),
	.vsync_i(vsync_i),
	.start_trigger_1(start_trigger_1),
	.mng_en(mng_en),
	.ram_wr_en(ram_wr_en),
	.start_trigger(start_trigger),
	.vsync_d2(vsync_d2),
	.start_trigger_3(start_trigger_3),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @56:282
  RAM_300 RAM_300_inst (
	.ram_addr_wr_i_0_RNIPDT_0(ram_addr_wr_i_0_RNIPDT[8]),
	.ram_addr_wr_i_0_RNIO9T_0(ram_addr_wr_i_0_RNIO9T[7]),
	.ram_addr_wr_i_0_RNIN5T_0(ram_addr_wr_i_0_RNIN5T[6]),
	.ram_addr_wr_i_0_RNIM1T_0(ram_addr_wr_i_0_RNIM1T[5]),
	.ram_addr_wr_i_0_RNILTS_0(ram_addr_wr_i_0_RNILTS[4]),
	.ram_addr_wr_i_0_RNIKPS_0(ram_addr_wr_i_0_RNIKPS[3]),
	.ram_addr_wr_i_0_RNIJLS_0(ram_addr_wr_i_0_RNIJLS[2]),
	.ram_addr_wr_i_RNIBH25_0(ram_addr_wr_i_RNIBH25[1]),
	.ram_addr_wr_i_RNIAD25_0(ram_addr_wr_i_RNIAD25[0]),
	.ram_data_12(ram_data[12]),
	.ram_data_11(ram_data[11]),
	.ram_data_10(ram_data[10]),
	.ram_data_9(ram_data[9]),
	.ram_data_8(ram_data[8]),
	.ram_data_7(ram_data[7]),
	.ram_data_6(ram_data[6]),
	.ram_data_5(ram_data[5]),
	.ram_data_4(ram_data[4]),
	.ram_data_3(ram_data[3]),
	.ram_data_2(ram_data[2]),
	.ram_data_1(ram_data[1]),
	.ram_data_0(ram_data[0]),
	.ram_addr_wr_i_0_6(ram_addr_wr_i_0[8]),
	.ram_addr_wr_i_0_5(ram_addr_wr_i_0[7]),
	.ram_addr_wr_i_0_4(ram_addr_wr_i_0[6]),
	.ram_addr_wr_i_0_3(ram_addr_wr_i_0[5]),
	.ram_addr_wr_i_0_2(ram_addr_wr_i_0[4]),
	.ram_addr_wr_i_0_1(ram_addr_wr_i_0[3]),
	.ram_addr_wr_i_0_0(ram_addr_wr_i_0[2]),
	.ram_addr_rd_1(ram_addr_rd[1]),
	.ram_addr_rd_0(ram_addr_rd[0]),
	.ram_addr_rd_8(ram_addr_rd[8]),
	.ram_addr_rd_5(ram_addr_rd[5]),
	.ram_addr_rd_4(ram_addr_rd[4]),
	.ram_addr_rd_3(ram_addr_rd[3]),
	.ram_addr_rd_2(ram_addr_rd[2]),
	.ram_addr_rd_6(ram_addr_rd[6]),
	.ram_addr_rd_7(ram_addr_rd[7]),
	.ram_data_out_0_and_0(ram_data_out_0_and[0]),
	.ram_data_out_0_and_1(ram_data_out_0_and[1]),
	.ram_data_out_0_and_2(ram_data_out_0_and[2]),
	.ram_data_out_0_and_3(ram_data_out_0_and[3]),
	.ram_data_out_0_and_4(ram_data_out_0_and[4]),
	.ram_data_out_0_and_5(ram_data_out_0_and[5]),
	.ram_data_out_0_and_6(ram_data_out_0_and[6]),
	.ram_data_out_0_and_7(ram_data_out_0_and[7]),
	.ram_data_out_0_and_8(ram_data_out_0_and[8]),
	.ram_data_out_0_and_9(ram_data_out_0_and[9]),
	.ram_data_out_0_and_10(ram_data_out_0_and[10]),
	.ram_data_out_0_and_11(ram_data_out_0_and[11]),
	.ram_data_out_0_and_12(ram_data_out_0_and[12]),
	.ram_data_out_2_0(ram_data_out_2[0]),
	.ram_data_out_2_1(ram_data_out_2[1]),
	.ram_data_out_2_2(ram_data_out_2[2]),
	.ram_data_out_2_3(ram_data_out_2[3]),
	.ram_data_out_2_4(ram_data_out_2[4]),
	.ram_data_out_2_5(ram_data_out_2[5]),
	.ram_data_out_2_6(ram_data_out_2[6]),
	.ram_data_out_2_7(ram_data_out_2[7]),
	.ram_data_out_2_8(ram_data_out_2[8]),
	.ram_data_out_2_9(ram_data_out_2[9]),
	.ram_data_out_2_10(ram_data_out_2[10]),
	.ram_data_out_2_11(ram_data_out_2[11]),
	.ram_data_out_2_12(ram_data_out_2[12]),
	.ram_data_out_3_0(ram_data_out_3[12]),
	.ram_wr_en(ram_wr_en),
	.ram_rd_en(ram_rd_en),
	.restart_i_i(restart_i_i),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @56:294
  manager manager_inst (
	.rd_wbs_dat_o_4(rd_wbs_dat_o_4),
	.rd_wbs_dat_o_0(rd_wbs_dat_o_0),
	.rd_wbs_dat_o_6(rd_wbs_dat_o_6),
	.rd_wbs_dat_o_5(rd_wbs_dat_o_5),
	.rd_wbs_dat_o_2(rd_wbs_dat_o_2),
	.rd_wbs_dat_o_1(rd_wbs_dat_o_1),
	.rd_wbs_dat_o_3(rd_wbs_dat_o_3),
	.rd_wbs_dat_o_7(rd_wbs_dat_o_7),
	.wbm_gnt_i_0_0(wbm_gnt_i_0_0),
	.ram_data_out_2_0(ram_data_out_2[0]),
	.ram_data_out_2_1(ram_data_out_2[1]),
	.ram_data_out_2_2(ram_data_out_2[2]),
	.ram_data_out_2_3(ram_data_out_2[3]),
	.ram_data_out_2_4(ram_data_out_2[4]),
	.ram_data_out_2_5(ram_data_out_2[5]),
	.ram_data_out_2_6(ram_data_out_2[6]),
	.ram_data_out_2_7(ram_data_out_2[7]),
	.ram_data_out_2_8(ram_data_out_2[8]),
	.ram_data_out_2_9(ram_data_out_2[9]),
	.ram_data_out_2_10(ram_data_out_2[10]),
	.ram_data_out_2_11(ram_data_out_2[11]),
	.ram_data_out_2_12(ram_data_out_2[12]),
	.ram_data_out_3_0(ram_data_out_3[12]),
	.ram_data_out_0_and_0(ram_data_out_0_and[0]),
	.ram_data_out_0_and_1(ram_data_out_0_and[1]),
	.ram_data_out_0_and_2(ram_data_out_0_and[2]),
	.ram_data_out_0_and_3(ram_data_out_0_and[3]),
	.ram_data_out_0_and_4(ram_data_out_0_and[4]),
	.ram_data_out_0_and_5(ram_data_out_0_and[5]),
	.ram_data_out_0_and_6(ram_data_out_0_and[6]),
	.ram_data_out_0_and_7(ram_data_out_0_and[7]),
	.ram_data_out_0_and_8(ram_data_out_0_and[8]),
	.ram_data_out_0_and_9(ram_data_out_0_and[9]),
	.ram_data_out_0_and_10(ram_data_out_0_and[10]),
	.ram_data_out_0_and_11(ram_data_out_0_and[11]),
	.ram_data_out_0_and_12(ram_data_out_0_and[12]),
	.sdram_addr_rd_1_0(sdram_addr_rd_1_0),
	.sdram_addr_rd_1_1(sdram_addr_rd_1_1),
	.sdram_addr_rd_1_2(sdram_addr_rd_1_2),
	.sdram_addr_rd_1_3(sdram_addr_rd_1_3),
	.sdram_addr_rd_1_4(sdram_addr_rd_1_4),
	.sdram_addr_rd_1_5(sdram_addr_rd_1_5),
	.sdram_addr_rd_1_6(sdram_addr_rd_1_6),
	.sdram_addr_rd_1_7(sdram_addr_rd_1_7),
	.sdram_addr_rd_1_8(sdram_addr_rd_1_8),
	.sdram_addr_rd_1_9(sdram_addr_rd_1_9),
	.sdram_addr_rd_1_10(sdram_addr_rd_1_10),
	.sdram_addr_rd_1_11(sdram_addr_rd_1_11),
	.sdram_addr_rd_1_12(sdram_addr_rd_1_12),
	.sdram_addr_rd_1_13(sdram_addr_rd_1_13),
	.sdram_addr_rd_1_14(sdram_addr_rd_1_14),
	.sdram_addr_rd_1_15(sdram_addr_rd_1_15),
	.sdram_addr_rd_1_16(sdram_addr_rd_1_16),
	.sdram_addr_rd_1_17(sdram_addr_rd_1_17),
	.fifo_b_data_in_0(fifo_b_data_in[0]),
	.fifo_b_data_in_1(fifo_b_data_in[1]),
	.fifo_b_data_in_2(fifo_b_data_in[2]),
	.fifo_b_data_in_3(fifo_b_data_in[3]),
	.fifo_b_data_in_4(fifo_b_data_in[4]),
	.fifo_b_data_in_5(fifo_b_data_in[5]),
	.fifo_b_data_in_6(fifo_b_data_in[6]),
	.fifo_b_data_in_7(fifo_b_data_in[7]),
	.fifo_a_data_in_0(fifo_a_data_in[0]),
	.fifo_a_data_in_1(fifo_a_data_in[1]),
	.fifo_a_data_in_2(fifo_a_data_in[2]),
	.fifo_a_data_in_3(fifo_a_data_in[3]),
	.fifo_a_data_in_4(fifo_a_data_in[4]),
	.fifo_a_data_in_5(fifo_a_data_in[5]),
	.fifo_a_data_in_6(fifo_a_data_in[6]),
	.fifo_a_data_in_7(fifo_a_data_in[7]),
	.ram_addr_rd_0(ram_addr_rd[0]),
	.ram_addr_rd_1(ram_addr_rd[1]),
	.ram_addr_rd_2(ram_addr_rd[2]),
	.ram_addr_rd_3(ram_addr_rd[3]),
	.ram_addr_rd_4(ram_addr_rd[4]),
	.ram_addr_rd_5(ram_addr_rd[5]),
	.ram_addr_rd_6(ram_addr_rd[6]),
	.ram_addr_rd_7(ram_addr_rd[7]),
	.ram_addr_rd_8(ram_addr_rd[8]),
	.m27(m27),
	.m18(m18),
	.ic_wbs_adr_i_1_2_1_a4_0_a2(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.m35_m5(m35_m5),
	.d_m2_e_0(d_m2_e_0),
	.rd_wbs_reg_cyc(rd_wbs_reg_cyc),
	.ack_o_sr_2_0_g0_1(ack_o_sr_2_0_g0_1),
	.ack_o_sr(ack_o_sr),
	.cur_st_tr19_0_a4_0_a2_0_g0_1(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.we_internal(we_internal),
	.un4_iempty_0(un4_iempty),
	.req_ln_trig(req_ln_trig),
	.un4_iempty(un4_iempty_0),
	.fifo_a_rd_en(fifo_a_rd_en),
	.fifo_b_wr_en(fifo_b_wr_en),
	.fifo_a_wr_en(fifo_a_wr_en),
	.ram_rd_en(ram_rd_en),
	.mng_en(mng_en),
	.sdram_rd_en(sdram_rd_en),
	.fifo_b_rd_en(fifo_b_rd_en),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @56:341
  general_fifoZ1_Symbol_Generator_Top_inst_fifo_A fifo_A (
	.dout_0(dout[0]),
	.dout_1(dout[1]),
	.dout_2(dout[2]),
	.dout_3(dout[3]),
	.dout_4(dout[4]),
	.dout_5(dout[5]),
	.dout_6(dout[6]),
	.dout_7(dout[7]),
	.fifo_a_data_in_0(fifo_a_data_in[0]),
	.fifo_a_data_in_1(fifo_a_data_in[1]),
	.fifo_a_data_in_2(fifo_a_data_in[2]),
	.fifo_a_data_in_3(fifo_a_data_in[3]),
	.fifo_a_data_in_4(fifo_a_data_in[4]),
	.fifo_a_data_in_5(fifo_a_data_in[5]),
	.fifo_a_data_in_6(fifo_a_data_in[6]),
	.fifo_a_data_in_7(fifo_a_data_in[7]),
	.un4_iempty(un4_iempty_0),
	.fifo_a_wr_en(fifo_a_wr_en),
	.dout_valid(dout_valid),
	.fifo_a_rd_en(fifo_a_rd_en),
	.restart_i_i(restart_i_i),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @56:366
  general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1 fifo_B (
	.dout_0(dout_0[0]),
	.dout_1(dout_0[1]),
	.dout_2(dout_0[2]),
	.dout_3(dout_0[3]),
	.dout_4(dout_0[4]),
	.dout_5(dout_0[5]),
	.dout_6(dout_0[6]),
	.dout_7(dout_0[7]),
	.fifo_b_data_in_0(fifo_b_data_in[0]),
	.fifo_b_data_in_1(fifo_b_data_in[1]),
	.fifo_b_data_in_2(fifo_b_data_in[2]),
	.fifo_b_data_in_3(fifo_b_data_in[3]),
	.fifo_b_data_in_4(fifo_b_data_in[4]),
	.fifo_b_data_in_5(fifo_b_data_in[5]),
	.fifo_b_data_in_6(fifo_b_data_in[6]),
	.fifo_b_data_in_7(fifo_b_data_in[7]),
	.fifo_b_wr_en(fifo_b_wr_en),
	.un4_iempty(un4_iempty),
	.dout_valid(dout_valid_0),
	.fifo_b_rd_en(fifo_b_rd_en),
	.restart_i_i(restart_i_i),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @56:391
  mux2 mux2_inst (
	.dout_0_0(dout_0[0]),
	.dout_0_1(dout_0[1]),
	.dout_0_2(dout_0[2]),
	.dout_0_3(dout_0[3]),
	.dout_0_4(dout_0[4]),
	.dout_0_5(dout_0[5]),
	.dout_0_6(dout_0[6]),
	.dout_0_7(dout_0[7]),
	.dout_0(dout[0]),
	.dout_1(dout[1]),
	.dout_2(dout[2]),
	.dout_3(dout[3]),
	.dout_4(dout[4]),
	.dout_5(dout[5]),
	.dout_6(dout[6]),
	.dout_7(dout[7]),
	.mux_dout_0(mux_dout_0),
	.mux_dout_1(mux_dout_1),
	.mux_dout_2(mux_dout_2),
	.mux_dout_3(mux_dout_3),
	.mux_dout_4(mux_dout_4),
	.mux_dout_5(mux_dout_5),
	.mux_dout_6(mux_dout_6),
	.mux_dout_7(mux_dout_7),
	.mux_dout_valid(mux_dout_valid),
	.fifo_b_rd_en(fifo_b_rd_en),
	.dout_valid_0(dout_valid),
	.dout_valid(dout_valid_0),
	.fifo_a_rd_en(fifo_a_rd_en),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
endmodule /* Symbol_Generator_Top */

// VQM4.1+ 
module disp_ctrl_top (
  rd_wbs_dat_o_4,
  rd_wbs_dat_o_0,
  rd_wbs_dat_o_6,
  rd_wbs_dat_o_5,
  rd_wbs_dat_o_2,
  rd_wbs_dat_o_1,
  rd_wbs_dat_o_3,
  rd_wbs_dat_o_7,
  ic_wbs_tgc_i_i_0_a2_0,
  cur_rd_addr_2,
  cur_rd_addr_1,
  cur_rd_addr_5,
  cur_rd_addr_0,
  wbm_adr_internal_2,
  wbm_adr_internal_1,
  wbm_adr_internal_3,
  wbm_adr_internal_5,
  wbm_adr_internal_0,
  wbm_gnt_i_0_rep0_0,
  rx_wbm_dat_o_i_i_6,
  rx_wbm_dat_o_i_i_5,
  rx_wbm_dat_o_i_i_0,
  rx_wbm_dat_o_i_i_4,
  rx_wbm_dat_o_i_i_3,
  rx_wbm_dat_o_i_i_2,
  rx_wbm_dat_o_i_i_1,
  wbm_gnt_0_0_i_0_a3_0,
  ic_wbs_stb_i_5_i_m3_i_m3_0,
  b_out_0_7,
  b_out_0_6,
  b_out_0_5,
  b_out_0_4,
  b_out_0_3,
  b_out_0_2,
  b_out_0_1,
  b_out_0_0,
  g_out_0_7,
  g_out_0_6,
  g_out_0_5,
  g_out_0_4,
  g_out_0_3,
  g_out_0_2,
  g_out_0_1,
  g_out_0_0,
  r_out_0_7,
  r_out_0_6,
  r_out_0_5,
  r_out_0_4,
  r_out_0_3,
  r_out_0_2,
  r_out_0_1,
  r_out_0_0,
  wbm_dat_o_7,
  wbm_dat_o_6,
  wbm_dat_o_5,
  wbm_dat_o_4,
  wbm_dat_o_3,
  wbm_dat_o_2,
  wbm_dat_o_1,
  wbm_dat_o_0,
  wbm_tga_o_1_0,
  wbm_tga_o_1_4,
  adr_internal_9,
  adr_internal_8,
  adr_internal_7,
  adr_internal_6,
  adr_internal_5,
  adr_internal_4,
  adr_internal_3,
  adr_internal_2,
  adr_internal_1,
  adr_internal_0,
  wbm_gnt_i_0_0,
  cur_st_0_0,
  ic_wbs_adr_i_0_2,
  ic_wbs_adr_i_0_1,
  ic_wbs_adr_i_0_0,
  ic_wbm_stall_i_1_0,
  ic_wbm_stall_i_0,
  wbs_reg_dout_m_0_0_0_d0,
  wbs_reg_dout_m_0_0_3_d0,
  reg_data_0_5,
  reg_data_i_2,
  reg_data_i_0,
  reg_data_i_3,
  reg_data_i_6,
  reg_data_i_5,
  wbs_reg_dout_m_0_0_3_0,
  wbs_reg_dout_m_0_0_3_1,
  wbs_reg_dout_m_0_0_2_1,
  wbs_reg_dout_m_0_0_2_2,
  ic_wbs_cyc_i_i_0_o2_0,
  wbs_reg_dout_m_0_0_a2_5_0,
  wbs_reg_dout_m_0_0_1_0,
  adrint_i_m3_i_m3_0,
  adrint_i_m3_i_m3_1,
  cur_st_0,
  wbs_gnt_0,
  wbs_reg_dout_m_0_0_0_2,
  wbs_reg_dout_m_0_0_0_1,
  wbs_reg_dout_m_0_0_0_3,
  reg_data_2_0,
  wbs_reg_dout_m_0_0_a2_7_0,
  wbs_reg_dout_m_0_0_a2_0_0,
  reg_data_1_2,
  reg_data_1_7,
  reg_data_1_1,
  reg_data_1_0,
  reg_data_1_6,
  reg_data_4,
  reg_data_3,
  reg_data_5,
  reg_data_2_d0,
  upper_frame_1,
  upper_frame_2,
  upper_frame_3,
  restart_i_i,
  d_m2_e_0,
  un1_reg_data6_0_0_a3_tz_0_a,
  wbm_tgc_o,
  un122_wbs_gnt_3_sqmuxa_i_0_0_a,
  un1_ic_wbm_cyc_o_i_0_a2,
  reg_data_0_0_7__g2_0_1014_i_m3,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  reg_data_0_0_5__I0_i_0_1127_i_m3,
  reg_data_0_0_4__I0_i_0_1108_i_m3,
  reg_data_0_0_3__I0_i_0_1089_i_m3,
  reg_data_0_0_2__I0_i_0_1070_i_m3,
  reg_data_0_0_1__I0_i_0_1051_i_m3,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  vsync_i,
  hsync,
  we_internal,
  vsync_en,
  stb_internal,
  cyc_internal,
  wbm_cyc_o_i_o2,
  cur_st_tr22_0_a2_0_g0_2_0,
  ack_o_sr,
  ack_o_sr_2_0_g0_1,
  wbs_err_o,
  wbs_stall_o_int_i,
  rd_wbs_reg_cyc_0,
  rd_wbs_reg_cyc,
  m35_m5,
  d_m2_e,
  un15_rd_wbs_reg_cyc_0_tz,
  ic_wbs_adr_i_1_2_1_a4_0_a2,
  m18,
  m27,
  m36,
  clk_100,
  wbs_reg_cyc_i_o2_0,
  un1_ic_wbm_cyc_o_i_0_a2_1,
  un1_ic_wbm_cyc_o_i_0_o3_0,
  un13_ic_wbm_cyc_o_i_m3_i_m3,
  ic_wbs_adr_i_1_0_2_a2_i,
  ic_wbs_adr_i_1_2_1_a2_i,
  ic_wbs_adr_i_1_3_1_a2_i,
  sync_rst_out_0,
  blank,
  sync_rst_out,
  clk_40_c
)
;
input rd_wbs_dat_o_4 ;
input rd_wbs_dat_o_0 ;
input rd_wbs_dat_o_6 ;
input rd_wbs_dat_o_5 ;
input rd_wbs_dat_o_2 ;
input rd_wbs_dat_o_1 ;
input rd_wbs_dat_o_3 ;
input rd_wbs_dat_o_7 ;
input ic_wbs_tgc_i_i_0_a2_0 ;
input cur_rd_addr_2 ;
input cur_rd_addr_1 ;
input cur_rd_addr_5 ;
input cur_rd_addr_0 ;
input wbm_adr_internal_2 ;
input wbm_adr_internal_1 ;
input wbm_adr_internal_3 ;
input wbm_adr_internal_5 ;
input wbm_adr_internal_0 ;
input wbm_gnt_i_0_rep0_0 ;
input rx_wbm_dat_o_i_i_6 ;
input rx_wbm_dat_o_i_i_5 ;
input rx_wbm_dat_o_i_i_0 ;
input rx_wbm_dat_o_i_i_4 ;
input rx_wbm_dat_o_i_i_3 ;
input rx_wbm_dat_o_i_i_2 ;
input rx_wbm_dat_o_i_i_1 ;
input wbm_gnt_0_0_i_0_a3_0 ;
input ic_wbs_stb_i_5_i_m3_i_m3_0 ;
output b_out_0_7 ;
output b_out_0_6 ;
output b_out_0_5 ;
output b_out_0_4 ;
output b_out_0_3 ;
output b_out_0_2 ;
output b_out_0_1 ;
output b_out_0_0 ;
output g_out_0_7 ;
output g_out_0_6 ;
output g_out_0_5 ;
output g_out_0_4 ;
output g_out_0_3 ;
output g_out_0_2 ;
output g_out_0_1 ;
output g_out_0_0 ;
output r_out_0_7 ;
output r_out_0_6 ;
output r_out_0_5 ;
output r_out_0_4 ;
output r_out_0_3 ;
output r_out_0_2 ;
output r_out_0_1 ;
output r_out_0_0 ;
output wbm_dat_o_7 ;
output wbm_dat_o_6 ;
output wbm_dat_o_5 ;
output wbm_dat_o_4 ;
output wbm_dat_o_3 ;
output wbm_dat_o_2 ;
output wbm_dat_o_1 ;
output wbm_dat_o_0 ;
output wbm_tga_o_1_0 ;
output wbm_tga_o_1_4 ;
output adr_internal_9 ;
output adr_internal_8 ;
output adr_internal_7 ;
output adr_internal_6 ;
output adr_internal_5 ;
output adr_internal_4 ;
output adr_internal_3 ;
output adr_internal_2 ;
output adr_internal_1 ;
output adr_internal_0 ;
input wbm_gnt_i_0_0 ;
input cur_st_0_0 ;
input ic_wbs_adr_i_0_2 ;
input ic_wbs_adr_i_0_1 ;
input ic_wbs_adr_i_0_0 ;
input ic_wbm_stall_i_1_0 ;
input ic_wbm_stall_i_0 ;
output wbs_reg_dout_m_0_0_0_d0 ;
output wbs_reg_dout_m_0_0_3_d0 ;
output reg_data_0_5 ;
output reg_data_i_2 ;
output reg_data_i_0 ;
output reg_data_i_3 ;
output reg_data_i_6 ;
output reg_data_i_5 ;
output wbs_reg_dout_m_0_0_3_0 ;
output wbs_reg_dout_m_0_0_3_1 ;
output wbs_reg_dout_m_0_0_2_1 ;
output wbs_reg_dout_m_0_0_2_2 ;
input ic_wbs_cyc_i_i_0_o2_0 ;
output wbs_reg_dout_m_0_0_a2_5_0 ;
output wbs_reg_dout_m_0_0_1_0 ;
input adrint_i_m3_i_m3_0 ;
input adrint_i_m3_i_m3_1 ;
input cur_st_0 ;
input wbs_gnt_0 ;
output wbs_reg_dout_m_0_0_0_2 ;
output wbs_reg_dout_m_0_0_0_1 ;
output wbs_reg_dout_m_0_0_0_3 ;
output reg_data_2_0 ;
output wbs_reg_dout_m_0_0_a2_7_0 ;
output wbs_reg_dout_m_0_0_a2_0_0 ;
output reg_data_1_2 ;
output reg_data_1_7 ;
output reg_data_1_1 ;
output reg_data_1_0 ;
output reg_data_1_6 ;
output reg_data_4 ;
output reg_data_3 ;
output reg_data_5 ;
output reg_data_2_d0 ;
output upper_frame_1 ;
output upper_frame_2 ;
output upper_frame_3 ;
input restart_i_i ;
input d_m2_e_0 ;
output un1_reg_data6_0_0_a3_tz_0_a ;
input wbm_tgc_o ;
input un122_wbs_gnt_3_sqmuxa_i_0_0_a ;
input un1_ic_wbm_cyc_o_i_0_a2 ;
input reg_data_0_0_7__g2_0_1014_i_m3 ;
input reg_data_0_0_6__I0_i_0_1146_i_m3 ;
input reg_data_0_0_5__I0_i_0_1127_i_m3 ;
input reg_data_0_0_4__I0_i_0_1108_i_m3 ;
input reg_data_0_0_3__I0_i_0_1089_i_m3 ;
input reg_data_0_0_2__I0_i_0_1070_i_m3 ;
input reg_data_0_0_1__I0_i_0_1051_i_m3 ;
input reg_data_0_0_0__I0_i_0_1032_i_m3 ;
output vsync_i ;
output hsync ;
output we_internal ;
output vsync_en ;
output stb_internal ;
output cyc_internal ;
output wbm_cyc_o_i_o2 ;
output cur_st_tr22_0_a2_0_g0_2_0 ;
input ack_o_sr ;
input ack_o_sr_2_0_g0_1 ;
input wbs_err_o ;
input wbs_stall_o_int_i ;
input rd_wbs_reg_cyc_0 ;
input rd_wbs_reg_cyc ;
input m35_m5 ;
input d_m2_e ;
input un15_rd_wbs_reg_cyc_0_tz ;
input ic_wbs_adr_i_1_2_1_a4_0_a2 ;
input m18 ;
input m27 ;
input m36 ;
input clk_100 ;
output wbs_reg_cyc_i_o2_0 ;
input un1_ic_wbm_cyc_o_i_0_a2_1 ;
input un1_ic_wbm_cyc_o_i_0_o3_0 ;
input un13_ic_wbm_cyc_o_i_m3_i_m3 ;
input ic_wbs_adr_i_1_0_2_a2_i ;
input ic_wbs_adr_i_1_2_1_a2_i ;
input ic_wbs_adr_i_1_3_1_a2_i ;
input sync_rst_out_0 ;
output blank ;
input sync_rst_out ;
input clk_40_c ;
wire rd_wbs_dat_o_4 ;
wire rd_wbs_dat_o_0 ;
wire rd_wbs_dat_o_6 ;
wire rd_wbs_dat_o_5 ;
wire rd_wbs_dat_o_2 ;
wire rd_wbs_dat_o_1 ;
wire rd_wbs_dat_o_3 ;
wire rd_wbs_dat_o_7 ;
wire ic_wbs_tgc_i_i_0_a2_0 ;
wire cur_rd_addr_2 ;
wire cur_rd_addr_1 ;
wire cur_rd_addr_5 ;
wire cur_rd_addr_0 ;
wire wbm_adr_internal_2 ;
wire wbm_adr_internal_1 ;
wire wbm_adr_internal_3 ;
wire wbm_adr_internal_5 ;
wire wbm_adr_internal_0 ;
wire wbm_gnt_i_0_rep0_0 ;
wire rx_wbm_dat_o_i_i_6 ;
wire rx_wbm_dat_o_i_i_5 ;
wire rx_wbm_dat_o_i_i_0 ;
wire rx_wbm_dat_o_i_i_4 ;
wire rx_wbm_dat_o_i_i_3 ;
wire rx_wbm_dat_o_i_i_2 ;
wire rx_wbm_dat_o_i_i_1 ;
wire wbm_gnt_0_0_i_0_a3_0 ;
wire ic_wbs_stb_i_5_i_m3_i_m3_0 ;
wire b_out_0_7 ;
wire b_out_0_6 ;
wire b_out_0_5 ;
wire b_out_0_4 ;
wire b_out_0_3 ;
wire b_out_0_2 ;
wire b_out_0_1 ;
wire b_out_0_0 ;
wire g_out_0_7 ;
wire g_out_0_6 ;
wire g_out_0_5 ;
wire g_out_0_4 ;
wire g_out_0_3 ;
wire g_out_0_2 ;
wire g_out_0_1 ;
wire g_out_0_0 ;
wire r_out_0_7 ;
wire r_out_0_6 ;
wire r_out_0_5 ;
wire r_out_0_4 ;
wire r_out_0_3 ;
wire r_out_0_2 ;
wire r_out_0_1 ;
wire r_out_0_0 ;
wire wbm_dat_o_7 ;
wire wbm_dat_o_6 ;
wire wbm_dat_o_5 ;
wire wbm_dat_o_4 ;
wire wbm_dat_o_3 ;
wire wbm_dat_o_2 ;
wire wbm_dat_o_1 ;
wire wbm_dat_o_0 ;
wire wbm_tga_o_1_0 ;
wire wbm_tga_o_1_4 ;
wire adr_internal_9 ;
wire adr_internal_8 ;
wire adr_internal_7 ;
wire adr_internal_6 ;
wire adr_internal_5 ;
wire adr_internal_4 ;
wire adr_internal_3 ;
wire adr_internal_2 ;
wire adr_internal_1 ;
wire adr_internal_0 ;
wire wbm_gnt_i_0_0 ;
wire cur_st_0_0 ;
wire ic_wbs_adr_i_0_2 ;
wire ic_wbs_adr_i_0_1 ;
wire ic_wbs_adr_i_0_0 ;
wire ic_wbm_stall_i_1_0 ;
wire ic_wbm_stall_i_0 ;
wire wbs_reg_dout_m_0_0_0_d0 ;
wire wbs_reg_dout_m_0_0_3_d0 ;
wire reg_data_0_5 ;
wire reg_data_i_2 ;
wire reg_data_i_0 ;
wire reg_data_i_3 ;
wire reg_data_i_6 ;
wire reg_data_i_5 ;
wire wbs_reg_dout_m_0_0_3_0 ;
wire wbs_reg_dout_m_0_0_3_1 ;
wire wbs_reg_dout_m_0_0_2_1 ;
wire wbs_reg_dout_m_0_0_2_2 ;
wire ic_wbs_cyc_i_i_0_o2_0 ;
wire wbs_reg_dout_m_0_0_a2_5_0 ;
wire wbs_reg_dout_m_0_0_1_0 ;
wire adrint_i_m3_i_m3_0 ;
wire adrint_i_m3_i_m3_1 ;
wire cur_st_0 ;
wire wbs_gnt_0 ;
wire wbs_reg_dout_m_0_0_0_2 ;
wire wbs_reg_dout_m_0_0_0_1 ;
wire wbs_reg_dout_m_0_0_0_3 ;
wire reg_data_2_0 ;
wire wbs_reg_dout_m_0_0_a2_7_0 ;
wire wbs_reg_dout_m_0_0_a2_0_0 ;
wire reg_data_1_2 ;
wire reg_data_1_7 ;
wire reg_data_1_1 ;
wire reg_data_1_0 ;
wire reg_data_1_6 ;
wire reg_data_4 ;
wire reg_data_3 ;
wire reg_data_5 ;
wire reg_data_2_d0 ;
wire upper_frame_1 ;
wire upper_frame_2 ;
wire upper_frame_3 ;
wire restart_i_i ;
wire d_m2_e_0 ;
wire un1_reg_data6_0_0_a3_tz_0_a ;
wire wbm_tgc_o ;
wire un122_wbs_gnt_3_sqmuxa_i_0_0_a ;
wire un1_ic_wbm_cyc_o_i_0_a2 ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire reg_data_0_0_4__I0_i_0_1108_i_m3 ;
wire reg_data_0_0_3__I0_i_0_1089_i_m3 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire vsync_i ;
wire hsync ;
wire we_internal ;
wire vsync_en ;
wire stb_internal ;
wire cyc_internal ;
wire wbm_cyc_o_i_o2 ;
wire cur_st_tr22_0_a2_0_g0_2_0 ;
wire ack_o_sr ;
wire ack_o_sr_2_0_g0_1 ;
wire wbs_err_o ;
wire wbs_stall_o_int_i ;
wire rd_wbs_reg_cyc_0 ;
wire rd_wbs_reg_cyc ;
wire m35_m5 ;
wire d_m2_e ;
wire un15_rd_wbs_reg_cyc_0_tz ;
wire ic_wbs_adr_i_1_2_1_a4_0_a2 ;
wire m18 ;
wire m27 ;
wire m36 ;
wire clk_100 ;
wire wbs_reg_cyc_i_o2_0 ;
wire un1_ic_wbm_cyc_o_i_0_a2_1 ;
wire un1_ic_wbm_cyc_o_i_0_o3_0 ;
wire un13_ic_wbm_cyc_o_i_m3_i_m3 ;
wire ic_wbs_adr_i_1_0_2_a2_i ;
wire ic_wbs_adr_i_1_2_1_a2_i ;
wire ic_wbs_adr_i_1_3_1_a2_i ;
wire sync_rst_out_0 ;
wire blank ;
wire sync_rst_out ;
wire clk_40_c ;
wire [7:0] lower_frame_rg_d1;
wire [7:0] reg_data;
wire [5:5] reg_data_i_RNI4TT6;
wire [4:4] reg_data_i_RNI3PT6;
wire [3:3] reg_data_i_RNI2LT6;
wire [2:2] reg_data_i_RNI1HT6;
wire [7:0] upper_frame_rg_d1;
wire [7:0] reg_data_0;
wire [5:5] reg_data_i_RNI15O6;
wire [4:4] reg_data_i_RNI01O6;
wire [3:3] reg_data_i_RNIVSN6;
wire [2:2] reg_data_i_RNIUON6;
wire [7:0] lower_frame_rg_d2;
wire [7:0] upper_frame_rg_d2;
wire [5:5] left_frame;
wire [5:5] left_frame_m;
wire [7:0] lower_frame;
wire [6:6] lower_frame_1;
wire [6:6] upper_frame_i;
wire [5:4] right_frame_1;
wire [5:4] right_frame;
wire [7:7] right_frame_m;
wire [4:4] left_frame_rg_d2;
wire [7:0] upper_frame;
wire [6:6] upper_frame_i_RNI54Q5;
wire [3:3] upper_frame_i_RNI24Q5;
wire [5:5] right_frame_rg_d1;
wire [5:5] left_frame_i;
wire [6:5] wbs_reg_dout_m_0_0_a2_3;
wire [7:7] wbs_reg_dout_m_0_0_a2_8;
wire [6:0] wbs_reg_dout_m_0_0_0;
wire [7:7] wbs_reg_dout_m_0_0_a2_6;
wire [7:7] wbs_reg_dout_m_0_0_a2_16;
wire [7:7] wbs_reg_dout_m_0_0_a2_13;
wire [7:7] wbs_reg_dout_m_0_0_a2_14;
wire [7:7] wbs_reg_dout_m_0_0_a2_18_a;
wire [7:7] wbs_reg_dout_m_0_0_a2_18;
wire [7:7] wbs_reg_dout_m_0_0_a2_9;
wire [7:7] wbs_reg_dout_m_0_0_a2_10;
wire [7:4] wbs_reg_dout_m_0_0_1_a;
wire [7:4] wbs_reg_dout_m_0_0_1;
wire [7:4] wbs_reg_dout_m_0_0_2;
wire [21:4] sdram_addr_rd_1;
wire [7:0] mux_dout;
wire [7:0] dc_fifo_dout;
wire [7:0] r_out;
wire [7:0] g_out;
wire [7:0] b_out;
wire [1:1] reg_data_i_RNIDNM7;
wire [3:3] reg_data_i_RNIFNM7;
wire [5:5] reg_data_i_RNIHNM7;
wire [0:0] reg_data_3_Z;
wire [7:6] reg_data_2;
wire vesa_mux_d2 ;
wire mux_flush ;
wire un2_blank_d_0_g0 ;
wire vesa_mux_d1 ;
wire blank_d ;
wire vesa_data_valid ;
wire dc_fifo_empty ;
wire data_valid ;
wire dc_rd_req ;
wire req_data ;
wire dc_fifo_aclr ;
wire start_trigger_3 ;
wire wbs_reg_cyc_i_o2_0_m3 ;
wire wbs_reg_cyc_i_o2_0_o2 ;
wire un1_reg_data6_0_o3_0 ;
wire un1_reg_data6_0_0_a3_tz_0 ;
wire un1_reg_data6_0_0_a3_tz_1 ;
wire un1_reg_data6_0_0_a3_tz_2 ;
wire wbs_reg_cyc_i_o2_0_a2 ;
wire un1_reg_data6_0_0_a3_tz ;
wire wbs_reg_cyc_i_o2_0_a2_0 ;
wire start_trigger_1 ;
wire vsync_d2 ;
wire start_trigger ;
wire cur_st_tr19_0_a4_0_a2_0_g0_1 ;
wire sdram_rd_en ;
wire mux_dout_valid ;
wire req_ln_trig ;
wire din_ack ;
wire VCC ;
wire GND ;
wire sync_rst_out_i ;
wire vesa_mux_d2_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d1_7_ (
	.regout(lower_frame_rg_d1[7]),
	.datain(reg_data[7]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d1_6_ (
	.regout(lower_frame_rg_d1[6]),
	.datain(reg_data[6]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d1_5_ (
	.regout(lower_frame_rg_d1[5]),
	.datain(reg_data_i_RNI4TT6[5]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d1_4_ (
	.regout(lower_frame_rg_d1[4]),
	.datain(reg_data_i_RNI3PT6[4]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d1_3_ (
	.regout(lower_frame_rg_d1[3]),
	.datain(reg_data_i_RNI2LT6[3]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d1_2_ (
	.regout(lower_frame_rg_d1[2]),
	.datain(reg_data_i_RNI1HT6[2]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d1_1_ (
	.regout(lower_frame_rg_d1[1]),
	.datain(reg_data[1]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d1_0_ (
	.regout(lower_frame_rg_d1[0]),
	.datain(reg_data[0]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d1_7_ (
	.regout(upper_frame_rg_d1[7]),
	.datain(reg_data_0[7]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d1_6_ (
	.regout(upper_frame_rg_d1[6]),
	.datain(reg_data_0[6]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d1_5_ (
	.regout(upper_frame_rg_d1[5]),
	.datain(reg_data_i_RNI15O6[5]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d1_4_ (
	.regout(upper_frame_rg_d1[4]),
	.datain(reg_data_i_RNI01O6[4]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d1_3_ (
	.regout(upper_frame_rg_d1[3]),
	.datain(reg_data_i_RNIVSN6[3]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d1_2_ (
	.regout(upper_frame_rg_d1[2]),
	.datain(reg_data_i_RNIUON6[2]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d1_1_ (
	.regout(upper_frame_rg_d1[1]),
	.datain(reg_data_0[1]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d1_0_ (
	.regout(upper_frame_rg_d1[0]),
	.datain(reg_data_0[0]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d2_7_ (
	.regout(lower_frame_rg_d2[7]),
	.datain(lower_frame_rg_d1[7]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d2_6_ (
	.regout(lower_frame_rg_d2[6]),
	.datain(lower_frame_rg_d1[6]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d2_5_ (
	.regout(lower_frame_rg_d2[5]),
	.datain(lower_frame_rg_d1[5]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d2_4_ (
	.regout(lower_frame_rg_d2[4]),
	.datain(lower_frame_rg_d1[4]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d2_3_ (
	.regout(lower_frame_rg_d2[3]),
	.datain(lower_frame_rg_d1[3]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d2_2_ (
	.regout(lower_frame_rg_d2[2]),
	.datain(lower_frame_rg_d1[2]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d2_1_ (
	.regout(lower_frame_rg_d2[1]),
	.datain(lower_frame_rg_d1[1]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff lower_frame_rg_d2_0_ (
	.regout(lower_frame_rg_d2[0]),
	.datain(lower_frame_rg_d1[0]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d2_7_ (
	.regout(upper_frame_rg_d2[7]),
	.datain(upper_frame_rg_d1[7]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d2_6_ (
	.regout(upper_frame_rg_d2[6]),
	.datain(upper_frame_rg_d1[6]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d2_5_ (
	.regout(upper_frame_rg_d2[5]),
	.datain(upper_frame_rg_d1[5]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d2_4_ (
	.regout(upper_frame_rg_d2[4]),
	.datain(upper_frame_rg_d1[4]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d2_3_ (
	.regout(upper_frame_rg_d2[3]),
	.datain(upper_frame_rg_d1[3]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d2_2_ (
	.regout(upper_frame_rg_d2[2]),
	.datain(upper_frame_rg_d1[2]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d2_1_ (
	.regout(upper_frame_rg_d2[1]),
	.datain(upper_frame_rg_d1[1]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff upper_frame_rg_d2_0_ (
	.regout(upper_frame_rg_d2[0]),
	.datain(upper_frame_rg_d1[0]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff left_frame_5_ (
	.regout(left_frame[5]),
	.datain(left_frame_m[5]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff lower_frame_7_ (
	.regout(lower_frame[7]),
	.datain(lower_frame_rg_d2[7]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(vesa_mux_d2),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff lower_frame_6_ (
	.regout(lower_frame[6]),
	.datain(lower_frame_1[6]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(vesa_mux_d2_i),
	.sdata(lower_frame_rg_d2[6]),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff lower_frame_5_ (
	.regout(lower_frame[5]),
	.datain(upper_frame_i[6]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(vesa_mux_d2_i),
	.sdata(lower_frame_rg_d2[5]),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff lower_frame_4_ (
	.regout(lower_frame[4]),
	.datain(upper_frame_i[6]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(vesa_mux_d2_i),
	.sdata(lower_frame_rg_d2[4]),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff lower_frame_3_ (
	.regout(lower_frame[3]),
	.datain(upper_frame_i[6]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(vesa_mux_d2_i),
	.sdata(lower_frame_rg_d2[3]),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff lower_frame_2_ (
	.regout(lower_frame[2]),
	.datain(right_frame_1[4]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(vesa_mux_d2_i),
	.sdata(lower_frame_rg_d2[2]),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff lower_frame_1_ (
	.regout(lower_frame[1]),
	.datain(lower_frame_rg_d2[1]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(vesa_mux_d2),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff lower_frame_0_ (
	.regout(lower_frame[0]),
	.datain(lower_frame_rg_d2[0]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(vesa_mux_d2),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff right_frame_5_ (
	.regout(right_frame[5]),
	.datain(right_frame_m[7]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff right_frame_4_ (
	.regout(right_frame[4]),
	.datain(right_frame_1[4]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(vesa_mux_d2_i),
	.sdata(left_frame_rg_d2[4]),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff upper_frame_7_ (
	.regout(upper_frame[7]),
	.datain(upper_frame_rg_d2[7]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(vesa_mux_d2),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff upper_frame_6_ (
	.regout(upper_frame[6]),
	.datain(upper_frame_i_RNI54Q5[6]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(vesa_mux_d2_i),
	.sdata(upper_frame_rg_d2[6]),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff upper_frame_5_ (
	.regout(upper_frame[5]),
	.datain(upper_frame_i_RNI24Q5[3]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(vesa_mux_d2_i),
	.sdata(upper_frame_rg_d2[5]),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff upper_frame_4_ (
	.regout(upper_frame[4]),
	.datain(upper_frame_i_RNI24Q5[3]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(vesa_mux_d2_i),
	.sdata(upper_frame_rg_d2[4]),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff upper_frame_3_ (
	.regout(upper_frame_3),
	.datain(upper_frame_i_RNI24Q5[3]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(vesa_mux_d2_i),
	.sdata(upper_frame_rg_d2[3]),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff upper_frame_2_ (
	.regout(upper_frame_2),
	.datain(right_frame_1[4]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(vesa_mux_d2_i),
	.sdata(upper_frame_rg_d2[2]),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff upper_frame_1_ (
	.regout(upper_frame_1),
	.datain(upper_frame_rg_d2[1]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(vesa_mux_d2),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:766
  cycloneii_lcell_ff upper_frame_0_ (
	.regout(upper_frame[0]),
	.datain(upper_frame_rg_d2[0]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(vesa_mux_d2),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:858
  cycloneii_lcell_ff mux_flush_Z (
	.regout(mux_flush),
	.datain(un2_blank_d_0_g0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff vesa_mux_d2_Z (
	.regout(vesa_mux_d2),
	.datain(vesa_mux_d1),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff right_frame_rg_d1_5_ (
	.regout(right_frame_rg_d1[5]),
	.datain(VCC),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff left_frame_rg_d2_4_ (
	.regout(left_frame_rg_d2[4]),
	.datain(right_frame_rg_d1[5]),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:1307
  cycloneii_lcell_ff vesa_mux_d1_Z (
	.regout(vesa_mux_d1),
	.datain(reg_data_2_d0),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @58:858
  cycloneii_lcell_ff blank_d_Z (
	.regout(blank_d),
	.datain(blank),
	.clk(clk_40_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @55:253
  cycloneii_lcell_comb mux_flush_RNO (
	.combout(un2_blank_d_0_g0),
	.dataa(blank_d),
	.datab(blank),
	.datac(VCC),
	.datad(VCC)
);
defparam mux_flush_RNO.lut_mask=16'h2222;
defparam mux_flush_RNO.sum_lutc_input="datac";
// @58:681
  cycloneii_lcell_comb vesa_data_valid_cZ (
	.combout(vesa_data_valid),
	.dataa(dc_fifo_empty),
	.datab(data_valid),
	.datac(vesa_mux_d2),
	.datad(VCC)
);
defparam vesa_data_valid_cZ.lut_mask=16'hc5c5;
defparam vesa_data_valid_cZ.sum_lutc_input="datac";
// @58:743
  cycloneii_lcell_comb left_frame_m_5_ (
	.combout(left_frame_m[5]),
	.dataa(left_frame_i[5]),
	.datab(vesa_mux_d2),
	.datac(VCC),
	.datad(VCC)
);
defparam left_frame_m_5_.lut_mask=16'h4444;
defparam left_frame_m_5_.sum_lutc_input="datac";
// @58:747
  cycloneii_lcell_comb right_frame_m_7_ (
	.combout(right_frame_m[7]),
	.dataa(right_frame_1[5]),
	.datab(vesa_mux_d2),
	.datac(VCC),
	.datad(VCC)
);
defparam right_frame_m_7_.lut_mask=16'h8888;
defparam right_frame_m_7_.sum_lutc_input="datac";
// @58:694
  cycloneii_lcell_comb dc_rd_req_cZ (
	.combout(dc_rd_req),
	.dataa(dc_fifo_empty),
	.datab(req_data),
	.datac(VCC),
	.datad(VCC)
);
defparam dc_rd_req_cZ.lut_mask=16'h4444;
defparam dc_rd_req_cZ.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_3_5_ (
	.combout(wbs_reg_dout_m_0_0_a2_3[5]),
	.dataa(reg_data_5),
	.datab(wbs_reg_dout_m_0_0_a2_8[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbs_reg_dout_m_0_0_a2_3_5_.lut_mask=16'h8888;
defparam wbs_reg_dout_m_0_0_a2_3_5_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_3_6_ (
	.combout(wbs_reg_dout_m_0_0_a2_3[6]),
	.dataa(reg_data_1_6),
	.datab(wbs_reg_dout_m_0_0_a2_8[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbs_reg_dout_m_0_0_a2_3_6_.lut_mask=16'h8888;
defparam wbs_reg_dout_m_0_0_a2_3_6_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_0_0_ (
	.combout(wbs_reg_dout_m_0_0_a2_0_0),
	.dataa(reg_data_1_0),
	.datab(wbs_reg_dout_m_0_0_a2_7_0),
	.datac(VCC),
	.datad(VCC)
);
defparam wbs_reg_dout_m_0_0_a2_0_0_.lut_mask=16'h8888;
defparam wbs_reg_dout_m_0_0_a2_0_0_.sum_lutc_input="datac";
// @58:670
  cycloneii_lcell_comb dc_fifo_aclr_cZ (
	.combout(dc_fifo_aclr),
	.dataa(mux_flush),
	.datab(start_trigger_3),
	.datac(sync_rst_out_0),
	.datad(VCC)
);
defparam dc_fifo_aclr_cZ.lut_mask=16'hefef;
defparam dc_fifo_aclr_cZ.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_0_0_ (
	.combout(wbs_reg_dout_m_0_0_0[0]),
	.dataa(lower_frame[0]),
	.datab(reg_data_2_0),
	.datac(wbs_reg_dout_m_0_0_a2_6[7]),
	.datad(wbs_reg_dout_m_0_0_a2_8[7])
);
defparam wbs_reg_dout_m_0_0_0_0_.lut_mask=16'heca0;
defparam wbs_reg_dout_m_0_0_0_0_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_0_3_ (
	.combout(wbs_reg_dout_m_0_0_0_3),
	.dataa(lower_frame[3]),
	.datab(reg_data_3),
	.datac(wbs_reg_dout_m_0_0_a2_6[7]),
	.datad(wbs_reg_dout_m_0_0_a2_8[7])
);
defparam wbs_reg_dout_m_0_0_0_3_.lut_mask=16'heca0;
defparam wbs_reg_dout_m_0_0_0_3_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_0_1_ (
	.combout(wbs_reg_dout_m_0_0_0_1),
	.dataa(lower_frame[1]),
	.datab(reg_data_1_1),
	.datac(wbs_reg_dout_m_0_0_a2_6[7]),
	.datad(wbs_reg_dout_m_0_0_a2_8[7])
);
defparam wbs_reg_dout_m_0_0_0_1_.lut_mask=16'heca0;
defparam wbs_reg_dout_m_0_0_0_1_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_0_2_ (
	.combout(wbs_reg_dout_m_0_0_0_2),
	.dataa(lower_frame[2]),
	.datab(reg_data_2_d0),
	.datac(wbs_reg_dout_m_0_0_a2_6[7]),
	.datad(wbs_reg_dout_m_0_0_a2_8[7])
);
defparam wbs_reg_dout_m_0_0_0_2_.lut_mask=16'heca0;
defparam wbs_reg_dout_m_0_0_0_2_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_16_7_ (
	.combout(wbs_reg_dout_m_0_0_a2_16[7]),
	.dataa(wbs_gnt_0),
	.datab(cur_st_0),
	.datac(adrint_i_m3_i_m3_1),
	.datad(adrint_i_m3_i_m3_0)
);
defparam wbs_reg_dout_m_0_0_a2_16_7_.lut_mask=16'h0080;
defparam wbs_reg_dout_m_0_0_a2_16_7_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_13_7_ (
	.combout(wbs_reg_dout_m_0_0_a2_13[7]),
	.dataa(wbs_gnt_0),
	.datab(cur_st_0),
	.datac(adrint_i_m3_i_m3_1),
	.datad(adrint_i_m3_i_m3_0)
);
defparam wbs_reg_dout_m_0_0_a2_13_7_.lut_mask=16'h8000;
defparam wbs_reg_dout_m_0_0_a2_13_7_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_14_7_ (
	.combout(wbs_reg_dout_m_0_0_a2_14[7]),
	.dataa(wbs_gnt_0),
	.datab(cur_st_0),
	.datac(adrint_i_m3_i_m3_1),
	.datad(adrint_i_m3_i_m3_0)
);
defparam wbs_reg_dout_m_0_0_a2_14_7_.lut_mask=16'h777f;
defparam wbs_reg_dout_m_0_0_a2_14_7_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_1_0_ (
	.combout(wbs_reg_dout_m_0_0_1_0),
	.dataa(upper_frame[0]),
	.datab(wbs_reg_dout_m_0_0_a2_5_0),
	.datac(wbs_reg_dout_m_0_0_0[0]),
	.datad(VCC)
);
defparam wbs_reg_dout_m_0_0_1_0_.lut_mask=16'hf8f8;
defparam wbs_reg_dout_m_0_0_1_0_.sum_lutc_input="datac";
// @58:781
  cycloneii_lcell_comb wbs_reg_cyc_i_o2_0_m3_cZ (
	.combout(wbs_reg_cyc_i_o2_0_m3),
	.dataa(adrint_i_m3_i_m3_0),
	.datab(ic_wbs_adr_i_1_3_1_a2_i),
	.datac(ic_wbs_adr_i_1_2_1_a2_i),
	.datad(ic_wbs_adr_i_1_0_2_a2_i)
);
defparam wbs_reg_cyc_i_o2_0_m3_cZ.lut_mask=16'hc533;
defparam wbs_reg_cyc_i_o2_0_m3_cZ.sum_lutc_input="datac";
// @58:781
  cycloneii_lcell_comb wbs_reg_cyc_i_o2_0_o2_cZ (
	.combout(wbs_reg_cyc_i_o2_0_o2),
	.dataa(un1_reg_data6_0_o3_0),
	.datab(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.datac(un1_ic_wbm_cyc_o_i_0_o3_0),
	.datad(un1_ic_wbm_cyc_o_i_0_a2_1)
);
defparam wbs_reg_cyc_i_o2_0_o2_cZ.lut_mask=16'hfbbb;
defparam wbs_reg_cyc_i_o2_0_o2_cZ.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_18_a_7_ (
	.combout(wbs_reg_dout_m_0_0_a2_18_a[7]),
	.dataa(cur_st_0),
	.datab(un1_reg_data6_0_0_a3_tz_0),
	.datac(un1_reg_data6_0_0_a3_tz_1),
	.datad(un1_reg_data6_0_0_a3_tz_2)
);
defparam wbs_reg_dout_m_0_0_a2_18_a_7_.lut_mask=16'h2aaa;
defparam wbs_reg_dout_m_0_0_a2_18_a_7_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_18_7_ (
	.combout(wbs_reg_dout_m_0_0_a2_18[7]),
	.dataa(wbs_gnt_0),
	.datab(un1_reg_data6_0_o3_0),
	.datac(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.datad(wbs_reg_dout_m_0_0_a2_18_a[7])
);
defparam wbs_reg_dout_m_0_0_a2_18_7_.lut_mask=16'h1030;
defparam wbs_reg_dout_m_0_0_a2_18_7_.sum_lutc_input="datac";
// @58:781
  cycloneii_lcell_comb wbs_reg_cyc_i_o2_0_a2_cZ (
	.combout(wbs_reg_cyc_i_o2_0_a2),
	.dataa(wbs_gnt_0),
	.datab(cur_st_0),
	.datac(un1_reg_data6_0_0_a3_tz),
	.datad(wbs_reg_cyc_i_o2_0_m3)
);
defparam wbs_reg_cyc_i_o2_0_a2_cZ.lut_mask=16'hf700;
defparam wbs_reg_cyc_i_o2_0_a2_cZ.sum_lutc_input="datac";
// @58:781
  cycloneii_lcell_comb wbs_reg_cyc_i_o2_0_a2_0_cZ (
	.combout(wbs_reg_cyc_i_o2_0_a2_0),
	.dataa(ic_wbs_cyc_i_i_0_o2_0),
	.datab(adrint_i_m3_i_m3_0),
	.datac(ic_wbs_adr_i_1_2_1_a2_i),
	.datad(un1_reg_data6_0_0_a3_tz)
);
defparam wbs_reg_cyc_i_o2_0_a2_0_cZ.lut_mask=16'h4000;
defparam wbs_reg_cyc_i_o2_0_a2_0_cZ.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_6_7_ (
	.combout(wbs_reg_dout_m_0_0_a2_6[7]),
	.dataa(ic_wbs_adr_i_1_3_1_a2_i),
	.datab(ic_wbs_adr_i_1_0_2_a2_i),
	.datac(wbs_reg_dout_m_0_0_a2_14[7]),
	.datad(wbs_reg_dout_m_0_0_a2_18[7])
);
defparam wbs_reg_dout_m_0_0_a2_6_7_.lut_mask=16'h4000;
defparam wbs_reg_dout_m_0_0_a2_6_7_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_8_7_ (
	.combout(wbs_reg_dout_m_0_0_a2_8[7]),
	.dataa(ic_wbs_adr_i_1_3_1_a2_i),
	.datab(ic_wbs_adr_i_1_0_2_a2_i),
	.datac(wbs_reg_dout_m_0_0_a2_13[7]),
	.datad(wbs_reg_dout_m_0_0_a2_18[7])
);
defparam wbs_reg_dout_m_0_0_a2_8_7_.lut_mask=16'h4000;
defparam wbs_reg_dout_m_0_0_a2_8_7_.sum_lutc_input="datac";
// @58:781
  cycloneii_lcell_comb wbs_reg_cyc_i_o2_0_cZ (
	.combout(wbs_reg_cyc_i_o2_0),
	.dataa(wbs_reg_cyc_i_o2_0_o2),
	.datab(wbs_reg_cyc_i_o2_0_a2_0),
	.datac(wbs_reg_cyc_i_o2_0_a2),
	.datad(VCC)
);
defparam wbs_reg_cyc_i_o2_0_cZ.lut_mask=16'hfefe;
defparam wbs_reg_cyc_i_o2_0_cZ.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_9_7_ (
	.combout(wbs_reg_dout_m_0_0_a2_9[7]),
	.dataa(ic_wbs_adr_i_1_3_1_a2_i),
	.datab(ic_wbs_adr_i_1_0_2_a2_i),
	.datac(wbs_reg_dout_m_0_0_a2_13[7]),
	.datad(wbs_reg_dout_m_0_0_a2_18[7])
);
defparam wbs_reg_dout_m_0_0_a2_9_7_.lut_mask=16'h8000;
defparam wbs_reg_dout_m_0_0_a2_9_7_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_10_7_ (
	.combout(wbs_reg_dout_m_0_0_a2_10[7]),
	.dataa(ic_wbs_adr_i_1_3_1_a2_i),
	.datab(ic_wbs_adr_i_1_0_2_a2_i),
	.datac(wbs_reg_dout_m_0_0_a2_16[7]),
	.datad(wbs_reg_dout_m_0_0_a2_18[7])
);
defparam wbs_reg_dout_m_0_0_a2_10_7_.lut_mask=16'h2000;
defparam wbs_reg_dout_m_0_0_a2_10_7_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_5_7_ (
	.combout(wbs_reg_dout_m_0_0_a2_5_0),
	.dataa(ic_wbs_adr_i_1_3_1_a2_i),
	.datab(ic_wbs_adr_i_1_0_2_a2_i),
	.datac(wbs_reg_dout_m_0_0_a2_13[7]),
	.datad(wbs_reg_dout_m_0_0_a2_18[7])
);
defparam wbs_reg_dout_m_0_0_a2_5_7_.lut_mask=16'h2000;
defparam wbs_reg_dout_m_0_0_a2_5_7_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_a2_7_7_ (
	.combout(wbs_reg_dout_m_0_0_a2_7_0),
	.dataa(ic_wbs_adr_i_1_3_1_a2_i),
	.datab(ic_wbs_adr_i_1_0_2_a2_i),
	.datac(wbs_reg_dout_m_0_0_a2_14[7]),
	.datad(wbs_reg_dout_m_0_0_a2_18[7])
);
defparam wbs_reg_dout_m_0_0_a2_7_7_.lut_mask=16'h2000;
defparam wbs_reg_dout_m_0_0_a2_7_7_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_0_6_ (
	.combout(wbs_reg_dout_m_0_0_0[6]),
	.dataa(lower_frame[6]),
	.datab(right_frame[4]),
	.datac(wbs_reg_dout_m_0_0_a2_9[7]),
	.datad(wbs_reg_dout_m_0_0_a2_6[7])
);
defparam wbs_reg_dout_m_0_0_0_6_.lut_mask=16'heac0;
defparam wbs_reg_dout_m_0_0_0_6_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_0_5_ (
	.combout(wbs_reg_dout_m_0_0_0[5]),
	.dataa(lower_frame[5]),
	.datab(right_frame[5]),
	.datac(wbs_reg_dout_m_0_0_a2_9[7]),
	.datad(wbs_reg_dout_m_0_0_a2_6[7])
);
defparam wbs_reg_dout_m_0_0_0_5_.lut_mask=16'heac0;
defparam wbs_reg_dout_m_0_0_0_5_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_1_a_7_ (
	.combout(wbs_reg_dout_m_0_0_1_a[7]),
	.dataa(right_frame[5]),
	.datab(lower_frame[7]),
	.datac(wbs_reg_dout_m_0_0_a2_9[7]),
	.datad(wbs_reg_dout_m_0_0_a2_6[7])
);
defparam wbs_reg_dout_m_0_0_1_a_7_.lut_mask=16'h135f;
defparam wbs_reg_dout_m_0_0_1_a_7_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_1_7_ (
	.combout(wbs_reg_dout_m_0_0_1[7]),
	.dataa(reg_data_1_7),
	.datab(wbs_reg_dout_m_0_0_a2_8[7]),
	.datac(wbs_reg_dout_m_0_0_1_a[7]),
	.datad(VCC)
);
defparam wbs_reg_dout_m_0_0_1_7_.lut_mask=16'h8f8f;
defparam wbs_reg_dout_m_0_0_1_7_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_2_7_ (
	.combout(wbs_reg_dout_m_0_0_2[7]),
	.dataa(left_frame[5]),
	.datab(upper_frame[7]),
	.datac(wbs_reg_dout_m_0_0_a2_10[7]),
	.datad(wbs_reg_dout_m_0_0_a2_5_0)
);
defparam wbs_reg_dout_m_0_0_2_7_.lut_mask=16'heca0;
defparam wbs_reg_dout_m_0_0_2_7_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_2_6_ (
	.combout(wbs_reg_dout_m_0_0_2_2),
	.dataa(right_frame[4]),
	.datab(upper_frame[6]),
	.datac(wbs_reg_dout_m_0_0_a2_10[7]),
	.datad(wbs_reg_dout_m_0_0_a2_5_0)
);
defparam wbs_reg_dout_m_0_0_2_6_.lut_mask=16'heca0;
defparam wbs_reg_dout_m_0_0_2_6_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_1_a_4_ (
	.combout(wbs_reg_dout_m_0_0_1_a[4]),
	.dataa(right_frame[4]),
	.datab(lower_frame[4]),
	.datac(wbs_reg_dout_m_0_0_a2_9[7]),
	.datad(wbs_reg_dout_m_0_0_a2_6[7])
);
defparam wbs_reg_dout_m_0_0_1_a_4_.lut_mask=16'h135f;
defparam wbs_reg_dout_m_0_0_1_a_4_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_1_4_ (
	.combout(wbs_reg_dout_m_0_0_1[4]),
	.dataa(reg_data_4),
	.datab(wbs_reg_dout_m_0_0_a2_8[7]),
	.datac(wbs_reg_dout_m_0_0_1_a[4]),
	.datad(VCC)
);
defparam wbs_reg_dout_m_0_0_1_4_.lut_mask=16'h8f8f;
defparam wbs_reg_dout_m_0_0_1_4_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_2_4_ (
	.combout(wbs_reg_dout_m_0_0_2[4]),
	.dataa(upper_frame[4]),
	.datab(right_frame[4]),
	.datac(wbs_reg_dout_m_0_0_a2_10[7]),
	.datad(wbs_reg_dout_m_0_0_a2_5_0)
);
defparam wbs_reg_dout_m_0_0_2_4_.lut_mask=16'heac0;
defparam wbs_reg_dout_m_0_0_2_4_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_2_5_ (
	.combout(wbs_reg_dout_m_0_0_2_1),
	.dataa(upper_frame[5]),
	.datab(left_frame[5]),
	.datac(wbs_reg_dout_m_0_0_a2_10[7]),
	.datad(wbs_reg_dout_m_0_0_a2_5_0)
);
defparam wbs_reg_dout_m_0_0_2_5_.lut_mask=16'heac0;
defparam wbs_reg_dout_m_0_0_2_5_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_3_6_ (
	.combout(wbs_reg_dout_m_0_0_3_1),
	.dataa(reg_data_i_5),
	.datab(wbs_reg_dout_m_0_0_a2_7_0),
	.datac(wbs_reg_dout_m_0_0_a2_3[6]),
	.datad(wbs_reg_dout_m_0_0_0[6])
);
defparam wbs_reg_dout_m_0_0_3_6_.lut_mask=16'hfff4;
defparam wbs_reg_dout_m_0_0_3_6_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_3_5_ (
	.combout(wbs_reg_dout_m_0_0_3_0),
	.dataa(reg_data_0_5),
	.datab(wbs_reg_dout_m_0_0_a2_7_0),
	.datac(wbs_reg_dout_m_0_0_a2_3[5]),
	.datad(wbs_reg_dout_m_0_0_0[5])
);
defparam wbs_reg_dout_m_0_0_3_5_.lut_mask=16'hfff8;
defparam wbs_reg_dout_m_0_0_3_5_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_7_ (
	.combout(wbs_reg_dout_m_0_0_3_d0),
	.dataa(reg_data_i_6),
	.datab(wbs_reg_dout_m_0_0_a2_7_0),
	.datac(wbs_reg_dout_m_0_0_2[7]),
	.datad(wbs_reg_dout_m_0_0_1[7])
);
defparam wbs_reg_dout_m_0_0_7_.lut_mask=16'hfff4;
defparam wbs_reg_dout_m_0_0_7_.sum_lutc_input="datac";
// @58:796
  cycloneii_lcell_comb wbs_reg_dout_m_0_0_4_ (
	.combout(wbs_reg_dout_m_0_0_0_d0),
	.dataa(reg_data_i_3),
	.datab(wbs_reg_dout_m_0_0_a2_7_0),
	.datac(wbs_reg_dout_m_0_0_2[4]),
	.datad(wbs_reg_dout_m_0_0_1[4])
);
defparam wbs_reg_dout_m_0_0_4_.lut_mask=16'hfff4;
defparam wbs_reg_dout_m_0_0_4_.sum_lutc_input="datac";
// @58:876
  pixel_mng pixel_mng_inst (
	.sync_rst_out(sync_rst_out_0),
	.clk_100(clk_100),
	.start_trigger_1(start_trigger_1),
	.vsync_d2(vsync_d2)
);
// @58:925
  SG_WBM_IF SG_WBM_IF_inst (
	.ic_wbm_stall_i_0(ic_wbm_stall_i_0),
	.ic_wbm_stall_i_1_0(ic_wbm_stall_i_1_0),
	.ic_wbs_adr_i_0_0(ic_wbs_adr_i_0_0),
	.ic_wbs_adr_i_0_1(ic_wbs_adr_i_0_1),
	.ic_wbs_adr_i_0_2(ic_wbs_adr_i_0_2),
	.cur_st_0_0(cur_st_0_0),
	.wbm_gnt_i_0_0(wbm_gnt_i_0_0),
	.adr_internal_0(adr_internal_0),
	.adr_internal_1(adr_internal_1),
	.adr_internal_2(adr_internal_2),
	.adr_internal_3(adr_internal_3),
	.adr_internal_4(adr_internal_4),
	.adr_internal_5(adr_internal_5),
	.adr_internal_6(adr_internal_6),
	.adr_internal_7(adr_internal_7),
	.adr_internal_8(adr_internal_8),
	.adr_internal_9(adr_internal_9),
	.wbm_tga_o_1_4(wbm_tga_o_1_4),
	.wbm_tga_o_1_0(wbm_tga_o_1_0),
	.wbm_dat_o_0(wbm_dat_o_0),
	.wbm_dat_o_1(wbm_dat_o_1),
	.wbm_dat_o_2(wbm_dat_o_2),
	.wbm_dat_o_3(wbm_dat_o_3),
	.wbm_dat_o_4(wbm_dat_o_4),
	.wbm_dat_o_5(wbm_dat_o_5),
	.wbm_dat_o_6(wbm_dat_o_6),
	.wbm_dat_o_7(wbm_dat_o_7),
	.sdram_addr_rd_1_0(sdram_addr_rd_1[4]),
	.sdram_addr_rd_1_1(sdram_addr_rd_1[5]),
	.sdram_addr_rd_1_2(sdram_addr_rd_1[6]),
	.sdram_addr_rd_1_3(sdram_addr_rd_1[7]),
	.sdram_addr_rd_1_4(sdram_addr_rd_1[8]),
	.sdram_addr_rd_1_5(sdram_addr_rd_1[9]),
	.sdram_addr_rd_1_6(sdram_addr_rd_1[10]),
	.sdram_addr_rd_1_7(sdram_addr_rd_1[11]),
	.sdram_addr_rd_1_8(sdram_addr_rd_1[12]),
	.sdram_addr_rd_1_9(sdram_addr_rd_1[13]),
	.sdram_addr_rd_1_10(sdram_addr_rd_1[14]),
	.sdram_addr_rd_1_11(sdram_addr_rd_1[15]),
	.sdram_addr_rd_1_12(sdram_addr_rd_1[16]),
	.sdram_addr_rd_1_13(sdram_addr_rd_1[17]),
	.sdram_addr_rd_1_14(sdram_addr_rd_1[18]),
	.sdram_addr_rd_1_15(sdram_addr_rd_1[19]),
	.sdram_addr_rd_1_16(sdram_addr_rd_1[20]),
	.sdram_addr_rd_1_17(sdram_addr_rd_1[21]),
	.m36(m36),
	.m27(m27),
	.m18(m18),
	.ic_wbs_adr_i_1_2_1_a4_0_a2(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.un15_rd_wbs_reg_cyc_0_tz(un15_rd_wbs_reg_cyc_0_tz),
	.d_m2_e(d_m2_e),
	.m35_m5(m35_m5),
	.rd_wbs_reg_cyc(rd_wbs_reg_cyc),
	.rd_wbs_reg_cyc_0(rd_wbs_reg_cyc_0),
	.wbs_stall_o_int_i(wbs_stall_o_int_i),
	.start_trigger(start_trigger),
	.wbs_err_o(wbs_err_o),
	.ack_o_sr_2_0_g0_1(ack_o_sr_2_0_g0_1),
	.ack_o_sr(ack_o_sr),
	.cur_st_tr19_0_a4_0_a2_0_g0_1(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.cur_st_tr22_0_a2_0_g0_2_0(cur_st_tr22_0_a2_0_g0_2_0),
	.wbm_cyc_o_i_o2(wbm_cyc_o_i_o2),
	.cyc_internal(cyc_internal),
	.stb_internal(stb_internal),
	.vsync_en(vsync_en),
	.we_internal(we_internal),
	.sdram_rd_en(sdram_rd_en),
	.sync_rst_out(sync_rst_out_0),
	.clk_100(clk_100)
);
// @58:974
  dc_fifo dc_fifo_inst (
	.mux_dout_7(mux_dout[7]),
	.mux_dout_6(mux_dout[6]),
	.mux_dout_5(mux_dout[5]),
	.mux_dout_4(mux_dout[4]),
	.mux_dout_3(mux_dout[3]),
	.mux_dout_2(mux_dout[2]),
	.mux_dout_1(mux_dout[1]),
	.mux_dout_0(mux_dout[0]),
	.dc_fifo_dout_7(dc_fifo_dout[7]),
	.dc_fifo_dout_6(dc_fifo_dout[6]),
	.dc_fifo_dout_5(dc_fifo_dout[5]),
	.dc_fifo_dout_4(dc_fifo_dout[4]),
	.dc_fifo_dout_3(dc_fifo_dout[3]),
	.dc_fifo_dout_2(dc_fifo_dout[2]),
	.dc_fifo_dout_1(dc_fifo_dout[1]),
	.dc_fifo_dout_0(dc_fifo_dout[0]),
	.dc_rd_req(dc_rd_req),
	.dc_fifo_aclr(dc_fifo_aclr),
	.mux_dout_valid(mux_dout_valid),
	.clk_100(clk_100),
	.dc_fifo_empty(dc_fifo_empty),
	.clk_40_c(clk_40_c)
);
// @58:1018
  vesa_gen_ctrl vesa_gen_ctrl_inst (
	.r_out_0_0(r_out[0]),
	.r_out_0_3(r_out[3]),
	.r_out_0_7(r_out[7]),
	.r_out_0_1(r_out[1]),
	.r_out_0_5(r_out[5]),
	.r_out_0_6(r_out[6]),
	.r_out_0_4(r_out[4]),
	.r_out_0_2(r_out[2]),
	.g_out_0_2(g_out[2]),
	.g_out_0_4(g_out[4]),
	.g_out_0_1(g_out[1]),
	.g_out_0_0(g_out[0]),
	.g_out_0_3(g_out[3]),
	.g_out_0_5(g_out[5]),
	.g_out_0_7(g_out[7]),
	.g_out_0_6(g_out[6]),
	.b_out_0_5(b_out[5]),
	.b_out_0_6(b_out[6]),
	.b_out_0_4(b_out[4]),
	.b_out_0_3(b_out[3]),
	.b_out_0_2(b_out[2]),
	.b_out_0_1(b_out[1]),
	.b_out_0_7(b_out[7]),
	.b_out_0_0(b_out[0]),
	.dc_fifo_dout_4(dc_fifo_dout[4]),
	.dc_fifo_dout_1(dc_fifo_dout[1]),
	.dc_fifo_dout_3(dc_fifo_dout[3]),
	.dc_fifo_dout_5(dc_fifo_dout[5]),
	.dc_fifo_dout_2(dc_fifo_dout[2]),
	.dc_fifo_dout_7(dc_fifo_dout[7]),
	.dc_fifo_dout_6(dc_fifo_dout[6]),
	.dc_fifo_dout_0(dc_fifo_dout[0]),
	.left_frame_0(left_frame[5]),
	.upper_frame_7(upper_frame[7]),
	.upper_frame_6(upper_frame[6]),
	.upper_frame_5(upper_frame[5]),
	.upper_frame_4(upper_frame[4]),
	.upper_frame_3(upper_frame_3),
	.upper_frame_2(upper_frame_2),
	.upper_frame_1(upper_frame_1),
	.upper_frame_0(upper_frame[0]),
	.lower_frame_7(lower_frame[7]),
	.lower_frame_6(lower_frame[6]),
	.lower_frame_5(lower_frame[5]),
	.lower_frame_4(lower_frame[4]),
	.lower_frame_3(lower_frame[3]),
	.lower_frame_0(lower_frame[0]),
	.lower_frame_1(lower_frame[1]),
	.lower_frame_2(lower_frame[2]),
	.right_frame_1(right_frame[5]),
	.right_frame_0(right_frame[4]),
	.r_out_0(r_out_0_0),
	.r_out_1(r_out_0_1),
	.r_out_2(r_out_0_2),
	.r_out_3(r_out_0_3),
	.r_out_4(r_out_0_4),
	.r_out_5(r_out_0_5),
	.r_out_6(r_out_0_6),
	.r_out_7(r_out_0_7),
	.g_out_0(g_out_0_0),
	.g_out_1(g_out_0_1),
	.g_out_2(g_out_0_2),
	.g_out_3(g_out_0_3),
	.g_out_4(g_out_0_4),
	.g_out_5(g_out_0_5),
	.g_out_6(g_out_0_6),
	.g_out_7(g_out_0_7),
	.b_out_0(b_out_0_0),
	.b_out_1(b_out_0_1),
	.b_out_2(b_out_0_2),
	.b_out_3(b_out_0_3),
	.b_out_4(b_out_0_4),
	.b_out_5(b_out_0_5),
	.b_out_6(b_out_0_6),
	.b_out_7(b_out_0_7),
	.right_frame_rg_d1_0(right_frame_rg_d1[5]),
	.vesa_mux_d2(vesa_mux_d2),
	.vesa_data_valid(vesa_data_valid),
	.blank(blank),
	.req_data(req_data),
	.req_ln_trig(req_ln_trig),
	.hsync(hsync),
	.vsync_i(vsync_i),
	.sync_rst_out(sync_rst_out),
	.clk_40_c(clk_40_c)
);
// @58:1069
  synthetic_frame_generator synth_pic_gen_inst (
	.upper_frame_i_RNI24Q5_0(upper_frame_i_RNI24Q5[3]),
	.upper_frame_i_RNI54Q5_0(upper_frame_i_RNI54Q5[6]),
	.lower_frame_1_0(lower_frame_1[6]),
	.right_frame_1_0(right_frame_1[4]),
	.right_frame_1_1(right_frame_1[5]),
	.left_frame_i_0(left_frame_i[5]),
	.upper_frame_i_3(upper_frame_i[6]),
	.g_out_0(g_out[0]),
	.g_out_1(g_out[1]),
	.g_out_2(g_out[2]),
	.g_out_3(g_out[3]),
	.g_out_4(g_out[4]),
	.g_out_5(g_out[5]),
	.g_out_6(g_out[6]),
	.g_out_7(g_out[7]),
	.r_out_0(r_out[0]),
	.r_out_1(r_out[1]),
	.r_out_2(r_out[2]),
	.r_out_3(r_out[3]),
	.r_out_4(r_out[4]),
	.r_out_5(r_out[5]),
	.r_out_6(r_out[6]),
	.r_out_7(r_out[7]),
	.b_out_0(b_out[0]),
	.b_out_1(b_out[1]),
	.b_out_2(b_out[2]),
	.b_out_3(b_out[3]),
	.b_out_4(b_out[4]),
	.b_out_5(b_out[5]),
	.b_out_6(b_out[6]),
	.b_out_7(b_out[7]),
	.vsync_i(vsync_i),
	.hsync(hsync),
	.req_data(req_data),
	.data_valid(data_valid),
	.sync_rst_out(sync_rst_out),
	.clk_40_c(clk_40_c)
);
// @58:1099
  gen_regZ8 gen_reg_type_inst (
	.wbs_reg_dout_m_0_0_a2_8_0(wbs_reg_dout_m_0_0_a2_8[7]),
	.ic_wbs_stb_i_5_i_m3_i_m3_0(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.wbm_gnt_0_0_i_0_a3_0(wbm_gnt_0_0_i_0_a3_0),
	.wbs_gnt_0(wbs_gnt_0),
	.reg_data_0(reg_data_2_0),
	.reg_data_1(reg_data_1_1),
	.reg_data_2(reg_data_2_d0),
	.reg_data_3(reg_data_3),
	.reg_data_4(reg_data_4),
	.reg_data_5(reg_data_5),
	.reg_data_6(reg_data_1_6),
	.reg_data_7(reg_data_1_7),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.reg_data_0_0_1__I0_i_0_1051_i_m3(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.reg_data_0_0_2__I0_i_0_1070_i_m3(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.reg_data_0_0_3__I0_i_0_1089_i_m3(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.reg_data_0_0_4__I0_i_0_1108_i_m3(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.reg_data_0_0_5__I0_i_0_1127_i_m3(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.sync_rst_out(sync_rst_out_0),
	.clk_100(clk_100),
	.reg_data_0_0_7__g2_0_1014_i_m3(reg_data_0_0_7__g2_0_1014_i_m3)
);
// @58:1171
  gen_regZ7 gen_reg_upper_frame_inst (
	.wbs_reg_dout_m_0_0_a2_5_0(wbs_reg_dout_m_0_0_a2_5_0),
	.ic_wbs_stb_i_5_i_m3_i_m3_0(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.wbm_gnt_0_0_i_0_a3_0(wbm_gnt_0_0_i_0_a3_0),
	.wbs_gnt_0(wbs_gnt_0),
	.reg_data_i_RNI15O6_0(reg_data_i_RNI15O6[5]),
	.reg_data_i_RNI01O6_0(reg_data_i_RNI01O6[4]),
	.reg_data_i_RNIVSN6_0(reg_data_i_RNIVSN6[3]),
	.reg_data_i_RNIUON6_0(reg_data_i_RNIUON6[2]),
	.rx_wbm_dat_o_i_i_0(rx_wbm_dat_o_i_i_1),
	.rx_wbm_dat_o_i_i_1(rx_wbm_dat_o_i_i_2),
	.rx_wbm_dat_o_i_i_2(rx_wbm_dat_o_i_i_3),
	.rx_wbm_dat_o_i_i_3(rx_wbm_dat_o_i_i_4),
	.reg_data_0(reg_data_0[0]),
	.reg_data_1(reg_data_0[1]),
	.reg_data_6(reg_data_0[6]),
	.reg_data_7(reg_data_0[7]),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.reg_data_0_0_1__I0_i_0_1051_i_m3(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.sync_rst_out(sync_rst_out_0),
	.clk_100(clk_100),
	.reg_data_0_0_7__g2_0_1014_i_m3(reg_data_0_0_7__g2_0_1014_i_m3)
);
// @58:1195
  gen_regZ6 gen_reg_lower_frame_inst (
	.wbs_reg_dout_m_0_0_a2_6_0(wbs_reg_dout_m_0_0_a2_6[7]),
	.ic_wbs_stb_i_5_i_m3_i_m3_0(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.wbm_gnt_0_0_i_0_a3_0(wbm_gnt_0_0_i_0_a3_0),
	.wbs_gnt_0(wbs_gnt_0),
	.reg_data_i_RNI4TT6_0(reg_data_i_RNI4TT6[5]),
	.reg_data_i_RNI3PT6_0(reg_data_i_RNI3PT6[4]),
	.reg_data_i_RNI2LT6_0(reg_data_i_RNI2LT6[3]),
	.reg_data_i_RNI1HT6_0(reg_data_i_RNI1HT6[2]),
	.rx_wbm_dat_o_i_i_0(rx_wbm_dat_o_i_i_1),
	.rx_wbm_dat_o_i_i_1(rx_wbm_dat_o_i_i_2),
	.rx_wbm_dat_o_i_i_2(rx_wbm_dat_o_i_i_3),
	.rx_wbm_dat_o_i_i_3(rx_wbm_dat_o_i_i_4),
	.reg_data_0(reg_data[0]),
	.reg_data_1(reg_data[1]),
	.reg_data_6(reg_data[6]),
	.reg_data_7(reg_data[7]),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.reg_data_0_0_1__I0_i_0_1051_i_m3(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.sync_rst_out(sync_rst_out_0),
	.clk_100(clk_100),
	.reg_data_0_0_7__g2_0_1014_i_m3(reg_data_0_0_7__g2_0_1014_i_m3)
);
// @58:1221
  gen_regZ5 gen_reg_opcode_unite_inst (
	.ic_wbs_stb_i_5_i_m3_i_m3_0(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.wbm_gnt_0_0_i_0_a3_0(wbm_gnt_0_0_i_0_a3_0),
	.ic_wbs_cyc_i_i_0_o2_0(ic_wbs_cyc_i_i_0_o2_0),
	.wbm_gnt_i_0_rep0_0(wbm_gnt_i_0_rep0_0),
	.wbm_adr_internal_0(wbm_adr_internal_0),
	.wbm_adr_internal_5(wbm_adr_internal_5),
	.wbm_adr_internal_3(wbm_adr_internal_3),
	.wbm_adr_internal_1(wbm_adr_internal_1),
	.wbm_adr_internal_2(wbm_adr_internal_2),
	.cur_rd_addr_0(cur_rd_addr_0),
	.cur_rd_addr_5(cur_rd_addr_5),
	.cur_rd_addr_1(cur_rd_addr_1),
	.cur_rd_addr_2(cur_rd_addr_2),
	.ic_wbs_tgc_i_i_0_a2_0(ic_wbs_tgc_i_i_0_a2_0),
	.cur_st_0(cur_st_0),
	.wbs_gnt_0(wbs_gnt_0),
	.reg_data_i_RNIDNM7_0(reg_data_i_RNIDNM7[1]),
	.reg_data_i_RNIFNM7_0(reg_data_i_RNIFNM7[3]),
	.reg_data_i_RNIHNM7_0(reg_data_i_RNIHNM7[5]),
	.rx_wbm_dat_o_i_i_0(rx_wbm_dat_o_i_i_0),
	.rx_wbm_dat_o_i_i_2(rx_wbm_dat_o_i_i_2),
	.rx_wbm_dat_o_i_i_4(rx_wbm_dat_o_i_i_4),
	.reg_data_0(reg_data_3_Z[0]),
	.reg_data_2(reg_data_0[2]),
	.reg_data_4(reg_data_0[4]),
	.reg_data_6(reg_data_2[6]),
	.reg_data_7(reg_data_2[7]),
	.un1_ic_wbm_cyc_o_i_0_a2(un1_ic_wbm_cyc_o_i_0_a2),
	.un13_ic_wbm_cyc_o_i_m3_i_m3(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.un1_reg_data6_0_0_a3_tz(un1_reg_data6_0_0_a3_tz),
	.un1_reg_data6_0_0_a3_tz_2(un1_reg_data6_0_0_a3_tz_2),
	.un122_wbs_gnt_3_sqmuxa_i_0_0_a(un122_wbs_gnt_3_sqmuxa_i_0_0_a),
	.un1_reg_data6_0_0_a3_tz_1(un1_reg_data6_0_0_a3_tz_1),
	.wbm_tgc_o(wbm_tgc_o),
	.un1_reg_data6_0_0_a3_tz_0(un1_reg_data6_0_0_a3_tz_0),
	.un1_reg_data6_0_0_a3_tz_0_a(un1_reg_data6_0_0_a3_tz_0_a),
	.un1_reg_data6_0_o3_0(un1_reg_data6_0_o3_0),
	.din_ack(din_ack),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.reg_data_0_0_2__I0_i_0_1070_i_m3(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.reg_data_0_0_4__I0_i_0_1108_i_m3(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.sync_rst_out(sync_rst_out_0),
	.clk_100(clk_100),
	.reg_data_0_0_7__g2_0_1014_i_m3(reg_data_0_0_7__g2_0_1014_i_m3)
);
// @58:1248
  gen_regZ4 gen_reg_version_inst (
	.wbs_reg_dout_m_0_0_a2_7_0(wbs_reg_dout_m_0_0_a2_7_0),
	.ic_wbs_stb_i_5_i_m3_i_m3_0(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.wbm_gnt_0_0_i_0_a3_0(wbm_gnt_0_0_i_0_a3_0),
	.wbs_gnt_0(wbs_gnt_0),
	.rx_wbm_dat_o_i_i_0(rx_wbm_dat_o_i_i_0),
	.rx_wbm_dat_o_i_i_2(rx_wbm_dat_o_i_i_2),
	.rx_wbm_dat_o_i_i_3(rx_wbm_dat_o_i_i_3),
	.rx_wbm_dat_o_i_i_5(rx_wbm_dat_o_i_i_5),
	.rx_wbm_dat_o_i_i_6(rx_wbm_dat_o_i_i_6),
	.reg_data_i_0(reg_data_i_0),
	.reg_data_i_2(reg_data_i_2),
	.reg_data_i_3(reg_data_i_3),
	.reg_data_i_5(reg_data_i_5),
	.reg_data_i_6(reg_data_i_6),
	.reg_data_0(reg_data_1_0),
	.reg_data_2(reg_data_1_2),
	.reg_data_5(reg_data_0_5),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.reg_data_0_0_2__I0_i_0_1070_i_m3(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.sync_rst_out(sync_rst_out_0),
	.clk_100(clk_100),
	.reg_data_0_0_5__I0_i_0_1127_i_m3(reg_data_0_0_5__I0_i_0_1127_i_m3)
);
// @58:1344
  Symbol_Generator_Top Symbol_Generator_Top_inst (
	.mux_dout_7(mux_dout[7]),
	.mux_dout_6(mux_dout[6]),
	.mux_dout_5(mux_dout[5]),
	.mux_dout_4(mux_dout[4]),
	.mux_dout_3(mux_dout[3]),
	.mux_dout_2(mux_dout[2]),
	.mux_dout_1(mux_dout[1]),
	.mux_dout_0(mux_dout[0]),
	.sdram_addr_rd_1_17(sdram_addr_rd_1[21]),
	.sdram_addr_rd_1_16(sdram_addr_rd_1[20]),
	.sdram_addr_rd_1_15(sdram_addr_rd_1[19]),
	.sdram_addr_rd_1_14(sdram_addr_rd_1[18]),
	.sdram_addr_rd_1_13(sdram_addr_rd_1[17]),
	.sdram_addr_rd_1_12(sdram_addr_rd_1[16]),
	.sdram_addr_rd_1_11(sdram_addr_rd_1[15]),
	.sdram_addr_rd_1_10(sdram_addr_rd_1[14]),
	.sdram_addr_rd_1_9(sdram_addr_rd_1[13]),
	.sdram_addr_rd_1_8(sdram_addr_rd_1[12]),
	.sdram_addr_rd_1_7(sdram_addr_rd_1[11]),
	.sdram_addr_rd_1_6(sdram_addr_rd_1[10]),
	.sdram_addr_rd_1_5(sdram_addr_rd_1[9]),
	.sdram_addr_rd_1_4(sdram_addr_rd_1[8]),
	.sdram_addr_rd_1_3(sdram_addr_rd_1[7]),
	.sdram_addr_rd_1_2(sdram_addr_rd_1[6]),
	.sdram_addr_rd_1_1(sdram_addr_rd_1[5]),
	.sdram_addr_rd_1_0(sdram_addr_rd_1[4]),
	.wbm_gnt_i_0_0(wbm_gnt_i_0_0),
	.rd_wbs_dat_o_7(rd_wbs_dat_o_7),
	.rd_wbs_dat_o_3(rd_wbs_dat_o_3),
	.rd_wbs_dat_o_1(rd_wbs_dat_o_1),
	.rd_wbs_dat_o_2(rd_wbs_dat_o_2),
	.rd_wbs_dat_o_5(rd_wbs_dat_o_5),
	.rd_wbs_dat_o_6(rd_wbs_dat_o_6),
	.rd_wbs_dat_o_0(rd_wbs_dat_o_0),
	.rd_wbs_dat_o_4(rd_wbs_dat_o_4),
	.reg_data_7(reg_data_2[7]),
	.reg_data_6(reg_data_2[6]),
	.reg_data_4(reg_data_0[4]),
	.reg_data_2(reg_data_0[2]),
	.reg_data_0(reg_data_3_Z[0]),
	.reg_data_i_RNIHNM7_0(reg_data_i_RNIHNM7[5]),
	.reg_data_i_RNIFNM7_0(reg_data_i_RNIFNM7[3]),
	.reg_data_i_RNIDNM7_0(reg_data_i_RNIDNM7[1]),
	.mux_dout_valid(mux_dout_valid),
	.sdram_rd_en(sdram_rd_en),
	.req_ln_trig(req_ln_trig),
	.we_internal(we_internal),
	.cur_st_tr19_0_a4_0_a2_0_g0_1(cur_st_tr19_0_a4_0_a2_0_g0_1),
	.ack_o_sr(ack_o_sr),
	.ack_o_sr_2_0_g0_1(ack_o_sr_2_0_g0_1),
	.rd_wbs_reg_cyc(rd_wbs_reg_cyc),
	.d_m2_e_0(d_m2_e_0),
	.m35_m5(m35_m5),
	.ic_wbs_adr_i_1_2_1_a4_0_a2(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.m18(m18),
	.m27(m27),
	.start_trigger_3(start_trigger_3),
	.vsync_d2(vsync_d2),
	.start_trigger(start_trigger),
	.start_trigger_1(start_trigger_1),
	.vsync_i(vsync_i),
	.restart_i_i(restart_i_i),
	.clk_100(clk_100),
	.sync_rst_out(sync_rst_out_0),
	.din_ack(din_ack)
);
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  vesa_mux_d2_i = ~ vesa_mux_d2;
endmodule /* disp_ctrl_top */

// VQM4.1+ 
module uart_rx (
  dout_0,
  dout_1,
  dout_2,
  dout_3,
  dout_4,
  dout_5,
  dout_6,
  dout_7,
  uart_serial_in_c,
  valid,
  stop_bit_err,
  sync_rst_out,
  clk_100
)
;
output dout_0 ;
output dout_1 ;
output dout_2 ;
output dout_3 ;
output dout_4 ;
output dout_5 ;
output dout_6 ;
output dout_7 ;
input uart_serial_in_c ;
output valid ;
output stop_bit_err ;
input sync_rst_out ;
input clk_100 ;
wire dout_0 ;
wire dout_1 ;
wire dout_2 ;
wire dout_3 ;
wire dout_4 ;
wire dout_5 ;
wire dout_6 ;
wire dout_7 ;
wire uart_serial_in_c ;
wire valid ;
wire stop_bit_err ;
wire sync_rst_out ;
wire clk_100 ;
wire [3:0] pos_cnt;
wire [7:0] dout_i;
wire [1:0] cur_st;
wire [9:0] sample_cnt;
wire [9:0] un1_one_cnt_2dd;
wire [2:0] one_cnt;
wire [7:0] un1_one_cnt_2dd_cout;
wire [9:7] un1_one_cnt_i;
wire [0:0] un1_cur_st_1_sqmuxa_4_f1;
wire [0:0] un1_one_cnt_2dd_a_cout;
wire [4:0] un1_one_cnt_2_v_i;
wire [5:2] un1_one_cnt_2_v;
wire [1:1] un1_one_cnt_3_sqmuxa_i_o2;
wire [1:1] cur_st_ns_i_a2_0_a2_3_3_1;
wire [0:0] cur_st_ns_i_a2_i_a5_0_3;
wire [0:0] cur_st_ns_i_a2_i_a5_0_4;
wire [0:0] cur_st_ns_i_a2_i_a5_0_5;
wire [0:0] cur_st_ns_i_a2_1_i_a5_2;
wire [1:1] un1_one_cnt_3_sqmuxa_i;
wire [0:0] cur_st_ns_i_a2_i_a5_0_6;
wire [2:2] un1_one_cnt_3_sqmuxa_0_a2_0;
wire [1:1] cur_st_ns_i_a2_0_a2_3_3;
wire [0:0] cur_st_ns_i_a2_i_a5_0;
wire [9:9] un1_one_cnt_i_a2;
wire [0:0] cur_st_ns_i_a2_i_a5;
wire [9:9] un1_one_cnt_i_0;
wire [0:0] cur_st_ns_i_a2_1_i_a5;
wire [2:2] un1_one_cnt_3_sqmuxa_0;
wire [1:1] cur_st_i;
wire pos_cnt_lm0_x ;
wire pos_cnt_0_0_3__g2_i ;
wire pos_cnt_lm1_x ;
wire pos_cnt_lm2_x ;
wire pos_cnt_lm3_x ;
wire cur_st_0_sqmuxa ;
wire stop_bit_err_0_sqmuxa_1_0 ;
wire dout_i_0_0_7__g0_i_o4 ;
wire stop_bit_err_0_0_g0 ;
wire valid_0_0_g0 ;
wire cur_st_ns_i_a2_0_o2_1_1__g0_0 ;
wire cur_st_ns_i_a2_i_0_0__g0 ;
wire one_cnt_11_0_2__g0_0_m2 ;
wire one_cnt_11_1_0_g0_i ;
wire one_cnt_11_0_0__g0_0_m2 ;
wire din_d2_i_0 ;
wire din_d1_i_0 ;
wire din_d1_i_0_RNO ;
wire pos_cnt_c0_combout ;
wire pos_cnt_c0_cout ;
wire pos_cnt_c1_combout ;
wire pos_cnt_c1_cout ;
wire pos_cnt_c2_combout ;
wire pos_cnt_c2_cout ;
wire pos_cnt_c3_combout ;
wire un1_one_cnt_4_sqmuxa ;
wire cur_st_tr5_13_1_0_a2 ;
wire cur_st_tr2_2_0_a5_0_a2 ;
wire cur_st_tr7_11_1_i_o2 ;
wire un1_one_cnt_1_c1_0_tz ;
wire un28_one_cnt_0_a2_0_a2 ;
wire un114_sample_cntlt9_4 ;
wire un1_cur_st_4_0_0_a2_1 ;
wire un28_one_cnt_0_a3_2 ;
wire one_cnt_0_sqmuxa_0_a3_0 ;
wire one_cnt_4_sqmuxa_i ;
wire un1_cur_st_4_0_0_a2_2 ;
wire un114_sample_cntlt9 ;
wire un28_one_cnt_0_a3_3 ;
wire one_cnt_0_sqmuxa_0_a3_2 ;
wire un114_sample_cntlto9 ;
wire un1_one_cnt_3_sqmuxa_0_1875 ;
wire un33_sample_cnt_0_a3 ;
wire one_cnt_0_sqmuxa_0_a3 ;
wire cur_st_1_sqmuxa_i_1 ;
wire sample_cnt_1_sqmuxa_i ;
wire un115_sample_cnt ;
wire cur_st_1_sqmuxa_i ;
wire cur_st_1_sqmuxa_1 ;
wire un1_cur_st_1_sqmuxa_1 ;
wire one_cnt_11_0_2__g0_0_o4 ;
wire un1_one_cnt_1_anb0 ;
wire one_cnt_11_0_2__g0_0_m2_a ;
wire N_153 ;
wire N_152 ;
wire N_151 ;
wire N_150 ;
wire VCC ;
wire GND ;
wire sync_rst_out_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff pos_cnt_0_ (
	.regout(pos_cnt[0]),
	.datain(pos_cnt_lm0_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(pos_cnt_0_0_3__g2_i)
);
  cycloneii_lcell_ff pos_cnt_1_ (
	.regout(pos_cnt[1]),
	.datain(pos_cnt_lm1_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(pos_cnt_0_0_3__g2_i)
);
  cycloneii_lcell_ff pos_cnt_2_ (
	.regout(pos_cnt[2]),
	.datain(pos_cnt_lm2_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(pos_cnt_0_0_3__g2_i)
);
  cycloneii_lcell_ff pos_cnt_3_ (
	.regout(pos_cnt[3]),
	.datain(pos_cnt_lm3_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(pos_cnt_0_0_3__g2_i)
);
  cycloneii_lcell_ff dout_7_ (
	.regout(dout_7),
	.datain(dout_i[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_0_sqmuxa)
);
  cycloneii_lcell_ff dout_6_ (
	.regout(dout_6),
	.datain(dout_i[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_0_sqmuxa)
);
  cycloneii_lcell_ff dout_5_ (
	.regout(dout_5),
	.datain(dout_i[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_0_sqmuxa)
);
  cycloneii_lcell_ff dout_4_ (
	.regout(dout_4),
	.datain(dout_i[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_0_sqmuxa)
);
  cycloneii_lcell_ff dout_3_ (
	.regout(dout_3),
	.datain(dout_i[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_0_sqmuxa)
);
  cycloneii_lcell_ff dout_2_ (
	.regout(dout_2),
	.datain(dout_i[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_0_sqmuxa)
);
  cycloneii_lcell_ff dout_1_ (
	.regout(dout_1),
	.datain(dout_i[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_0_sqmuxa)
);
  cycloneii_lcell_ff dout_0_ (
	.regout(dout_0),
	.datain(dout_i[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_0_sqmuxa)
);
  cycloneii_lcell_ff dout_i_7_ (
	.regout(dout_i[7]),
	.datain(stop_bit_err_0_sqmuxa_1_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[1]),
	.sload(GND),
	.sdata(GND),
	.ena(dout_i_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff dout_i_6_ (
	.regout(dout_i[6]),
	.datain(dout_i[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[1]),
	.sload(GND),
	.sdata(GND),
	.ena(dout_i_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff dout_i_5_ (
	.regout(dout_i[5]),
	.datain(dout_i[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[1]),
	.sload(GND),
	.sdata(GND),
	.ena(dout_i_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff dout_i_4_ (
	.regout(dout_i[4]),
	.datain(dout_i[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[1]),
	.sload(GND),
	.sdata(GND),
	.ena(dout_i_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff dout_i_3_ (
	.regout(dout_i[3]),
	.datain(dout_i[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[1]),
	.sload(GND),
	.sdata(GND),
	.ena(dout_i_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff dout_i_2_ (
	.regout(dout_i[2]),
	.datain(dout_i[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[1]),
	.sload(GND),
	.sdata(GND),
	.ena(dout_i_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff dout_i_1_ (
	.regout(dout_i[1]),
	.datain(dout_i[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[1]),
	.sload(GND),
	.sdata(GND),
	.ena(dout_i_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff dout_i_0_ (
	.regout(dout_i[0]),
	.datain(dout_i[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[1]),
	.sload(GND),
	.sdata(GND),
	.ena(dout_i_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff stop_bit_err_Z (
	.regout(stop_bit_err),
	.datain(stop_bit_err_0_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff valid_Z (
	.regout(valid),
	.datain(valid_0_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff sample_cnt_9_ (
	.regout(sample_cnt[9]),
	.datain(un1_one_cnt_2dd[9]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff sample_cnt_8_ (
	.regout(sample_cnt[8]),
	.datain(un1_one_cnt_2dd[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff sample_cnt_7_ (
	.regout(sample_cnt[7]),
	.datain(un1_one_cnt_2dd[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff sample_cnt_6_ (
	.regout(sample_cnt[6]),
	.datain(un1_one_cnt_2dd[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff sample_cnt_5_ (
	.regout(sample_cnt[5]),
	.datain(un1_one_cnt_2dd[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff sample_cnt_4_ (
	.regout(sample_cnt[4]),
	.datain(un1_one_cnt_2dd[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff sample_cnt_3_ (
	.regout(sample_cnt[3]),
	.datain(un1_one_cnt_2dd[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff sample_cnt_2_ (
	.regout(sample_cnt[2]),
	.datain(un1_one_cnt_2dd[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff sample_cnt_1_ (
	.regout(sample_cnt[1]),
	.datain(un1_one_cnt_2dd[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff sample_cnt_0_ (
	.regout(sample_cnt[0]),
	.datain(un1_one_cnt_2dd[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff cur_st_1_ (
	.regout(cur_st[1]),
	.datain(cur_st_ns_i_a2_0_o2_1_1__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff cur_st_0_ (
	.regout(cur_st[0]),
	.datain(cur_st_ns_i_a2_i_0_0__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff one_cnt_2_ (
	.regout(one_cnt[2]),
	.datain(one_cnt_11_0_2__g0_0_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff one_cnt_1_ (
	.regout(one_cnt[1]),
	.datain(one_cnt_11_1_0_g0_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:119
  cycloneii_lcell_ff one_cnt_0_ (
	.regout(one_cnt[0]),
	.datain(one_cnt_11_0_0__g0_0_m2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:103
  cycloneii_lcell_ff din_d2_i_0_Z (
	.regout(din_d2_i_0),
	.datain(din_d1_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @50:103
  cycloneii_lcell_ff din_d1_i_0_Z (
	.regout(din_d1_i_0),
	.datain(din_d1_i_0_RNO),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  din_d1_i_0_RNO = ~ uart_serial_in_c;
// @50:119
  cycloneii_lcell_comb pos_cnt_c0 (
	.combout(pos_cnt_c0_combout),
	.cout(pos_cnt_c0_cout),
	.dataa(pos_cnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam pos_cnt_c0.lut_mask=16'h6688;
defparam pos_cnt_c0.sum_lutc_input="cin";
// @50:119
  cycloneii_lcell_comb pos_cnt_c1 (
	.combout(pos_cnt_c1_combout),
	.cout(pos_cnt_c1_cout),
	.dataa(pos_cnt[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(pos_cnt_c0_cout)
);
defparam pos_cnt_c1.lut_mask=16'h5aa0;
defparam pos_cnt_c1.sum_lutc_input="cin";
// @50:119
  cycloneii_lcell_comb pos_cnt_c2 (
	.combout(pos_cnt_c2_combout),
	.cout(pos_cnt_c2_cout),
	.dataa(pos_cnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(pos_cnt_c1_cout)
);
defparam pos_cnt_c2.lut_mask=16'h5aa0;
defparam pos_cnt_c2.sum_lutc_input="cin";
// @50:119
  cycloneii_lcell_comb pos_cnt_c3 (
	.combout(pos_cnt_c3_combout),
	.dataa(pos_cnt[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(pos_cnt_c2_cout)
);
defparam pos_cnt_c3.lut_mask=16'h5a5a;
defparam pos_cnt_c3.sum_lutc_input="cin";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2dd_0_ (
	.combout(un1_one_cnt_2dd[0]),
	.cout(un1_one_cnt_2dd_cout[0]),
	.dataa(un1_one_cnt_i[9]),
	.datab(un1_cur_st_1_sqmuxa_4_f1[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_one_cnt_2dd_0_.lut_mask=16'h9944;
defparam un1_one_cnt_2dd_0_.sum_lutc_input="cin";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2dd_a_0_ (
	.cout(un1_one_cnt_2dd_a_cout[0]),
	.dataa(un1_one_cnt_i[9]),
	.datab(un1_cur_st_1_sqmuxa_4_f1[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_one_cnt_2dd_a_0_.lut_mask=16'h0044;
defparam un1_one_cnt_2dd_a_0_.sum_lutc_input="cin";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2dd_1_ (
	.combout(un1_one_cnt_2dd[1]),
	.cout(un1_one_cnt_2dd_cout[1]),
	.dataa(un1_one_cnt_i[7]),
	.datab(un1_one_cnt_i[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_one_cnt_2dd_a_cout[0])
);
defparam un1_one_cnt_2dd_1_.lut_mask=16'hc310;
defparam un1_one_cnt_2dd_1_.sum_lutc_input="cin";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2dd_2_ (
	.combout(un1_one_cnt_2dd[2]),
	.cout(un1_one_cnt_2dd_cout[2]),
	.dataa(un1_one_cnt_i[7]),
	.datab(un1_one_cnt_i[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_one_cnt_2dd_cout[0])
);
defparam un1_one_cnt_2dd_2_.lut_mask=16'h6510;
defparam un1_one_cnt_2dd_2_.sum_lutc_input="cin";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2dd_3_ (
	.combout(un1_one_cnt_2dd[3]),
	.cout(un1_one_cnt_2dd_cout[3]),
	.dataa(un1_one_cnt_2_v_i[1]),
	.datab(un1_one_cnt_2_v_i[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_one_cnt_2dd_cout[1])
);
defparam un1_one_cnt_2dd_3_.lut_mask=16'hc310;
defparam un1_one_cnt_2dd_3_.sum_lutc_input="cin";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2dd_4_ (
	.combout(un1_one_cnt_2dd[4]),
	.cout(un1_one_cnt_2dd_cout[4]),
	.dataa(un1_one_cnt_2_v_i[1]),
	.datab(un1_one_cnt_2_v_i[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_one_cnt_2dd_cout[2])
);
defparam un1_one_cnt_2dd_4_.lut_mask=16'h6510;
defparam un1_one_cnt_2dd_4_.sum_lutc_input="cin";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2dd_5_ (
	.combout(un1_one_cnt_2dd[5]),
	.cout(un1_one_cnt_2dd_cout[5]),
	.dataa(un1_one_cnt_2_v_i[3]),
	.datab(un1_one_cnt_2_v[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_one_cnt_2dd_cout[3])
);
defparam un1_one_cnt_2dd_5_.lut_mask=16'h3c40;
defparam un1_one_cnt_2dd_5_.sum_lutc_input="cin";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2dd_6_ (
	.combout(un1_one_cnt_2dd[6]),
	.cout(un1_one_cnt_2dd_cout[6]),
	.dataa(un1_one_cnt_2_v_i[3]),
	.datab(un1_one_cnt_2_v[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_one_cnt_2dd_cout[4])
);
defparam un1_one_cnt_2dd_6_.lut_mask=16'h9540;
defparam un1_one_cnt_2dd_6_.sum_lutc_input="cin";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2dd_7_ (
	.combout(un1_one_cnt_2dd[7]),
	.cout(un1_one_cnt_2dd_cout[7]),
	.dataa(un1_one_cnt_2_v[5]),
	.datab(un1_one_cnt_2_v_i[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_one_cnt_2dd_cout[5])
);
defparam un1_one_cnt_2dd_7_.lut_mask=16'hc320;
defparam un1_one_cnt_2dd_7_.sum_lutc_input="cin";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2dd_8_ (
	.combout(un1_one_cnt_2dd[8]),
	.dataa(un1_one_cnt_2_v[5]),
	.datab(un1_one_cnt_2_v_i[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_one_cnt_2dd_cout[6])
);
defparam un1_one_cnt_2dd_8_.lut_mask=16'h9a9a;
defparam un1_one_cnt_2dd_8_.sum_lutc_input="cin";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2dd_9_ (
	.combout(un1_one_cnt_2dd[9]),
	.dataa(un1_one_cnt_4_sqmuxa),
	.datab(sample_cnt[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_one_cnt_2dd_cout[7])
);
defparam un1_one_cnt_2dd_9_.lut_mask=16'h7878;
defparam un1_one_cnt_2dd_9_.sum_lutc_input="cin";
// @65:270
  cycloneii_lcell_comb pos_cnt_RNO_3_ (
	.combout(pos_cnt_lm3_x),
	.dataa(cur_st_tr5_13_1_0_a2),
	.datab(pos_cnt_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam pos_cnt_RNO_3_.lut_mask=16'h8888;
defparam pos_cnt_RNO_3_.sum_lutc_input="datac";
// @65:270
  cycloneii_lcell_comb pos_cnt_RNO_2_ (
	.combout(pos_cnt_lm2_x),
	.dataa(cur_st_tr5_13_1_0_a2),
	.datab(pos_cnt_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam pos_cnt_RNO_2_.lut_mask=16'h8888;
defparam pos_cnt_RNO_2_.sum_lutc_input="datac";
// @65:270
  cycloneii_lcell_comb pos_cnt_RNO_1_ (
	.combout(pos_cnt_lm1_x),
	.dataa(cur_st_tr5_13_1_0_a2),
	.datab(pos_cnt_c1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam pos_cnt_RNO_1_.lut_mask=16'h8888;
defparam pos_cnt_RNO_1_.sum_lutc_input="datac";
// @65:270
  cycloneii_lcell_comb pos_cnt_RNO_0_ (
	.combout(pos_cnt_lm0_x),
	.dataa(cur_st_tr5_13_1_0_a2),
	.datab(pos_cnt_c0_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam pos_cnt_RNO_0_.lut_mask=16'h8888;
defparam pos_cnt_RNO_0_.sum_lutc_input="datac";
// @50:119
  cycloneii_lcell_comb cur_st_tr2_2_0_a5_0_a2_cZ (
	.combout(cur_st_tr2_2_0_a5_0_a2),
	.dataa(sample_cnt[9]),
	.datab(sample_cnt[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_tr2_2_0_a5_0_a2_cZ.lut_mask=16'h1111;
defparam cur_st_tr2_2_0_a5_0_a2_cZ.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2_v_i_4_ (
	.combout(un1_one_cnt_2_v_i[4]),
	.dataa(sample_cnt[7]),
	.datab(un1_one_cnt_4_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_one_cnt_2_v_i_4_.lut_mask=16'h7777;
defparam un1_one_cnt_2_v_i_4_.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2_v_i_3_ (
	.combout(un1_one_cnt_2_v_i[3]),
	.dataa(sample_cnt[6]),
	.datab(un1_one_cnt_4_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_one_cnt_2_v_i_3_.lut_mask=16'h7777;
defparam un1_one_cnt_2_v_i_3_.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2_v_i_1_ (
	.combout(un1_one_cnt_2_v_i[1]),
	.dataa(sample_cnt[4]),
	.datab(un1_one_cnt_4_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_one_cnt_2_v_i_1_.lut_mask=16'h7777;
defparam un1_one_cnt_2_v_i_1_.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2_v_i_0_ (
	.combout(un1_one_cnt_2_v_i[0]),
	.dataa(sample_cnt[3]),
	.datab(un1_one_cnt_4_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_one_cnt_2_v_i_0_.lut_mask=16'h7777;
defparam un1_one_cnt_2_v_i_0_.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2_v_5_ (
	.combout(un1_one_cnt_2_v[5]),
	.dataa(sample_cnt[8]),
	.datab(un1_one_cnt_4_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_one_cnt_2_v_5_.lut_mask=16'h8888;
defparam un1_one_cnt_2_v_5_.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_2_v_2_ (
	.combout(un1_one_cnt_2_v[2]),
	.dataa(sample_cnt[5]),
	.datab(un1_one_cnt_4_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_one_cnt_2_v_2_.lut_mask=16'h8888;
defparam un1_one_cnt_2_v_2_.sum_lutc_input="datac";
// @50:119
  cycloneii_lcell_comb cur_st_tr5_13_1_0_a2_cZ (
	.combout(cur_st_tr5_13_1_0_a2),
	.dataa(cur_st[0]),
	.datab(cur_st[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_tr5_13_1_0_a2_cZ.lut_mask=16'h4444;
defparam cur_st_tr5_13_1_0_a2_cZ.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_3_sqmuxa_i_o2_1_ (
	.combout(un1_one_cnt_3_sqmuxa_i_o2[1]),
	.dataa(cur_st[1]),
	.datab(cur_st[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_one_cnt_3_sqmuxa_i_o2_1_.lut_mask=16'heeee;
defparam un1_one_cnt_3_sqmuxa_i_o2_1_.sum_lutc_input="datac";
// @50:119
  cycloneii_lcell_comb cur_st_tr7_11_1_i_o2_cZ (
	.combout(cur_st_tr7_11_1_i_o2),
	.dataa(cur_st[1]),
	.datab(cur_st[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_tr7_11_1_i_o2_cZ.lut_mask=16'h7777;
defparam cur_st_tr7_11_1_i_o2_cZ.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_1_c1_0_tz_cZ (
	.combout(un1_one_cnt_1_c1_0_tz),
	.dataa(one_cnt[1]),
	.datab(one_cnt[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_one_cnt_1_c1_0_tz_cZ.lut_mask=16'heeee;
defparam un1_one_cnt_1_c1_0_tz_cZ.sum_lutc_input="datac";
// @50:241
  cycloneii_lcell_comb stop_bit_err_0_sqmuxa_1_0_cZ (
	.combout(stop_bit_err_0_sqmuxa_1_0),
	.dataa(one_cnt[0]),
	.datab(one_cnt[1]),
	.datac(one_cnt[2]),
	.datad(VCC)
);
defparam stop_bit_err_0_sqmuxa_1_0_cZ.lut_mask=16'hf8f8;
defparam stop_bit_err_0_sqmuxa_1_0_cZ.sum_lutc_input="datac";
// @50:119
  cycloneii_lcell_comb cur_st_ns_i_a2_0_a2_3_3_1_1_ (
	.combout(cur_st_ns_i_a2_0_a2_3_3_1[1]),
	.dataa(sample_cnt[2]),
	.datab(sample_cnt[1]),
	.datac(sample_cnt[4]),
	.datad(sample_cnt[7])
);
defparam cur_st_ns_i_a2_0_a2_3_3_1_1_.lut_mask=16'h0002;
defparam cur_st_ns_i_a2_0_a2_3_3_1_1_.sum_lutc_input="datac";
// @50:152
  cycloneii_lcell_comb uart_fsm_proc_un28_one_cnt_0_a2_0_a2 (
	.combout(un28_one_cnt_0_a2_0_a2),
	.dataa(sample_cnt[5]),
	.datab(sample_cnt[3]),
	.datac(sample_cnt[8]),
	.datad(sample_cnt[0])
);
defparam uart_fsm_proc_un28_one_cnt_0_a2_0_a2.lut_mask=16'h0020;
defparam uart_fsm_proc_un28_one_cnt_0_a2_0_a2.sum_lutc_input="datac";
// @50:290
  cycloneii_lcell_comb uart_fsm_proc_un114_sample_cntlt9_4 (
	.combout(un114_sample_cntlt9_4),
	.dataa(sample_cnt[5]),
	.datab(sample_cnt[6]),
	.datac(sample_cnt[3]),
	.datad(sample_cnt[4])
);
defparam uart_fsm_proc_un114_sample_cntlt9_4.lut_mask=16'hfffe;
defparam uart_fsm_proc_un114_sample_cntlt9_4.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_cur_st_4_0_0_a2_1_cZ (
	.combout(un1_cur_st_4_0_0_a2_1),
	.dataa(cur_st[0]),
	.datab(sample_cnt[3]),
	.datac(sample_cnt[6]),
	.datad(sample_cnt[9])
);
defparam un1_cur_st_4_0_0_a2_1_cZ.lut_mask=16'h0001;
defparam un1_cur_st_4_0_0_a2_1_cZ.sum_lutc_input="datac";
// @50:152
  cycloneii_lcell_comb uart_fsm_proc_un28_one_cnt_0_a3_2 (
	.combout(un28_one_cnt_0_a3_2),
	.dataa(sample_cnt[4]),
	.datab(sample_cnt[2]),
	.datac(sample_cnt[1]),
	.datad(sample_cnt[7])
);
defparam uart_fsm_proc_un28_one_cnt_0_a3_2.lut_mask=16'h2000;
defparam uart_fsm_proc_un28_one_cnt_0_a3_2.sum_lutc_input="datac";
// @50:119
  cycloneii_lcell_comb cur_st_ns_i_a2_i_a5_0_3_0_ (
	.combout(cur_st_ns_i_a2_i_a5_0_3[0]),
	.dataa(cur_st[1]),
	.datab(sample_cnt[9]),
	.datac(one_cnt[2]),
	.datad(one_cnt[1])
);
defparam cur_st_ns_i_a2_i_a5_0_3_0_.lut_mask=16'h0010;
defparam cur_st_ns_i_a2_i_a5_0_3_0_.sum_lutc_input="datac";
// @50:119
  cycloneii_lcell_comb cur_st_ns_i_a2_i_a5_0_4_0_ (
	.combout(cur_st_ns_i_a2_i_a5_0_4[0]),
	.dataa(one_cnt[0]),
	.datab(sample_cnt[5]),
	.datac(sample_cnt[1]),
	.datad(sample_cnt[2])
);
defparam cur_st_ns_i_a2_i_a5_0_4_0_.lut_mask=16'h0080;
defparam cur_st_ns_i_a2_i_a5_0_4_0_.sum_lutc_input="datac";
// @50:119
  cycloneii_lcell_comb cur_st_ns_i_a2_i_a5_0_5_0_ (
	.combout(cur_st_ns_i_a2_i_a5_0_5[0]),
	.dataa(sample_cnt[8]),
	.datab(sample_cnt[0]),
	.datac(sample_cnt[4]),
	.datad(sample_cnt[7])
);
defparam cur_st_ns_i_a2_i_a5_0_5_0_.lut_mask=16'h2000;
defparam cur_st_ns_i_a2_i_a5_0_5_0_.sum_lutc_input="datac";
// @50:152
  cycloneii_lcell_comb one_cnt_0_sqmuxa_0_a3_0_cZ (
	.combout(one_cnt_0_sqmuxa_0_a3_0),
	.dataa(sample_cnt[4]),
	.datab(sample_cnt[7]),
	.datac(sample_cnt[1]),
	.datad(sample_cnt[2])
);
defparam one_cnt_0_sqmuxa_0_a3_0_cZ.lut_mask=16'h0080;
defparam one_cnt_0_sqmuxa_0_a3_0_cZ.sum_lutc_input="datac";
// @50:119
  cycloneii_lcell_comb cur_st_ns_i_a2_1_i_a5_2_0_ (
	.combout(cur_st_ns_i_a2_1_i_a5_2[0]),
	.dataa(cur_st[1]),
	.datab(pos_cnt[3]),
	.datac(pos_cnt[2]),
	.datad(VCC)
);
defparam cur_st_ns_i_a2_1_i_a5_2_0_.lut_mask=16'h0808;
defparam cur_st_ns_i_a2_1_i_a5_2_0_.sum_lutc_input="datac";
// @50:152
  cycloneii_lcell_comb one_cnt_4_sqmuxa_i_cZ (
	.combout(one_cnt_4_sqmuxa_i),
	.dataa(one_cnt[0]),
	.datab(one_cnt[2]),
	.datac(one_cnt[1]),
	.datad(un1_one_cnt_3_sqmuxa_i_o2[1])
);
defparam one_cnt_4_sqmuxa_i_cZ.lut_mask=16'hff08;
defparam one_cnt_4_sqmuxa_i_cZ.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_cur_st_4_0_0_a2_2_cZ (
	.combout(un1_cur_st_4_0_0_a2_2),
	.dataa(sample_cnt[0]),
	.datab(sample_cnt[5]),
	.datac(sample_cnt[8]),
	.datad(cur_st_ns_i_a2_0_a2_3_3_1[1])
);
defparam un1_cur_st_4_0_0_a2_2_cZ.lut_mask=16'h0200;
defparam un1_cur_st_4_0_0_a2_2_cZ.sum_lutc_input="datac";
// @50:290
  cycloneii_lcell_comb uart_fsm_proc_un114_sample_cntlt9 (
	.combout(un114_sample_cntlt9),
	.dataa(sample_cnt[7]),
	.datab(sample_cnt[8]),
	.datac(sample_cnt[9]),
	.datad(un114_sample_cntlt9_4)
);
defparam uart_fsm_proc_un114_sample_cntlt9.lut_mask=16'hfffe;
defparam uart_fsm_proc_un114_sample_cntlt9.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_3_sqmuxa_i_1_ (
	.combout(un1_one_cnt_3_sqmuxa_i[1]),
	.dataa(din_d2_i_0),
	.datab(one_cnt[2]),
	.datac(un1_one_cnt_1_c1_0_tz),
	.datad(un1_one_cnt_3_sqmuxa_i_o2[1])
);
defparam un1_one_cnt_3_sqmuxa_i_1_.lut_mask=16'hffeb;
defparam un1_one_cnt_3_sqmuxa_i_1_.sum_lutc_input="datac";
// @50:152
  cycloneii_lcell_comb uart_fsm_proc_un28_one_cnt_0_a3_3 (
	.combout(un28_one_cnt_0_a3_3),
	.dataa(sample_cnt[6]),
	.datab(sample_cnt[9]),
	.datac(un28_one_cnt_0_a3_2),
	.datad(VCC)
);
defparam uart_fsm_proc_un28_one_cnt_0_a3_3.lut_mask=16'h1010;
defparam uart_fsm_proc_un28_one_cnt_0_a3_3.sum_lutc_input="datac";
// @50:119
  cycloneii_lcell_comb cur_st_ns_i_a2_i_a5_0_6_0_ (
	.combout(cur_st_ns_i_a2_i_a5_0_6[0]),
	.dataa(sample_cnt[3]),
	.datab(sample_cnt[6]),
	.datac(cur_st_ns_i_a2_i_a5_0_3[0]),
	.datad(VCC)
);
defparam cur_st_ns_i_a2_i_a5_0_6_0_.lut_mask=16'h1010;
defparam cur_st_ns_i_a2_i_a5_0_6_0_.sum_lutc_input="datac";
// @50:152
  cycloneii_lcell_comb one_cnt_0_sqmuxa_0_a3_2_cZ (
	.combout(one_cnt_0_sqmuxa_0_a3_2),
	.dataa(one_cnt[0]),
	.datab(one_cnt[2]),
	.datac(one_cnt[1]),
	.datad(one_cnt_0_sqmuxa_0_a3_0)
);
defparam one_cnt_0_sqmuxa_0_a3_2_cZ.lut_mask=16'h0800;
defparam one_cnt_0_sqmuxa_0_a3_2_cZ.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_3_sqmuxa_0_a2_0_2_ (
	.combout(un1_one_cnt_3_sqmuxa_0_a2_0[2]),
	.dataa(sample_cnt[0]),
	.datab(sample_cnt[1]),
	.datac(sample_cnt[2]),
	.datad(din_d2_i_0)
);
defparam un1_one_cnt_3_sqmuxa_0_a2_0_2_.lut_mask=16'h001f;
defparam un1_one_cnt_3_sqmuxa_0_a2_0_2_.sum_lutc_input="datac";
// @50:290
  cycloneii_lcell_comb uart_fsm_proc_un114_sample_cntlto9 (
	.combout(un114_sample_cntlto9),
	.dataa(sample_cnt[1]),
	.datab(sample_cnt[2]),
	.datac(un114_sample_cntlt9),
	.datad(VCC)
);
defparam uart_fsm_proc_un114_sample_cntlto9.lut_mask=16'hf8f8;
defparam uart_fsm_proc_un114_sample_cntlto9.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_one_cnt_3_sqmuxa_0_RNO_2_ (
	.combout(un1_one_cnt_3_sqmuxa_0_1875),
	.dataa(one_cnt[2]),
	.datab(din_d2_i_0),
	.datac(un1_one_cnt_1_c1_0_tz),
	.datad(un1_one_cnt_3_sqmuxa_i_o2[1])
);
defparam un1_one_cnt_3_sqmuxa_0_RNO_2_.lut_mask=16'h005e;
defparam un1_one_cnt_3_sqmuxa_0_RNO_2_.sum_lutc_input="datac";
// @50:195
  cycloneii_lcell_comb uart_fsm_proc_un33_sample_cnt_0_a3 (
	.combout(un33_sample_cnt_0_a3),
	.dataa(sample_cnt[3]),
	.datab(sample_cnt[6]),
	.datac(sample_cnt[9]),
	.datad(un1_cur_st_4_0_0_a2_2)
);
defparam uart_fsm_proc_un33_sample_cnt_0_a3.lut_mask=16'h0100;
defparam uart_fsm_proc_un33_sample_cnt_0_a3.sum_lutc_input="datac";
// @50:152
  cycloneii_lcell_comb one_cnt_0_sqmuxa_0_a3_cZ (
	.combout(one_cnt_0_sqmuxa_0_a3),
	.dataa(cur_st_tr2_2_0_a5_0_a2),
	.datab(un28_one_cnt_0_a2_0_a2),
	.datac(un1_one_cnt_3_sqmuxa_i_o2[1]),
	.datad(one_cnt_0_sqmuxa_0_a3_2)
);
defparam one_cnt_0_sqmuxa_0_a3_cZ.lut_mask=16'h0800;
defparam one_cnt_0_sqmuxa_0_a3_cZ.sum_lutc_input="datac";
// @50:119
  cycloneii_lcell_comb cur_st_ns_i_a2_0_a2_3_3_1_ (
	.combout(cur_st_ns_i_a2_0_a2_3_3[1]),
	.dataa(sample_cnt[6]),
	.datab(sample_cnt[9]),
	.datac(cur_st_ns_i_a2_0_a2_3_3_1[1]),
	.datad(un28_one_cnt_0_a2_0_a2)
);
defparam cur_st_ns_i_a2_0_a2_3_3_1_.lut_mask=16'h8000;
defparam cur_st_ns_i_a2_0_a2_3_3_1_.sum_lutc_input="datac";
// @50:119
  cycloneii_lcell_comb cur_st_ns_i_a2_i_a5_0_0_ (
	.combout(cur_st_ns_i_a2_i_a5_0[0]),
	.dataa(cur_st_ns_i_a2_i_a5_0_4[0]),
	.datab(cur_st_ns_i_a2_i_a5_0_5[0]),
	.datac(cur_st_ns_i_a2_i_a5_0_6[0]),
	.datad(VCC)
);
defparam cur_st_ns_i_a2_i_a5_0_0_.lut_mask=16'h8080;
defparam cur_st_ns_i_a2_i_a5_0_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_cur_st_4_0_0_a2_1_RNIRELH (
	.combout(dout_i_0_0_7__g0_i_o4),
	.dataa(cur_st[1]),
	.datab(un1_cur_st_4_0_0_a2_1),
	.datac(un1_cur_st_4_0_0_a2_2),
	.datad(VCC)
);
defparam un1_cur_st_4_0_0_a2_1_RNIRELH.lut_mask=16'hd5d5;
defparam un1_cur_st_4_0_0_a2_1_RNIRELH.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb uart_fsm_proc_un33_sample_cnt_0_a3_RNI265E (
	.combout(pos_cnt_0_0_3__g2_i),
	.dataa(cur_st[1]),
	.datab(cur_st[0]),
	.datac(un33_sample_cnt_0_a3),
	.datad(VCC)
);
defparam uart_fsm_proc_un33_sample_cnt_0_a3_RNI265E.lut_mask=16'hfdfd;
defparam uart_fsm_proc_un33_sample_cnt_0_a3_RNI265E.sum_lutc_input="datac";
// @50:152
  cycloneii_lcell_comb cur_st_1_sqmuxa_i_1_cZ (
	.combout(cur_st_1_sqmuxa_i_1),
	.dataa(cur_st_tr2_2_0_a5_0_a2),
	.datab(un28_one_cnt_0_a3_2),
	.datac(un28_one_cnt_0_a2_0_a2),
	.datad(un1_one_cnt_3_sqmuxa_i_o2[1])
);
defparam cur_st_1_sqmuxa_i_1_cZ.lut_mask=16'hff80;
defparam cur_st_1_sqmuxa_i_1_cZ.sum_lutc_input="datac";
// @50:176
  cycloneii_lcell_comb sample_cnt_1_sqmuxa_i_cZ (
	.combout(sample_cnt_1_sqmuxa_i),
	.dataa(cur_st[0]),
	.datab(cur_st[1]),
	.datac(un1_one_cnt_3_sqmuxa_i_o2[1]),
	.datad(cur_st_ns_i_a2_0_a2_3_3[1])
);
defparam sample_cnt_1_sqmuxa_i_cZ.lut_mask=16'hff8f;
defparam sample_cnt_1_sqmuxa_i_cZ.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_i_a2_9_ (
	.combout(un1_one_cnt_i_a2[9]),
	.dataa(cur_st[0]),
	.datab(cur_st[1]),
	.datac(un1_one_cnt_3_sqmuxa_i_o2[1]),
	.datad(cur_st_ns_i_a2_0_a2_3_3[1])
);
defparam un1_one_cnt_i_a2_9_.lut_mask=16'h7000;
defparam un1_one_cnt_i_a2_9_.sum_lutc_input="datac";
// @50:119
  cycloneii_lcell_comb cur_st_ns_i_a2_i_a5_0_ (
	.combout(cur_st_ns_i_a2_i_a5[0]),
	.dataa(cur_st[0]),
	.datab(cur_st[1]),
	.datac(cur_st_ns_i_a2_0_a2_3_3[1]),
	.datad(VCC)
);
defparam cur_st_ns_i_a2_i_a5_0_.lut_mask=16'h0202;
defparam cur_st_ns_i_a2_i_a5_0_.sum_lutc_input="datac";
// @50:290
  cycloneii_lcell_comb uart_fsm_proc_un115_sample_cnt (
	.combout(un115_sample_cnt),
	.dataa(din_d2_i_0),
	.datab(un28_one_cnt_0_a2_0_a2),
	.datac(un28_one_cnt_0_a3_3),
	.datad(un114_sample_cntlto9)
);
defparam uart_fsm_proc_un115_sample_cnt.lut_mask=16'heac0;
defparam uart_fsm_proc_un115_sample_cnt.sum_lutc_input="datac";
// @50:152
  cycloneii_lcell_comb cur_st_1_sqmuxa_i_cZ (
	.combout(cur_st_1_sqmuxa_i),
	.dataa(one_cnt[0]),
	.datab(one_cnt[2]),
	.datac(one_cnt[1]),
	.datad(cur_st_1_sqmuxa_i_1)
);
defparam cur_st_1_sqmuxa_i_cZ.lut_mask=16'hfff7;
defparam cur_st_1_sqmuxa_i_cZ.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_i_0_9_ (
	.combout(un1_one_cnt_i_0[9]),
	.dataa(cur_st[0]),
	.datab(cur_st[1]),
	.datac(cur_st_ns_i_a2_0_a2_3_3[1]),
	.datad(cur_st_0_sqmuxa)
);
defparam un1_one_cnt_i_0_9_.lut_mask=16'hff60;
defparam un1_one_cnt_i_0_9_.sum_lutc_input="datac";
// @50:119
  cycloneii_lcell_comb cur_st_ns_i_a2_1_i_a5_0_ (
	.combout(cur_st_ns_i_a2_1_i_a5[0]),
	.dataa(pos_cnt[0]),
	.datab(pos_cnt[1]),
	.datac(cur_st_ns_i_a2_1_i_a5_2[0]),
	.datad(un1_one_cnt_i_a2[9])
);
defparam cur_st_ns_i_a2_1_i_a5_0_.lut_mask=16'h1000;
defparam cur_st_ns_i_a2_1_i_a5_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb stop_bit_err_RNO (
	.combout(stop_bit_err_0_0_g0),
	.dataa(stop_bit_err),
	.datab(stop_bit_err_0_sqmuxa_1_0),
	.datac(cur_st_tr7_11_1_i_o2),
	.datad(un33_sample_cnt_0_a3)
);
defparam stop_bit_err_RNO.lut_mask=16'h0b0a;
defparam stop_bit_err_RNO.sum_lutc_input="datac";
// @50:290
  cycloneii_lcell_comb cur_st_0_sqmuxa_cZ (
	.combout(cur_st_0_sqmuxa),
	.dataa(cur_st[0]),
	.datab(cur_st[1]),
	.datac(un115_sample_cnt),
	.datad(VCC)
);
defparam cur_st_0_sqmuxa_cZ.lut_mask=16'h8080;
defparam cur_st_0_sqmuxa_cZ.sum_lutc_input="datac";
// @50:290
  cycloneii_lcell_comb cur_st_1_sqmuxa_1_cZ (
	.combout(cur_st_1_sqmuxa_1),
	.dataa(cur_st[0]),
	.datab(cur_st[1]),
	.datac(un115_sample_cnt),
	.datad(VCC)
);
defparam cur_st_1_sqmuxa_1_cZ.lut_mask=16'h0808;
defparam cur_st_1_sqmuxa_1_cZ.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_i_7_ (
	.combout(un1_one_cnt_i[7]),
	.dataa(one_cnt[0]),
	.datab(sample_cnt[2]),
	.datac(un1_one_cnt_i_0[9]),
	.datad(un1_one_cnt_4_sqmuxa)
);
defparam un1_one_cnt_i_7_.lut_mask=16'hf3f5;
defparam un1_one_cnt_i_7_.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_i_8_ (
	.combout(un1_one_cnt_i[8]),
	.dataa(one_cnt[0]),
	.datab(sample_cnt[1]),
	.datac(un1_one_cnt_i_0[9]),
	.datad(un1_one_cnt_4_sqmuxa)
);
defparam un1_one_cnt_i_8_.lut_mask=16'hf3fa;
defparam un1_one_cnt_i_8_.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_i_9_ (
	.combout(un1_one_cnt_i[9]),
	.dataa(one_cnt[0]),
	.datab(sample_cnt[0]),
	.datac(un1_one_cnt_i_0[9]),
	.datad(un1_one_cnt_4_sqmuxa)
);
defparam un1_one_cnt_i_9_.lut_mask=16'hf3f5;
defparam un1_one_cnt_i_9_.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_cur_st_1_sqmuxa_1_cZ (
	.combout(un1_cur_st_1_sqmuxa_1),
	.dataa(cur_st[1]),
	.datab(cur_st[0]),
	.datac(cur_st_ns_i_a2_0_a2_3_3[1]),
	.datad(un115_sample_cnt)
);
defparam un1_cur_st_1_sqmuxa_1_cZ.lut_mask=16'h028a;
defparam un1_cur_st_1_sqmuxa_1_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb valid_RNO (
	.combout(valid_0_0_g0),
	.dataa(valid),
	.datab(cur_st[0]),
	.datac(cur_st[1]),
	.datad(un115_sample_cnt)
);
defparam valid_RNO.lut_mask=16'hc080;
defparam valid_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_0_ (
	.combout(cur_st_ns_i_a2_i_0_0__g0),
	.dataa(cur_st_ns_i_a2_i_a5[0]),
	.datab(cur_st_ns_i_a2_i_a5_0[0]),
	.datac(cur_st_ns_i_a2_1_i_a5[0]),
	.datad(cur_st_1_sqmuxa_1)
);
defparam cur_st_RNO_0_.lut_mask=16'hfffe;
defparam cur_st_RNO_0_.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_4_sqmuxa_cZ (
	.combout(un1_one_cnt_4_sqmuxa),
	.dataa(one_cnt_4_sqmuxa_i),
	.datab(sample_cnt_1_sqmuxa_i),
	.datac(cur_st_1_sqmuxa_i),
	.datad(cur_st_1_sqmuxa_1)
);
defparam un1_one_cnt_4_sqmuxa_cZ.lut_mask=16'hff7f;
defparam un1_one_cnt_4_sqmuxa_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb one_cnt_4_sqmuxa_i_RNIJ0PB (
	.combout(one_cnt_11_0_2__g0_0_o4),
	.dataa(cur_st_tr5_13_1_0_a2),
	.datab(one_cnt_4_sqmuxa_i),
	.datac(cur_st_ns_i_a2_0_a2_3_3[1]),
	.datad(cur_st_1_sqmuxa_1)
);
defparam one_cnt_4_sqmuxa_i_RNIJ0PB.lut_mask=16'hff3b;
defparam one_cnt_4_sqmuxa_i_RNIJ0PB.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_cur_st_1_sqmuxa_4_f1_0_ (
	.combout(un1_cur_st_1_sqmuxa_4_f1[0]),
	.dataa(sample_cnt_1_sqmuxa_i),
	.datab(cur_st_1_sqmuxa_i),
	.datac(one_cnt_0_sqmuxa_0_a3),
	.datad(cur_st_1_sqmuxa_1)
);
defparam un1_cur_st_1_sqmuxa_4_f1_0_.lut_mask=16'hfff7;
defparam un1_cur_st_1_sqmuxa_4_f1_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_1_ (
	.combout(cur_st_ns_i_a2_0_o2_1_1__g0_0),
	.dataa(cur_st[0]),
	.datab(cur_st[1]),
	.datac(un1_one_cnt_i_a2[9]),
	.datad(un115_sample_cnt)
);
defparam cur_st_RNO_1_.lut_mask=16'hf4fc;
defparam cur_st_RNO_1_.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_3_sqmuxa_0_2_ (
	.combout(un1_one_cnt_3_sqmuxa_0[2]),
	.dataa(un1_one_cnt_3_sqmuxa_0_a2_0[2]),
	.datab(un114_sample_cntlt9),
	.datac(un1_one_cnt_3_sqmuxa_0_1875),
	.datad(un1_cur_st_1_sqmuxa_1)
);
defparam un1_one_cnt_3_sqmuxa_0_2_.lut_mask=16'hf2f0;
defparam un1_one_cnt_3_sqmuxa_0_2_.sum_lutc_input="datac";
// @50:133
  cycloneii_lcell_comb un1_one_cnt_1_anb0_cZ (
	.combout(un1_one_cnt_1_anb0),
	.dataa(one_cnt[0]),
	.datab(un1_one_cnt_3_sqmuxa_0[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_one_cnt_1_anb0_cZ.lut_mask=16'h8888;
defparam un1_one_cnt_1_anb0_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb one_cnt_RNO_0_ (
	.combout(one_cnt_11_0_0__g0_0_m2),
	.dataa(one_cnt[0]),
	.datab(cur_st_1_sqmuxa_i_1),
	.datac(one_cnt_11_0_2__g0_0_o4),
	.datad(un1_one_cnt_3_sqmuxa_0[2])
);
defparam one_cnt_RNO_0_.lut_mask=16'h53a3;
defparam one_cnt_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb one_cnt_RNO_1_ (
	.combout(one_cnt_11_1_0_g0_i),
	.dataa(one_cnt[1]),
	.datab(un1_one_cnt_3_sqmuxa_i[1]),
	.datac(one_cnt_11_0_2__g0_0_o4),
	.datad(un1_one_cnt_1_anb0)
);
defparam one_cnt_RNO_1_.lut_mask=16'h6090;
defparam one_cnt_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb one_cnt_RNO_0_2_ (
	.combout(one_cnt_11_0_2__g0_0_m2_a),
	.dataa(one_cnt[0]),
	.datab(one_cnt[1]),
	.datac(un1_one_cnt_3_sqmuxa_i[1]),
	.datad(un1_one_cnt_3_sqmuxa_0[2])
);
defparam one_cnt_RNO_0_2_.lut_mask=16'h7efe;
defparam one_cnt_RNO_0_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb one_cnt_RNO_2_ (
	.combout(one_cnt_11_0_2__g0_0_m2),
	.dataa(one_cnt[2]),
	.datab(cur_st_1_sqmuxa_i_1),
	.datac(one_cnt_11_0_2__g0_0_o4),
	.datad(one_cnt_11_0_2__g0_0_m2_a)
);
defparam one_cnt_RNO_2_.lut_mask=16'ha353;
defparam one_cnt_RNO_2_.sum_lutc_input="datac";
//@50:119
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  cur_st_i[1] = ~ cur_st[1];
endmodule /* uart_rx */

// VQM4.1+ 
module mp_dec (
  checksum_i_4,
  checksum_i_5,
  checksum_i_6,
  checksum_i_7,
  checksum_i_0,
  checksum_i_1,
  checksum_i_2,
  checksum_i_3,
  wbm_cur_st_0,
  un2_wbm_ack_i_0_0,
  data_crc_0,
  data_crc_1,
  data_crc_2,
  data_crc_3,
  data_crc_4,
  data_crc_5,
  data_crc_6,
  data_crc_7,
  dout_0_0,
  dout_0_1,
  dout_0_2,
  dout_0_3,
  dout_0_4,
  dout_0_5,
  dout_0_6,
  dout_0_7,
  dout_0,
  dout_1,
  dout_2,
  dout_3,
  dout_4,
  dout_5,
  dout_6,
  dout_7,
  type_reg_0,
  type_reg_1,
  type_reg_2,
  type_reg_3,
  type_reg_4,
  type_reg_5,
  type_reg_6,
  type_reg_7,
  addr_reg_0,
  addr_reg_1,
  addr_reg_2,
  addr_reg_3,
  addr_reg_4,
  addr_reg_5,
  addr_reg_6,
  addr_reg_7,
  addr_reg_8,
  addr_reg_9,
  len_reg_0,
  len_reg_1,
  len_reg_2,
  len_reg_3,
  len_reg_4,
  len_reg_5,
  len_reg_6,
  len_reg_7,
  len_reg_8,
  len_reg_9,
  write_addr_0,
  write_addr_1,
  write_addr_2,
  write_addr_3,
  write_addr_4,
  write_addr_5,
  write_addr_6,
  write_addr_7,
  write_addr_8,
  write_addr_9,
  checksum_valid,
  mp_done,
  write_en,
  reset_crc_i,
  req_crc,
  data_crc_val,
  eof_err,
  crc_err_i,
  valid,
  sync_rst_out,
  clk_100
)
;
input checksum_i_4 ;
input checksum_i_5 ;
input checksum_i_6 ;
input checksum_i_7 ;
input checksum_i_0 ;
input checksum_i_1 ;
input checksum_i_2 ;
input checksum_i_3 ;
input wbm_cur_st_0 ;
output un2_wbm_ack_i_0_0 ;
output data_crc_0 ;
output data_crc_1 ;
output data_crc_2 ;
output data_crc_3 ;
output data_crc_4 ;
output data_crc_5 ;
output data_crc_6 ;
output data_crc_7 ;
input dout_0_0 ;
input dout_0_1 ;
input dout_0_2 ;
input dout_0_3 ;
input dout_0_4 ;
input dout_0_5 ;
input dout_0_6 ;
input dout_0_7 ;
output dout_0 ;
output dout_1 ;
output dout_2 ;
output dout_3 ;
output dout_4 ;
output dout_5 ;
output dout_6 ;
output dout_7 ;
output type_reg_0 ;
output type_reg_1 ;
output type_reg_2 ;
output type_reg_3 ;
output type_reg_4 ;
output type_reg_5 ;
output type_reg_6 ;
output type_reg_7 ;
output addr_reg_0 ;
output addr_reg_1 ;
output addr_reg_2 ;
output addr_reg_3 ;
output addr_reg_4 ;
output addr_reg_5 ;
output addr_reg_6 ;
output addr_reg_7 ;
output addr_reg_8 ;
output addr_reg_9 ;
output len_reg_0 ;
output len_reg_1 ;
output len_reg_2 ;
output len_reg_3 ;
output len_reg_4 ;
output len_reg_5 ;
output len_reg_6 ;
output len_reg_7 ;
output len_reg_8 ;
output len_reg_9 ;
output write_addr_0 ;
output write_addr_1 ;
output write_addr_2 ;
output write_addr_3 ;
output write_addr_4 ;
output write_addr_5 ;
output write_addr_6 ;
output write_addr_7 ;
output write_addr_8 ;
output write_addr_9 ;
input checksum_valid ;
output mp_done ;
output write_en ;
output reset_crc_i ;
output req_crc ;
output data_crc_val ;
output eof_err ;
output crc_err_i ;
input valid ;
input sync_rst_out ;
input clk_100 ;
wire checksum_i_4 ;
wire checksum_i_5 ;
wire checksum_i_6 ;
wire checksum_i_7 ;
wire checksum_i_0 ;
wire checksum_i_1 ;
wire checksum_i_2 ;
wire checksum_i_3 ;
wire wbm_cur_st_0 ;
wire un2_wbm_ack_i_0_0 ;
wire data_crc_0 ;
wire data_crc_1 ;
wire data_crc_2 ;
wire data_crc_3 ;
wire data_crc_4 ;
wire data_crc_5 ;
wire data_crc_6 ;
wire data_crc_7 ;
wire dout_0_0 ;
wire dout_0_1 ;
wire dout_0_2 ;
wire dout_0_3 ;
wire dout_0_4 ;
wire dout_0_5 ;
wire dout_0_6 ;
wire dout_0_7 ;
wire dout_0 ;
wire dout_1 ;
wire dout_2 ;
wire dout_3 ;
wire dout_4 ;
wire dout_5 ;
wire dout_6 ;
wire dout_7 ;
wire type_reg_0 ;
wire type_reg_1 ;
wire type_reg_2 ;
wire type_reg_3 ;
wire type_reg_4 ;
wire type_reg_5 ;
wire type_reg_6 ;
wire type_reg_7 ;
wire addr_reg_0 ;
wire addr_reg_1 ;
wire addr_reg_2 ;
wire addr_reg_3 ;
wire addr_reg_4 ;
wire addr_reg_5 ;
wire addr_reg_6 ;
wire addr_reg_7 ;
wire addr_reg_8 ;
wire addr_reg_9 ;
wire len_reg_0 ;
wire len_reg_1 ;
wire len_reg_2 ;
wire len_reg_3 ;
wire len_reg_4 ;
wire len_reg_5 ;
wire len_reg_6 ;
wire len_reg_7 ;
wire len_reg_8 ;
wire len_reg_9 ;
wire write_addr_0 ;
wire write_addr_1 ;
wire write_addr_2 ;
wire write_addr_3 ;
wire write_addr_4 ;
wire write_addr_5 ;
wire write_addr_6 ;
wire write_addr_7 ;
wire write_addr_8 ;
wire write_addr_9 ;
wire checksum_valid ;
wire mp_done ;
wire write_en ;
wire reset_crc_i ;
wire req_crc ;
wire data_crc_val ;
wire eof_err ;
wire crc_err_i ;
wire valid ;
wire sync_rst_out ;
wire clk_100 ;
wire [5:0] cur_st;
wire [15:0] w_addr;
wire [15:0] len_blk;
wire [9:0] addr_blk;
wire [7:0] type_blk;
wire [7:0] crc_blk;
wire [6:6] eof_blk;
wire [6:2] cur_st_i;
wire [0:0] cur_st_ns_i;
wire [1:1] blk_pos;
wire [0:0] blk_pos_i_0;
wire [31:17] un25_valid_combout;
wire [32:18] un25_valid_cout;
wire [0:0] cur_st_ns_i_o2;
wire [5:4] cur_st_ns_a2;
wire [0:0] cur_st_ns_i_a2_1_3;
wire [0:0] cur_st_ns_i_a2_1_4;
wire [0:0] cur_st_ns_i_a2_1;
wire [0:0] cur_st_ns_i_0_a;
wire [0:0] cur_st_ns_i_0;
wire cur_st_0_0_5__g1 ;
wire cur_st_0_0_4__g1 ;
wire cur_st_0_0_3__g2_i ;
wire cur_st_0_0_2__g1 ;
wire cur_st_0_0_1__g1 ;
wire cur_st_0_0_0__g1 ;
wire N_439_i_0_g0 ;
wire tx_regs ;
wire len_blk_0_0_0__g2 ;
wire addr_blk_0_0_0__g2 ;
wire type_blk_0_0_0__g2 ;
wire crc_blk_0_0_0__g2 ;
wire eof_blk_0_0_6__g0 ;
wire crc_err_i_0_0_g0 ;
wire un71_valid_i_o2 ;
wire w_addr_1_0_0__g1 ;
wire blk_pos_7_0_1__g0 ;
wire blk_pos_7_0_0__g0 ;
wire tx_regs_3_0_a2_0_g0 ;
wire tx_regs_7_sqmuxa_0_a2_0_g0 ;
wire eof_blk_0_0_6__g1 ;
wire N_431_i_0_g0 ;
wire w_addr_1_0_15__g0_0 ;
wire lt_0 ;
wire lt_1 ;
wire lt_2 ;
wire lt_3 ;
wire lt_4 ;
wire lt_5 ;
wire lt_6 ;
wire lt_7 ;
wire lt_8 ;
wire lt_9 ;
wire lt_10 ;
wire lt_11 ;
wire lt_12 ;
wire lt_13 ;
wire lt_14 ;
wire lt15 ;
wire N_16 ;
wire crc_err_i_0_0_g1 ;
wire un71_valid_i_a2_0 ;
wire un47_valid_NE_0 ;
wire un1_blk_pos_0_sqmuxa_0_a2_0 ;
wire un38_cur_st_NE_0 ;
wire un38_cur_st_NE_1 ;
wire un38_cur_st_NE_2 ;
wire un38_cur_st_NE_3 ;
wire un47_valid_NE_2 ;
wire un47_valid_NE_3 ;
wire un39_validlto16 ;
wire un47_valid_NE ;
wire un38_cur_st_NE ;
wire un1_blk_pos_0_sqmuxa_0_a2_3 ;
wire un1_blk_pos_0_sqmuxa_0_o2_0 ;
wire un1_blk_pos_0_sqmuxa_0_o2 ;
wire N_780 ;
wire N_779 ;
wire N_778 ;
wire N_777 ;
wire N_776 ;
wire N_775 ;
wire N_774 ;
wire N_773 ;
wire N_772 ;
wire N_771 ;
wire N_770 ;
wire N_769 ;
wire N_768 ;
wire N_767 ;
wire N_766 ;
wire N_765 ;
wire N_764 ;
wire N_763 ;
wire N_762 ;
wire N_761 ;
wire N_760 ;
wire N_759 ;
wire N_758 ;
wire N_757 ;
wire N_373 ;
wire N_372 ;
wire N_371 ;
wire N_370 ;
wire N_369 ;
wire N_368 ;
wire N_367 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
wire un71_valid_i_o2_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff cur_st_5_ (
	.regout(cur_st[5]),
	.datain(cur_st_0_0_5__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(valid)
);
  cycloneii_lcell_ff cur_st_4_ (
	.regout(cur_st[4]),
	.datain(cur_st_0_0_4__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(valid)
);
  cycloneii_lcell_ff cur_st_3_ (
	.regout(cur_st[3]),
	.datain(cur_st[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_0_0_3__g2_i)
);
  cycloneii_lcell_ff cur_st_2_ (
	.regout(cur_st[2]),
	.datain(cur_st_0_0_2__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(valid)
);
  cycloneii_lcell_ff cur_st_1_ (
	.regout(cur_st[1]),
	.datain(cur_st_0_0_1__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(valid)
);
  cycloneii_lcell_ff cur_st_0_ (
	.regout(cur_st[0]),
	.datain(cur_st_0_0_0__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(valid)
);
  cycloneii_lcell_ff write_addr_9_ (
	.regout(write_addr_9),
	.datain(w_addr[9]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff write_addr_8_ (
	.regout(write_addr_8),
	.datain(w_addr[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff write_addr_7_ (
	.regout(write_addr_7),
	.datain(w_addr[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff write_addr_6_ (
	.regout(write_addr_6),
	.datain(w_addr[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff write_addr_5_ (
	.regout(write_addr_5),
	.datain(w_addr[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff write_addr_4_ (
	.regout(write_addr_4),
	.datain(w_addr[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff write_addr_3_ (
	.regout(write_addr_3),
	.datain(w_addr[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff write_addr_2_ (
	.regout(write_addr_2),
	.datain(w_addr[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff write_addr_1_ (
	.regout(write_addr_1),
	.datain(w_addr[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff write_addr_0_ (
	.regout(write_addr_0),
	.datain(w_addr[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff len_reg_9_ (
	.regout(len_reg_9),
	.datain(len_blk[9]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff len_reg_8_ (
	.regout(len_reg_8),
	.datain(len_blk[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff len_reg_7_ (
	.regout(len_reg_7),
	.datain(len_blk[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff len_reg_6_ (
	.regout(len_reg_6),
	.datain(len_blk[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff len_reg_5_ (
	.regout(len_reg_5),
	.datain(len_blk[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff len_reg_4_ (
	.regout(len_reg_4),
	.datain(len_blk[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff len_reg_3_ (
	.regout(len_reg_3),
	.datain(len_blk[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff len_reg_2_ (
	.regout(len_reg_2),
	.datain(len_blk[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff len_reg_1_ (
	.regout(len_reg_1),
	.datain(len_blk[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff len_reg_0_ (
	.regout(len_reg_0),
	.datain(len_blk[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff addr_reg_9_ (
	.regout(addr_reg_9),
	.datain(addr_blk[9]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff addr_reg_8_ (
	.regout(addr_reg_8),
	.datain(addr_blk[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff addr_reg_7_ (
	.regout(addr_reg_7),
	.datain(addr_blk[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff addr_reg_6_ (
	.regout(addr_reg_6),
	.datain(addr_blk[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff addr_reg_5_ (
	.regout(addr_reg_5),
	.datain(addr_blk[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff addr_reg_4_ (
	.regout(addr_reg_4),
	.datain(addr_blk[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff addr_reg_3_ (
	.regout(addr_reg_3),
	.datain(addr_blk[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff addr_reg_2_ (
	.regout(addr_reg_2),
	.datain(addr_blk[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff addr_reg_1_ (
	.regout(addr_reg_1),
	.datain(addr_blk[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff addr_reg_0_ (
	.regout(addr_reg_0),
	.datain(addr_blk[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff type_reg_7_ (
	.regout(type_reg_7),
	.datain(type_blk[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff type_reg_6_ (
	.regout(type_reg_6),
	.datain(type_blk[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff type_reg_5_ (
	.regout(type_reg_5),
	.datain(type_blk[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff type_reg_4_ (
	.regout(type_reg_4),
	.datain(type_blk[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff type_reg_3_ (
	.regout(type_reg_3),
	.datain(type_blk[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff type_reg_2_ (
	.regout(type_reg_2),
	.datain(type_blk[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff type_reg_1_ (
	.regout(type_reg_1),
	.datain(type_blk[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff type_reg_0_ (
	.regout(type_reg_0),
	.datain(type_blk[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(tx_regs)
);
  cycloneii_lcell_ff dout_7_ (
	.regout(dout_7),
	.datain(dout_0_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff dout_6_ (
	.regout(dout_6),
	.datain(dout_0_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff dout_5_ (
	.regout(dout_5),
	.datain(dout_0_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff dout_4_ (
	.regout(dout_4),
	.datain(dout_0_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff dout_3_ (
	.regout(dout_3),
	.datain(dout_0_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff dout_2_ (
	.regout(dout_2),
	.datain(dout_0_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff dout_1_ (
	.regout(dout_1),
	.datain(dout_0_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff dout_0_ (
	.regout(dout_0),
	.datain(dout_0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(N_439_i_0_g0)
);
  cycloneii_lcell_ff len_blk_15_ (
	.regout(len_blk[15]),
	.datain(len_blk[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_14_ (
	.regout(len_blk[14]),
	.datain(len_blk[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_13_ (
	.regout(len_blk[13]),
	.datain(len_blk[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_12_ (
	.regout(len_blk[12]),
	.datain(len_blk[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_11_ (
	.regout(len_blk[11]),
	.datain(len_blk[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_10_ (
	.regout(len_blk[10]),
	.datain(len_blk[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_9_ (
	.regout(len_blk[9]),
	.datain(len_blk[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_8_ (
	.regout(len_blk[8]),
	.datain(len_blk[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_7_ (
	.regout(len_blk[7]),
	.datain(dout_0_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_6_ (
	.regout(len_blk[6]),
	.datain(dout_0_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_5_ (
	.regout(len_blk[5]),
	.datain(dout_0_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_4_ (
	.regout(len_blk[4]),
	.datain(dout_0_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_3_ (
	.regout(len_blk[3]),
	.datain(dout_0_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_2_ (
	.regout(len_blk[2]),
	.datain(dout_0_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_1_ (
	.regout(len_blk[1]),
	.datain(dout_0_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff len_blk_0_ (
	.regout(len_blk[0]),
	.datain(dout_0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_0__g2)
);
  cycloneii_lcell_ff addr_blk_9_ (
	.regout(addr_blk[9]),
	.datain(addr_blk[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_blk_0_0_0__g2)
);
  cycloneii_lcell_ff addr_blk_8_ (
	.regout(addr_blk[8]),
	.datain(addr_blk[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_blk_0_0_0__g2)
);
  cycloneii_lcell_ff addr_blk_7_ (
	.regout(addr_blk[7]),
	.datain(dout_0_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_blk_0_0_0__g2)
);
  cycloneii_lcell_ff addr_blk_6_ (
	.regout(addr_blk[6]),
	.datain(dout_0_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_blk_0_0_0__g2)
);
  cycloneii_lcell_ff addr_blk_5_ (
	.regout(addr_blk[5]),
	.datain(dout_0_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_blk_0_0_0__g2)
);
  cycloneii_lcell_ff addr_blk_4_ (
	.regout(addr_blk[4]),
	.datain(dout_0_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_blk_0_0_0__g2)
);
  cycloneii_lcell_ff addr_blk_3_ (
	.regout(addr_blk[3]),
	.datain(dout_0_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_blk_0_0_0__g2)
);
  cycloneii_lcell_ff addr_blk_2_ (
	.regout(addr_blk[2]),
	.datain(dout_0_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_blk_0_0_0__g2)
);
  cycloneii_lcell_ff addr_blk_1_ (
	.regout(addr_blk[1]),
	.datain(dout_0_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_blk_0_0_0__g2)
);
  cycloneii_lcell_ff addr_blk_0_ (
	.regout(addr_blk[0]),
	.datain(dout_0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(addr_blk_0_0_0__g2)
);
  cycloneii_lcell_ff type_blk_7_ (
	.regout(type_blk[7]),
	.datain(dout_0_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(type_blk_0_0_0__g2)
);
  cycloneii_lcell_ff type_blk_6_ (
	.regout(type_blk[6]),
	.datain(dout_0_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(type_blk_0_0_0__g2)
);
  cycloneii_lcell_ff type_blk_5_ (
	.regout(type_blk[5]),
	.datain(dout_0_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(type_blk_0_0_0__g2)
);
  cycloneii_lcell_ff type_blk_4_ (
	.regout(type_blk[4]),
	.datain(dout_0_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(type_blk_0_0_0__g2)
);
  cycloneii_lcell_ff type_blk_3_ (
	.regout(type_blk[3]),
	.datain(dout_0_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(type_blk_0_0_0__g2)
);
  cycloneii_lcell_ff type_blk_2_ (
	.regout(type_blk[2]),
	.datain(dout_0_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(type_blk_0_0_0__g2)
);
  cycloneii_lcell_ff type_blk_1_ (
	.regout(type_blk[1]),
	.datain(dout_0_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(type_blk_0_0_0__g2)
);
  cycloneii_lcell_ff type_blk_0_ (
	.regout(type_blk[0]),
	.datain(dout_0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(type_blk_0_0_0__g2)
);
  cycloneii_lcell_ff crc_blk_7_ (
	.regout(crc_blk[7]),
	.datain(dout_0_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_0__g2)
);
  cycloneii_lcell_ff crc_blk_6_ (
	.regout(crc_blk[6]),
	.datain(dout_0_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_0__g2)
);
  cycloneii_lcell_ff crc_blk_5_ (
	.regout(crc_blk[5]),
	.datain(dout_0_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_0__g2)
);
  cycloneii_lcell_ff crc_blk_4_ (
	.regout(crc_blk[4]),
	.datain(dout_0_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_0__g2)
);
  cycloneii_lcell_ff crc_blk_3_ (
	.regout(crc_blk[3]),
	.datain(dout_0_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_0__g2)
);
  cycloneii_lcell_ff crc_blk_2_ (
	.regout(crc_blk[2]),
	.datain(dout_0_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_0__g2)
);
  cycloneii_lcell_ff crc_blk_1_ (
	.regout(crc_blk[1]),
	.datain(dout_0_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_0__g2)
);
  cycloneii_lcell_ff crc_blk_0_ (
	.regout(crc_blk[0]),
	.datain(dout_0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_0__g2)
);
  cycloneii_lcell_ff eof_blk_6_ (
	.regout(eof_blk[6]),
	.datain(eof_blk_0_0_6__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff crc_err_i_Z (
	.regout(crc_err_i),
	.datain(crc_err_i_0_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:418
  cycloneii_lcell_ff data_crc_7_ (
	.regout(data_crc_7),
	.datain(dout_0_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un71_valid_i_o2_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:418
  cycloneii_lcell_ff data_crc_6_ (
	.regout(data_crc_6),
	.datain(dout_0_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un71_valid_i_o2_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:418
  cycloneii_lcell_ff data_crc_5_ (
	.regout(data_crc_5),
	.datain(dout_0_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un71_valid_i_o2_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:418
  cycloneii_lcell_ff data_crc_4_ (
	.regout(data_crc_4),
	.datain(dout_0_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un71_valid_i_o2_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:418
  cycloneii_lcell_ff data_crc_3_ (
	.regout(data_crc_3),
	.datain(dout_0_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un71_valid_i_o2_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:418
  cycloneii_lcell_ff data_crc_2_ (
	.regout(data_crc_2),
	.datain(dout_0_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un71_valid_i_o2_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:418
  cycloneii_lcell_ff data_crc_1_ (
	.regout(data_crc_1),
	.datain(dout_0_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un71_valid_i_o2_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:418
  cycloneii_lcell_ff data_crc_0_ (
	.regout(data_crc_0),
	.datain(dout_0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un71_valid_i_o2_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff w_addr_0_ (
	.regout(w_addr[0]),
	.datain(w_addr_1_0_0__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:205
  cycloneii_lcell_ff cur_st_i_6_ (
	.regout(cur_st_i[6]),
	.datain(cur_st_ns_i[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(valid)
);
// @31:180
  cycloneii_lcell_ff blk_pos_1_ (
	.regout(blk_pos[1]),
	.datain(blk_pos_7_0_1__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:180
  cycloneii_lcell_ff blk_pos_i_0_0_ (
	.regout(blk_pos_i_0[0]),
	.datain(blk_pos_7_0_0__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:180
  cycloneii_lcell_ff tx_regs_Z (
	.regout(tx_regs),
	.datain(tx_regs_3_0_a2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:180
  cycloneii_lcell_ff eof_err_Z (
	.regout(eof_err),
	.datain(tx_regs_7_sqmuxa_0_a2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:399
  cycloneii_lcell_ff data_crc_val_Z (
	.regout(data_crc_val),
	.datain(un71_valid_i_o2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:180
  cycloneii_lcell_ff req_crc_Z (
	.regout(req_crc),
	.datain(eof_blk_0_0_6__g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:380
  cycloneii_lcell_ff reset_crc_i_Z (
	.regout(reset_crc_i),
	.datain(N_431_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:353
  cycloneii_lcell_ff write_en_Z (
	.regout(write_en),
	.datain(N_439_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @31:459
  cycloneii_lcell_ff mp_done_Z (
	.regout(mp_done),
	.datain(tx_regs),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff w_addr_1_ (
	.regout(w_addr[1]),
	.datain(un25_valid_combout[31]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_2_ (
	.regout(w_addr[2]),
	.datain(un25_valid_combout[30]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_3_ (
	.regout(w_addr[3]),
	.datain(un25_valid_combout[29]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_4_ (
	.regout(w_addr[4]),
	.datain(un25_valid_combout[28]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_5_ (
	.regout(w_addr[5]),
	.datain(un25_valid_combout[27]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_6_ (
	.regout(w_addr[6]),
	.datain(un25_valid_combout[26]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_7_ (
	.regout(w_addr[7]),
	.datain(un25_valid_combout[25]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_8_ (
	.regout(w_addr[8]),
	.datain(un25_valid_combout[24]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_9_ (
	.regout(w_addr[9]),
	.datain(un25_valid_combout[23]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_10_ (
	.regout(w_addr[10]),
	.datain(un25_valid_combout[22]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_11_ (
	.regout(w_addr[11]),
	.datain(un25_valid_combout[21]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_12_ (
	.regout(w_addr[12]),
	.datain(un25_valid_combout[20]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_13_ (
	.regout(w_addr[13]),
	.datain(un25_valid_combout[19]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_14_ (
	.regout(w_addr[14]),
	.datain(un25_valid_combout[18]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
  cycloneii_lcell_ff w_addr_15_ (
	.regout(w_addr[15]),
	.datain(un25_valid_combout[17]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(w_addr_1_0_15__g0_0)
);
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt0 (
	.cout(lt_0),
	.dataa(w_addr[0]),
	.datab(len_blk[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam fsm_proc_un39_valid_lt0.lut_mask=16'h0011;
defparam fsm_proc_un39_valid_lt0.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt1 (
	.cout(lt_1),
	.dataa(len_blk[1]),
	.datab(un25_valid_combout[31]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam fsm_proc_un39_valid_lt1.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt1.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt2 (
	.cout(lt_2),
	.dataa(len_blk[2]),
	.datab(un25_valid_combout[30]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam fsm_proc_un39_valid_lt2.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt2.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt3 (
	.cout(lt_3),
	.dataa(len_blk[3]),
	.datab(un25_valid_combout[29]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam fsm_proc_un39_valid_lt3.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt3.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt4 (
	.cout(lt_4),
	.dataa(len_blk[4]),
	.datab(un25_valid_combout[28]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam fsm_proc_un39_valid_lt4.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt4.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt5 (
	.cout(lt_5),
	.dataa(len_blk[5]),
	.datab(un25_valid_combout[27]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam fsm_proc_un39_valid_lt5.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt5.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt6 (
	.cout(lt_6),
	.dataa(len_blk[6]),
	.datab(un25_valid_combout[26]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5)
);
defparam fsm_proc_un39_valid_lt6.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt6.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt7 (
	.cout(lt_7),
	.dataa(len_blk[7]),
	.datab(un25_valid_combout[25]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6)
);
defparam fsm_proc_un39_valid_lt7.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt7.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt8 (
	.cout(lt_8),
	.dataa(len_blk[8]),
	.datab(un25_valid_combout[24]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_7)
);
defparam fsm_proc_un39_valid_lt8.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt8.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt9 (
	.cout(lt_9),
	.dataa(len_blk[9]),
	.datab(un25_valid_combout[23]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_8)
);
defparam fsm_proc_un39_valid_lt9.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt9.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt10 (
	.cout(lt_10),
	.dataa(len_blk[10]),
	.datab(un25_valid_combout[22]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_9)
);
defparam fsm_proc_un39_valid_lt10.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt10.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt11 (
	.cout(lt_11),
	.dataa(len_blk[11]),
	.datab(un25_valid_combout[21]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_10)
);
defparam fsm_proc_un39_valid_lt11.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt11.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt12 (
	.cout(lt_12),
	.dataa(len_blk[12]),
	.datab(un25_valid_combout[20]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_11)
);
defparam fsm_proc_un39_valid_lt12.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt12.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt13 (
	.cout(lt_13),
	.dataa(len_blk[13]),
	.datab(un25_valid_combout[19]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_12)
);
defparam fsm_proc_un39_valid_lt13.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt13.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt14 (
	.cout(lt_14),
	.dataa(len_blk[14]),
	.datab(un25_valid_combout[18]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_13)
);
defparam fsm_proc_un39_valid_lt14.lut_mask=16'h00d4;
defparam fsm_proc_un39_valid_lt14.sum_lutc_input="cin";
// @31:271
  cycloneii_lcell_comb fsm_proc_un39_valid_lt15 (
	.combout(lt15),
	.cout(N_16),
	.dataa(len_blk[15]),
	.datab(un25_valid_combout[17]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_14)
);
defparam fsm_proc_un39_valid_lt15.lut_mask=16'hd4d4;
defparam fsm_proc_un39_valid_lt15.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_32_ (
	.cout(un25_valid_cout[32]),
	.dataa(w_addr[0]),
	.datab(w_addr[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un25_valid_32_.lut_mask=16'h0088;
defparam un25_valid_32_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_31_ (
	.combout(un25_valid_combout[31]),
	.cout(un25_valid_cout[31]),
	.dataa(w_addr[0]),
	.datab(w_addr[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un25_valid_31_.lut_mask=16'h6688;
defparam un25_valid_31_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_30_ (
	.combout(un25_valid_combout[30]),
	.cout(un25_valid_cout[30]),
	.dataa(w_addr[2]),
	.datab(w_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[32])
);
defparam un25_valid_30_.lut_mask=16'h5a80;
defparam un25_valid_30_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_29_ (
	.combout(un25_valid_combout[29]),
	.cout(un25_valid_cout[29]),
	.dataa(w_addr[2]),
	.datab(w_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[31])
);
defparam un25_valid_29_.lut_mask=16'h6c80;
defparam un25_valid_29_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_28_ (
	.combout(un25_valid_combout[28]),
	.cout(un25_valid_cout[28]),
	.dataa(w_addr[4]),
	.datab(w_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[30])
);
defparam un25_valid_28_.lut_mask=16'h5a80;
defparam un25_valid_28_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_27_ (
	.combout(un25_valid_combout[27]),
	.cout(un25_valid_cout[27]),
	.dataa(w_addr[4]),
	.datab(w_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[29])
);
defparam un25_valid_27_.lut_mask=16'h6c80;
defparam un25_valid_27_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_26_ (
	.combout(un25_valid_combout[26]),
	.cout(un25_valid_cout[26]),
	.dataa(w_addr[6]),
	.datab(w_addr[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[28])
);
defparam un25_valid_26_.lut_mask=16'h5a80;
defparam un25_valid_26_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_25_ (
	.combout(un25_valid_combout[25]),
	.cout(un25_valid_cout[25]),
	.dataa(w_addr[6]),
	.datab(w_addr[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[27])
);
defparam un25_valid_25_.lut_mask=16'h6c80;
defparam un25_valid_25_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_24_ (
	.combout(un25_valid_combout[24]),
	.cout(un25_valid_cout[24]),
	.dataa(w_addr[8]),
	.datab(w_addr[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[26])
);
defparam un25_valid_24_.lut_mask=16'h5a80;
defparam un25_valid_24_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_23_ (
	.combout(un25_valid_combout[23]),
	.cout(un25_valid_cout[23]),
	.dataa(w_addr[8]),
	.datab(w_addr[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[25])
);
defparam un25_valid_23_.lut_mask=16'h6c80;
defparam un25_valid_23_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_22_ (
	.combout(un25_valid_combout[22]),
	.cout(un25_valid_cout[22]),
	.dataa(w_addr[10]),
	.datab(w_addr[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[24])
);
defparam un25_valid_22_.lut_mask=16'h5a80;
defparam un25_valid_22_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_21_ (
	.combout(un25_valid_combout[21]),
	.cout(un25_valid_cout[21]),
	.dataa(w_addr[10]),
	.datab(w_addr[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[23])
);
defparam un25_valid_21_.lut_mask=16'h6c80;
defparam un25_valid_21_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_20_ (
	.combout(un25_valid_combout[20]),
	.cout(un25_valid_cout[20]),
	.dataa(w_addr[12]),
	.datab(w_addr[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[22])
);
defparam un25_valid_20_.lut_mask=16'h5a80;
defparam un25_valid_20_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_19_ (
	.combout(un25_valid_combout[19]),
	.cout(un25_valid_cout[19]),
	.dataa(w_addr[12]),
	.datab(w_addr[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[21])
);
defparam un25_valid_19_.lut_mask=16'h6c80;
defparam un25_valid_19_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_18_ (
	.combout(un25_valid_combout[18]),
	.cout(un25_valid_cout[18]),
	.dataa(w_addr[14]),
	.datab(w_addr[15]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[20])
);
defparam un25_valid_18_.lut_mask=16'h5a80;
defparam un25_valid_18_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_17_ (
	.combout(un25_valid_combout[17]),
	.dataa(w_addr[14]),
	.datab(w_addr[15]),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[19])
);
defparam un25_valid_17_.lut_mask=16'h6c6c;
defparam un25_valid_17_.sum_lutc_input="cin";
// @55:253
  cycloneii_lcell_comb len_reg_RNIIQI7_0_ (
	.cout(un2_wbm_ack_i_0_0),
	.dataa(len_reg_0),
	.datab(wbm_cur_st_0),
	.datac(VCC),
	.datad(VCC)
);
defparam len_reg_RNIIQI7_0_.lut_mask=16'h0088;
defparam len_reg_RNIIQI7_0_.sum_lutc_input="cin";
// @31:180
  cycloneii_lcell_comb cur_st_ns_i_o2_0_ (
	.combout(cur_st_ns_i_o2[0]),
	.dataa(blk_pos_i_0[0]),
	.datab(blk_pos[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_ns_i_o2_0_.lut_mask=16'heeee;
defparam cur_st_ns_i_o2_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reset_crc_i_RNO (
	.combout(N_431_i_0_g0),
	.dataa(valid),
	.datab(cur_st_i[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam reset_crc_i_RNO.lut_mask=16'hdddd;
defparam reset_crc_i_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb crc_err_i_RNO_0 (
	.combout(crc_err_i_0_0_g1),
	.dataa(cur_st_i[6]),
	.datab(crc_err_i),
	.datac(VCC),
	.datad(VCC)
);
defparam crc_err_i_RNO_0.lut_mask=16'h8888;
defparam crc_err_i_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNIO6C5_0_2_ (
	.combout(w_addr_1_0_15__g0_0),
	.dataa(valid),
	.datab(cur_st[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_RNIO6C5_0_2_.lut_mask=16'hbbbb;
defparam cur_st_RNIO6C5_0_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNIP6C5_3_ (
	.combout(len_blk_0_0_0__g2),
	.dataa(valid),
	.datab(cur_st[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_RNIP6C5_3_.lut_mask=16'h8888;
defparam cur_st_RNIP6C5_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNIQ6C5_4_ (
	.combout(addr_blk_0_0_0__g2),
	.dataa(valid),
	.datab(cur_st[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_RNIQ6C5_4_.lut_mask=16'h8888;
defparam cur_st_RNIQ6C5_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNIR6C5_5_ (
	.combout(type_blk_0_0_0__g2),
	.dataa(valid),
	.datab(cur_st[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_RNIR6C5_5_.lut_mask=16'h8888;
defparam cur_st_RNIR6C5_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNIN6C5_1_ (
	.combout(crc_blk_0_0_0__g2),
	.dataa(valid),
	.datab(cur_st[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_RNIN6C5_1_.lut_mask=16'h8888;
defparam cur_st_RNIN6C5_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb w_addr_RNO_0_ (
	.combout(w_addr_1_0_0__g1),
	.dataa(valid),
	.datab(w_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam w_addr_RNO_0_.lut_mask=16'h6666;
defparam w_addr_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNIO6C5_2_ (
	.combout(N_439_i_0_g0),
	.dataa(valid),
	.datab(cur_st[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_RNIO6C5_2_.lut_mask=16'h8888;
defparam cur_st_RNIO6C5_2_.sum_lutc_input="datac";
// @31:402
  cycloneii_lcell_comb crc_data_valid_proc_un71_valid_i_a2_0 (
	.combout(un71_valid_i_a2_0),
	.dataa(cur_st[4]),
	.datab(cur_st[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam crc_data_valid_proc_un71_valid_i_a2_0.lut_mask=16'h1111;
defparam crc_data_valid_proc_un71_valid_i_a2_0.sum_lutc_input="datac";
// @31:294
  cycloneii_lcell_comb fsm_proc_un47_valid_NE_0 (
	.combout(un47_valid_NE_0),
	.dataa(dout_0_4),
	.datab(dout_0_2),
	.datac(VCC),
	.datad(VCC)
);
defparam fsm_proc_un47_valid_NE_0.lut_mask=16'heeee;
defparam fsm_proc_un47_valid_NE_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_3_ (
	.combout(cur_st_0_0_3__g2_i),
	.dataa(blk_pos[1]),
	.datab(blk_pos_i_0[0]),
	.datac(valid),
	.datad(VCC)
);
defparam cur_st_RNO_3_.lut_mask=16'h8080;
defparam cur_st_RNO_3_.sum_lutc_input="datac";
// @31:203
  cycloneii_lcell_comb un1_blk_pos_0_sqmuxa_0_a2_0_cZ (
	.combout(un1_blk_pos_0_sqmuxa_0_a2_0),
	.dataa(cur_st[3]),
	.datab(cur_st[4]),
	.datac(blk_pos[1]),
	.datad(blk_pos_i_0[0])
);
defparam un1_blk_pos_0_sqmuxa_0_a2_0_cZ.lut_mask=16'h0001;
defparam un1_blk_pos_0_sqmuxa_0_a2_0_cZ.sum_lutc_input="datac";
// @31:180
  cycloneii_lcell_comb cur_st_ns_a2_5_ (
	.combout(cur_st_ns_a2[5]),
	.dataa(blk_pos[1]),
	.datab(blk_pos_i_0[0]),
	.datac(cur_st[1]),
	.datad(VCC)
);
defparam cur_st_ns_a2_5_.lut_mask=16'he0e0;
defparam cur_st_ns_a2_5_.sum_lutc_input="datac";
// @31:180
  cycloneii_lcell_comb cur_st_ns_i_a2_1_3_0_ (
	.combout(cur_st_ns_i_a2_1_3[0]),
	.dataa(dout_0_5),
	.datab(cur_st_i[6]),
	.datac(dout_0_3),
	.datad(VCC)
);
defparam cur_st_ns_i_a2_1_3_0_.lut_mask=16'h0202;
defparam cur_st_ns_i_a2_1_3_0_.sum_lutc_input="datac";
// @31:180
  cycloneii_lcell_comb cur_st_ns_i_a2_1_4_0_ (
	.combout(cur_st_ns_i_a2_1_4[0]),
	.dataa(dout_0_2),
	.datab(dout_0_4),
	.datac(dout_0_6),
	.datad(dout_0_7)
);
defparam cur_st_ns_i_a2_1_4_0_.lut_mask=16'h0020;
defparam cur_st_ns_i_a2_1_4_0_.sum_lutc_input="datac";
// @31:440
  cycloneii_lcell_comb crc_err_proc_un38_cur_st_NE_0 (
	.combout(un38_cur_st_NE_0),
	.dataa(crc_blk[3]),
	.datab(crc_blk[2]),
	.datac(checksum_i_3),
	.datad(checksum_i_2)
);
defparam crc_err_proc_un38_cur_st_NE_0.lut_mask=16'h7bde;
defparam crc_err_proc_un38_cur_st_NE_0.sum_lutc_input="datac";
// @31:440
  cycloneii_lcell_comb crc_err_proc_un38_cur_st_NE_1 (
	.combout(un38_cur_st_NE_1),
	.dataa(crc_blk[1]),
	.datab(crc_blk[0]),
	.datac(checksum_i_1),
	.datad(checksum_i_0)
);
defparam crc_err_proc_un38_cur_st_NE_1.lut_mask=16'h7bde;
defparam crc_err_proc_un38_cur_st_NE_1.sum_lutc_input="datac";
// @31:440
  cycloneii_lcell_comb crc_err_proc_un38_cur_st_NE_2 (
	.combout(un38_cur_st_NE_2),
	.dataa(crc_blk[7]),
	.datab(crc_blk[6]),
	.datac(checksum_i_7),
	.datad(checksum_i_6)
);
defparam crc_err_proc_un38_cur_st_NE_2.lut_mask=16'h7bde;
defparam crc_err_proc_un38_cur_st_NE_2.sum_lutc_input="datac";
// @31:440
  cycloneii_lcell_comb crc_err_proc_un38_cur_st_NE_3 (
	.combout(un38_cur_st_NE_3),
	.dataa(crc_blk[5]),
	.datab(crc_blk[4]),
	.datac(checksum_i_5),
	.datad(checksum_i_4)
);
defparam crc_err_proc_un38_cur_st_NE_3.lut_mask=16'h7bde;
defparam crc_err_proc_un38_cur_st_NE_3.sum_lutc_input="datac";
// @31:294
  cycloneii_lcell_comb fsm_proc_un47_valid_NE_2 (
	.combout(un47_valid_NE_2),
	.dataa(dout_0_7),
	.datab(dout_0_3),
	.datac(eof_blk[6]),
	.datad(VCC)
);
defparam fsm_proc_un47_valid_NE_2.lut_mask=16'h7e7e;
defparam fsm_proc_un47_valid_NE_2.sum_lutc_input="datac";
// @31:294
  cycloneii_lcell_comb fsm_proc_un47_valid_NE_3 (
	.combout(un47_valid_NE_3),
	.dataa(dout_0_0),
	.datab(dout_0_1),
	.datac(dout_0_6),
	.datad(eof_blk[6])
);
defparam fsm_proc_un47_valid_NE_3.lut_mask=16'heffe;
defparam fsm_proc_un47_valid_NE_3.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_4_ (
	.combout(cur_st_0_0_4__g1),
	.dataa(blk_pos[1]),
	.datab(blk_pos_i_0[0]),
	.datac(cur_st[5]),
	.datad(cur_st[4])
);
defparam cur_st_RNO_4_.lut_mask=16'h7710;
defparam cur_st_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_2_ (
	.combout(cur_st_0_0_2__g1),
	.dataa(blk_pos[1]),
	.datab(blk_pos_i_0[0]),
	.datac(cur_st[3]),
	.datad(cur_st_ns_a2[4])
);
defparam cur_st_RNO_2_.lut_mask=16'hff80;
defparam cur_st_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_1_ (
	.combout(cur_st_0_0_1__g1),
	.dataa(cur_st[2]),
	.datab(cur_st_ns_a2[5]),
	.datac(un39_validlto16),
	.datad(lt15)
);
defparam cur_st_RNO_1_.lut_mask=16'heeec;
defparam cur_st_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb req_crc_RNO (
	.combout(eof_blk_0_0_6__g1),
	.dataa(blk_pos[1]),
	.datab(blk_pos_i_0[0]),
	.datac(cur_st[1]),
	.datad(valid)
);
defparam req_crc_RNO.lut_mask=16'h1000;
defparam req_crc_RNO.sum_lutc_input="datac";
// @31:402
  cycloneii_lcell_comb crc_data_valid_proc_un71_valid_i_o2 (
	.combout(un71_valid_i_o2),
	.dataa(cur_st[2]),
	.datab(cur_st[5]),
	.datac(valid),
	.datad(un71_valid_i_a2_0)
);
defparam crc_data_valid_proc_un71_valid_i_o2.lut_mask=16'he0f0;
defparam crc_data_valid_proc_un71_valid_i_o2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb eof_blk_RNO_6_ (
	.combout(eof_blk_0_0_6__g0),
	.dataa(cur_st[1]),
	.datab(valid),
	.datac(eof_blk[6]),
	.datad(cur_st_ns_i_o2[0])
);
defparam eof_blk_RNO_6_.lut_mask=16'hf0f8;
defparam eof_blk_RNO_6_.sum_lutc_input="datac";
// @31:180
  cycloneii_lcell_comb cur_st_ns_i_a2_1_0_ (
	.combout(cur_st_ns_i_a2_1[0]),
	.dataa(dout_0_0),
	.datab(dout_0_1),
	.datac(cur_st_ns_i_a2_1_4[0]),
	.datad(cur_st_ns_i_a2_1_3[0])
);
defparam cur_st_ns_i_a2_1_0_.lut_mask=16'h1000;
defparam cur_st_ns_i_a2_1_0_.sum_lutc_input="datac";
// @31:294
  cycloneii_lcell_comb fsm_proc_un47_valid_NE (
	.combout(un47_valid_NE),
	.dataa(dout_0_5),
	.datab(un47_valid_NE_0),
	.datac(un47_valid_NE_2),
	.datad(un47_valid_NE_3)
);
defparam fsm_proc_un47_valid_NE.lut_mask=16'hfffe;
defparam fsm_proc_un47_valid_NE.sum_lutc_input="datac";
// @31:440
  cycloneii_lcell_comb crc_err_proc_un38_cur_st_NE (
	.combout(un38_cur_st_NE),
	.dataa(un38_cur_st_NE_2),
	.datab(un38_cur_st_NE_3),
	.datac(un38_cur_st_NE_0),
	.datad(un38_cur_st_NE_1)
);
defparam crc_err_proc_un38_cur_st_NE.lut_mask=16'hfffe;
defparam crc_err_proc_un38_cur_st_NE.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_5_ (
	.combout(cur_st_0_0_5__g1),
	.dataa(blk_pos[1]),
	.datab(blk_pos_i_0[0]),
	.datac(cur_st[5]),
	.datad(cur_st_ns_i_a2_1[0])
);
defparam cur_st_RNO_5_.lut_mask=16'hffe0;
defparam cur_st_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb eof_err_RNO (
	.combout(tx_regs_7_sqmuxa_0_a2_0_g0),
	.dataa(cur_st[0]),
	.datab(valid),
	.datac(un47_valid_NE),
	.datad(VCC)
);
defparam eof_err_RNO.lut_mask=16'h8080;
defparam eof_err_RNO.sum_lutc_input="datac";
// @31:180
  cycloneii_lcell_comb cur_st_ns_i_0_a_0_ (
	.combout(cur_st_ns_i_0_a[0]),
	.dataa(dout_0_5),
	.datab(dout_0_0),
	.datac(dout_0_1),
	.datad(dout_0_3)
);
defparam cur_st_ns_i_0_a_0_.lut_mask=16'h0002;
defparam cur_st_ns_i_0_a_0_.sum_lutc_input="datac";
// @31:180
  cycloneii_lcell_comb cur_st_ns_i_0_0_ (
	.combout(cur_st_ns_i_0[0]),
	.dataa(cur_st_i[6]),
	.datab(cur_st[0]),
	.datac(cur_st_ns_i_a2_1_4[0]),
	.datad(cur_st_ns_i_0_a[0])
);
defparam cur_st_ns_i_0_0_.lut_mask=16'h7222;
defparam cur_st_ns_i_0_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb crc_err_i_RNO (
	.combout(crc_err_i_0_0_g0),
	.dataa(checksum_valid),
	.datab(cur_st[0]),
	.datac(crc_err_i_0_0_g1),
	.datad(un38_cur_st_NE)
);
defparam crc_err_i_RNO.lut_mask=16'hf8f0;
defparam crc_err_i_RNO.sum_lutc_input="datac";
// @31:203
  cycloneii_lcell_comb un1_blk_pos_0_sqmuxa_0_a2_3_cZ (
	.combout(un1_blk_pos_0_sqmuxa_0_a2_3),
	.dataa(cur_st[3]),
	.datab(cur_st[4]),
	.datac(cur_st[0]),
	.datad(un47_valid_NE)
);
defparam un1_blk_pos_0_sqmuxa_0_a2_3_cZ.lut_mask=16'h1101;
defparam un1_blk_pos_0_sqmuxa_0_a2_3_cZ.sum_lutc_input="datac";
// @31:180
  cycloneii_lcell_comb cur_st_ns_i_0_ (
	.combout(cur_st_ns_i[0]),
	.dataa(cur_st_i[6]),
	.datab(cur_st_ns_i_o2[0]),
	.datac(un47_valid_NE),
	.datad(cur_st_ns_i_0[0])
);
defparam cur_st_ns_i_0_.lut_mask=16'hff08;
defparam cur_st_ns_i_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb tx_regs_RNO (
	.combout(tx_regs_3_0_a2_0_g0),
	.dataa(valid),
	.datab(cur_st[0]),
	.datac(cur_st_ns_i_o2[0]),
	.datad(un47_valid_NE)
);
defparam tx_regs_RNO.lut_mask=16'h0008;
defparam tx_regs_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_0_ (
	.combout(cur_st_0_0_0__g1),
	.dataa(cur_st[0]),
	.datab(cur_st[1]),
	.datac(cur_st_ns_i_o2[0]),
	.datad(un47_valid_NE)
);
defparam cur_st_RNO_0_.lut_mask=16'h0cac;
defparam cur_st_RNO_0_.sum_lutc_input="datac";
// @31:203
  cycloneii_lcell_comb un1_blk_pos_0_sqmuxa_0_o2_0_cZ (
	.combout(un1_blk_pos_0_sqmuxa_0_o2_0),
	.dataa(blk_pos[1]),
	.datab(blk_pos_i_0[0]),
	.datac(cur_st[0]),
	.datad(un1_blk_pos_0_sqmuxa_0_a2_3)
);
defparam un1_blk_pos_0_sqmuxa_0_o2_0_cZ.lut_mask=16'hff08;
defparam un1_blk_pos_0_sqmuxa_0_o2_0_cZ.sum_lutc_input="datac";
// @31:203
  cycloneii_lcell_comb un1_blk_pos_0_sqmuxa_0_o2_cZ (
	.combout(un1_blk_pos_0_sqmuxa_0_o2),
	.dataa(cur_st[1]),
	.datab(cur_st[5]),
	.datac(un1_blk_pos_0_sqmuxa_0_a2_0),
	.datad(un1_blk_pos_0_sqmuxa_0_o2_0)
);
defparam un1_blk_pos_0_sqmuxa_0_o2_cZ.lut_mask=16'hf1f0;
defparam un1_blk_pos_0_sqmuxa_0_o2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb blk_pos_i_0_RNO_0_ (
	.combout(blk_pos_7_0_0__g0),
	.dataa(blk_pos_i_0[0]),
	.datab(valid),
	.datac(un1_blk_pos_0_sqmuxa_0_o2),
	.datad(VCC)
);
defparam blk_pos_i_0_RNO_0_.lut_mask=16'h2626;
defparam blk_pos_i_0_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb blk_pos_RNO_1_ (
	.combout(blk_pos_7_0_1__g0),
	.dataa(blk_pos_i_0[0]),
	.datab(blk_pos[1]),
	.datac(valid),
	.datad(un1_blk_pos_0_sqmuxa_0_o2)
);
defparam blk_pos_RNO_1_.lut_mask=16'h0c9c;
defparam blk_pos_RNO_1_.sum_lutc_input="datac";
// @31:180
  cycloneii_lcell_comb cur_st_ns_a2_4_ (
	.combout(cur_st_ns_a2[4]),
	.dataa(un39_validlto16),
	.datab(cur_st[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(N_16)
);
defparam cur_st_ns_a2_4_.lut_mask=16'h0404;
defparam cur_st_ns_a2_4_.sum_lutc_input="cin";
// @31:270
  cycloneii_lcell_comb un25_valid_term_18_ (
	.combout(un39_validlto16),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un25_valid_cout[18])
);
defparam un25_valid_term_18_.lut_mask=16'hf0f0;
defparam un25_valid_term_18_.sum_lutc_input="cin";
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@67:1060
//@31:180
  assign  cur_st_i[2] = ~ cur_st[2];
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  un71_valid_i_o2_i = ~ un71_valid_i_o2;
endmodule /* mp_dec */

// VQM4.1+ 
module ram_simple (
  ram_addr_out_4_8,
  ram_addr_out_4_9,
  ram_addr_out_4_7,
  ram_addr_out_4_6,
  ram_addr_out_4_5,
  ram_addr_out_4_4,
  ram_addr_out_4_3,
  ram_addr_out_4_2,
  ram_addr_out_4_1,
  ram_addr_out_4_0,
  un1_wbm_cur_st_22_combout_0,
  wbm_cur_st_i_0,
  write_addr_9,
  write_addr_7,
  write_addr_6,
  write_addr_1,
  write_addr_0,
  write_addr_3,
  write_addr_2,
  write_addr_8,
  write_addr_4,
  write_addr_5,
  data_out_0,
  data_out_1,
  data_out_2,
  data_out_3,
  data_out_4,
  data_out_5,
  data_out_6,
  data_out_7,
  dout_0,
  dout_1,
  dout_2,
  dout_3,
  dout_4,
  dout_5,
  dout_6,
  dout_7,
  write_en,
  ram_aout_val,
  restart_i_i,
  clk_100
)
;
input ram_addr_out_4_8 ;
input ram_addr_out_4_9 ;
input ram_addr_out_4_7 ;
input ram_addr_out_4_6 ;
input ram_addr_out_4_5 ;
input ram_addr_out_4_4 ;
input ram_addr_out_4_3 ;
input ram_addr_out_4_2 ;
input ram_addr_out_4_1 ;
input ram_addr_out_4_0 ;
input un1_wbm_cur_st_22_combout_0 ;
input wbm_cur_st_i_0 ;
input write_addr_9 ;
input write_addr_7 ;
input write_addr_6 ;
input write_addr_1 ;
input write_addr_0 ;
input write_addr_3 ;
input write_addr_2 ;
input write_addr_8 ;
input write_addr_4 ;
input write_addr_5 ;
output data_out_0 ;
output data_out_1 ;
output data_out_2 ;
output data_out_3 ;
output data_out_4 ;
output data_out_5 ;
output data_out_6 ;
output data_out_7 ;
input dout_0 ;
input dout_1 ;
input dout_2 ;
input dout_3 ;
input dout_4 ;
input dout_5 ;
input dout_6 ;
input dout_7 ;
input write_en ;
input ram_aout_val ;
input restart_i_i ;
input clk_100 ;
wire ram_addr_out_4_8 ;
wire ram_addr_out_4_9 ;
wire ram_addr_out_4_7 ;
wire ram_addr_out_4_6 ;
wire ram_addr_out_4_5 ;
wire ram_addr_out_4_4 ;
wire ram_addr_out_4_3 ;
wire ram_addr_out_4_2 ;
wire ram_addr_out_4_1 ;
wire ram_addr_out_4_0 ;
wire un1_wbm_cur_st_22_combout_0 ;
wire wbm_cur_st_i_0 ;
wire write_addr_9 ;
wire write_addr_7 ;
wire write_addr_6 ;
wire write_addr_1 ;
wire write_addr_0 ;
wire write_addr_3 ;
wire write_addr_2 ;
wire write_addr_8 ;
wire write_addr_4 ;
wire write_addr_5 ;
wire data_out_0 ;
wire data_out_1 ;
wire data_out_2 ;
wire data_out_3 ;
wire data_out_4 ;
wire data_out_5 ;
wire data_out_6 ;
wire data_out_7 ;
wire dout_0 ;
wire dout_1 ;
wire dout_2 ;
wire dout_3 ;
wire dout_4 ;
wire dout_5 ;
wire dout_6 ;
wire dout_7 ;
wire write_en ;
wire ram_aout_val ;
wire restart_i_i ;
wire clk_100 ;
wire [7:0] DOUT;
wire [7:0] DIN_REG1;
wire [7:0] DOUT_TMP;
wire ram_data_31 ;
wire ram_data_3_0_0_g2_i ;
wire ram_data_27 ;
wire ram_data_23 ;
wire ram_data_19 ;
wire ram_data_15 ;
wire ram_data_11 ;
wire ram_data_7 ;
wire ram_data_3 ;
wire G_5 ;
wire I_3_NE_i_0_g0 ;
wire I_2 ;
wire I_4 ;
wire ram_data_3_0_0_g2_3 ;
wire I_3_8_0_0 ;
wire ram_data_3_0_0_g2_6 ;
wire ram_data_3_0_0_g2_8 ;
wire I_3_NE_i_0_g0_0 ;
wire I_3_NE_i_0_g0_1 ;
wire I_3_NE_i_0_g0_2 ;
wire I_3_NE_i_0_g0_3 ;
wire I_3_NE_i_0_g0_a ;
wire VCC ;
wire GND ;
wire N_1 ;
wire restart_i_i_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
  cycloneii_lcell_ff ram_data_31_Z (
	.regout(ram_data_31),
	.datain(dout_7),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_3_0_0_g2_i)
);
  cycloneii_lcell_ff ram_data_27_Z (
	.regout(ram_data_27),
	.datain(dout_6),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_3_0_0_g2_i)
);
  cycloneii_lcell_ff ram_data_23_Z (
	.regout(ram_data_23),
	.datain(dout_5),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_3_0_0_g2_i)
);
  cycloneii_lcell_ff ram_data_19_Z (
	.regout(ram_data_19),
	.datain(dout_4),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_3_0_0_g2_i)
);
  cycloneii_lcell_ff ram_data_15_Z (
	.regout(ram_data_15),
	.datain(dout_3),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_3_0_0_g2_i)
);
  cycloneii_lcell_ff ram_data_11_Z (
	.regout(ram_data_11),
	.datain(dout_2),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_3_0_0_g2_i)
);
  cycloneii_lcell_ff ram_data_7_Z (
	.regout(ram_data_7),
	.datain(dout_1),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_3_0_0_g2_i)
);
  cycloneii_lcell_ff ram_data_3_Z (
	.regout(ram_data_3),
	.datain(dout_0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_data_3_0_0_g2_i)
);
  cycloneii_lcell_ff data_out_7_ (
	.regout(data_out_7),
	.datain(DOUT[7]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(ram_data_31),
	.ena(ram_aout_val)
);
  cycloneii_lcell_ff data_out_6_ (
	.regout(data_out_6),
	.datain(DOUT[6]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(ram_data_27),
	.ena(ram_aout_val)
);
  cycloneii_lcell_ff data_out_5_ (
	.regout(data_out_5),
	.datain(DOUT[5]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(ram_data_23),
	.ena(ram_aout_val)
);
  cycloneii_lcell_ff data_out_4_ (
	.regout(data_out_4),
	.datain(DOUT[4]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(ram_data_19),
	.ena(ram_aout_val)
);
  cycloneii_lcell_ff data_out_3_ (
	.regout(data_out_3),
	.datain(DOUT[3]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(ram_data_15),
	.ena(ram_aout_val)
);
  cycloneii_lcell_ff data_out_2_ (
	.regout(data_out_2),
	.datain(DOUT[2]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(ram_data_11),
	.ena(ram_aout_val)
);
  cycloneii_lcell_ff data_out_1_ (
	.regout(data_out_1),
	.datain(DOUT[1]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(ram_data_7),
	.ena(ram_aout_val)
);
  cycloneii_lcell_ff data_out_0_ (
	.regout(data_out_0),
	.datain(DOUT[0]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(ram_data_3),
	.ena(ram_aout_val)
);
// @38:69
  cycloneii_lcell_ff ram_data_34_DIN_REG1_7_ (
	.regout(DIN_REG1[7]),
	.datain(dout_7),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @38:69
  cycloneii_lcell_ff ram_data_34_DIN_REG1_6_ (
	.regout(DIN_REG1[6]),
	.datain(dout_6),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @38:69
  cycloneii_lcell_ff ram_data_34_DIN_REG1_5_ (
	.regout(DIN_REG1[5]),
	.datain(dout_5),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @38:69
  cycloneii_lcell_ff ram_data_34_DIN_REG1_4_ (
	.regout(DIN_REG1[4]),
	.datain(dout_4),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @38:69
  cycloneii_lcell_ff ram_data_34_DIN_REG1_3_ (
	.regout(DIN_REG1[3]),
	.datain(dout_3),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @38:69
  cycloneii_lcell_ff ram_data_34_DIN_REG1_2_ (
	.regout(DIN_REG1[2]),
	.datain(dout_2),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @38:69
  cycloneii_lcell_ff ram_data_34_DIN_REG1_1_ (
	.regout(DIN_REG1[1]),
	.datain(dout_1),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @38:69
  cycloneii_lcell_ff ram_data_34_DIN_REG1_0_ (
	.regout(DIN_REG1[0]),
	.datain(dout_0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @38:69
  cycloneii_lcell_ff ram_data_34_G_5 (
	.regout(G_5),
	.datain(I_3_NE_i_0_g0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @38:69
  cycloneii_lcell_ff ram_data_34_I_2 (
	.regout(I_2),
	.datain(write_en),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @38:69
  cycloneii_lcell_comb ram_data_34_G_5_RNIRDM5 (
	.combout(I_4),
	.dataa(G_5),
	.datab(I_2),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_34_G_5_RNIRDM5.lut_mask=16'h8888;
defparam ram_data_34_G_5_RNIRDM5.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_3_0_0_g2_3_cZ (
	.combout(ram_data_3_0_0_g2_3),
	.dataa(write_addr_5),
	.datab(write_addr_4),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_data_3_0_0_g2_3_cZ.lut_mask=16'heeee;
defparam ram_data_3_0_0_g2_3_cZ.sum_lutc_input="datac";
// @38:69
  cycloneii_lcell_comb ram_data_34_I_1_RNIN76E (
	.combout(DOUT[0]),
	.dataa(DIN_REG1[0]),
	.datab(I_4),
	.datac(DOUT_TMP[0]),
	.datad(VCC)
);
defparam ram_data_34_I_1_RNIN76E.lut_mask=16'hb8b8;
defparam ram_data_34_I_1_RNIN76E.sum_lutc_input="datac";
// @38:69
  cycloneii_lcell_comb ram_data_34_I_1_RNIO76E (
	.combout(DOUT[1]),
	.dataa(DIN_REG1[1]),
	.datab(I_4),
	.datac(DOUT_TMP[1]),
	.datad(VCC)
);
defparam ram_data_34_I_1_RNIO76E.lut_mask=16'hb8b8;
defparam ram_data_34_I_1_RNIO76E.sum_lutc_input="datac";
// @38:69
  cycloneii_lcell_comb ram_data_34_I_1_RNIP76E (
	.combout(DOUT[2]),
	.dataa(DIN_REG1[2]),
	.datab(I_4),
	.datac(DOUT_TMP[2]),
	.datad(VCC)
);
defparam ram_data_34_I_1_RNIP76E.lut_mask=16'hb8b8;
defparam ram_data_34_I_1_RNIP76E.sum_lutc_input="datac";
// @38:69
  cycloneii_lcell_comb ram_data_34_I_1_RNIQ76E (
	.combout(DOUT[3]),
	.dataa(DIN_REG1[3]),
	.datab(I_4),
	.datac(DOUT_TMP[3]),
	.datad(VCC)
);
defparam ram_data_34_I_1_RNIQ76E.lut_mask=16'hb8b8;
defparam ram_data_34_I_1_RNIQ76E.sum_lutc_input="datac";
// @38:69
  cycloneii_lcell_comb ram_data_34_I_1_RNIR76E (
	.combout(DOUT[4]),
	.dataa(DIN_REG1[4]),
	.datab(I_4),
	.datac(DOUT_TMP[4]),
	.datad(VCC)
);
defparam ram_data_34_I_1_RNIR76E.lut_mask=16'hb8b8;
defparam ram_data_34_I_1_RNIR76E.sum_lutc_input="datac";
// @38:69
  cycloneii_lcell_comb ram_data_34_I_1_RNIS76E (
	.combout(DOUT[5]),
	.dataa(DIN_REG1[5]),
	.datab(I_4),
	.datac(DOUT_TMP[5]),
	.datad(VCC)
);
defparam ram_data_34_I_1_RNIS76E.lut_mask=16'hb8b8;
defparam ram_data_34_I_1_RNIS76E.sum_lutc_input="datac";
// @38:69
  cycloneii_lcell_comb ram_data_34_I_1_RNIT76E (
	.combout(DOUT[6]),
	.dataa(DIN_REG1[6]),
	.datab(I_4),
	.datac(DOUT_TMP[6]),
	.datad(VCC)
);
defparam ram_data_34_I_1_RNIT76E.lut_mask=16'hb8b8;
defparam ram_data_34_I_1_RNIT76E.sum_lutc_input="datac";
// @38:69
  cycloneii_lcell_comb ram_data_34_I_1_RNIU76E (
	.combout(DOUT[7]),
	.dataa(DIN_REG1[7]),
	.datab(I_4),
	.datac(DOUT_TMP[7]),
	.datad(VCC)
);
defparam ram_data_34_I_1_RNIU76E.lut_mask=16'hb8b8;
defparam ram_data_34_I_1_RNIU76E.sum_lutc_input="datac";
// @38:69
  cycloneii_lcell_comb ram_data_34_G_5_RNO_4 (
	.combout(I_3_8_0_0),
	.dataa(write_addr_8),
	.datab(wbm_cur_st_i_0),
	.datac(un1_wbm_cur_st_22_combout_0),
	.datad(VCC)
);
defparam ram_data_34_G_5_RNO_4.lut_mask=16'h6a6a;
defparam ram_data_34_G_5_RNO_4.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_3_0_0_g2_6_cZ (
	.combout(ram_data_3_0_0_g2_6),
	.dataa(write_addr_2),
	.datab(write_addr_3),
	.datac(write_addr_0),
	.datad(write_addr_1)
);
defparam ram_data_3_0_0_g2_6_cZ.lut_mask=16'hfffe;
defparam ram_data_3_0_0_g2_6_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_3_0_0_g2_8_cZ (
	.combout(ram_data_3_0_0_g2_8),
	.dataa(write_addr_6),
	.datab(write_addr_7),
	.datac(ram_data_3_0_0_g2_3),
	.datad(ram_data_3_0_0_g2_6)
);
defparam ram_data_3_0_0_g2_8_cZ.lut_mask=16'hfffe;
defparam ram_data_3_0_0_g2_8_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_34_G_5_RNO_5 (
	.combout(I_3_NE_i_0_g0_0),
	.dataa(write_addr_1),
	.datab(write_addr_0),
	.datac(ram_addr_out_4_0),
	.datad(ram_addr_out_4_1)
);
defparam ram_data_34_G_5_RNO_5.lut_mask=16'h8241;
defparam ram_data_34_G_5_RNO_5.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_34_G_5_RNO_0 (
	.combout(I_3_NE_i_0_g0_1),
	.dataa(write_addr_3),
	.datab(write_addr_2),
	.datac(ram_addr_out_4_2),
	.datad(ram_addr_out_4_3)
);
defparam ram_data_34_G_5_RNO_0.lut_mask=16'h8241;
defparam ram_data_34_G_5_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_34_G_5_RNO_1 (
	.combout(I_3_NE_i_0_g0_2),
	.dataa(write_addr_5),
	.datab(write_addr_4),
	.datac(ram_addr_out_4_4),
	.datad(ram_addr_out_4_5)
);
defparam ram_data_34_G_5_RNO_1.lut_mask=16'h8241;
defparam ram_data_34_G_5_RNO_1.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_34_G_5_RNO_2 (
	.combout(I_3_NE_i_0_g0_3),
	.dataa(write_addr_7),
	.datab(write_addr_6),
	.datac(ram_addr_out_4_6),
	.datad(ram_addr_out_4_7)
);
defparam ram_data_34_G_5_RNO_2.lut_mask=16'h8241;
defparam ram_data_34_G_5_RNO_2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_3_0_0_g2 (
	.combout(ram_data_3_0_0_g2_i),
	.dataa(write_addr_9),
	.datab(write_en),
	.datac(write_addr_8),
	.datad(ram_data_3_0_0_g2_8)
);
defparam ram_data_3_0_0_g2.lut_mask=16'h0004;
defparam ram_data_3_0_0_g2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_34_G_5_RNO_3 (
	.combout(I_3_NE_i_0_g0_a),
	.dataa(write_addr_9),
	.datab(I_3_8_0_0),
	.datac(ram_addr_out_4_9),
	.datad(I_3_NE_i_0_g0_0)
);
defparam ram_data_34_G_5_RNO_3.lut_mask=16'h2100;
defparam ram_data_34_G_5_RNO_3.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_data_34_G_5_RNO (
	.combout(I_3_NE_i_0_g0),
	.dataa(I_3_NE_i_0_g0_1),
	.datab(I_3_NE_i_0_g0_2),
	.datac(I_3_NE_i_0_g0_3),
	.datad(I_3_NE_i_0_g0_a)
);
defparam ram_data_34_G_5_RNO.lut_mask=16'h8000;
defparam ram_data_34_G_5_RNO.sum_lutc_input="datac";
// @38:69
  altsyncram ram_data_34_I_1 (
	.wren_a(write_en),
	.wren_b(GND),
	.data_a({dout_7, dout_6, dout_5, dout_4, dout_3, dout_2, dout_1, dout_0}),
	.address_a({write_addr_9, write_addr_8, write_addr_7, write_addr_6, write_addr_5, 
   write_addr_4, write_addr_3, write_addr_2, write_addr_1, write_addr_0}),
	.address_b({ram_addr_out_4_9, ram_addr_out_4_8, ram_addr_out_4_7, ram_addr_out_4_6, 
   ram_addr_out_4_5, ram_addr_out_4_4, ram_addr_out_4_3, ram_addr_out_4_2, 
   ram_addr_out_4_1, ram_addr_out_4_0}),
	.clock0(clk_100),
	.clock1(clk_100),
	.clocken0(VCC),
	.clocken1(VCC),
	.aclr0(GND),
	.aclr1(GND),
	.q_b({DOUT_TMP[7], DOUT_TMP[6], DOUT_TMP[5], DOUT_TMP[4], DOUT_TMP[3], 
   DOUT_TMP[2], DOUT_TMP[1], DOUT_TMP[0]})
);
defparam ram_data_34_I_1.ram_block_type =  "AUTO";
defparam ram_data_34_I_1.read_during_write_mode_mixed_ports =  "DONT_CARE";
defparam ram_data_34_I_1.wrcontrol_wraddress_reg_b =  "CLOCK1";
defparam ram_data_34_I_1.numwords_b =  1024;
defparam ram_data_34_I_1.widthad_b =  10;
defparam ram_data_34_I_1.width_b =  8;
defparam ram_data_34_I_1.outdata_reg_a =  "UNREGISTERED";
defparam ram_data_34_I_1.numwords_a =  1024;
defparam ram_data_34_I_1.widthad_a =  10;
defparam ram_data_34_I_1.width_a =  8;
defparam ram_data_34_I_1.operation_mode =  "DUAL_PORT";
defparam ram_data_34_I_1.lpm_type =  "altsyncram";
defparam ram_data_34_I_1.intended_device_family =  "Cyclone II";
defparam ram_data_34_I_1.address_aclr_a =  "UNUSED";
defparam ram_data_34_I_1.outdata_aclr_a =  "UNUSED";
defparam ram_data_34_I_1.indata_aclr_a =  "UNUSED";
defparam ram_data_34_I_1.wrcontrol_aclr_a =  "UNUSED";
defparam ram_data_34_I_1.width_byteena_a =  1;
defparam ram_data_34_I_1.rdcontrol_reg_b =  "CLOCK1";
defparam ram_data_34_I_1.address_reg_b =  "CLOCK1";
defparam ram_data_34_I_1.outdata_reg_b =  "UNUSED";
defparam ram_data_34_I_1.rdcontrol_aclr_b =  "UNUSED";
defparam ram_data_34_I_1.indata_reg_b =  "UNUSED";
defparam ram_data_34_I_1.indata_aclr_b =  "UNUSED";
defparam ram_data_34_I_1.wrcontrol_aclr_b =  "UNUSED";
defparam ram_data_34_I_1.address_aclr_b =  "UNUSED";
defparam ram_data_34_I_1.width_byteena_b =  1;
defparam ram_data_34_I_1.byte_size =  9;
defparam ram_data_34_I_1.init_file =  "UNUSED";
//@67:1060
  assign  restart_i_i_i = ~ restart_i_i;
endmodule /* ram_simple */

// VQM4.1+ 
module checksum_calc (
  data_crc_7,
  data_crc_6,
  data_crc_5,
  data_crc_4,
  data_crc_3,
  data_crc_2,
  data_crc_1,
  data_crc_0,
  checksum_i_0,
  checksum_i_1,
  checksum_i_2,
  checksum_i_3,
  checksum_i_4,
  checksum_i_5,
  checksum_i_6,
  checksum_i_7,
  reset_crc_i,
  req_crc,
  checksum_valid,
  data_crc_val,
  sync_rst_out,
  clk_100
)
;
input data_crc_7 ;
input data_crc_6 ;
input data_crc_5 ;
input data_crc_4 ;
input data_crc_3 ;
input data_crc_2 ;
input data_crc_1 ;
input data_crc_0 ;
output checksum_i_0 ;
output checksum_i_1 ;
output checksum_i_2 ;
output checksum_i_3 ;
output checksum_i_4 ;
output checksum_i_5 ;
output checksum_i_6 ;
output checksum_i_7 ;
input reset_crc_i ;
input req_crc ;
output checksum_valid ;
input data_crc_val ;
input sync_rst_out ;
input clk_100 ;
wire data_crc_7 ;
wire data_crc_6 ;
wire data_crc_5 ;
wire data_crc_4 ;
wire data_crc_3 ;
wire data_crc_2 ;
wire data_crc_1 ;
wire data_crc_0 ;
wire checksum_i_0 ;
wire checksum_i_1 ;
wire checksum_i_2 ;
wire checksum_i_3 ;
wire checksum_i_4 ;
wire checksum_i_5 ;
wire checksum_i_6 ;
wire checksum_i_7 ;
wire reset_crc_i ;
wire req_crc ;
wire checksum_valid ;
wire data_crc_val ;
wire sync_rst_out ;
wire clk_100 ;
wire [7:0] checksum_i_5_0;
wire checksum_i_1_0_7__g1 ;
wire checksum_i_1_0_6__g1 ;
wire checksum_i_1_0_5__g1 ;
wire checksum_i_1_0_4__g1 ;
wire checksum_i_1_0_3__g1 ;
wire checksum_i_1_0_2__g1 ;
wire checksum_i_1_0_1__g1 ;
wire checksum_i_1_0_0__g1 ;
wire un11_checksum_i_add0 ;
wire un11_checksum_i_carry_0 ;
wire un11_checksum_i_add1 ;
wire un11_checksum_i_carry_1 ;
wire un11_checksum_i_add2 ;
wire un11_checksum_i_carry_2 ;
wire un11_checksum_i_add3 ;
wire un11_checksum_i_carry_3 ;
wire un11_checksum_i_add4 ;
wire un11_checksum_i_carry_4 ;
wire un11_checksum_i_add5 ;
wire un11_checksum_i_carry_5 ;
wire un11_checksum_i_add6 ;
wire un11_checksum_i_carry_6 ;
wire un11_checksum_i_add7 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
wire data_crc_val_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff checksum_i_7_ (
	.regout(checksum_i_7),
	.datain(checksum_i_5_0[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_7__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_6_ (
	.regout(checksum_i_6),
	.datain(checksum_i_5_0[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_6__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_5_ (
	.regout(checksum_i_5),
	.datain(checksum_i_5_0[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_5__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_4_ (
	.regout(checksum_i_4),
	.datain(checksum_i_5_0[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_4__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_3_ (
	.regout(checksum_i_3),
	.datain(checksum_i_5_0[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_3__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_2_ (
	.regout(checksum_i_2),
	.datain(checksum_i_5_0[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_2__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_1_ (
	.regout(checksum_i_1),
	.datain(checksum_i_5_0[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_1__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_0_ (
	.regout(checksum_i_0),
	.datain(checksum_i_5_0[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_0__g1),
	.ena(VCC)
);
// @18:155
  cycloneii_lcell_ff checksum_valid_Z (
	.regout(checksum_valid),
	.datain(req_crc),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add0_cZ (
	.combout(un11_checksum_i_add0),
	.cout(un11_checksum_i_carry_0),
	.dataa(data_crc_0),
	.datab(checksum_i_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_checksum_i_add0_cZ.lut_mask=16'h6688;
defparam un11_checksum_i_add0_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add1_cZ (
	.combout(un11_checksum_i_add1),
	.cout(un11_checksum_i_carry_1),
	.dataa(data_crc_1),
	.datab(checksum_i_1),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_0)
);
defparam un11_checksum_i_add1_cZ.lut_mask=16'h96e8;
defparam un11_checksum_i_add1_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add2_cZ (
	.combout(un11_checksum_i_add2),
	.cout(un11_checksum_i_carry_2),
	.dataa(data_crc_2),
	.datab(checksum_i_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_1)
);
defparam un11_checksum_i_add2_cZ.lut_mask=16'h96e8;
defparam un11_checksum_i_add2_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add3_cZ (
	.combout(un11_checksum_i_add3),
	.cout(un11_checksum_i_carry_3),
	.dataa(data_crc_3),
	.datab(checksum_i_3),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_2)
);
defparam un11_checksum_i_add3_cZ.lut_mask=16'h96e8;
defparam un11_checksum_i_add3_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add4_cZ (
	.combout(un11_checksum_i_add4),
	.cout(un11_checksum_i_carry_4),
	.dataa(data_crc_4),
	.datab(checksum_i_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_3)
);
defparam un11_checksum_i_add4_cZ.lut_mask=16'h96e8;
defparam un11_checksum_i_add4_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add5_cZ (
	.combout(un11_checksum_i_add5),
	.cout(un11_checksum_i_carry_5),
	.dataa(data_crc_5),
	.datab(checksum_i_5),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_4)
);
defparam un11_checksum_i_add5_cZ.lut_mask=16'h96e8;
defparam un11_checksum_i_add5_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add6_cZ (
	.combout(un11_checksum_i_add6),
	.cout(un11_checksum_i_carry_6),
	.dataa(data_crc_6),
	.datab(checksum_i_6),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_5)
);
defparam un11_checksum_i_add6_cZ.lut_mask=16'h96e8;
defparam un11_checksum_i_add6_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add7_cZ (
	.combout(un11_checksum_i_add7),
	.dataa(data_crc_7),
	.datab(checksum_i_7),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_6)
);
defparam un11_checksum_i_add7_cZ.lut_mask=16'h9696;
defparam un11_checksum_i_add7_cZ.sum_lutc_input="cin";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_7_ (
	.combout(checksum_i_5_0[7]),
	.dataa(reset_crc_i),
	.datab(data_crc_7),
	.datac(un11_checksum_i_add7),
	.datad(VCC)
);
defparam checksum_i_5_0_7_.lut_mask=16'he4e4;
defparam checksum_i_5_0_7_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_6_ (
	.combout(checksum_i_5_0[6]),
	.dataa(reset_crc_i),
	.datab(data_crc_6),
	.datac(un11_checksum_i_add6),
	.datad(VCC)
);
defparam checksum_i_5_0_6_.lut_mask=16'he4e4;
defparam checksum_i_5_0_6_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_5_ (
	.combout(checksum_i_5_0[5]),
	.dataa(reset_crc_i),
	.datab(data_crc_5),
	.datac(un11_checksum_i_add5),
	.datad(VCC)
);
defparam checksum_i_5_0_5_.lut_mask=16'he4e4;
defparam checksum_i_5_0_5_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_4_ (
	.combout(checksum_i_5_0[4]),
	.dataa(reset_crc_i),
	.datab(data_crc_4),
	.datac(un11_checksum_i_add4),
	.datad(VCC)
);
defparam checksum_i_5_0_4_.lut_mask=16'he4e4;
defparam checksum_i_5_0_4_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_3_ (
	.combout(checksum_i_5_0[3]),
	.dataa(reset_crc_i),
	.datab(data_crc_3),
	.datac(un11_checksum_i_add3),
	.datad(VCC)
);
defparam checksum_i_5_0_3_.lut_mask=16'he4e4;
defparam checksum_i_5_0_3_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_2_ (
	.combout(checksum_i_5_0[2]),
	.dataa(reset_crc_i),
	.datab(data_crc_2),
	.datac(un11_checksum_i_add2),
	.datad(VCC)
);
defparam checksum_i_5_0_2_.lut_mask=16'he4e4;
defparam checksum_i_5_0_2_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_1_ (
	.combout(checksum_i_5_0[1]),
	.dataa(reset_crc_i),
	.datab(data_crc_1),
	.datac(un11_checksum_i_add1),
	.datad(VCC)
);
defparam checksum_i_5_0_1_.lut_mask=16'he4e4;
defparam checksum_i_5_0_1_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_0_ (
	.combout(checksum_i_5_0[0]),
	.dataa(reset_crc_i),
	.datab(data_crc_0),
	.datac(un11_checksum_i_add0),
	.datad(VCC)
);
defparam checksum_i_5_0_0_.lut_mask=16'he4e4;
defparam checksum_i_5_0_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_0_ (
	.combout(checksum_i_1_0_0__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_0),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_0_.lut_mask=16'h8888;
defparam checksum_i_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_1_ (
	.combout(checksum_i_1_0_1__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_1),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_1_.lut_mask=16'h8888;
defparam checksum_i_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_2_ (
	.combout(checksum_i_1_0_2__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_2),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_2_.lut_mask=16'h8888;
defparam checksum_i_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_3_ (
	.combout(checksum_i_1_0_3__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_3),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_3_.lut_mask=16'h8888;
defparam checksum_i_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_4_ (
	.combout(checksum_i_1_0_4__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_4),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_4_.lut_mask=16'h8888;
defparam checksum_i_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_5_ (
	.combout(checksum_i_1_0_5__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_5),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_5_.lut_mask=16'h8888;
defparam checksum_i_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_6_ (
	.combout(checksum_i_1_0_6__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_6),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_6_.lut_mask=16'h8888;
defparam checksum_i_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_7_ (
	.combout(checksum_i_1_0_7__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_7),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_7_.lut_mask=16'h8888;
defparam checksum_i_RNO_7_.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  data_crc_val_i = ~ data_crc_val;
endmodule /* checksum_calc */

// VQM4.1+ 
module rx_path (
  type_reg_7,
  type_reg_6,
  type_reg_5,
  type_reg_4,
  type_reg_3,
  type_reg_2,
  type_reg_1,
  type_reg_0,
  ic_wbm_ack_i_11_u_i_m3_i_m3_0,
  wbm_gnt_i_0_rep1_0,
  cur_st_rep1_0,
  wbm_gnt_0_0_i_0_a3_0,
  wbs_gnt_rep1_0,
  wbs_gnt_i_0_rep1_0,
  wbm_dat_o_0_7,
  wbm_dat_o_0_6,
  wbm_dat_o_0_5,
  wbm_dat_o_0_4,
  wbm_dat_o_0_3,
  wbm_dat_o_0_2,
  wbm_dat_o_0_1,
  wbm_dat_o_0_0,
  ic_wbm_stall_i_i_a4_0_a2_0,
  wbm_cur_st_rep1_0,
  wbm_tga_o_8,
  wbm_tga_o_7,
  wbm_tga_o_6,
  wbm_tga_o_5,
  wbm_tga_o_4,
  wbm_tga_o_3,
  wbm_tga_o_2,
  wbm_tga_o_1,
  wbm_tga_o_0,
  wbm_adr_internal_0,
  wbm_adr_internal_1,
  wbm_adr_internal_2,
  wbm_adr_internal_3,
  wbm_adr_internal_4,
  wbm_adr_internal_5,
  wbm_adr_internal_6,
  wbm_adr_internal_7,
  wbm_adr_internal_8,
  wbm_adr_internal_9,
  wbm_cur_st_1,
  wbm_cur_st_0,
  wbm_cur_st_4,
  restart_i_i,
  uart_serial_in_c,
  wbs_reg_cyc_i_o2_0_0,
  wr_wbs_reg_cyc_2,
  wbs_reg_cyc_i_o2_0,
  wbs_reg_cyc_i_o2,
  ic_wbs_dat_i_1_0_1_a4_0_a3,
  wbs_err_o,
  wbm_cyc_o,
  wbm_cyc_internal,
  neg_cyc_bool,
  wbm_stb_internal,
  sync_rst_out,
  clk_100
)
;
output type_reg_7 ;
output type_reg_6 ;
output type_reg_5 ;
output type_reg_4 ;
output type_reg_3 ;
output type_reg_2 ;
output type_reg_1 ;
output type_reg_0 ;
input ic_wbm_ack_i_11_u_i_m3_i_m3_0 ;
input wbm_gnt_i_0_rep1_0 ;
input cur_st_rep1_0 ;
input wbm_gnt_0_0_i_0_a3_0 ;
input wbs_gnt_rep1_0 ;
input wbs_gnt_i_0_rep1_0 ;
output wbm_dat_o_0_7 ;
output wbm_dat_o_0_6 ;
output wbm_dat_o_0_5 ;
output wbm_dat_o_0_4 ;
output wbm_dat_o_0_3 ;
output wbm_dat_o_0_2 ;
output wbm_dat_o_0_1 ;
output wbm_dat_o_0_0 ;
input ic_wbm_stall_i_i_a4_0_a2_0 ;
output wbm_cur_st_rep1_0 ;
output wbm_tga_o_8 ;
output wbm_tga_o_7 ;
output wbm_tga_o_6 ;
output wbm_tga_o_5 ;
output wbm_tga_o_4 ;
output wbm_tga_o_3 ;
output wbm_tga_o_2 ;
output wbm_tga_o_1 ;
output wbm_tga_o_0 ;
output wbm_adr_internal_0 ;
output wbm_adr_internal_1 ;
output wbm_adr_internal_2 ;
output wbm_adr_internal_3 ;
output wbm_adr_internal_4 ;
output wbm_adr_internal_5 ;
output wbm_adr_internal_6 ;
output wbm_adr_internal_7 ;
output wbm_adr_internal_8 ;
output wbm_adr_internal_9 ;
output wbm_cur_st_1 ;
output wbm_cur_st_0 ;
output wbm_cur_st_4 ;
input restart_i_i ;
input uart_serial_in_c ;
input wbs_reg_cyc_i_o2_0_0 ;
input wr_wbs_reg_cyc_2 ;
input wbs_reg_cyc_i_o2_0 ;
input wbs_reg_cyc_i_o2 ;
input ic_wbs_dat_i_1_0_1_a4_0_a3 ;
input wbs_err_o ;
output wbm_cyc_o ;
output wbm_cyc_internal ;
output neg_cyc_bool ;
output wbm_stb_internal ;
input sync_rst_out ;
input clk_100 ;
wire type_reg_7 ;
wire type_reg_6 ;
wire type_reg_5 ;
wire type_reg_4 ;
wire type_reg_3 ;
wire type_reg_2 ;
wire type_reg_1 ;
wire type_reg_0 ;
wire ic_wbm_ack_i_11_u_i_m3_i_m3_0 ;
wire wbm_gnt_i_0_rep1_0 ;
wire cur_st_rep1_0 ;
wire wbm_gnt_0_0_i_0_a3_0 ;
wire wbs_gnt_rep1_0 ;
wire wbs_gnt_i_0_rep1_0 ;
wire wbm_dat_o_0_7 ;
wire wbm_dat_o_0_6 ;
wire wbm_dat_o_0_5 ;
wire wbm_dat_o_0_4 ;
wire wbm_dat_o_0_3 ;
wire wbm_dat_o_0_2 ;
wire wbm_dat_o_0_1 ;
wire wbm_dat_o_0_0 ;
wire ic_wbm_stall_i_i_a4_0_a2_0 ;
wire wbm_cur_st_rep1_0 ;
wire wbm_tga_o_8 ;
wire wbm_tga_o_7 ;
wire wbm_tga_o_6 ;
wire wbm_tga_o_5 ;
wire wbm_tga_o_4 ;
wire wbm_tga_o_3 ;
wire wbm_tga_o_2 ;
wire wbm_tga_o_1 ;
wire wbm_tga_o_0 ;
wire wbm_adr_internal_0 ;
wire wbm_adr_internal_1 ;
wire wbm_adr_internal_2 ;
wire wbm_adr_internal_3 ;
wire wbm_adr_internal_4 ;
wire wbm_adr_internal_5 ;
wire wbm_adr_internal_6 ;
wire wbm_adr_internal_7 ;
wire wbm_adr_internal_8 ;
wire wbm_adr_internal_9 ;
wire wbm_cur_st_1 ;
wire wbm_cur_st_0 ;
wire wbm_cur_st_4 ;
wire restart_i_i ;
wire uart_serial_in_c ;
wire wbs_reg_cyc_i_o2_0_0 ;
wire wr_wbs_reg_cyc_2 ;
wire wbs_reg_cyc_i_o2_0 ;
wire wbs_reg_cyc_i_o2 ;
wire ic_wbs_dat_i_1_0_1_a4_0_a3 ;
wire wbs_err_o ;
wire wbm_cyc_o ;
wire wbm_cyc_internal ;
wire neg_cyc_bool ;
wire wbm_stb_internal ;
wire sync_rst_out ;
wire clk_100 ;
wire [9:0] ram_addr_out;
wire [5:5] wbm_cur_st_i;
wire [9:0] ram_bytes_left;
wire [7:0] ram_1st_data;
wire [7:0] data_out;
wire [3:2] wbm_cur_st;
wire [1:0] type_reg_offset;
wire [1:0] SUM_0_i_x2;
wire [10:0] ack_i_cnt;
wire [9:0] len_reg;
wire [10:1] un2_wbm_ack_i_0;
wire [3:0] un2_wbm_ack_i_1_v_1_0_a2;
wire [9:4] un2_wbm_ack_i_1_v_1;
wire [10:10] un5_ack_i_cnt_1_i_a2;
wire [10:1] un2_wbm_ack_i_1;
wire [1:0] un1_type_reg_offset_0_i;
wire [9:6] un4_0_0;
wire [8:8] un4_0_i;
wire [0:0] un1_type_reg_offset_0_i_o2;
wire [1:1] un1_type_reg_offset_1_0_a2;
wire [10:1] un1_wbm_cur_st_22_combout;
wire [8:1] un1_wbm_cur_st_22_cout;
wire [1:1] un1_wbm_cur_st_22_a_cout;
wire [4:4] wbm_cur_st_ns_0_i_o2_0;
wire [9:0] ram_addr_out_4;
wire [4:4] wbm_cur_st_ns_0_i_a2_0_0;
wire [0:0] SUM_0_i_o2;
wire [0:0] wbm_cur_st_ns_0_0_a2;
wire [9:0] addr_reg;
wire [1:1] un1_type_reg_offset_0_i_m2;
wire [4:4] wbm_cur_st_ns_0_i_a2_0_1;
wire [7:0] dout;
wire [7:0] checksum_i;
wire [7:0] data_crc;
wire [7:0] dout_0;
wire [9:0] write_addr;
wire [5:5] wbm_cur_st_i_i;
wire ram_addr_out_c0_combout ;
wire ram_addr_outlde ;
wire ram_addr_out_c1_combout ;
wire ram_addr_out_c2_combout ;
wire ram_addr_out_c3_combout ;
wire ram_addr_out_c4_combout ;
wire ram_addr_out_c5_combout ;
wire ram_addr_out_c6_combout ;
wire ram_addr_out_c7_combout ;
wire ram_addr_out_c8_combout ;
wire ram_addr_out_c9_combout ;
wire ram_bytes_left_lm0 ;
wire ram_bytes_left_0_0_9__g2 ;
wire ram_bytes_left_lm1 ;
wire ram_bytes_left_lm2 ;
wire ram_bytes_left_lm3 ;
wire ram_bytes_left_lm4 ;
wire ram_bytes_left_lm5 ;
wire ram_bytes_left_lm6 ;
wire ram_bytes_left_lm7 ;
wire ram_bytes_left_lm8 ;
wire ram_bytes_left_lm9 ;
wire ram_aout_val ;
wire un1_ram_aout_val_1_sqmuxa_0 ;
wire ram_aout_val_0_0_g0_i_o4_i ;
wire wbm_stb_internal_0_0_g2 ;
wire wbm_stb_internal_0_0_g0_i_o4 ;
wire neg_cyc_bool_0_0_g2 ;
wire neg_cyc_bool_0_0_g0_i_o4_i ;
wire wbm_cur_st_ns_0_0_0_5__g0_0 ;
wire N_58_i_0_g0 ;
wire wbm_cur_st_ns_i_a3_i_0_3__g0_0 ;
wire N_692_i_0_g0 ;
wire wbm_cur_st_tr3_0_a2_4_g0 ;
wire wbm_cur_st_ns_0_0_0_0__g0 ;
wire ack_i_cnt_5_0_10__g0_yy ;
wire un1_wbm_ack_i ;
wire ack_i_cnt_5_0_10__g0_xx ;
wire ack_i_cnt_5_0_9__g0_yy ;
wire ack_i_cnt_5_0_9__g0_xx ;
wire ack_i_cnt_5_0_8__g0_yy ;
wire ack_i_cnt_5_0_8__g0_xx ;
wire ack_i_cnt_5_0_7__g0_yy ;
wire ack_i_cnt_5_0_7__g0_xx ;
wire ack_i_cnt_5_0_6__g0_yy ;
wire ack_i_cnt_5_0_6__g0_xx ;
wire ack_i_cnt_5_0_5__g0_yy ;
wire ack_i_cnt_5_0_5__g0_xx ;
wire ack_i_cnt_5_0_4__g0_yy ;
wire ack_i_cnt_5_0_4__g0_xx ;
wire ack_i_cnt_5_0_3__g0 ;
wire ack_i_cnt_5_0_2__g0 ;
wire ack_i_cnt_5_0_1__g0 ;
wire ack_i_cnt_5_0_0__g0 ;
wire wbm_adr_internal_7_iv_0_9__g0 ;
wire wbm_adr_internal_7_iv_0_8__g0 ;
wire wbm_adr_internal_7_iv_0_7__g0 ;
wire wbm_adr_internal_7_iv_0_6__g0 ;
wire wbm_adr_internal_7_iv_0_5__g0 ;
wire wbm_adr_internal_7_iv_0_4__g0 ;
wire wbm_adr_internal_7_iv_0_3__g0 ;
wire wbm_adr_internal_7_iv_0_2__g0 ;
wire wbm_adr_internal_7_iv_0_1__g0 ;
wire wbm_adr_internal_7_iv_0_0__g0 ;
wire dat_1st_bool_i ;
wire dat_1st_bool_i_RNO ;
wire dat_1st_bool_0_0_g2 ;
wire un2_ack_i_cnt_m ;
wire sbit_err_status ;
wire sbit_err_status_2_0_g0 ;
wire crc_err_status ;
wire crc_err_status_2_0_g0 ;
wire eof_err_status ;
wire eof_err_status_2_0_g0 ;
wire err_i_status ;
wire err_i_status_2_0_g2 ;
wire ram_ready ;
wire un5_mp_done_0_g0 ;
wire wbm_tga_o_0_0_9__g0_0 ;
wire ram_bytes_left_c0_combout ;
wire ram_bytes_left_c0_cout ;
wire ram_bytes_left_c1_combout ;
wire ram_bytes_left_c1_cout ;
wire ram_bytes_left_c2_combout ;
wire ram_bytes_left_c2_cout ;
wire ram_bytes_left_c3_combout ;
wire ram_bytes_left_c3_cout ;
wire ram_bytes_left_c4_combout ;
wire ram_bytes_left_c4_cout ;
wire ram_bytes_left_c5_combout ;
wire ram_bytes_left_c5_cout ;
wire ram_bytes_left_c6_combout ;
wire ram_bytes_left_c6_cout ;
wire ram_bytes_left_c7_combout ;
wire ram_bytes_left_c7_cout ;
wire ram_bytes_left_c8_combout ;
wire ram_bytes_left_c8_cout ;
wire ram_bytes_left_c9_combout ;
wire ram_addr_out_c0_cout ;
wire ram_addr_out_c1_cout ;
wire ram_addr_out_c2_cout ;
wire ram_addr_out_c3_cout ;
wire ram_addr_out_c4_cout ;
wire ram_addr_out_c5_cout ;
wire ram_addr_out_c6_cout ;
wire ram_addr_out_c7_cout ;
wire ram_addr_out_c8_cout ;
wire un2_wbm_ack_i_add0 ;
wire un2_wbm_ack_i_carry_0 ;
wire un2_wbm_ack_i_add1 ;
wire un2_wbm_ack_i_carry_1 ;
wire un2_wbm_ack_i_add2 ;
wire un2_wbm_ack_i_carry_2 ;
wire un2_wbm_ack_i_add3 ;
wire un2_wbm_ack_i_carry_3 ;
wire un2_wbm_ack_i_add4 ;
wire un2_wbm_ack_i_carry_4 ;
wire un2_wbm_ack_i_add5 ;
wire un2_wbm_ack_i_carry_5 ;
wire un2_wbm_ack_i_add6 ;
wire un2_wbm_ack_i_carry_6 ;
wire un2_wbm_ack_i_add7 ;
wire un2_wbm_ack_i_carry_7 ;
wire un2_wbm_ack_i_add8 ;
wire un2_wbm_ack_i_carry_8 ;
wire un2_wbm_ack_i_add9 ;
wire un2_wbm_ack_i_carry_9 ;
wire un2_wbm_ack_i_add10 ;
wire un2_wbm_ack_i_0_add0 ;
wire un2_wbm_ack_i_0_carry_0 ;
wire un2_wbm_ack_i_0_add1 ;
wire un2_wbm_ack_i_0_carry_1 ;
wire un2_wbm_ack_i_0_add2 ;
wire un2_wbm_ack_i_0_carry_2 ;
wire un2_wbm_ack_i_0_add3 ;
wire un2_wbm_ack_i_0_carry_3 ;
wire un2_wbm_ack_i_0_add4 ;
wire un2_wbm_ack_i_0_carry_4 ;
wire un2_wbm_ack_i_0_add5 ;
wire un2_wbm_ack_i_0_carry_5 ;
wire un2_wbm_ack_i_0_add6 ;
wire un2_wbm_ack_i_0_carry_6 ;
wire un2_wbm_ack_i_0_add7 ;
wire un2_wbm_ack_i_0_carry_7 ;
wire un2_wbm_ack_i_0_add8 ;
wire un2_wbm_ack_i_0_carry_8 ;
wire un2_wbm_ack_i_0_add9 ;
wire un2_wbm_ack_i_0_carry_9 ;
wire un2_wbm_ack_i_0_add10 ;
wire un5_0_add0 ;
wire un5_0_carry_0 ;
wire un5_0_add1 ;
wire un5_0_carry_1 ;
wire un5_0_add2 ;
wire un5_0_carry_2 ;
wire GND ;
wire un5_0_add3 ;
wire un5_0_carry_3 ;
wire un5_0_add4 ;
wire un5_0_carry_4 ;
wire un5_0_add5 ;
wire un5_0_carry_5 ;
wire un5_0_add6 ;
wire un5_0_carry_6 ;
wire un5_0_add7 ;
wire un5_0_carry_7 ;
wire un5_0_add8 ;
wire un5_0_carry_8 ;
wire un5_0_add9 ;
wire un5_1_add0 ;
wire un5_1_carry_0 ;
wire un5_1_add1 ;
wire un5_1_carry_1 ;
wire un5_1_add2 ;
wire un5_1_carry_2 ;
wire un5_1_add3 ;
wire un5_1_carry_3 ;
wire un5_1_add4 ;
wire un5_1_carry_4 ;
wire un5_1_add5 ;
wire un5_1_carry_5 ;
wire un5_1_add6 ;
wire un5_1_carry_6 ;
wire un5_1_add7 ;
wire un5_1_carry_7 ;
wire un5_1_add8 ;
wire un5_1_carry_8 ;
wire un5_1_add9 ;
wire un1_wbm_cur_st_19_i_0 ;
wire un1_wbm_cur_st_19_i_a2_0 ;
wire neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_2 ;
wire wbm_cur_st_tr3_0_a2_4_g0_0 ;
wire un1_wbm_cur_st_19_i_a1_0 ;
wire stop_bit_err ;
wire mp_done ;
wire crc_err_i ;
wire eof_err ;
wire wbm_cur_st_tr3_0_a2_1 ;
wire wbm_stall_i_s1_i ;
wire wbm_stall_i_s0_i ;
wire neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_4 ;
wire un1_ram_aout_val_1_sqmuxa_0_a2_1_5 ;
wire un1_ram_aout_val_1_sqmuxa_0_a2_1_6 ;
wire neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0 ;
wire wbm_cur_st_tr3_0_a2_0 ;
wire un1_ram_aout_val_1_sqmuxa_0_a2_1 ;
wire wbm_adr_internal_7_iv_0_5__g0_0 ;
wire wbm_adr_internal_7_iv_0_8__g0_0 ;
wire wbm_adr_internal_7_iv_0_7__g0_0 ;
wire wbm_adr_internal_7_iv_0_4__g0_0 ;
wire wbm_adr_internal_7_iv_0_2__g0_0 ;
wire wbm_adr_internal_7_iv_0_3__g0_0 ;
wire wbm_adr_internal_7_iv_0_6__g0_0 ;
wire wbm_adr_internal_7_iv_0_0__g0_0 ;
wire wbm_adr_internal_7_iv_0_9__g0_0 ;
wire wbm_adr_internal_7_iv_0_1__g0_0 ;
wire wbm_cur_st_ns_i_a3_i_0_3__g1 ;
wire un3_wbm_ack_ilt10 ;
wire wbm_cur_st_ns_0_0_0_0__g2 ;
wire wbm_cur_st_tr12_1_0_a2 ;
wire un1_wbm_cur_st_19_i_2 ;
wire N_58_i_0_g0_tz ;
wire neg_cyc_bool_0_0_g2_2 ;
wire un1_wbm_cur_st_19_i_0_0 ;
wire un1_wbm_cur_st_19_i_0_2 ;
wire N_11 ;
wire N_304 ;
wire N_303 ;
wire N_302 ;
wire N_301 ;
wire N_300 ;
wire N_299 ;
wire valid ;
wire checksum_valid ;
wire write_en ;
wire reset_crc_i ;
wire req_crc ;
wire data_crc_val ;
wire VCC ;
wire sync_rst_out_i ;
wire un1_wbm_ack_i_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @65:420
  cycloneii_lcell_ff ram_addr_out_0_ (
	.regout(ram_addr_out[0]),
	.datain(ram_addr_out_c0_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_outlde)
);
// @65:420
  cycloneii_lcell_ff ram_addr_out_1_ (
	.regout(ram_addr_out[1]),
	.datain(ram_addr_out_c1_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_outlde)
);
// @65:420
  cycloneii_lcell_ff ram_addr_out_2_ (
	.regout(ram_addr_out[2]),
	.datain(ram_addr_out_c2_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_outlde)
);
// @65:420
  cycloneii_lcell_ff ram_addr_out_3_ (
	.regout(ram_addr_out[3]),
	.datain(ram_addr_out_c3_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_outlde)
);
// @65:420
  cycloneii_lcell_ff ram_addr_out_4_ (
	.regout(ram_addr_out[4]),
	.datain(ram_addr_out_c4_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_outlde)
);
// @65:420
  cycloneii_lcell_ff ram_addr_out_5_ (
	.regout(ram_addr_out[5]),
	.datain(ram_addr_out_c5_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_outlde)
);
// @65:420
  cycloneii_lcell_ff ram_addr_out_6_ (
	.regout(ram_addr_out[6]),
	.datain(ram_addr_out_c6_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_outlde)
);
// @65:420
  cycloneii_lcell_ff ram_addr_out_7_ (
	.regout(ram_addr_out[7]),
	.datain(ram_addr_out_c7_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_outlde)
);
// @65:420
  cycloneii_lcell_ff ram_addr_out_8_ (
	.regout(ram_addr_out[8]),
	.datain(ram_addr_out_c8_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_outlde)
);
// @65:420
  cycloneii_lcell_ff ram_addr_out_9_ (
	.regout(ram_addr_out[9]),
	.datain(ram_addr_out_c9_combout),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_outlde)
);
  cycloneii_lcell_ff ram_bytes_left_0_ (
	.regout(ram_bytes_left[0]),
	.datain(ram_bytes_left_lm0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_bytes_left_0_0_9__g2)
);
  cycloneii_lcell_ff ram_bytes_left_1_ (
	.regout(ram_bytes_left[1]),
	.datain(ram_bytes_left_lm1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_bytes_left_0_0_9__g2)
);
  cycloneii_lcell_ff ram_bytes_left_2_ (
	.regout(ram_bytes_left[2]),
	.datain(ram_bytes_left_lm2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_bytes_left_0_0_9__g2)
);
  cycloneii_lcell_ff ram_bytes_left_3_ (
	.regout(ram_bytes_left[3]),
	.datain(ram_bytes_left_lm3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_bytes_left_0_0_9__g2)
);
  cycloneii_lcell_ff ram_bytes_left_4_ (
	.regout(ram_bytes_left[4]),
	.datain(ram_bytes_left_lm4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_bytes_left_0_0_9__g2)
);
  cycloneii_lcell_ff ram_bytes_left_5_ (
	.regout(ram_bytes_left[5]),
	.datain(ram_bytes_left_lm5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_bytes_left_0_0_9__g2)
);
  cycloneii_lcell_ff ram_bytes_left_6_ (
	.regout(ram_bytes_left[6]),
	.datain(ram_bytes_left_lm6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_bytes_left_0_0_9__g2)
);
  cycloneii_lcell_ff ram_bytes_left_7_ (
	.regout(ram_bytes_left[7]),
	.datain(ram_bytes_left_lm7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_bytes_left_0_0_9__g2)
);
  cycloneii_lcell_ff ram_bytes_left_8_ (
	.regout(ram_bytes_left[8]),
	.datain(ram_bytes_left_lm8),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_bytes_left_0_0_9__g2)
);
  cycloneii_lcell_ff ram_bytes_left_9_ (
	.regout(ram_bytes_left[9]),
	.datain(ram_bytes_left_lm9),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_bytes_left_0_0_9__g2)
);
  cycloneii_lcell_ff ram_1st_data_7_ (
	.regout(ram_1st_data[7]),
	.datain(data_out[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_4)
);
  cycloneii_lcell_ff ram_1st_data_6_ (
	.regout(ram_1st_data[6]),
	.datain(data_out[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_4)
);
  cycloneii_lcell_ff ram_1st_data_5_ (
	.regout(ram_1st_data[5]),
	.datain(data_out[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_4)
);
  cycloneii_lcell_ff ram_1st_data_4_ (
	.regout(ram_1st_data[4]),
	.datain(data_out[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_4)
);
  cycloneii_lcell_ff ram_1st_data_3_ (
	.regout(ram_1st_data[3]),
	.datain(data_out[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_4)
);
  cycloneii_lcell_ff ram_1st_data_2_ (
	.regout(ram_1st_data[2]),
	.datain(data_out[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_4)
);
  cycloneii_lcell_ff ram_1st_data_1_ (
	.regout(ram_1st_data[1]),
	.datain(data_out[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_4)
);
  cycloneii_lcell_ff ram_1st_data_0_ (
	.regout(ram_1st_data[0]),
	.datain(data_out[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_4)
);
  cycloneii_lcell_ff ram_aout_val_Z (
	.regout(ram_aout_val),
	.datain(un1_ram_aout_val_1_sqmuxa_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_aout_val_0_0_g0_i_o4_i)
);
  cycloneii_lcell_ff wbm_stb_internal_Z (
	.regout(wbm_stb_internal),
	.datain(wbm_stb_internal_0_0_g2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_stb_internal_0_0_g0_i_o4)
);
  cycloneii_lcell_ff neg_cyc_bool_Z (
	.regout(neg_cyc_bool),
	.datain(neg_cyc_bool_0_0_g2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(neg_cyc_bool_0_0_g0_i_o4_i)
);
// @65:384
  cycloneii_lcell_ff wbm_cur_st_0_ (
	.regout(wbm_cur_st_0),
	.datain(wbm_cur_st_ns_0_0_0_5__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:384
  cycloneii_lcell_ff wbm_cur_st_1_ (
	.regout(wbm_cur_st_1),
	.datain(N_58_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:493
  cycloneii_lcell_ff wbm_cur_st_2_ (
	.regout(wbm_cur_st[2]),
	.datain(wbm_cur_st_ns_i_a3_i_0_3__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:463
  cycloneii_lcell_ff wbm_cur_st_3_ (
	.regout(wbm_cur_st[3]),
	.datain(N_692_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:452
  cycloneii_lcell_ff wbm_cur_st_4_ (
	.regout(wbm_cur_st_4),
	.datain(wbm_cur_st_tr3_0_a2_4_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:433
  cycloneii_lcell_ff wbm_cur_st_i_5_ (
	.regout(wbm_cur_st_i[5]),
	.datain(wbm_cur_st_ns_0_0_0_0__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:420
  cycloneii_lcell_ff type_reg_offset_1_ (
	.regout(type_reg_offset[1]),
	.datain(SUM_0_i_x2[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:420
  cycloneii_lcell_ff type_reg_offset_0_ (
	.regout(type_reg_offset[0]),
	.datain(SUM_0_i_x2[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:600
  cycloneii_lcell_ff ack_i_cnt_10_ (
	.regout(ack_i_cnt[10]),
	.datain(ack_i_cnt_5_0_10__g0_yy),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(un1_wbm_ack_i_i),
	.sdata(ack_i_cnt_5_0_10__g0_xx),
	.ena(VCC)
);
// @65:600
  cycloneii_lcell_ff ack_i_cnt_9_ (
	.regout(ack_i_cnt[9]),
	.datain(ack_i_cnt_5_0_9__g0_yy),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(un1_wbm_ack_i_i),
	.sdata(ack_i_cnt_5_0_9__g0_xx),
	.ena(VCC)
);
// @65:600
  cycloneii_lcell_ff ack_i_cnt_8_ (
	.regout(ack_i_cnt[8]),
	.datain(ack_i_cnt_5_0_8__g0_yy),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(un1_wbm_ack_i_i),
	.sdata(ack_i_cnt_5_0_8__g0_xx),
	.ena(VCC)
);
// @65:600
  cycloneii_lcell_ff ack_i_cnt_7_ (
	.regout(ack_i_cnt[7]),
	.datain(ack_i_cnt_5_0_7__g0_yy),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(un1_wbm_ack_i_i),
	.sdata(ack_i_cnt_5_0_7__g0_xx),
	.ena(VCC)
);
// @65:600
  cycloneii_lcell_ff ack_i_cnt_6_ (
	.regout(ack_i_cnt[6]),
	.datain(ack_i_cnt_5_0_6__g0_yy),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(un1_wbm_ack_i_i),
	.sdata(ack_i_cnt_5_0_6__g0_xx),
	.ena(VCC)
);
// @65:600
  cycloneii_lcell_ff ack_i_cnt_5_ (
	.regout(ack_i_cnt[5]),
	.datain(ack_i_cnt_5_0_5__g0_yy),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(un1_wbm_ack_i_i),
	.sdata(ack_i_cnt_5_0_5__g0_xx),
	.ena(VCC)
);
// @65:600
  cycloneii_lcell_ff ack_i_cnt_4_ (
	.regout(ack_i_cnt[4]),
	.datain(ack_i_cnt_5_0_4__g0_yy),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(un1_wbm_ack_i_i),
	.sdata(ack_i_cnt_5_0_4__g0_xx),
	.ena(VCC)
);
// @65:600
  cycloneii_lcell_ff ack_i_cnt_3_ (
	.regout(ack_i_cnt[3]),
	.datain(ack_i_cnt_5_0_3__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:600
  cycloneii_lcell_ff ack_i_cnt_2_ (
	.regout(ack_i_cnt[2]),
	.datain(ack_i_cnt_5_0_2__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:600
  cycloneii_lcell_ff ack_i_cnt_1_ (
	.regout(ack_i_cnt[1]),
	.datain(ack_i_cnt_5_0_1__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:600
  cycloneii_lcell_ff ack_i_cnt_0_ (
	.regout(ack_i_cnt[0]),
	.datain(ack_i_cnt_5_0_0__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:420
  cycloneii_lcell_ff wbm_adr_internal_9_ (
	.regout(wbm_adr_internal_9),
	.datain(wbm_adr_internal_7_iv_0_9__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:420
  cycloneii_lcell_ff wbm_adr_internal_8_ (
	.regout(wbm_adr_internal_8),
	.datain(wbm_adr_internal_7_iv_0_8__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:420
  cycloneii_lcell_ff wbm_adr_internal_7_ (
	.regout(wbm_adr_internal_7),
	.datain(wbm_adr_internal_7_iv_0_7__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:420
  cycloneii_lcell_ff wbm_adr_internal_6_ (
	.regout(wbm_adr_internal_6),
	.datain(wbm_adr_internal_7_iv_0_6__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:420
  cycloneii_lcell_ff wbm_adr_internal_5_ (
	.regout(wbm_adr_internal_5),
	.datain(wbm_adr_internal_7_iv_0_5__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:420
  cycloneii_lcell_ff wbm_adr_internal_4_ (
	.regout(wbm_adr_internal_4),
	.datain(wbm_adr_internal_7_iv_0_4__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:420
  cycloneii_lcell_ff wbm_adr_internal_3_ (
	.regout(wbm_adr_internal_3),
	.datain(wbm_adr_internal_7_iv_0_3__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:420
  cycloneii_lcell_ff wbm_adr_internal_2_ (
	.regout(wbm_adr_internal_2),
	.datain(wbm_adr_internal_7_iv_0_2__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:420
  cycloneii_lcell_ff wbm_adr_internal_1_ (
	.regout(wbm_adr_internal_1),
	.datain(wbm_adr_internal_7_iv_0_1__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:420
  cycloneii_lcell_ff wbm_adr_internal_0_ (
	.regout(wbm_adr_internal_0),
	.datain(wbm_adr_internal_7_iv_0_0__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:569
  cycloneii_lcell_ff dat_1st_bool_i_Z (
	.regout(dat_1st_bool_i),
	.datain(dat_1st_bool_i_RNO),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(dat_1st_bool_0_0_g2)
);
// @65:420
  cycloneii_lcell_ff wbm_cyc_internal_Z (
	.regout(wbm_cyc_internal),
	.datain(un2_ack_i_cnt_m),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:676
  cycloneii_lcell_ff sbit_err_status_Z (
	.regout(sbit_err_status),
	.datain(sbit_err_status_2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:661
  cycloneii_lcell_ff crc_err_status_Z (
	.regout(crc_err_status),
	.datain(crc_err_status_2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:646
  cycloneii_lcell_ff eof_err_status_Z (
	.regout(eof_err_status),
	.datain(eof_err_status_2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:630
  cycloneii_lcell_ff err_i_status_Z (
	.regout(err_i_status),
	.datain(err_i_status_2_0_g2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @65:400
  cycloneii_lcell_ff ram_ready_Z (
	.regout(ram_ready),
	.datain(un5_mp_done_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff wbm_tga_o_1_ (
	.regout(wbm_tga_o_0),
	.datain(len_reg[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_0_0_9__g0_0)
);
  cycloneii_lcell_ff wbm_tga_o_2_ (
	.regout(wbm_tga_o_1),
	.datain(len_reg[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_0_0_9__g0_0)
);
  cycloneii_lcell_ff wbm_tga_o_3_ (
	.regout(wbm_tga_o_2),
	.datain(len_reg[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_0_0_9__g0_0)
);
  cycloneii_lcell_ff wbm_tga_o_4_ (
	.regout(wbm_tga_o_3),
	.datain(len_reg[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_0_0_9__g0_0)
);
  cycloneii_lcell_ff wbm_tga_o_5_ (
	.regout(wbm_tga_o_4),
	.datain(len_reg[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_0_0_9__g0_0)
);
  cycloneii_lcell_ff wbm_tga_o_6_ (
	.regout(wbm_tga_o_5),
	.datain(len_reg[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_0_0_9__g0_0)
);
  cycloneii_lcell_ff wbm_tga_o_7_ (
	.regout(wbm_tga_o_6),
	.datain(len_reg[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_0_0_9__g0_0)
);
  cycloneii_lcell_ff wbm_tga_o_8_ (
	.regout(wbm_tga_o_7),
	.datain(len_reg[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_0_0_9__g0_0)
);
  cycloneii_lcell_ff wbm_tga_o_9_ (
	.regout(wbm_tga_o_8),
	.datain(len_reg[9]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(wbm_cur_st_i_i[5]),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_tga_o_0_0_9__g0_0)
);
// @65:384
  cycloneii_lcell_ff wbm_cur_st_rep1_1_ (
	.regout(wbm_cur_st_rep1_0),
	.datain(N_58_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  dat_1st_bool_i_RNO = ~ wbm_cur_st_4;
// @65:420
  cycloneii_lcell_comb ram_bytes_left_c0 (
	.combout(ram_bytes_left_c0_combout),
	.cout(ram_bytes_left_c0_cout),
	.dataa(ram_bytes_left[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_bytes_left_c0.lut_mask=16'h55aa;
defparam ram_bytes_left_c0.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_bytes_left_c1 (
	.combout(ram_bytes_left_c1_combout),
	.cout(ram_bytes_left_c1_cout),
	.dataa(ram_bytes_left[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_bytes_left_c0_cout)
);
defparam ram_bytes_left_c1.lut_mask=16'ha5fa;
defparam ram_bytes_left_c1.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_bytes_left_c2 (
	.combout(ram_bytes_left_c2_combout),
	.cout(ram_bytes_left_c2_cout),
	.dataa(ram_bytes_left[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_bytes_left_c1_cout)
);
defparam ram_bytes_left_c2.lut_mask=16'ha5fa;
defparam ram_bytes_left_c2.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_bytes_left_c3 (
	.combout(ram_bytes_left_c3_combout),
	.cout(ram_bytes_left_c3_cout),
	.dataa(ram_bytes_left[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_bytes_left_c2_cout)
);
defparam ram_bytes_left_c3.lut_mask=16'ha5fa;
defparam ram_bytes_left_c3.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_bytes_left_c4 (
	.combout(ram_bytes_left_c4_combout),
	.cout(ram_bytes_left_c4_cout),
	.dataa(ram_bytes_left[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_bytes_left_c3_cout)
);
defparam ram_bytes_left_c4.lut_mask=16'ha5fa;
defparam ram_bytes_left_c4.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_bytes_left_c5 (
	.combout(ram_bytes_left_c5_combout),
	.cout(ram_bytes_left_c5_cout),
	.dataa(ram_bytes_left[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_bytes_left_c4_cout)
);
defparam ram_bytes_left_c5.lut_mask=16'ha5fa;
defparam ram_bytes_left_c5.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_bytes_left_c6 (
	.combout(ram_bytes_left_c6_combout),
	.cout(ram_bytes_left_c6_cout),
	.dataa(ram_bytes_left[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_bytes_left_c5_cout)
);
defparam ram_bytes_left_c6.lut_mask=16'ha5fa;
defparam ram_bytes_left_c6.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_bytes_left_c7 (
	.combout(ram_bytes_left_c7_combout),
	.cout(ram_bytes_left_c7_cout),
	.dataa(ram_bytes_left[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_bytes_left_c6_cout)
);
defparam ram_bytes_left_c7.lut_mask=16'ha5fa;
defparam ram_bytes_left_c7.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_bytes_left_c8 (
	.combout(ram_bytes_left_c8_combout),
	.cout(ram_bytes_left_c8_cout),
	.dataa(ram_bytes_left[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_bytes_left_c7_cout)
);
defparam ram_bytes_left_c8.lut_mask=16'ha5fa;
defparam ram_bytes_left_c8.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_bytes_left_c9 (
	.combout(ram_bytes_left_c9_combout),
	.dataa(ram_bytes_left[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_bytes_left_c8_cout)
);
defparam ram_bytes_left_c9.lut_mask=16'ha5a5;
defparam ram_bytes_left_c9.sum_lutc_input="cin";
// @67:1060
  cycloneii_lcell_comb ram_bytes_left_RNO_0_ (
	.combout(ram_bytes_left_lm0),
	.dataa(len_reg[0]),
	.datab(wbm_cur_st_i[5]),
	.datac(ram_bytes_left_c0_combout),
	.datad(VCC)
);
defparam ram_bytes_left_RNO_0_.lut_mask=16'he2e2;
defparam ram_bytes_left_RNO_0_.sum_lutc_input="datac";
// @67:1060
  cycloneii_lcell_comb ram_bytes_left_RNO_1_ (
	.combout(ram_bytes_left_lm1),
	.dataa(len_reg[1]),
	.datab(wbm_cur_st_i[5]),
	.datac(ram_bytes_left_c1_combout),
	.datad(VCC)
);
defparam ram_bytes_left_RNO_1_.lut_mask=16'he2e2;
defparam ram_bytes_left_RNO_1_.sum_lutc_input="datac";
// @67:1060
  cycloneii_lcell_comb ram_bytes_left_RNO_2_ (
	.combout(ram_bytes_left_lm2),
	.dataa(len_reg[2]),
	.datab(wbm_cur_st_i[5]),
	.datac(ram_bytes_left_c2_combout),
	.datad(VCC)
);
defparam ram_bytes_left_RNO_2_.lut_mask=16'he2e2;
defparam ram_bytes_left_RNO_2_.sum_lutc_input="datac";
// @67:1060
  cycloneii_lcell_comb ram_bytes_left_RNO_3_ (
	.combout(ram_bytes_left_lm3),
	.dataa(len_reg[3]),
	.datab(wbm_cur_st_i[5]),
	.datac(ram_bytes_left_c3_combout),
	.datad(VCC)
);
defparam ram_bytes_left_RNO_3_.lut_mask=16'he2e2;
defparam ram_bytes_left_RNO_3_.sum_lutc_input="datac";
// @67:1060
  cycloneii_lcell_comb ram_bytes_left_RNO_4_ (
	.combout(ram_bytes_left_lm4),
	.dataa(len_reg[4]),
	.datab(wbm_cur_st_i[5]),
	.datac(ram_bytes_left_c4_combout),
	.datad(VCC)
);
defparam ram_bytes_left_RNO_4_.lut_mask=16'he2e2;
defparam ram_bytes_left_RNO_4_.sum_lutc_input="datac";
// @67:1060
  cycloneii_lcell_comb ram_bytes_left_RNO_5_ (
	.combout(ram_bytes_left_lm5),
	.dataa(len_reg[5]),
	.datab(wbm_cur_st_i[5]),
	.datac(ram_bytes_left_c5_combout),
	.datad(VCC)
);
defparam ram_bytes_left_RNO_5_.lut_mask=16'he2e2;
defparam ram_bytes_left_RNO_5_.sum_lutc_input="datac";
// @67:1060
  cycloneii_lcell_comb ram_bytes_left_RNO_6_ (
	.combout(ram_bytes_left_lm6),
	.dataa(len_reg[6]),
	.datab(wbm_cur_st_i[5]),
	.datac(ram_bytes_left_c6_combout),
	.datad(VCC)
);
defparam ram_bytes_left_RNO_6_.lut_mask=16'he2e2;
defparam ram_bytes_left_RNO_6_.sum_lutc_input="datac";
// @67:1060
  cycloneii_lcell_comb ram_bytes_left_RNO_7_ (
	.combout(ram_bytes_left_lm7),
	.dataa(len_reg[7]),
	.datab(wbm_cur_st_i[5]),
	.datac(ram_bytes_left_c7_combout),
	.datad(VCC)
);
defparam ram_bytes_left_RNO_7_.lut_mask=16'he2e2;
defparam ram_bytes_left_RNO_7_.sum_lutc_input="datac";
// @67:1060
  cycloneii_lcell_comb ram_bytes_left_RNO_8_ (
	.combout(ram_bytes_left_lm8),
	.dataa(len_reg[8]),
	.datab(wbm_cur_st_i[5]),
	.datac(ram_bytes_left_c8_combout),
	.datad(VCC)
);
defparam ram_bytes_left_RNO_8_.lut_mask=16'he2e2;
defparam ram_bytes_left_RNO_8_.sum_lutc_input="datac";
// @67:1060
  cycloneii_lcell_comb ram_bytes_left_RNO_9_ (
	.combout(ram_bytes_left_lm9),
	.dataa(len_reg[9]),
	.datab(wbm_cur_st_i[5]),
	.datac(ram_bytes_left_c9_combout),
	.datad(VCC)
);
defparam ram_bytes_left_RNO_9_.lut_mask=16'he2e2;
defparam ram_bytes_left_RNO_9_.sum_lutc_input="datac";
// @65:420
  cycloneii_lcell_comb ram_addr_out_c0 (
	.combout(ram_addr_out_c0_combout),
	.cout(ram_addr_out_c0_cout),
	.dataa(ram_addr_out[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_addr_out_c0.lut_mask=16'h6688;
defparam ram_addr_out_c0.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_addr_out_c1 (
	.combout(ram_addr_out_c1_combout),
	.cout(ram_addr_out_c1_cout),
	.dataa(ram_addr_out[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_c0_cout)
);
defparam ram_addr_out_c1.lut_mask=16'h5aa0;
defparam ram_addr_out_c1.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_addr_out_c2 (
	.combout(ram_addr_out_c2_combout),
	.cout(ram_addr_out_c2_cout),
	.dataa(ram_addr_out[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_c1_cout)
);
defparam ram_addr_out_c2.lut_mask=16'h5aa0;
defparam ram_addr_out_c2.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_addr_out_c3 (
	.combout(ram_addr_out_c3_combout),
	.cout(ram_addr_out_c3_cout),
	.dataa(ram_addr_out[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_c2_cout)
);
defparam ram_addr_out_c3.lut_mask=16'h5aa0;
defparam ram_addr_out_c3.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_addr_out_c4 (
	.combout(ram_addr_out_c4_combout),
	.cout(ram_addr_out_c4_cout),
	.dataa(ram_addr_out[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_c3_cout)
);
defparam ram_addr_out_c4.lut_mask=16'h5aa0;
defparam ram_addr_out_c4.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_addr_out_c5 (
	.combout(ram_addr_out_c5_combout),
	.cout(ram_addr_out_c5_cout),
	.dataa(ram_addr_out[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_c4_cout)
);
defparam ram_addr_out_c5.lut_mask=16'h5aa0;
defparam ram_addr_out_c5.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_addr_out_c6 (
	.combout(ram_addr_out_c6_combout),
	.cout(ram_addr_out_c6_cout),
	.dataa(ram_addr_out[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_c5_cout)
);
defparam ram_addr_out_c6.lut_mask=16'h5aa0;
defparam ram_addr_out_c6.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_addr_out_c7 (
	.combout(ram_addr_out_c7_combout),
	.cout(ram_addr_out_c7_cout),
	.dataa(ram_addr_out[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_c6_cout)
);
defparam ram_addr_out_c7.lut_mask=16'h5aa0;
defparam ram_addr_out_c7.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_addr_out_c8 (
	.combout(ram_addr_out_c8_combout),
	.cout(ram_addr_out_c8_cout),
	.dataa(ram_addr_out[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_c7_cout)
);
defparam ram_addr_out_c8.lut_mask=16'h5aa0;
defparam ram_addr_out_c8.sum_lutc_input="cin";
// @65:420
  cycloneii_lcell_comb ram_addr_out_c9 (
	.combout(ram_addr_out_c9_combout),
	.dataa(ram_addr_out[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_addr_out_c8_cout)
);
defparam ram_addr_out_c9.lut_mask=16'h5a5a;
defparam ram_addr_out_c9.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb ack_i_cnt_RNI0FLI_0_ (
	.combout(un2_wbm_ack_i_add0),
	.cout(un2_wbm_ack_i_carry_0),
	.dataa(wbm_cur_st_4),
	.datab(ack_i_cnt[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_0[10])
);
defparam ack_i_cnt_RNI0FLI_0_.lut_mask=16'h1ee0;
defparam ack_i_cnt_RNI0FLI_0_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_RNI2SPM_9_ (
	.combout(un2_wbm_ack_i_add1),
	.cout(un2_wbm_ack_i_carry_1),
	.dataa(un2_wbm_ack_i_0[9]),
	.datab(un2_wbm_ack_i_1_v_1_0_a2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_carry_0)
);
defparam un2_wbm_ack_i_0_RNI2SPM_9_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_0_RNI2SPM_9_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_RNI45UQ_8_ (
	.combout(un2_wbm_ack_i_add2),
	.cout(un2_wbm_ack_i_carry_2),
	.dataa(un2_wbm_ack_i_0[8]),
	.datab(un2_wbm_ack_i_1_v_1_0_a2[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_carry_1)
);
defparam un2_wbm_ack_i_0_RNI45UQ_8_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_0_RNI45UQ_8_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_RNI6A2V_7_ (
	.combout(un2_wbm_ack_i_add3),
	.cout(un2_wbm_ack_i_carry_3),
	.dataa(un2_wbm_ack_i_0[7]),
	.datab(un2_wbm_ack_i_1_v_1_0_a2[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_carry_2)
);
defparam un2_wbm_ack_i_0_RNI6A2V_7_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_0_RNI6A2V_7_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_RNI8B631_6_ (
	.combout(un2_wbm_ack_i_add4),
	.cout(un2_wbm_ack_i_carry_4),
	.dataa(un2_wbm_ack_i_0[6]),
	.datab(un2_wbm_ack_i_1_v_1_0_a2[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_carry_3)
);
defparam un2_wbm_ack_i_0_RNI8B631_6_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_0_RNI8B631_6_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_RNIHLS31_5_ (
	.combout(un2_wbm_ack_i_add5),
	.cout(un2_wbm_ack_i_carry_5),
	.dataa(un2_wbm_ack_i_0[5]),
	.datab(un2_wbm_ack_i_1_v_1[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_carry_4)
);
defparam un2_wbm_ack_i_0_RNIHLS31_5_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_0_RNIHLS31_5_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_RNIQVI41_4_ (
	.combout(un2_wbm_ack_i_add6),
	.cout(un2_wbm_ack_i_carry_6),
	.dataa(un2_wbm_ack_i_0[4]),
	.datab(un2_wbm_ack_i_1_v_1[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_carry_5)
);
defparam un2_wbm_ack_i_0_RNIQVI41_4_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_0_RNIQVI41_4_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_RNI3A951_3_ (
	.combout(un2_wbm_ack_i_add7),
	.cout(un2_wbm_ack_i_carry_7),
	.dataa(un2_wbm_ack_i_0[3]),
	.datab(un2_wbm_ack_i_1_v_1[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_carry_6)
);
defparam un2_wbm_ack_i_0_RNI3A951_3_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_0_RNI3A951_3_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_RNICKV51_2_ (
	.combout(un2_wbm_ack_i_add8),
	.cout(un2_wbm_ack_i_carry_8),
	.dataa(un2_wbm_ack_i_0[2]),
	.datab(un2_wbm_ack_i_1_v_1[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_carry_7)
);
defparam un2_wbm_ack_i_0_RNICKV51_2_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_0_RNICKV51_2_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_RNILUL61_1_ (
	.combout(un2_wbm_ack_i_add9),
	.cout(un2_wbm_ack_i_carry_9),
	.dataa(un2_wbm_ack_i_0[1]),
	.datab(un2_wbm_ack_i_1_v_1[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_carry_8)
);
defparam un2_wbm_ack_i_0_RNILUL61_1_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_0_RNILUL61_1_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb ack_i_cnt_RNO_1_10_ (
	.combout(un2_wbm_ack_i_add10),
	.dataa(GND),
	.datab(un2_wbm_ack_i_1_v_1[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_carry_9)
);
defparam ack_i_cnt_RNO_1_10_.lut_mask=16'h3c3c;
defparam ack_i_cnt_RNO_1_10_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_RNIME0C_10_ (
	.combout(un2_wbm_ack_i_0_add0),
	.cout(un2_wbm_ack_i_0_carry_0),
	.dataa(un5_ack_i_cnt_1_i_a2[10]),
	.datab(un2_wbm_ack_i_1[10]),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_RNIME0C_10_.lut_mask=16'h9944;
defparam un2_wbm_ack_i_1_RNIME0C_10_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_RNIRB5G_9_ (
	.combout(un2_wbm_ack_i_0_add1),
	.cout(un2_wbm_ack_i_0_carry_1),
	.dataa(un2_wbm_ack_i_1[9]),
	.datab(un2_wbm_ack_i_1_v_1_0_a2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_0_carry_0)
);
defparam un2_wbm_ack_i_1_RNIRB5G_9_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_1_RNIRB5G_9_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_RNI05AK_8_ (
	.combout(un2_wbm_ack_i_0_add2),
	.cout(un2_wbm_ack_i_0_carry_2),
	.dataa(un2_wbm_ack_i_1[8]),
	.datab(un2_wbm_ack_i_1_v_1_0_a2[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_0_carry_1)
);
defparam un2_wbm_ack_i_1_RNI05AK_8_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_1_RNI05AK_8_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_RNI5QEO_7_ (
	.combout(un2_wbm_ack_i_0_add3),
	.cout(un2_wbm_ack_i_0_carry_3),
	.dataa(un2_wbm_ack_i_1[7]),
	.datab(un2_wbm_ack_i_1_v_1_0_a2[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_0_carry_2)
);
defparam un2_wbm_ack_i_1_RNI5QEO_7_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_1_RNI5QEO_7_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_RNIABJS_6_ (
	.combout(un2_wbm_ack_i_0_add4),
	.cout(un2_wbm_ack_i_0_carry_4),
	.dataa(un2_wbm_ack_i_1[6]),
	.datab(un2_wbm_ack_i_1_v_1_0_a2[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_0_carry_3)
);
defparam un2_wbm_ack_i_1_RNIABJS_6_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_1_RNIABJS_6_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_RNIM5AT_5_ (
	.combout(un2_wbm_ack_i_0_add5),
	.cout(un2_wbm_ack_i_0_carry_5),
	.dataa(un2_wbm_ack_i_1[5]),
	.datab(un2_wbm_ack_i_1_v_1[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_0_carry_4)
);
defparam un2_wbm_ack_i_1_RNIM5AT_5_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_1_RNIM5AT_5_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_RNI201U_4_ (
	.combout(un2_wbm_ack_i_0_add6),
	.cout(un2_wbm_ack_i_0_carry_6),
	.dataa(un2_wbm_ack_i_1[4]),
	.datab(un2_wbm_ack_i_1_v_1[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_0_carry_5)
);
defparam un2_wbm_ack_i_1_RNI201U_4_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_1_RNI201U_4_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_RNIEQNU_3_ (
	.combout(un2_wbm_ack_i_0_add7),
	.cout(un2_wbm_ack_i_0_carry_7),
	.dataa(un2_wbm_ack_i_1[3]),
	.datab(un2_wbm_ack_i_1_v_1[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_0_carry_6)
);
defparam un2_wbm_ack_i_1_RNIEQNU_3_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_1_RNIEQNU_3_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_RNIQKEV_2_ (
	.combout(un2_wbm_ack_i_0_add8),
	.cout(un2_wbm_ack_i_0_carry_8),
	.dataa(un2_wbm_ack_i_1[2]),
	.datab(un2_wbm_ack_i_1_v_1[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_0_carry_7)
);
defparam un2_wbm_ack_i_1_RNIQKEV_2_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_1_RNIQKEV_2_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_RNI6F501_1_ (
	.combout(un2_wbm_ack_i_0_add9),
	.cout(un2_wbm_ack_i_0_carry_9),
	.dataa(un2_wbm_ack_i_1[1]),
	.datab(un2_wbm_ack_i_1_v_1[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_0_carry_8)
);
defparam un2_wbm_ack_i_1_RNI6F501_1_.lut_mask=16'h96e8;
defparam un2_wbm_ack_i_1_RNI6F501_1_.sum_lutc_input="cin";
// @65:605
  cycloneii_lcell_comb ack_i_cnt_RNO_2_10_ (
	.combout(un2_wbm_ack_i_0_add10),
	.dataa(un2_wbm_ack_i_1_v_1[9]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_wbm_ack_i_0_carry_9)
);
defparam ack_i_cnt_RNO_2_10_.lut_mask=16'h6969;
defparam ack_i_cnt_RNO_2_10_.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_0_add0_cZ (
	.combout(un5_0_add0),
	.cout(un5_0_carry_0),
	.dataa(un1_type_reg_offset_0_i[1]),
	.datab(un4_0_0[9]),
	.datac(VCC),
	.datad(VCC)
);
defparam un5_0_add0_cZ.lut_mask=16'h9944;
defparam un5_0_add0_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_0_add1_cZ (
	.combout(un5_0_add1),
	.cout(un5_0_carry_1),
	.dataa(un1_type_reg_offset_0_i[0]),
	.datab(un4_0_i[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_0_carry_0)
);
defparam un5_0_add1_cZ.lut_mask=16'h9671;
defparam un5_0_add1_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_0_add2_cZ (
	.combout(un5_0_add2),
	.cout(un5_0_carry_2),
	.dataa(un4_0_0[7]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_0_carry_1)
);
defparam un5_0_add2_cZ.lut_mask=16'h5aa0;
defparam un5_0_add2_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_0_add3_cZ (
	.combout(un5_0_add3),
	.cout(un5_0_carry_3),
	.dataa(un4_0_0[6]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_0_carry_2)
);
defparam un5_0_add3_cZ.lut_mask=16'h5aa0;
defparam un5_0_add3_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_0_add4_cZ (
	.combout(un5_0_add4),
	.cout(un5_0_carry_4),
	.dataa(wbm_adr_internal_4),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_0_carry_3)
);
defparam un5_0_add4_cZ.lut_mask=16'h7880;
defparam un5_0_add4_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_0_add5_cZ (
	.combout(un5_0_add5),
	.cout(un5_0_carry_5),
	.dataa(wbm_adr_internal_5),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_0_carry_4)
);
defparam un5_0_add5_cZ.lut_mask=16'h7880;
defparam un5_0_add5_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_0_add6_cZ (
	.combout(un5_0_add6),
	.cout(un5_0_carry_6),
	.dataa(wbm_adr_internal_6),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_0_carry_5)
);
defparam un5_0_add6_cZ.lut_mask=16'h7880;
defparam un5_0_add6_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_0_add7_cZ (
	.combout(un5_0_add7),
	.cout(un5_0_carry_7),
	.dataa(wbm_adr_internal_7),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_0_carry_6)
);
defparam un5_0_add7_cZ.lut_mask=16'h7880;
defparam un5_0_add7_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_0_add8_cZ (
	.combout(un5_0_add8),
	.cout(un5_0_carry_8),
	.dataa(wbm_adr_internal_8),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_0_carry_7)
);
defparam un5_0_add8_cZ.lut_mask=16'h7880;
defparam un5_0_add8_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_0_add9_cZ (
	.combout(un5_0_add9),
	.dataa(wbm_adr_internal_9),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_0_carry_8)
);
defparam un5_0_add9_cZ.lut_mask=16'h7878;
defparam un5_0_add9_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_1_add0_cZ (
	.combout(un5_1_add0),
	.cout(un5_1_carry_0),
	.dataa(un4_0_0[9]),
	.datab(un1_type_reg_offset_1_0_a2[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un5_1_add0_cZ.lut_mask=16'h6688;
defparam un5_1_add0_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_1_add1_cZ (
	.combout(un5_1_add1),
	.cout(un5_1_carry_1),
	.dataa(un1_type_reg_offset_0_i[0]),
	.datab(un4_0_i[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_1_carry_0)
);
defparam un5_1_add1_cZ.lut_mask=16'h9671;
defparam un5_1_add1_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_1_add2_cZ (
	.combout(un5_1_add2),
	.cout(un5_1_carry_2),
	.dataa(un4_0_0[7]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_1_carry_1)
);
defparam un5_1_add2_cZ.lut_mask=16'h5aa0;
defparam un5_1_add2_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_1_add3_cZ (
	.combout(un5_1_add3),
	.cout(un5_1_carry_3),
	.dataa(un4_0_0[6]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_1_carry_2)
);
defparam un5_1_add3_cZ.lut_mask=16'h5aa0;
defparam un5_1_add3_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_1_add4_cZ (
	.combout(un5_1_add4),
	.cout(un5_1_carry_4),
	.dataa(wbm_adr_internal_4),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_1_carry_3)
);
defparam un5_1_add4_cZ.lut_mask=16'h7880;
defparam un5_1_add4_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_1_add5_cZ (
	.combout(un5_1_add5),
	.cout(un5_1_carry_5),
	.dataa(wbm_adr_internal_5),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_1_carry_4)
);
defparam un5_1_add5_cZ.lut_mask=16'h7880;
defparam un5_1_add5_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_1_add6_cZ (
	.combout(un5_1_add6),
	.cout(un5_1_carry_6),
	.dataa(wbm_adr_internal_6),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_1_carry_5)
);
defparam un5_1_add6_cZ.lut_mask=16'h7880;
defparam un5_1_add6_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_1_add7_cZ (
	.combout(un5_1_add7),
	.cout(un5_1_carry_7),
	.dataa(wbm_adr_internal_7),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_1_carry_6)
);
defparam un5_1_add7_cZ.lut_mask=16'h7880;
defparam un5_1_add7_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_1_add8_cZ (
	.combout(un5_1_add8),
	.cout(un5_1_carry_8),
	.dataa(wbm_adr_internal_8),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_1_carry_7)
);
defparam un5_1_add8_cZ.lut_mask=16'h7880;
defparam un5_1_add8_cZ.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un5_1_add9_cZ (
	.combout(un5_1_add9),
	.dataa(wbm_adr_internal_9),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_1_carry_8)
);
defparam un5_1_add9_cZ.lut_mask=16'h7878;
defparam un5_1_add9_cZ.sum_lutc_input="cin";
// @65:456
  cycloneii_lcell_comb un1_wbm_cur_st_22_1_ (
	.combout(un1_wbm_cur_st_22_combout[1]),
	.cout(un1_wbm_cur_st_22_cout[1]),
	.dataa(un1_wbm_cur_st_19_i_0),
	.datab(ram_addr_out[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wbm_cur_st_22_1_.lut_mask=16'h9944;
defparam un1_wbm_cur_st_22_1_.sum_lutc_input="cin";
// @65:456
  cycloneii_lcell_comb un1_wbm_cur_st_22_a_1_ (
	.cout(un1_wbm_cur_st_22_a_cout[1]),
	.dataa(un1_wbm_cur_st_19_i_0),
	.datab(ram_addr_out[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wbm_cur_st_22_a_1_.lut_mask=16'h0044;
defparam un1_wbm_cur_st_22_a_1_.sum_lutc_input="cin";
// @65:456
  cycloneii_lcell_comb un1_wbm_cur_st_22_2_ (
	.combout(un1_wbm_cur_st_22_combout[2]),
	.cout(un1_wbm_cur_st_22_cout[2]),
	.dataa(ram_addr_out[1]),
	.datab(ram_addr_out[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_22_a_cout[1])
);
defparam un1_wbm_cur_st_22_2_.lut_mask=16'h5a80;
defparam un1_wbm_cur_st_22_2_.sum_lutc_input="cin";
// @65:456
  cycloneii_lcell_comb un1_wbm_cur_st_22_3_ (
	.combout(un1_wbm_cur_st_22_combout[3]),
	.cout(un1_wbm_cur_st_22_cout[3]),
	.dataa(ram_addr_out[1]),
	.datab(ram_addr_out[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_22_cout[1])
);
defparam un1_wbm_cur_st_22_3_.lut_mask=16'h6c80;
defparam un1_wbm_cur_st_22_3_.sum_lutc_input="cin";
// @65:456
  cycloneii_lcell_comb un1_wbm_cur_st_22_4_ (
	.combout(un1_wbm_cur_st_22_combout[4]),
	.cout(un1_wbm_cur_st_22_cout[4]),
	.dataa(ram_addr_out[3]),
	.datab(ram_addr_out[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_22_cout[2])
);
defparam un1_wbm_cur_st_22_4_.lut_mask=16'h5a80;
defparam un1_wbm_cur_st_22_4_.sum_lutc_input="cin";
// @65:456
  cycloneii_lcell_comb un1_wbm_cur_st_22_5_ (
	.combout(un1_wbm_cur_st_22_combout[5]),
	.cout(un1_wbm_cur_st_22_cout[5]),
	.dataa(ram_addr_out[3]),
	.datab(ram_addr_out[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_22_cout[3])
);
defparam un1_wbm_cur_st_22_5_.lut_mask=16'h6c80;
defparam un1_wbm_cur_st_22_5_.sum_lutc_input="cin";
// @65:456
  cycloneii_lcell_comb un1_wbm_cur_st_22_6_ (
	.combout(un1_wbm_cur_st_22_combout[6]),
	.cout(un1_wbm_cur_st_22_cout[6]),
	.dataa(ram_addr_out[5]),
	.datab(ram_addr_out[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_22_cout[4])
);
defparam un1_wbm_cur_st_22_6_.lut_mask=16'h5a80;
defparam un1_wbm_cur_st_22_6_.sum_lutc_input="cin";
// @65:456
  cycloneii_lcell_comb un1_wbm_cur_st_22_7_ (
	.combout(un1_wbm_cur_st_22_combout[7]),
	.cout(un1_wbm_cur_st_22_cout[7]),
	.dataa(ram_addr_out[5]),
	.datab(ram_addr_out[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_22_cout[5])
);
defparam un1_wbm_cur_st_22_7_.lut_mask=16'h6c80;
defparam un1_wbm_cur_st_22_7_.sum_lutc_input="cin";
// @65:456
  cycloneii_lcell_comb un1_wbm_cur_st_22_8_ (
	.combout(un1_wbm_cur_st_22_combout[8]),
	.cout(un1_wbm_cur_st_22_cout[8]),
	.dataa(ram_addr_out[7]),
	.datab(ram_addr_out[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_22_cout[6])
);
defparam un1_wbm_cur_st_22_8_.lut_mask=16'h5a80;
defparam un1_wbm_cur_st_22_8_.sum_lutc_input="cin";
// @65:456
  cycloneii_lcell_comb un1_wbm_cur_st_22_9_ (
	.combout(un1_wbm_cur_st_22_combout[9]),
	.dataa(ram_addr_out[7]),
	.datab(ram_addr_out[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_22_cout[7])
);
defparam un1_wbm_cur_st_22_9_.lut_mask=16'h6c6c;
defparam un1_wbm_cur_st_22_9_.sum_lutc_input="cin";
// @65:456
  cycloneii_lcell_comb un1_wbm_cur_st_22_10_ (
	.combout(un1_wbm_cur_st_22_combout[10]),
	.dataa(ram_addr_out[9]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_22_cout[8])
);
defparam un1_wbm_cur_st_22_10_.lut_mask=16'h5a5a;
defparam un1_wbm_cur_st_22_10_.sum_lutc_input="cin";
// @65:432
  cycloneii_lcell_comb un4_0_0_6_ (
	.combout(un4_0_0[6]),
	.dataa(wbm_adr_internal_3),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_0_6_.lut_mask=16'hbbbb;
defparam un4_0_0_6_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un4_0_0_7_ (
	.combout(un4_0_0[7]),
	.dataa(wbm_adr_internal_2),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_0_7_.lut_mask=16'hbbbb;
defparam un4_0_0_7_.sum_lutc_input="datac";
// @65:367
  cycloneii_lcell_comb wbm_cyc_o_cZ (
	.combout(wbm_cyc_o),
	.dataa(wbm_cyc_internal),
	.datab(neg_cyc_bool),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cyc_o_cZ.lut_mask=16'h2222;
defparam wbm_cyc_o_cZ.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_type_reg_offset_1_0_a2_1_ (
	.combout(un1_type_reg_offset_1_0_a2[1]),
	.dataa(type_reg_offset[0]),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_type_reg_offset_1_0_a2_1_.lut_mask=16'h2222;
defparam un1_type_reg_offset_1_0_a2_1_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_type_reg_offset_0_i_0_ (
	.combout(un1_type_reg_offset_0_i[0]),
	.dataa(type_reg_offset[1]),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_type_reg_offset_0_i_0_.lut_mask=16'hdddd;
defparam un1_type_reg_offset_0_i_0_.sum_lutc_input="datac";
// @65:420
  cycloneii_lcell_comb wbm_cur_st_ns_0_i_o2_0_4_ (
	.combout(wbm_cur_st_ns_0_i_o2_0[4]),
	.dataa(ram_ready),
	.datab(wbm_cur_st_i[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cur_st_ns_0_i_o2_0_4_.lut_mask=16'hdddd;
defparam wbm_cur_st_ns_0_i_o2_0_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dat_1st_bool_i_RNO_0 (
	.combout(dat_1st_bool_0_0_g2),
	.dataa(wbm_cur_st[3]),
	.datab(wbm_cur_st_4),
	.datac(ic_wbm_stall_i_i_a4_0_a2_0),
	.datad(VCC)
);
defparam dat_1st_bool_i_RNO_0.lut_mask=16'he4e4;
defparam dat_1st_bool_i_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_i_RNIHTSB_5_ (
	.combout(wbm_tga_o_0_0_9__g0_0),
	.dataa(wbm_cur_st_i[5]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cur_st_i_RNIHTSB_5_.lut_mask=16'hdddd;
defparam wbm_cur_st_i_RNIHTSB_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb neg_cyc_bool_RNO_0 (
	.combout(neg_cyc_bool_0_0_g0_i_o4_i),
	.dataa(wbm_cur_st_rep1_0),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam neg_cyc_bool_RNO_0.lut_mask=16'h1111;
defparam neg_cyc_bool_RNO_0.sum_lutc_input="datac";
// @65:384
  cycloneii_lcell_comb wbm_dat_o_0_0_ (
	.combout(wbm_dat_o_0_0),
	.dataa(ram_1st_data[0]),
	.datab(dat_1st_bool_i),
	.datac(data_out[0]),
	.datad(VCC)
);
defparam wbm_dat_o_0_0_.lut_mask=16'he2e2;
defparam wbm_dat_o_0_0_.sum_lutc_input="datac";
// @65:384
  cycloneii_lcell_comb wbm_dat_o_0_1_ (
	.combout(wbm_dat_o_0_1),
	.dataa(ram_1st_data[1]),
	.datab(dat_1st_bool_i),
	.datac(data_out[1]),
	.datad(VCC)
);
defparam wbm_dat_o_0_1_.lut_mask=16'he2e2;
defparam wbm_dat_o_0_1_.sum_lutc_input="datac";
// @65:384
  cycloneii_lcell_comb wbm_dat_o_0_2_ (
	.combout(wbm_dat_o_0_2),
	.dataa(ram_1st_data[2]),
	.datab(dat_1st_bool_i),
	.datac(data_out[2]),
	.datad(VCC)
);
defparam wbm_dat_o_0_2_.lut_mask=16'he2e2;
defparam wbm_dat_o_0_2_.sum_lutc_input="datac";
// @65:384
  cycloneii_lcell_comb wbm_dat_o_0_3_ (
	.combout(wbm_dat_o_0_3),
	.dataa(ram_1st_data[3]),
	.datab(dat_1st_bool_i),
	.datac(data_out[3]),
	.datad(VCC)
);
defparam wbm_dat_o_0_3_.lut_mask=16'he2e2;
defparam wbm_dat_o_0_3_.sum_lutc_input="datac";
// @65:384
  cycloneii_lcell_comb wbm_dat_o_0_4_ (
	.combout(wbm_dat_o_0_4),
	.dataa(ram_1st_data[4]),
	.datab(dat_1st_bool_i),
	.datac(data_out[4]),
	.datad(VCC)
);
defparam wbm_dat_o_0_4_.lut_mask=16'he2e2;
defparam wbm_dat_o_0_4_.sum_lutc_input="datac";
// @65:384
  cycloneii_lcell_comb wbm_dat_o_0_5_ (
	.combout(wbm_dat_o_0_5),
	.dataa(ram_1st_data[5]),
	.datab(dat_1st_bool_i),
	.datac(data_out[5]),
	.datad(VCC)
);
defparam wbm_dat_o_0_5_.lut_mask=16'he2e2;
defparam wbm_dat_o_0_5_.sum_lutc_input="datac";
// @65:384
  cycloneii_lcell_comb wbm_dat_o_0_6_ (
	.combout(wbm_dat_o_0_6),
	.dataa(ram_1st_data[6]),
	.datab(dat_1st_bool_i),
	.datac(data_out[6]),
	.datad(VCC)
);
defparam wbm_dat_o_0_6_.lut_mask=16'he2e2;
defparam wbm_dat_o_0_6_.sum_lutc_input="datac";
// @65:384
  cycloneii_lcell_comb wbm_dat_o_0_7_ (
	.combout(wbm_dat_o_0_7),
	.dataa(ram_1st_data[7]),
	.datab(dat_1st_bool_i),
	.datac(data_out[7]),
	.datad(VCC)
);
defparam wbm_dat_o_0_7_.lut_mask=16'he2e2;
defparam wbm_dat_o_0_7_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un4_0_i_8_ (
	.combout(un4_0_i[8]),
	.dataa(wbm_adr_internal_1),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_i_8_.lut_mask=16'h7777;
defparam un4_0_i_8_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un4_0_0_9_ (
	.combout(un4_0_0[9]),
	.dataa(wbm_adr_internal_0),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_0_9_.lut_mask=16'hbbbb;
defparam un4_0_0_9_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_v_1_0_a2_3_ (
	.combout(un2_wbm_ack_i_1_v_1_0_a2[3]),
	.dataa(ack_i_cnt[4]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_v_1_0_a2_3_.lut_mask=16'h2222;
defparam un2_wbm_ack_i_1_v_1_0_a2_3_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_v_1_0_a2_2_ (
	.combout(un2_wbm_ack_i_1_v_1_0_a2[2]),
	.dataa(ack_i_cnt[3]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_v_1_0_a2_2_.lut_mask=16'h2222;
defparam un2_wbm_ack_i_1_v_1_0_a2_2_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_v_1_0_a2_1_ (
	.combout(un2_wbm_ack_i_1_v_1_0_a2[1]),
	.dataa(ack_i_cnt[2]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_v_1_0_a2_1_.lut_mask=16'h2222;
defparam un2_wbm_ack_i_1_v_1_0_a2_1_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_v_1_0_a2_0_ (
	.combout(un2_wbm_ack_i_1_v_1_0_a2[0]),
	.dataa(ack_i_cnt[1]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_v_1_0_a2_0_.lut_mask=16'h2222;
defparam un2_wbm_ack_i_1_v_1_0_a2_0_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un5_ack_i_cnt_1_i_a2_10_ (
	.combout(un5_ack_i_cnt_1_i_a2[10]),
	.dataa(ack_i_cnt[0]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un5_ack_i_cnt_1_i_a2_10_.lut_mask=16'h1111;
defparam un5_ack_i_cnt_1_i_a2_10_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_1_ (
	.combout(un2_wbm_ack_i_1[1]),
	.dataa(len_reg[9]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_1_.lut_mask=16'hbbbb;
defparam un2_wbm_ack_i_1_1_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_2_ (
	.combout(un2_wbm_ack_i_1[2]),
	.dataa(len_reg[8]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_2_.lut_mask=16'hbbbb;
defparam un2_wbm_ack_i_1_2_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_3_ (
	.combout(un2_wbm_ack_i_1[3]),
	.dataa(len_reg[7]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_3_.lut_mask=16'hbbbb;
defparam un2_wbm_ack_i_1_3_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_4_ (
	.combout(un2_wbm_ack_i_1[4]),
	.dataa(len_reg[6]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_4_.lut_mask=16'hbbbb;
defparam un2_wbm_ack_i_1_4_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_5_ (
	.combout(un2_wbm_ack_i_1[5]),
	.dataa(len_reg[5]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_5_.lut_mask=16'hbbbb;
defparam un2_wbm_ack_i_1_5_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_6_ (
	.combout(un2_wbm_ack_i_1[6]),
	.dataa(len_reg[4]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_6_.lut_mask=16'hbbbb;
defparam un2_wbm_ack_i_1_6_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_7_ (
	.combout(un2_wbm_ack_i_1[7]),
	.dataa(len_reg[3]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_7_.lut_mask=16'hbbbb;
defparam un2_wbm_ack_i_1_7_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_8_ (
	.combout(un2_wbm_ack_i_1[8]),
	.dataa(len_reg[2]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_8_.lut_mask=16'hbbbb;
defparam un2_wbm_ack_i_1_8_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_9_ (
	.combout(un2_wbm_ack_i_1[9]),
	.dataa(len_reg[1]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_9_.lut_mask=16'hbbbb;
defparam un2_wbm_ack_i_1_9_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_10_ (
	.combout(un2_wbm_ack_i_1[10]),
	.dataa(len_reg[0]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_10_.lut_mask=16'hbbbb;
defparam un2_wbm_ack_i_1_10_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_1_ (
	.combout(un2_wbm_ack_i_0[1]),
	.dataa(len_reg[9]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_0_1_.lut_mask=16'h8888;
defparam un2_wbm_ack_i_0_1_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_2_ (
	.combout(un2_wbm_ack_i_0[2]),
	.dataa(len_reg[8]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_0_2_.lut_mask=16'h8888;
defparam un2_wbm_ack_i_0_2_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_3_ (
	.combout(un2_wbm_ack_i_0[3]),
	.dataa(len_reg[7]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_0_3_.lut_mask=16'h8888;
defparam un2_wbm_ack_i_0_3_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_4_ (
	.combout(un2_wbm_ack_i_0[4]),
	.dataa(len_reg[6]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_0_4_.lut_mask=16'h8888;
defparam un2_wbm_ack_i_0_4_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_5_ (
	.combout(un2_wbm_ack_i_0[5]),
	.dataa(len_reg[5]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_0_5_.lut_mask=16'h8888;
defparam un2_wbm_ack_i_0_5_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_6_ (
	.combout(un2_wbm_ack_i_0[6]),
	.dataa(len_reg[4]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_0_6_.lut_mask=16'h8888;
defparam un2_wbm_ack_i_0_6_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_7_ (
	.combout(un2_wbm_ack_i_0[7]),
	.dataa(len_reg[3]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_0_7_.lut_mask=16'h8888;
defparam un2_wbm_ack_i_0_7_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_8_ (
	.combout(un2_wbm_ack_i_0[8]),
	.dataa(len_reg[2]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_0_8_.lut_mask=16'h8888;
defparam un2_wbm_ack_i_0_8_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_0_9_ (
	.combout(un2_wbm_ack_i_0[9]),
	.dataa(len_reg[1]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_0_9_.lut_mask=16'h8888;
defparam un2_wbm_ack_i_0_9_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_v_1_9_ (
	.combout(un2_wbm_ack_i_1_v_1[9]),
	.dataa(ack_i_cnt[10]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_v_1_9_.lut_mask=16'h2222;
defparam un2_wbm_ack_i_1_v_1_9_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_v_1_8_ (
	.combout(un2_wbm_ack_i_1_v_1[8]),
	.dataa(ack_i_cnt[9]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_v_1_8_.lut_mask=16'h2222;
defparam un2_wbm_ack_i_1_v_1_8_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_v_1_7_ (
	.combout(un2_wbm_ack_i_1_v_1[7]),
	.dataa(ack_i_cnt[8]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_v_1_7_.lut_mask=16'h2222;
defparam un2_wbm_ack_i_1_v_1_7_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_v_1_6_ (
	.combout(un2_wbm_ack_i_1_v_1[6]),
	.dataa(ack_i_cnt[7]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_v_1_6_.lut_mask=16'h2222;
defparam un2_wbm_ack_i_1_v_1_6_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_v_1_5_ (
	.combout(un2_wbm_ack_i_1_v_1[5]),
	.dataa(ack_i_cnt[6]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_v_1_5_.lut_mask=16'h2222;
defparam un2_wbm_ack_i_1_v_1_5_.sum_lutc_input="datac";
// @65:605
  cycloneii_lcell_comb un2_wbm_ack_i_1_v_1_4_ (
	.combout(un2_wbm_ack_i_1_v_1[4]),
	.dataa(ack_i_cnt[5]),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_wbm_ack_i_1_v_1_4_.lut_mask=16'h2222;
defparam un2_wbm_ack_i_1_v_1_4_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb wbm_fsm_proc_ram_addr_out_4_9_ (
	.combout(ram_addr_out_4[9]),
	.dataa(wbm_cur_st_i[5]),
	.datab(un1_wbm_cur_st_22_combout[10]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_addr_out_4_9_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_addr_out_4_9_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb wbm_fsm_proc_ram_addr_out_4_8_ (
	.combout(ram_addr_out_4[8]),
	.dataa(wbm_cur_st_i[5]),
	.datab(un1_wbm_cur_st_22_combout[9]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_addr_out_4_8_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_addr_out_4_8_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb wbm_fsm_proc_ram_addr_out_4_7_ (
	.combout(ram_addr_out_4[7]),
	.dataa(wbm_cur_st_i[5]),
	.datab(un1_wbm_cur_st_22_combout[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_addr_out_4_7_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_addr_out_4_7_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb wbm_fsm_proc_ram_addr_out_4_6_ (
	.combout(ram_addr_out_4[6]),
	.dataa(wbm_cur_st_i[5]),
	.datab(un1_wbm_cur_st_22_combout[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_addr_out_4_6_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_addr_out_4_6_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb wbm_fsm_proc_ram_addr_out_4_5_ (
	.combout(ram_addr_out_4[5]),
	.dataa(wbm_cur_st_i[5]),
	.datab(un1_wbm_cur_st_22_combout[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_addr_out_4_5_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_addr_out_4_5_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb wbm_fsm_proc_ram_addr_out_4_4_ (
	.combout(ram_addr_out_4[4]),
	.dataa(wbm_cur_st_i[5]),
	.datab(un1_wbm_cur_st_22_combout[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_addr_out_4_4_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_addr_out_4_4_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb wbm_fsm_proc_ram_addr_out_4_3_ (
	.combout(ram_addr_out_4[3]),
	.dataa(wbm_cur_st_i[5]),
	.datab(un1_wbm_cur_st_22_combout[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_addr_out_4_3_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_addr_out_4_3_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb wbm_fsm_proc_ram_addr_out_4_2_ (
	.combout(ram_addr_out_4[2]),
	.dataa(wbm_cur_st_i[5]),
	.datab(un1_wbm_cur_st_22_combout[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_addr_out_4_2_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_addr_out_4_2_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb wbm_fsm_proc_ram_addr_out_4_1_ (
	.combout(ram_addr_out_4[1]),
	.dataa(wbm_cur_st_i[5]),
	.datab(un1_wbm_cur_st_22_combout[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_addr_out_4_1_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_addr_out_4_1_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb wbm_fsm_proc_ram_addr_out_4_0_ (
	.combout(ram_addr_out_4[0]),
	.dataa(wbm_cur_st_i[5]),
	.datab(un1_wbm_cur_st_22_combout[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_fsm_proc_ram_addr_out_4_0_.lut_mask=16'h8888;
defparam wbm_fsm_proc_ram_addr_out_4_0_.sum_lutc_input="datac";
// @65:420
  cycloneii_lcell_comb wbm_cur_st_ns_0_i_a2_0_0_4_ (
	.combout(wbm_cur_st_ns_0_i_a2_0_0[4]),
	.dataa(type_reg_offset[1]),
	.datab(type_reg_offset[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cur_st_ns_0_i_a2_0_0_4_.lut_mask=16'h8888;
defparam wbm_cur_st_ns_0_i_a2_0_0_4_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_wbm_cur_st_19_i_a2_0_cZ (
	.combout(un1_wbm_cur_st_19_i_a2_0),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(wbm_cur_st_4),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wbm_cur_st_19_i_a2_0_cZ.lut_mask=16'h1111;
defparam un1_wbm_cur_st_19_i_a2_0_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_0_6_ (
	.combout(ack_i_cnt_5_0_6__g0_xx),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_add6),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_0_6_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_0_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_6_ (
	.combout(ack_i_cnt_5_0_6__g0_yy),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_0_add6),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_6_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_0_5_ (
	.combout(ack_i_cnt_5_0_5__g0_xx),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_add5),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_0_5_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_0_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_5_ (
	.combout(ack_i_cnt_5_0_5__g0_yy),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_0_add5),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_5_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_0_4_ (
	.combout(ack_i_cnt_5_0_4__g0_xx),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_0_4_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_0_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_4_ (
	.combout(ack_i_cnt_5_0_4__g0_yy),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_0_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_4_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_0_10_ (
	.combout(ack_i_cnt_5_0_10__g0_xx),
	.dataa(wbm_cur_st_rep1_0),
	.datab(un2_wbm_ack_i_add10),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_0_10_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_0_10_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_10_ (
	.combout(ack_i_cnt_5_0_10__g0_yy),
	.dataa(wbm_cur_st_rep1_0),
	.datab(un2_wbm_ack_i_0_add10),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_10_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_10_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_0_9_ (
	.combout(ack_i_cnt_5_0_9__g0_xx),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_add9),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_0_9_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_0_9_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_9_ (
	.combout(ack_i_cnt_5_0_9__g0_yy),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_0_add9),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_9_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_9_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_0_8_ (
	.combout(ack_i_cnt_5_0_8__g0_xx),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_add8),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_0_8_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_0_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_8_ (
	.combout(ack_i_cnt_5_0_8__g0_yy),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_0_add8),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_8_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_0_7_ (
	.combout(ack_i_cnt_5_0_7__g0_xx),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_add7),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_0_7_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_0_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_7_ (
	.combout(ack_i_cnt_5_0_7__g0_yy),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_0_add7),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_i_cnt_RNO_7_.lut_mask=16'h4444;
defparam ack_i_cnt_RNO_7_.sum_lutc_input="datac";
// @65:610
  cycloneii_lcell_comb neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_2_cZ (
	.combout(neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_2),
	.dataa(ack_i_cnt[10]),
	.datab(ack_i_cnt[8]),
	.datac(VCC),
	.datad(VCC)
);
defparam neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_2_cZ.lut_mask=16'h1111;
defparam neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_0_4_ (
	.combout(wbm_cur_st_tr3_0_a2_4_g0_0),
	.dataa(wbm_cur_st_0),
	.datab(type_reg_offset[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cur_st_RNO_0_4_.lut_mask=16'h8888;
defparam wbm_cur_st_RNO_0_4_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_wbm_cur_st_19_i_a1_0_cZ (
	.combout(un1_wbm_cur_st_19_i_a1_0),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(wbs_gnt_rep1_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wbm_cur_st_19_i_a1_0_cZ.lut_mask=16'h8888;
defparam un1_wbm_cur_st_19_i_a1_0_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sbit_err_status_RNO (
	.combout(sbit_err_status_2_0_g0),
	.dataa(stop_bit_err),
	.datab(sbit_err_status),
	.datac(mp_done),
	.datad(VCC)
);
defparam sbit_err_status_RNO.lut_mask=16'h0e0e;
defparam sbit_err_status_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb crc_err_status_RNO (
	.combout(crc_err_status_2_0_g0),
	.dataa(crc_err_i),
	.datab(crc_err_status),
	.datac(mp_done),
	.datad(VCC)
);
defparam crc_err_status_RNO.lut_mask=16'h0e0e;
defparam crc_err_status_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb eof_err_status_RNO (
	.combout(eof_err_status_2_0_g0),
	.dataa(eof_err),
	.datab(eof_err_status),
	.datac(mp_done),
	.datad(VCC)
);
defparam eof_err_status_RNO.lut_mask=16'h0e0e;
defparam eof_err_status_RNO.sum_lutc_input="datac";
// @65:522
  cycloneii_lcell_comb un1_wbm_cur_st_18_1_SUM_0_i_o2_0_ (
	.combout(SUM_0_i_o2[0]),
	.dataa(wbm_cur_st_rep1_0),
	.datab(wbm_cur_st_i[5]),
	.datac(ic_wbm_stall_i_i_a4_0_a2_0),
	.datad(VCC)
);
defparam un1_wbm_cur_st_18_1_SUM_0_i_o2_0_.lut_mask=16'h4e4e;
defparam un1_wbm_cur_st_18_1_SUM_0_i_o2_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_stb_internal_RNO (
	.combout(wbm_stb_internal_0_0_g2),
	.dataa(wbm_cur_st_rep1_0),
	.datab(wbm_cur_st_4),
	.datac(ic_wbm_stall_i_i_a4_0_a2_0),
	.datad(VCC)
);
defparam wbm_stb_internal_RNO.lut_mask=16'hcece;
defparam wbm_stb_internal_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_aout_val_RNO (
	.combout(ram_aout_val_0_0_g0_i_o4_i),
	.dataa(wbm_cur_st_0),
	.datab(wbm_cur_st[2]),
	.datac(wbm_cur_st_rep1_0),
	.datad(VCC)
);
defparam ram_aout_val_RNO.lut_mask=16'h0101;
defparam ram_aout_val_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_3_ (
	.combout(ack_i_cnt_5_0_3__g0),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_add3),
	.datac(un2_wbm_ack_i_0_add3),
	.datad(un1_wbm_ack_i)
);
defparam ack_i_cnt_RNO_3_.lut_mask=16'h5044;
defparam ack_i_cnt_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_2_ (
	.combout(ack_i_cnt_5_0_2__g0),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_add2),
	.datac(un2_wbm_ack_i_0_add2),
	.datad(un1_wbm_ack_i)
);
defparam ack_i_cnt_RNO_2_.lut_mask=16'h5044;
defparam ack_i_cnt_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_1_ (
	.combout(ack_i_cnt_5_0_1__g0),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_add1),
	.datac(un2_wbm_ack_i_0_add1),
	.datad(un1_wbm_ack_i)
);
defparam ack_i_cnt_RNO_1_.lut_mask=16'h5044;
defparam ack_i_cnt_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_i_cnt_RNO_0_ (
	.combout(ack_i_cnt_5_0_0__g0),
	.dataa(wbm_cur_st_1),
	.datab(un2_wbm_ack_i_add0),
	.datac(un2_wbm_ack_i_0_add0),
	.datad(un1_wbm_ack_i)
);
defparam ack_i_cnt_RNO_0_.lut_mask=16'hfaee;
defparam ack_i_cnt_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb err_i_status_RNO (
	.combout(err_i_status_2_0_g2),
	.dataa(wbs_err_o),
	.datab(err_i_status),
	.datac(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.datad(VCC)
);
defparam err_i_status_RNO.lut_mask=16'hecec;
defparam err_i_status_RNO.sum_lutc_input="datac";
// @65:420
  cycloneii_lcell_comb wbm_cur_st_tr3_0_a2_1_cZ (
	.combout(wbm_cur_st_tr3_0_a2_1),
	.dataa(ack_i_cnt[6]),
	.datab(ack_i_cnt[7]),
	.datac(err_i_status),
	.datad(VCC)
);
defparam wbm_cur_st_tr3_0_a2_1_cZ.lut_mask=16'h0101;
defparam wbm_cur_st_tr3_0_a2_1_cZ.sum_lutc_input="datac";
// @67:1060
  cycloneii_lcell_comb wbm_cur_st_rep1_RNI2MHE_0_1_ (
	.combout(wbm_stall_i_s1_i),
	.dataa(wbm_cur_st_rep1_0),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(ic_wbm_stall_i_i_a4_0_a2_0),
	.datad(VCC)
);
defparam wbm_cur_st_rep1_RNI2MHE_0_1_.lut_mask=16'h0e0e;
defparam wbm_cur_st_rep1_RNI2MHE_0_1_.sum_lutc_input="datac";
// @67:1060
  cycloneii_lcell_comb wbm_cur_st_rep1_RNI2MHE_1_ (
	.combout(wbm_stall_i_s0_i),
	.dataa(wbm_cur_st_rep1_0),
	.datab(un1_type_reg_offset_0_i_o2[0]),
	.datac(ic_wbm_stall_i_i_a4_0_a2_0),
	.datad(VCC)
);
defparam wbm_cur_st_rep1_RNI2MHE_1_.lut_mask=16'h1f1f;
defparam wbm_cur_st_rep1_RNI2MHE_1_.sum_lutc_input="datac";
// @65:420
  cycloneii_lcell_comb wbm_cur_st_ns_0_0_a2_0_ (
	.combout(wbm_cur_st_ns_0_0_a2[0]),
	.dataa(wbm_cur_st_0),
	.datab(wbm_cur_st[2]),
	.datac(err_i_status),
	.datad(VCC)
);
defparam wbm_cur_st_ns_0_0_a2_0_.lut_mask=16'he0e0;
defparam wbm_cur_st_ns_0_0_a2_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_ready_RNO (
	.combout(un5_mp_done_0_g0),
	.dataa(eof_err_status),
	.datab(sbit_err_status),
	.datac(crc_err_status),
	.datad(mp_done)
);
defparam ram_ready_RNO.lut_mask=16'h0100;
defparam ram_ready_RNO.sum_lutc_input="datac";
// @65:610
  cycloneii_lcell_comb neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_4_cZ (
	.combout(neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_4),
	.dataa(ack_i_cnt[2]),
	.datab(ack_i_cnt[3]),
	.datac(ack_i_cnt[1]),
	.datad(ack_i_cnt[4])
);
defparam neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_4_cZ.lut_mask=16'h0001;
defparam neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_4_cZ.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_ram_aout_val_1_sqmuxa_0_a2_1_5_cZ (
	.combout(un1_ram_aout_val_1_sqmuxa_0_a2_1_5),
	.dataa(ram_bytes_left[8]),
	.datab(ram_bytes_left[9]),
	.datac(ram_bytes_left[6]),
	.datad(ram_bytes_left[7])
);
defparam un1_ram_aout_val_1_sqmuxa_0_a2_1_5_cZ.lut_mask=16'h0001;
defparam un1_ram_aout_val_1_sqmuxa_0_a2_1_5_cZ.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_ram_aout_val_1_sqmuxa_0_a2_1_6_cZ (
	.combout(un1_ram_aout_val_1_sqmuxa_0_a2_1_6),
	.dataa(ram_bytes_left[0]),
	.datab(ram_bytes_left[1]),
	.datac(ram_bytes_left[4]),
	.datad(ram_bytes_left[5])
);
defparam un1_ram_aout_val_1_sqmuxa_0_a2_1_6_cZ.lut_mask=16'h0001;
defparam un1_ram_aout_val_1_sqmuxa_0_a2_1_6_cZ.sum_lutc_input="datac";
// @65:522
  cycloneii_lcell_comb un1_wbm_cur_st_18_1_SUM_0_i_x2_0_ (
	.combout(SUM_0_i_x2[0]),
	.dataa(type_reg_offset[0]),
	.datab(SUM_0_i_o2[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wbm_cur_st_18_1_SUM_0_i_x2_0_.lut_mask=16'h9999;
defparam un1_wbm_cur_st_18_1_SUM_0_i_x2_0_.sum_lutc_input="datac";
// @65:610
  cycloneii_lcell_comb neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_cZ (
	.combout(neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0),
	.dataa(ack_i_cnt[5]),
	.datab(ack_i_cnt[9]),
	.datac(neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_2),
	.datad(neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_4)
);
defparam neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_cZ.lut_mask=16'h1000;
defparam neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0_cZ.sum_lutc_input="datac";
// @65:420
  cycloneii_lcell_comb wbm_cur_st_tr3_0_a2_0_cZ (
	.combout(wbm_cur_st_tr3_0_a2_0),
	.dataa(ack_i_cnt[0]),
	.datab(neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cur_st_tr3_0_a2_0_cZ.lut_mask=16'h4444;
defparam wbm_cur_st_tr3_0_a2_0_cZ.sum_lutc_input="datac";
// @65:522
  cycloneii_lcell_comb un1_wbm_cur_st_18_1_SUM_0_i_x2_1_ (
	.combout(SUM_0_i_x2[1]),
	.dataa(type_reg_offset[0]),
	.datab(type_reg_offset[1]),
	.datac(SUM_0_i_o2[0]),
	.datad(VCC)
);
defparam un1_wbm_cur_st_18_1_SUM_0_i_x2_1_.lut_mask=16'hc6c6;
defparam un1_wbm_cur_st_18_1_SUM_0_i_x2_1_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_ram_aout_val_1_sqmuxa_0_a2_1_cZ (
	.combout(un1_ram_aout_val_1_sqmuxa_0_a2_1),
	.dataa(ram_bytes_left[2]),
	.datab(ram_bytes_left[3]),
	.datac(un1_ram_aout_val_1_sqmuxa_0_a2_1_5),
	.datad(un1_ram_aout_val_1_sqmuxa_0_a2_1_6)
);
defparam un1_ram_aout_val_1_sqmuxa_0_a2_1_cZ.lut_mask=16'h1000;
defparam un1_ram_aout_val_1_sqmuxa_0_a2_1_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_0_5_ (
	.combout(wbm_adr_internal_7_iv_0_5__g0_0),
	.dataa(addr_reg[5]),
	.datab(wbm_cur_st_4),
	.datac(un5_0_add5),
	.datad(wbm_stall_i_s0_i)
);
defparam wbm_adr_internal_RNO_0_5_.lut_mask=16'h88f8;
defparam wbm_adr_internal_RNO_0_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_0_8_ (
	.combout(wbm_adr_internal_7_iv_0_8__g0_0),
	.dataa(addr_reg[8]),
	.datab(wbm_cur_st_4),
	.datac(un5_0_add8),
	.datad(wbm_stall_i_s0_i)
);
defparam wbm_adr_internal_RNO_0_8_.lut_mask=16'h88f8;
defparam wbm_adr_internal_RNO_0_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_0_7_ (
	.combout(wbm_adr_internal_7_iv_0_7__g0_0),
	.dataa(addr_reg[7]),
	.datab(wbm_cur_st_4),
	.datac(un5_0_add7),
	.datad(wbm_stall_i_s0_i)
);
defparam wbm_adr_internal_RNO_0_7_.lut_mask=16'h88f8;
defparam wbm_adr_internal_RNO_0_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_0_4_ (
	.combout(wbm_adr_internal_7_iv_0_4__g0_0),
	.dataa(addr_reg[4]),
	.datab(wbm_cur_st_4),
	.datac(un5_0_add4),
	.datad(wbm_stall_i_s0_i)
);
defparam wbm_adr_internal_RNO_0_4_.lut_mask=16'h88f8;
defparam wbm_adr_internal_RNO_0_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_0_2_ (
	.combout(wbm_adr_internal_7_iv_0_2__g0_0),
	.dataa(addr_reg[2]),
	.datab(wbm_cur_st_4),
	.datac(un5_0_add2),
	.datad(wbm_stall_i_s0_i)
);
defparam wbm_adr_internal_RNO_0_2_.lut_mask=16'h88f8;
defparam wbm_adr_internal_RNO_0_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_0_3_ (
	.combout(wbm_adr_internal_7_iv_0_3__g0_0),
	.dataa(addr_reg[3]),
	.datab(wbm_cur_st_4),
	.datac(un5_0_add3),
	.datad(wbm_stall_i_s0_i)
);
defparam wbm_adr_internal_RNO_0_3_.lut_mask=16'h88f8;
defparam wbm_adr_internal_RNO_0_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_0_6_ (
	.combout(wbm_adr_internal_7_iv_0_6__g0_0),
	.dataa(addr_reg[6]),
	.datab(wbm_cur_st_4),
	.datac(un5_0_add6),
	.datad(wbm_stall_i_s0_i)
);
defparam wbm_adr_internal_RNO_0_6_.lut_mask=16'h88f8;
defparam wbm_adr_internal_RNO_0_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_0_0_ (
	.combout(wbm_adr_internal_7_iv_0_0__g0_0),
	.dataa(addr_reg[0]),
	.datab(wbm_cur_st_4),
	.datac(un5_0_add0),
	.datad(wbm_stall_i_s0_i)
);
defparam wbm_adr_internal_RNO_0_0_.lut_mask=16'h88f8;
defparam wbm_adr_internal_RNO_0_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_0_9_ (
	.combout(wbm_adr_internal_7_iv_0_9__g0_0),
	.dataa(addr_reg[9]),
	.datab(wbm_cur_st_4),
	.datac(un5_0_add9),
	.datad(wbm_stall_i_s0_i)
);
defparam wbm_adr_internal_RNO_0_9_.lut_mask=16'h88f8;
defparam wbm_adr_internal_RNO_0_9_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_0_1_ (
	.combout(wbm_adr_internal_7_iv_0_1__g0_0),
	.dataa(addr_reg[1]),
	.datab(wbm_cur_st_4),
	.datac(un5_0_add1),
	.datad(wbm_stall_i_s0_i)
);
defparam wbm_adr_internal_RNO_0_1_.lut_mask=16'h88f8;
defparam wbm_adr_internal_RNO_0_1_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_type_reg_offset_0_i_m2_1_ (
	.combout(un1_type_reg_offset_0_i_m2[1]),
	.dataa(type_reg_offset[0]),
	.datab(wbm_cur_st[2]),
	.datac(wbm_cur_st[3]),
	.datad(un1_ram_aout_val_1_sqmuxa_0_a2_1)
);
defparam un1_type_reg_offset_0_i_m2_1_.lut_mask=16'hfd0d;
defparam un1_type_reg_offset_0_i_m2_1_.sum_lutc_input="datac";
// @65:420
  cycloneii_lcell_comb wbm_cur_st_ns_0_i_a2_0_1_4_ (
	.combout(wbm_cur_st_ns_0_i_a2_0_1[4]),
	.dataa(ack_i_cnt[0]),
	.datab(wbm_cur_st_tr3_0_a2_1),
	.datac(neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0),
	.datad(VCC)
);
defparam wbm_cur_st_ns_0_i_a2_0_1_4_.lut_mask=16'h4040;
defparam wbm_cur_st_ns_0_i_a2_0_1_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_ram_aout_val_1_sqmuxa_0_a2_1_RNIS2BJ (
	.combout(wbm_cur_st_ns_i_a3_i_0_3__g1),
	.dataa(wbm_cur_st[3]),
	.datab(un1_ram_aout_val_1_sqmuxa_0_a2_1),
	.datac(ic_wbm_stall_i_i_a4_0_a2_0),
	.datad(VCC)
);
defparam un1_ram_aout_val_1_sqmuxa_0_a2_1_RNIS2BJ.lut_mask=16'h8080;
defparam un1_ram_aout_val_1_sqmuxa_0_a2_1_RNIS2BJ.sum_lutc_input="datac";
// @65:609
  cycloneii_lcell_comb ack_i_cnt_proc_un3_wbm_ack_ilt10 (
	.combout(un3_wbm_ack_ilt10),
	.dataa(ack_i_cnt[6]),
	.datab(ack_i_cnt[7]),
	.datac(ack_i_cnt[0]),
	.datad(neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0)
);
defparam ack_i_cnt_proc_un3_wbm_ack_ilt10.lut_mask=16'hfeff;
defparam ack_i_cnt_proc_un3_wbm_ack_ilt10.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_4_ (
	.combout(wbm_cur_st_tr3_0_a2_4_g0),
	.dataa(type_reg_offset[0]),
	.datab(wbm_cur_st_tr3_0_a2_1),
	.datac(wbm_cur_st_tr3_0_a2_4_g0_0),
	.datad(wbm_cur_st_tr3_0_a2_0)
);
defparam wbm_cur_st_RNO_4_.lut_mask=16'h8000;
defparam wbm_cur_st_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_0_ (
	.combout(wbm_adr_internal_7_iv_0_0__g0),
	.dataa(un5_1_add0),
	.datab(wbm_stall_i_s1_i),
	.datac(wbm_adr_internal_7_iv_0_0__g0_0),
	.datad(VCC)
);
defparam wbm_adr_internal_RNO_0_.lut_mask=16'hf8f8;
defparam wbm_adr_internal_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_1_ (
	.combout(wbm_adr_internal_7_iv_0_1__g0),
	.dataa(un5_1_add1),
	.datab(wbm_stall_i_s1_i),
	.datac(wbm_adr_internal_7_iv_0_1__g0_0),
	.datad(VCC)
);
defparam wbm_adr_internal_RNO_1_.lut_mask=16'hf8f8;
defparam wbm_adr_internal_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_2_ (
	.combout(wbm_adr_internal_7_iv_0_2__g0),
	.dataa(un5_1_add2),
	.datab(wbm_stall_i_s1_i),
	.datac(wbm_adr_internal_7_iv_0_2__g0_0),
	.datad(VCC)
);
defparam wbm_adr_internal_RNO_2_.lut_mask=16'hf8f8;
defparam wbm_adr_internal_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_3_ (
	.combout(wbm_adr_internal_7_iv_0_3__g0),
	.dataa(un5_1_add3),
	.datab(wbm_stall_i_s1_i),
	.datac(wbm_adr_internal_7_iv_0_3__g0_0),
	.datad(VCC)
);
defparam wbm_adr_internal_RNO_3_.lut_mask=16'hf8f8;
defparam wbm_adr_internal_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_4_ (
	.combout(wbm_adr_internal_7_iv_0_4__g0),
	.dataa(un5_1_add4),
	.datab(wbm_stall_i_s1_i),
	.datac(wbm_adr_internal_7_iv_0_4__g0_0),
	.datad(VCC)
);
defparam wbm_adr_internal_RNO_4_.lut_mask=16'hf8f8;
defparam wbm_adr_internal_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_5_ (
	.combout(wbm_adr_internal_7_iv_0_5__g0),
	.dataa(un5_1_add5),
	.datab(wbm_stall_i_s1_i),
	.datac(wbm_adr_internal_7_iv_0_5__g0_0),
	.datad(VCC)
);
defparam wbm_adr_internal_RNO_5_.lut_mask=16'hf8f8;
defparam wbm_adr_internal_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_6_ (
	.combout(wbm_adr_internal_7_iv_0_6__g0),
	.dataa(un5_1_add6),
	.datab(wbm_stall_i_s1_i),
	.datac(wbm_adr_internal_7_iv_0_6__g0_0),
	.datad(VCC)
);
defparam wbm_adr_internal_RNO_6_.lut_mask=16'hf8f8;
defparam wbm_adr_internal_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_7_ (
	.combout(wbm_adr_internal_7_iv_0_7__g0),
	.dataa(un5_1_add7),
	.datab(wbm_stall_i_s1_i),
	.datac(wbm_adr_internal_7_iv_0_7__g0_0),
	.datad(VCC)
);
defparam wbm_adr_internal_RNO_7_.lut_mask=16'hf8f8;
defparam wbm_adr_internal_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_8_ (
	.combout(wbm_adr_internal_7_iv_0_8__g0),
	.dataa(un5_1_add8),
	.datab(wbm_stall_i_s1_i),
	.datac(wbm_adr_internal_7_iv_0_8__g0_0),
	.datad(VCC)
);
defparam wbm_adr_internal_RNO_8_.lut_mask=16'hf8f8;
defparam wbm_adr_internal_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_adr_internal_RNO_9_ (
	.combout(wbm_adr_internal_7_iv_0_9__g0),
	.dataa(un5_1_add9),
	.datab(wbm_stall_i_s1_i),
	.datac(wbm_adr_internal_7_iv_0_9__g0_0),
	.datad(VCC)
);
defparam wbm_adr_internal_RNO_9_.lut_mask=16'hf8f8;
defparam wbm_adr_internal_RNO_9_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_i_RNO_0_5_ (
	.combout(wbm_cur_st_ns_0_0_0_0__g2),
	.dataa(ack_i_cnt[6]),
	.datab(ack_i_cnt[7]),
	.datac(wbm_cur_st[2]),
	.datad(wbm_cur_st_tr3_0_a2_0)
);
defparam wbm_cur_st_i_RNO_0_5_.lut_mask=16'h1000;
defparam wbm_cur_st_i_RNO_0_5_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_ram_aout_val_1_sqmuxa_0_cZ (
	.combout(un1_ram_aout_val_1_sqmuxa_0),
	.dataa(ram_ready),
	.datab(wbm_cur_st_i[5]),
	.datac(wbm_cur_st_ns_i_a3_i_0_3__g1),
	.datad(VCC)
);
defparam un1_ram_aout_val_1_sqmuxa_0_cZ.lut_mask=16'h0e0e;
defparam un1_ram_aout_val_1_sqmuxa_0_cZ.sum_lutc_input="datac";
// @65:420
  cycloneii_lcell_comb wbm_cur_st_tr12_1_0_a2_cZ (
	.combout(wbm_cur_st_tr12_1_0_a2),
	.dataa(ack_i_cnt[6]),
	.datab(ack_i_cnt[7]),
	.datac(err_i_status),
	.datad(wbm_cur_st_tr3_0_a2_0)
);
defparam wbm_cur_st_tr12_1_0_a2_cZ.lut_mask=16'h0e0f;
defparam wbm_cur_st_tr12_1_0_a2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_ram_aout_val_1_sqmuxa_0_a2_1_RNIGQAQ (
	.combout(ram_bytes_left_0_0_9__g2),
	.dataa(wbm_cur_st[3]),
	.datab(wbm_cur_st_i[5]),
	.datac(un1_ram_aout_val_1_sqmuxa_0_a2_1),
	.datad(ic_wbm_stall_i_i_a4_0_a2_0)
);
defparam un1_ram_aout_val_1_sqmuxa_0_a2_1_RNIGQAQ.lut_mask=16'h3b33;
defparam un1_ram_aout_val_1_sqmuxa_0_a2_1_RNIGQAQ.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_wbm_cur_st_19_i_2_cZ (
	.combout(un1_wbm_cur_st_19_i_2),
	.dataa(wbm_cur_st[3]),
	.datab(wbm_cur_st_4),
	.datac(wbm_gnt_0_0_i_0_a3_0),
	.datad(un1_ram_aout_val_1_sqmuxa_0_a2_1)
);
defparam un1_wbm_cur_st_19_i_2_cZ.lut_mask=16'h3313;
defparam un1_wbm_cur_st_19_i_2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_ns_0_i_a2_0_0_RNI041C_4_ (
	.combout(N_58_i_0_g0_tz),
	.dataa(wbm_cur_st_0),
	.datab(wbm_cur_st_tr3_0_a2_1),
	.datac(wbm_cur_st_ns_0_i_a2_0_0[4]),
	.datad(wbm_cur_st_tr3_0_a2_0)
);
defparam wbm_cur_st_ns_0_i_a2_0_0_RNI041C_4_.lut_mask=16'h0800;
defparam wbm_cur_st_ns_0_i_a2_0_0_RNI041C_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_i_RNO_5_ (
	.combout(wbm_cur_st_ns_0_0_0_0__g0),
	.dataa(ram_ready),
	.datab(wbm_cur_st_i[5]),
	.datac(wbm_cur_st_ns_0_0_a2[0]),
	.datad(wbm_cur_st_ns_0_0_0_0__g2)
);
defparam wbm_cur_st_i_RNO_5_.lut_mask=16'h000e;
defparam wbm_cur_st_i_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_stb_internal_RNO_0 (
	.combout(wbm_stb_internal_0_0_g0_i_o4),
	.dataa(wbm_cur_st[2]),
	.datab(wbm_cur_st[3]),
	.datac(un1_ram_aout_val_1_sqmuxa_0_a2_1),
	.datad(ic_wbm_stall_i_i_a4_0_a2_0)
);
defparam wbm_stb_internal_RNO_0.lut_mask=16'hf311;
defparam wbm_stb_internal_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb neg_cyc_bool_RNO_1 (
	.combout(neg_cyc_bool_0_0_g2_2),
	.dataa(ack_i_cnt[0]),
	.datab(ack_i_cnt[6]),
	.datac(ack_i_cnt[7]),
	.datad(neg_cyc_bool_0_sqmuxa_m2_e_1_a2_0)
);
defparam neg_cyc_bool_RNO_1.lut_mask=16'h0200;
defparam neg_cyc_bool_RNO_1.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_type_reg_offset_0_i_o2_0_ (
	.combout(un1_type_reg_offset_0_i_o2[0]),
	.dataa(wbm_cur_st[2]),
	.datab(wbm_cur_st[3]),
	.datac(wbm_cur_st_0),
	.datad(wbm_cur_st_ns_0_i_a2_0_1[4])
);
defparam un1_type_reg_offset_0_i_o2_0_.lut_mask=16'heefe;
defparam un1_type_reg_offset_0_i_o2_0_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb wbm_cyc_internal_RNO (
	.combout(un2_ack_i_cnt_m),
	.dataa(wbm_cur_st_0),
	.datab(wbm_cur_st[2]),
	.datac(wbm_cur_st_tr12_1_0_a2),
	.datad(VCC)
);
defparam wbm_cyc_internal_RNO.lut_mask=16'hf1f1;
defparam wbm_cyc_internal_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_3_ (
	.combout(N_692_i_0_g0),
	.dataa(wbm_cur_st[3]),
	.datab(wbm_cur_st_4),
	.datac(un1_ram_aout_val_1_sqmuxa_0_a2_1),
	.datad(ic_wbm_stall_i_i_a4_0_a2_0)
);
defparam wbm_cur_st_RNO_3_.lut_mask=16'hceee;
defparam wbm_cur_st_RNO_3_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_wbm_cur_st_19_i_0_0_cZ (
	.combout(un1_wbm_cur_st_19_i_0_0),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(wbm_cur_st_4),
	.datac(un1_wbm_cur_st_19_i_2),
	.datad(wbs_reg_cyc_i_o2)
);
defparam un1_wbm_cur_st_19_i_0_0_cZ.lut_mask=16'hf1f0;
defparam un1_wbm_cur_st_19_i_0_0_cZ.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_type_reg_offset_0_i_1_ (
	.combout(un1_type_reg_offset_0_i[1]),
	.dataa(wbm_cur_st_0),
	.datab(wbm_cur_st[3]),
	.datac(wbm_cur_st_ns_0_i_a2_0_1[4]),
	.datad(un1_type_reg_offset_0_i_m2[1])
);
defparam un1_type_reg_offset_0_i_1_.lut_mask=16'hff02;
defparam un1_type_reg_offset_0_i_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_0_ (
	.combout(wbm_cur_st_ns_0_0_0_5__g0_0),
	.dataa(wbm_cur_st_0),
	.datab(wbm_cur_st_rep1_0),
	.datac(wbm_cur_st_tr12_1_0_a2),
	.datad(ic_wbm_stall_i_i_a4_0_a2_0)
);
defparam wbm_cur_st_RNO_0_.lut_mask=16'heca0;
defparam wbm_cur_st_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_2_ (
	.combout(wbm_cur_st_ns_i_a3_i_0_3__g0_0),
	.dataa(err_i_status),
	.datab(wbm_cur_st[2]),
	.datac(un3_wbm_ack_ilt10),
	.datad(wbm_cur_st_ns_i_a3_i_0_3__g1)
);
defparam wbm_cur_st_RNO_2_.lut_mask=16'hff40;
defparam wbm_cur_st_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_ns_0_i_o2_0_RNIHNMR_4_ (
	.combout(N_58_i_0_g0),
	.dataa(wbm_cur_st_1),
	.datab(wbm_cur_st_ns_0_i_o2_0[4]),
	.datac(N_58_i_0_g0_tz),
	.datad(ic_wbm_stall_i_i_a4_0_a2_0)
);
defparam wbm_cur_st_ns_0_i_o2_0_RNIHNMR_4_.lut_mask=16'hf3fb;
defparam wbm_cur_st_ns_0_i_o2_0_RNIHNMR_4_.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_wbm_cur_st_19_i_0_2_cZ (
	.combout(un1_wbm_cur_st_19_i_0_2),
	.dataa(un1_wbm_cur_st_19_i_a2_0),
	.datab(wbs_reg_cyc_i_o2_0),
	.datac(un1_wbm_cur_st_19_i_0_0),
	.datad(wr_wbs_reg_cyc_2)
);
defparam un1_wbm_cur_st_19_i_0_2_cZ.lut_mask=16'hfff8;
defparam un1_wbm_cur_st_19_i_0_2_cZ.sum_lutc_input="datac";
// @65:432
  cycloneii_lcell_comb un1_wbm_cur_st_19_i_0_cZ (
	.combout(un1_wbm_cur_st_19_i_0),
	.dataa(wbm_cur_st_4),
	.datab(un1_wbm_cur_st_19_i_a1_0),
	.datac(wbs_reg_cyc_i_o2_0_0),
	.datad(un1_wbm_cur_st_19_i_0_2)
);
defparam un1_wbm_cur_st_19_i_0_cZ.lut_mask=16'hff40;
defparam un1_wbm_cur_st_19_i_0_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb un1_wbm_cur_st_19_i_0_RNICO28 (
	.combout(ram_addr_outlde),
	.dataa(wbm_cur_st_i[5]),
	.datab(un1_wbm_cur_st_19_i_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wbm_cur_st_19_i_0_RNICO28.lut_mask=16'h7777;
defparam un1_wbm_cur_st_19_i_0_RNICO28.sum_lutc_input="datac";
// @65:609
  cycloneii_lcell_comb ack_i_cnt_proc_un1_wbm_ack_i (
	.combout(un1_wbm_ack_i),
	.dataa(cur_st_rep1_0),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(un3_wbm_ack_ilt10),
	.datad(ic_wbm_ack_i_11_u_i_m3_i_m3_0)
);
defparam ack_i_cnt_proc_un1_wbm_ack_i.lut_mask=16'h8000;
defparam ack_i_cnt_proc_un1_wbm_ack_i.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb neg_cyc_bool_RNO (
	.combout(neg_cyc_bool_0_0_g2),
	.dataa(cur_st_rep1_0),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(neg_cyc_bool_0_0_g2_2),
	.datad(ic_wbm_ack_i_11_u_i_m3_i_m3_0)
);
defparam neg_cyc_bool_RNO.lut_mask=16'h8000;
defparam neg_cyc_bool_RNO.sum_lutc_input="datac";
//@65:420
// @65:270
  uart_rx uart_rx_c (
	.dout_0(dout[0]),
	.dout_1(dout[1]),
	.dout_2(dout[2]),
	.dout_3(dout[3]),
	.dout_4(dout[4]),
	.dout_5(dout[5]),
	.dout_6(dout[6]),
	.dout_7(dout[7]),
	.uart_serial_in_c(uart_serial_in_c),
	.valid(valid),
	.stop_bit_err(stop_bit_err),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @65:289
  mp_dec mp_dec1 (
	.checksum_i_4(checksum_i[4]),
	.checksum_i_5(checksum_i[5]),
	.checksum_i_6(checksum_i[6]),
	.checksum_i_7(checksum_i[7]),
	.checksum_i_0(checksum_i[0]),
	.checksum_i_1(checksum_i[1]),
	.checksum_i_2(checksum_i[2]),
	.checksum_i_3(checksum_i[3]),
	.wbm_cur_st_0(wbm_cur_st_4),
	.un2_wbm_ack_i_0_0(un2_wbm_ack_i_0[10]),
	.data_crc_0(data_crc[0]),
	.data_crc_1(data_crc[1]),
	.data_crc_2(data_crc[2]),
	.data_crc_3(data_crc[3]),
	.data_crc_4(data_crc[4]),
	.data_crc_5(data_crc[5]),
	.data_crc_6(data_crc[6]),
	.data_crc_7(data_crc[7]),
	.dout_0_0(dout[0]),
	.dout_0_1(dout[1]),
	.dout_0_2(dout[2]),
	.dout_0_3(dout[3]),
	.dout_0_4(dout[4]),
	.dout_0_5(dout[5]),
	.dout_0_6(dout[6]),
	.dout_0_7(dout[7]),
	.dout_0(dout_0[0]),
	.dout_1(dout_0[1]),
	.dout_2(dout_0[2]),
	.dout_3(dout_0[3]),
	.dout_4(dout_0[4]),
	.dout_5(dout_0[5]),
	.dout_6(dout_0[6]),
	.dout_7(dout_0[7]),
	.type_reg_0(type_reg_0),
	.type_reg_1(type_reg_1),
	.type_reg_2(type_reg_2),
	.type_reg_3(type_reg_3),
	.type_reg_4(type_reg_4),
	.type_reg_5(type_reg_5),
	.type_reg_6(type_reg_6),
	.type_reg_7(type_reg_7),
	.addr_reg_0(addr_reg[0]),
	.addr_reg_1(addr_reg[1]),
	.addr_reg_2(addr_reg[2]),
	.addr_reg_3(addr_reg[3]),
	.addr_reg_4(addr_reg[4]),
	.addr_reg_5(addr_reg[5]),
	.addr_reg_6(addr_reg[6]),
	.addr_reg_7(addr_reg[7]),
	.addr_reg_8(addr_reg[8]),
	.addr_reg_9(addr_reg[9]),
	.len_reg_0(len_reg[0]),
	.len_reg_1(len_reg[1]),
	.len_reg_2(len_reg[2]),
	.len_reg_3(len_reg[3]),
	.len_reg_4(len_reg[4]),
	.len_reg_5(len_reg[5]),
	.len_reg_6(len_reg[6]),
	.len_reg_7(len_reg[7]),
	.len_reg_8(len_reg[8]),
	.len_reg_9(len_reg[9]),
	.write_addr_0(write_addr[0]),
	.write_addr_1(write_addr[1]),
	.write_addr_2(write_addr[2]),
	.write_addr_3(write_addr[3]),
	.write_addr_4(write_addr[4]),
	.write_addr_5(write_addr[5]),
	.write_addr_6(write_addr[6]),
	.write_addr_7(write_addr[7]),
	.write_addr_8(write_addr[8]),
	.write_addr_9(write_addr[9]),
	.checksum_valid(checksum_valid),
	.mp_done(mp_done),
	.write_en(write_en),
	.reset_crc_i(reset_crc_i),
	.req_crc(req_crc),
	.data_crc_val(data_crc_val),
	.eof_err(eof_err),
	.crc_err_i(crc_err_i),
	.valid(valid),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @65:328
  ram_simple ram_inst1 (
	.ram_addr_out_4_8(ram_addr_out_4[8]),
	.ram_addr_out_4_9(ram_addr_out_4[9]),
	.ram_addr_out_4_7(ram_addr_out_4[7]),
	.ram_addr_out_4_6(ram_addr_out_4[6]),
	.ram_addr_out_4_5(ram_addr_out_4[5]),
	.ram_addr_out_4_4(ram_addr_out_4[4]),
	.ram_addr_out_4_3(ram_addr_out_4[3]),
	.ram_addr_out_4_2(ram_addr_out_4[2]),
	.ram_addr_out_4_1(ram_addr_out_4[1]),
	.ram_addr_out_4_0(ram_addr_out_4[0]),
	.un1_wbm_cur_st_22_combout_0(un1_wbm_cur_st_22_combout[9]),
	.wbm_cur_st_i_0(wbm_cur_st_i[5]),
	.write_addr_9(write_addr[9]),
	.write_addr_7(write_addr[7]),
	.write_addr_6(write_addr[6]),
	.write_addr_1(write_addr[1]),
	.write_addr_0(write_addr[0]),
	.write_addr_3(write_addr[3]),
	.write_addr_2(write_addr[2]),
	.write_addr_8(write_addr[8]),
	.write_addr_4(write_addr[4]),
	.write_addr_5(write_addr[5]),
	.data_out_0(data_out[0]),
	.data_out_1(data_out[1]),
	.data_out_2(data_out[2]),
	.data_out_3(data_out[3]),
	.data_out_4(data_out[4]),
	.data_out_5(data_out[5]),
	.data_out_6(data_out[6]),
	.data_out_7(data_out[7]),
	.dout_0(dout_0[0]),
	.dout_1(dout_0[1]),
	.dout_2(dout_0[2]),
	.dout_3(dout_0[3]),
	.dout_4(dout_0[4]),
	.dout_5(dout_0[5]),
	.dout_6(dout_0[6]),
	.dout_7(dout_0[7]),
	.write_en(write_en),
	.ram_aout_val(ram_aout_val),
	.restart_i_i(restart_i_i),
	.clk_100(clk_100)
);
// @65:345
  checksum_calc checksum_inst_dec (
	.data_crc_7(data_crc[7]),
	.data_crc_6(data_crc[6]),
	.data_crc_5(data_crc[5]),
	.data_crc_4(data_crc[4]),
	.data_crc_3(data_crc[3]),
	.data_crc_2(data_crc[2]),
	.data_crc_1(data_crc[1]),
	.data_crc_0(data_crc[0]),
	.checksum_i_0(checksum_i[0]),
	.checksum_i_1(checksum_i[1]),
	.checksum_i_2(checksum_i[2]),
	.checksum_i_3(checksum_i[3]),
	.checksum_i_4(checksum_i[4]),
	.checksum_i_5(checksum_i[5]),
	.checksum_i_6(checksum_i[6]),
	.checksum_i_7(checksum_i[7]),
	.reset_crc_i(reset_crc_i),
	.req_crc(req_crc),
	.checksum_valid(checksum_valid),
	.data_crc_val(data_crc_val),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  wbm_cur_st_i_i[5] = ~ wbm_cur_st_i[5];
  assign  un1_wbm_ack_i_i = ~ un1_wbm_ack_i;
endmodule /* rx_path */

// VQM4.1+ 
module uart_tx (
  dout_0,
  dout_1,
  dout_2,
  dout_3,
  dout_4,
  dout_5,
  dout_6,
  dout_7,
  un4_iempty,
  dout_valid,
  dout_i_RNIVB63,
  fifo_rd_en,
  sync_rst_out,
  clk_100
)
;
input dout_0 ;
input dout_1 ;
input dout_2 ;
input dout_3 ;
input dout_4 ;
input dout_5 ;
input dout_6 ;
input dout_7 ;
input un4_iempty ;
input dout_valid ;
output dout_i_RNIVB63 ;
output fifo_rd_en ;
input sync_rst_out ;
input clk_100 ;
wire dout_0 ;
wire dout_1 ;
wire dout_2 ;
wire dout_3 ;
wire dout_4 ;
wire dout_5 ;
wire dout_6 ;
wire dout_7 ;
wire un4_iempty ;
wire dout_valid ;
wire dout_i_RNIVB63 ;
wire fifo_rd_en ;
wire sync_rst_out ;
wire clk_100 ;
wire [3:0] pos_cnt;
wire [10:1] sr;
wire [1:0] cur_st;
wire [9:1] sample_cnt;
wire [0:0] sample_cnt_i;
wire [0:0] sr_i;
wire [32:25] un5_sample_cnt_cout;
wire [31:23] un5_sample_cnt_combout;
wire [0:0] cur_st_i;
wire pos_cnt_lm0_x ;
wire pos_cnt_0_0_3__g2 ;
wire pos_cnt_lm1_x ;
wire pos_cnt_lm2_x ;
wire pos_cnt_lm3_x ;
wire sr_0_0_10__g0 ;
wire result_0 ;
wire sr_0_0_9__g0_i_o4 ;
wire N_15_i_0_g0 ;
wire N_229_i_0_g0 ;
wire sample_cnt_4_0_9__g0_0 ;
wire un4_cur_st ;
wire sample_cnt_4_0_8__g0_0 ;
wire sample_cnt_4_0_7__g0_0 ;
wire sample_cnt_4_0_6__g0_0 ;
wire sample_cnt_4_0_5__g0_0 ;
wire sample_cnt_4_0_4__g0_0 ;
wire sample_cnt_4_0_3__g0_0 ;
wire sample_cnt_4_0_2__g0_0 ;
wire sample_cnt_4_0_1__g0_0 ;
wire N_22_i_0_g0_0 ;
wire sr_1_0_0__g2 ;
wire uart_clk ;
wire N_5_i_0_g0 ;
wire fifo_rd_en_0_sqmuxa_0_a2_0_a3_0_g0 ;
wire dout_i ;
wire pos_cnt_c0_combout_0 ;
wire pos_cnt_c0_cout_0 ;
wire pos_cnt_c1_combout_0 ;
wire pos_cnt_c1_cout_0 ;
wire pos_cnt_c2_combout_0 ;
wire pos_cnt_c2_cout_0 ;
wire pos_cnt_c3_combout_0 ;
wire un1_cur_st_i_1_0_o3 ;
wire un1_sr22_1_0_0_a2_0 ;
wire un1_cur_st_i_1_0_a2_2 ;
wire result_0_4 ;
wire result_0_5 ;
wire un4_cur_st_5 ;
wire un4_cur_st_6 ;
wire N_82 ;
wire N_81 ;
wire N_80 ;
wire VCC ;
wire GND ;
wire sync_rst_out_i ;
wire un4_cur_st_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
  cycloneii_lcell_ff pos_cnt_0_ (
	.regout(pos_cnt[0]),
	.datain(pos_cnt_lm0_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(pos_cnt_0_0_3__g2)
);
  cycloneii_lcell_ff pos_cnt_1_ (
	.regout(pos_cnt[1]),
	.datain(pos_cnt_lm1_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(pos_cnt_0_0_3__g2)
);
  cycloneii_lcell_ff pos_cnt_2_ (
	.regout(pos_cnt[2]),
	.datain(pos_cnt_lm2_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(pos_cnt_0_0_3__g2)
);
  cycloneii_lcell_ff pos_cnt_3_ (
	.regout(pos_cnt[3]),
	.datain(pos_cnt_lm3_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(pos_cnt_0_0_3__g2)
);
  cycloneii_lcell_ff sr_10_ (
	.regout(sr[10]),
	.datain(sr_0_0_10__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff sr_9_ (
	.regout(sr[9]),
	.datain(result_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i[0]),
	.sdata(sr[10]),
	.ena(sr_0_0_9__g0_i_o4)
);
  cycloneii_lcell_ff sr_8_ (
	.regout(sr[8]),
	.datain(dout_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i[0]),
	.sdata(sr[9]),
	.ena(sr_0_0_9__g0_i_o4)
);
  cycloneii_lcell_ff sr_7_ (
	.regout(sr[7]),
	.datain(dout_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i[0]),
	.sdata(sr[8]),
	.ena(sr_0_0_9__g0_i_o4)
);
  cycloneii_lcell_ff sr_6_ (
	.regout(sr[6]),
	.datain(dout_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i[0]),
	.sdata(sr[7]),
	.ena(sr_0_0_9__g0_i_o4)
);
  cycloneii_lcell_ff sr_5_ (
	.regout(sr[5]),
	.datain(dout_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i[0]),
	.sdata(sr[6]),
	.ena(sr_0_0_9__g0_i_o4)
);
  cycloneii_lcell_ff sr_4_ (
	.regout(sr[4]),
	.datain(dout_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i[0]),
	.sdata(sr[5]),
	.ena(sr_0_0_9__g0_i_o4)
);
  cycloneii_lcell_ff sr_3_ (
	.regout(sr[3]),
	.datain(dout_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i[0]),
	.sdata(sr[4]),
	.ena(sr_0_0_9__g0_i_o4)
);
  cycloneii_lcell_ff sr_2_ (
	.regout(sr[2]),
	.datain(dout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i[0]),
	.sdata(sr[3]),
	.ena(sr_0_0_9__g0_i_o4)
);
  cycloneii_lcell_ff sr_1_ (
	.regout(sr[1]),
	.datain(dout_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i[0]),
	.sdata(sr[2]),
	.ena(sr_0_0_9__g0_i_o4)
);
// @52:111
  cycloneii_lcell_ff cur_st_1_ (
	.regout(cur_st[1]),
	.datain(N_15_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:111
  cycloneii_lcell_ff cur_st_0_ (
	.regout(cur_st[0]),
	.datain(N_229_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:88
  cycloneii_lcell_ff sample_cnt_9_ (
	.regout(sample_cnt[9]),
	.datain(sample_cnt_4_0_9__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un4_cur_st_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:88
  cycloneii_lcell_ff sample_cnt_8_ (
	.regout(sample_cnt[8]),
	.datain(sample_cnt_4_0_8__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un4_cur_st_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:88
  cycloneii_lcell_ff sample_cnt_7_ (
	.regout(sample_cnt[7]),
	.datain(sample_cnt_4_0_7__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un4_cur_st_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:88
  cycloneii_lcell_ff sample_cnt_6_ (
	.regout(sample_cnt[6]),
	.datain(sample_cnt_4_0_6__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un4_cur_st_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:88
  cycloneii_lcell_ff sample_cnt_5_ (
	.regout(sample_cnt[5]),
	.datain(sample_cnt_4_0_5__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un4_cur_st_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:88
  cycloneii_lcell_ff sample_cnt_4_ (
	.regout(sample_cnt[4]),
	.datain(sample_cnt_4_0_4__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un4_cur_st_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:88
  cycloneii_lcell_ff sample_cnt_3_ (
	.regout(sample_cnt[3]),
	.datain(sample_cnt_4_0_3__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un4_cur_st_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:88
  cycloneii_lcell_ff sample_cnt_2_ (
	.regout(sample_cnt[2]),
	.datain(sample_cnt_4_0_2__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un4_cur_st_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:88
  cycloneii_lcell_ff sample_cnt_1_ (
	.regout(sample_cnt[1]),
	.datain(sample_cnt_4_0_1__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un4_cur_st_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:88
  cycloneii_lcell_ff sample_cnt_i_0_ (
	.regout(sample_cnt_i[0]),
	.datain(N_22_i_0_g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un4_cur_st_i),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:176
  cycloneii_lcell_ff sr_i_0_ (
	.regout(sr_i[0]),
	.datain(sr_1_0_0__g2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(sr_0_0_9__g0_i_o4)
);
// @52:88
  cycloneii_lcell_ff uart_clk_Z (
	.regout(uart_clk),
	.datain(N_5_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:111
  cycloneii_lcell_ff fifo_rd_en_Z (
	.regout(fifo_rd_en),
	.datain(fifo_rd_en_0_sqmuxa_0_a2_0_a3_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @52:176
  cycloneii_lcell_ff dout_i_Z (
	.regout(dout_i),
	.datain(sr_i[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  dout_i_RNIVB63 = ~ dout_i;
// @52:111
  cycloneii_lcell_comb pos_cnt_c0 (
	.combout(pos_cnt_c0_combout_0),
	.cout(pos_cnt_c0_cout_0),
	.dataa(pos_cnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam pos_cnt_c0.lut_mask=16'h6688;
defparam pos_cnt_c0.sum_lutc_input="cin";
// @52:111
  cycloneii_lcell_comb pos_cnt_c1 (
	.combout(pos_cnt_c1_combout_0),
	.cout(pos_cnt_c1_cout_0),
	.dataa(pos_cnt[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(pos_cnt_c0_cout_0)
);
defparam pos_cnt_c1.lut_mask=16'h5aa0;
defparam pos_cnt_c1.sum_lutc_input="cin";
// @52:111
  cycloneii_lcell_comb pos_cnt_c2 (
	.combout(pos_cnt_c2_combout_0),
	.cout(pos_cnt_c2_cout_0),
	.dataa(pos_cnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(pos_cnt_c1_cout_0)
);
defparam pos_cnt_c2.lut_mask=16'h5aa0;
defparam pos_cnt_c2.sum_lutc_input="cin";
// @52:111
  cycloneii_lcell_comb pos_cnt_c3 (
	.combout(pos_cnt_c3_combout_0),
	.dataa(pos_cnt[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(pos_cnt_c2_cout_0)
);
defparam pos_cnt_c3.lut_mask=16'h5a5a;
defparam pos_cnt_c3.sum_lutc_input="cin";
// @52:99
  cycloneii_lcell_comb un5_sample_cnt_32_ (
	.cout(un5_sample_cnt_cout[32]),
	.dataa(sample_cnt[1]),
	.datab(sample_cnt_i[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un5_sample_cnt_32_.lut_mask=16'h0022;
defparam un5_sample_cnt_32_.sum_lutc_input="cin";
// @52:99
  cycloneii_lcell_comb un5_sample_cnt_31_ (
	.combout(un5_sample_cnt_combout[31]),
	.cout(un5_sample_cnt_cout[31]),
	.dataa(sample_cnt[1]),
	.datab(sample_cnt_i[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un5_sample_cnt_31_.lut_mask=16'h9922;
defparam un5_sample_cnt_31_.sum_lutc_input="cin";
// @52:99
  cycloneii_lcell_comb un5_sample_cnt_30_ (
	.combout(un5_sample_cnt_combout[30]),
	.cout(un5_sample_cnt_cout[30]),
	.dataa(sample_cnt[2]),
	.datab(sample_cnt[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sample_cnt_cout[32])
);
defparam un5_sample_cnt_30_.lut_mask=16'h5a80;
defparam un5_sample_cnt_30_.sum_lutc_input="cin";
// @52:99
  cycloneii_lcell_comb un5_sample_cnt_29_ (
	.combout(un5_sample_cnt_combout[29]),
	.cout(un5_sample_cnt_cout[29]),
	.dataa(sample_cnt[2]),
	.datab(sample_cnt[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sample_cnt_cout[31])
);
defparam un5_sample_cnt_29_.lut_mask=16'h6c80;
defparam un5_sample_cnt_29_.sum_lutc_input="cin";
// @52:99
  cycloneii_lcell_comb un5_sample_cnt_28_ (
	.combout(un5_sample_cnt_combout[28]),
	.cout(un5_sample_cnt_cout[28]),
	.dataa(sample_cnt[4]),
	.datab(sample_cnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sample_cnt_cout[30])
);
defparam un5_sample_cnt_28_.lut_mask=16'h5a80;
defparam un5_sample_cnt_28_.sum_lutc_input="cin";
// @52:99
  cycloneii_lcell_comb un5_sample_cnt_27_ (
	.combout(un5_sample_cnt_combout[27]),
	.cout(un5_sample_cnt_cout[27]),
	.dataa(sample_cnt[4]),
	.datab(sample_cnt[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sample_cnt_cout[29])
);
defparam un5_sample_cnt_27_.lut_mask=16'h6c80;
defparam un5_sample_cnt_27_.sum_lutc_input="cin";
// @52:99
  cycloneii_lcell_comb un5_sample_cnt_26_ (
	.combout(un5_sample_cnt_combout[26]),
	.cout(un5_sample_cnt_cout[26]),
	.dataa(sample_cnt[6]),
	.datab(sample_cnt[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sample_cnt_cout[28])
);
defparam un5_sample_cnt_26_.lut_mask=16'h5a80;
defparam un5_sample_cnt_26_.sum_lutc_input="cin";
// @52:99
  cycloneii_lcell_comb un5_sample_cnt_25_ (
	.combout(un5_sample_cnt_combout[25]),
	.cout(un5_sample_cnt_cout[25]),
	.dataa(sample_cnt[6]),
	.datab(sample_cnt[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sample_cnt_cout[27])
);
defparam un5_sample_cnt_25_.lut_mask=16'h6c80;
defparam un5_sample_cnt_25_.sum_lutc_input="cin";
// @52:99
  cycloneii_lcell_comb un5_sample_cnt_24_ (
	.combout(un5_sample_cnt_combout[24]),
	.dataa(sample_cnt[8]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sample_cnt_cout[26])
);
defparam un5_sample_cnt_24_.lut_mask=16'h5a5a;
defparam un5_sample_cnt_24_.sum_lutc_input="cin";
// @52:99
  cycloneii_lcell_comb un5_sample_cnt_23_ (
	.combout(un5_sample_cnt_combout[23]),
	.dataa(sample_cnt[8]),
	.datab(sample_cnt[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un5_sample_cnt_cout[25])
);
defparam un5_sample_cnt_23_.lut_mask=16'h6c6c;
defparam un5_sample_cnt_23_.sum_lutc_input="cin";
// @66:529
  cycloneii_lcell_comb pos_cnt_RNO_3_ (
	.combout(pos_cnt_lm3_x),
	.dataa(un1_cur_st_i_1_0_o3),
	.datab(pos_cnt_c3_combout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam pos_cnt_RNO_3_.lut_mask=16'h4444;
defparam pos_cnt_RNO_3_.sum_lutc_input="datac";
// @66:529
  cycloneii_lcell_comb pos_cnt_RNO_2_ (
	.combout(pos_cnt_lm2_x),
	.dataa(un1_cur_st_i_1_0_o3),
	.datab(pos_cnt_c2_combout_0),
	.datac(VCC),
	.datad(VCC)
);
defparam pos_cnt_RNO_2_.lut_mask=16'h4444;
defparam pos_cnt_RNO_2_.sum_lutc_input="datac";
// @66:529
  cycloneii_lcell_comb pos_cnt_RNO_1_ (
	.combout(pos_cnt_lm1_x),
	.dataa(pos_cnt_c1_combout_0),
	.datab(un1_cur_st_i_1_0_o3),
	.datac(VCC),
	.datad(VCC)
);
defparam pos_cnt_RNO_1_.lut_mask=16'h2222;
defparam pos_cnt_RNO_1_.sum_lutc_input="datac";
// @66:529
  cycloneii_lcell_comb pos_cnt_RNO_0_ (
	.combout(pos_cnt_lm0_x),
	.dataa(pos_cnt_c0_combout_0),
	.datab(un1_cur_st_i_1_0_o3),
	.datac(VCC),
	.datad(VCC)
);
defparam pos_cnt_RNO_0_.lut_mask=16'h2222;
defparam pos_cnt_RNO_0_.sum_lutc_input="datac";
// @52:181
  cycloneii_lcell_comb un1_sr22_1_0_0_a2_0_cZ (
	.combout(un1_sr22_1_0_0_a2_0),
	.dataa(cur_st[0]),
	.datab(dout_valid),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_sr22_1_0_0_a2_0_cZ.lut_mask=16'h8888;
defparam un1_sr22_1_0_0_a2_0_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb uart_clk_RNO (
	.combout(N_5_i_0_g0),
	.dataa(cur_st[1]),
	.datab(un4_cur_st),
	.datac(VCC),
	.datad(VCC)
);
defparam uart_clk_RNO.lut_mask=16'h2222;
defparam uart_clk_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sr_i_RNO_0_ (
	.combout(sr_1_0_0__g2),
	.dataa(sr[1]),
	.datab(cur_st[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sr_i_RNO_0_.lut_mask=16'hdddd;
defparam sr_i_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb uart_clk_RNI62GB (
	.combout(pos_cnt_0_0_3__g2),
	.dataa(uart_clk),
	.datab(cur_st[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam uart_clk_RNI62GB.lut_mask=16'hbbbb;
defparam uart_clk_RNI62GB.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sample_cnt_RNO_1_ (
	.combout(sample_cnt_4_0_1__g0_0),
	.dataa(cur_st[1]),
	.datab(un5_sample_cnt_combout[31]),
	.datac(VCC),
	.datad(VCC)
);
defparam sample_cnt_RNO_1_.lut_mask=16'h8888;
defparam sample_cnt_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sample_cnt_RNO_3_ (
	.combout(sample_cnt_4_0_3__g0_0),
	.dataa(cur_st[1]),
	.datab(un5_sample_cnt_combout[29]),
	.datac(VCC),
	.datad(VCC)
);
defparam sample_cnt_RNO_3_.lut_mask=16'h8888;
defparam sample_cnt_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sample_cnt_RNO_2_ (
	.combout(sample_cnt_4_0_2__g0_0),
	.dataa(cur_st[1]),
	.datab(un5_sample_cnt_combout[30]),
	.datac(VCC),
	.datad(VCC)
);
defparam sample_cnt_RNO_2_.lut_mask=16'h8888;
defparam sample_cnt_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sample_cnt_RNO_4_ (
	.combout(sample_cnt_4_0_4__g0_0),
	.dataa(cur_st[1]),
	.datab(un5_sample_cnt_combout[28]),
	.datac(VCC),
	.datad(VCC)
);
defparam sample_cnt_RNO_4_.lut_mask=16'h8888;
defparam sample_cnt_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sample_cnt_i_RNO_0_ (
	.combout(N_22_i_0_g0_0),
	.dataa(cur_st[1]),
	.datab(sample_cnt_i[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam sample_cnt_i_RNO_0_.lut_mask=16'h2222;
defparam sample_cnt_i_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sample_cnt_RNO_5_ (
	.combout(sample_cnt_4_0_5__g0_0),
	.dataa(cur_st[1]),
	.datab(un5_sample_cnt_combout[27]),
	.datac(VCC),
	.datad(VCC)
);
defparam sample_cnt_RNO_5_.lut_mask=16'h8888;
defparam sample_cnt_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sample_cnt_RNO_7_ (
	.combout(sample_cnt_4_0_7__g0_0),
	.dataa(cur_st[1]),
	.datab(un5_sample_cnt_combout[25]),
	.datac(VCC),
	.datad(VCC)
);
defparam sample_cnt_RNO_7_.lut_mask=16'h8888;
defparam sample_cnt_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sample_cnt_RNO_6_ (
	.combout(sample_cnt_4_0_6__g0_0),
	.dataa(cur_st[1]),
	.datab(un5_sample_cnt_combout[26]),
	.datac(VCC),
	.datad(VCC)
);
defparam sample_cnt_RNO_6_.lut_mask=16'h8888;
defparam sample_cnt_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sample_cnt_RNO_8_ (
	.combout(sample_cnt_4_0_8__g0_0),
	.dataa(cur_st[1]),
	.datab(un5_sample_cnt_combout[24]),
	.datac(VCC),
	.datad(VCC)
);
defparam sample_cnt_RNO_8_.lut_mask=16'h8888;
defparam sample_cnt_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sample_cnt_RNO_9_ (
	.combout(sample_cnt_4_0_9__g0_0),
	.dataa(cur_st[1]),
	.datab(un5_sample_cnt_combout[23]),
	.datac(VCC),
	.datad(VCC)
);
defparam sample_cnt_RNO_9_.lut_mask=16'h8888;
defparam sample_cnt_RNO_9_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb uart_clk_RNIA4IO (
	.combout(sr_0_0_9__g0_i_o4),
	.dataa(dout_valid),
	.datab(cur_st[0]),
	.datac(cur_st[1]),
	.datad(uart_clk)
);
defparam uart_clk_RNIA4IO.lut_mask=16'hf888;
defparam uart_clk_RNIA4IO.sum_lutc_input="datac";
// @66:529
  cycloneii_lcell_comb pos_cnt_RNINS2J_1_ (
	.combout(un1_cur_st_i_1_0_a2_2),
	.dataa(pos_cnt[2]),
	.datab(uart_clk),
	.datac(pos_cnt[1]),
	.datad(VCC)
);
defparam pos_cnt_RNINS2J_1_.lut_mask=16'h4040;
defparam pos_cnt_RNINS2J_1_.sum_lutc_input="datac";
// @51:88
  cycloneii_lcell_comb tx_proc_xnor_reduce_xor_reduce_result_0_4 (
	.combout(result_0_4),
	.dataa(dout_0),
	.datab(dout_1),
	.datac(dout_2),
	.datad(dout_3)
);
defparam tx_proc_xnor_reduce_xor_reduce_result_0_4.lut_mask=16'h6996;
defparam tx_proc_xnor_reduce_xor_reduce_result_0_4.sum_lutc_input="datac";
// @51:88
  cycloneii_lcell_comb tx_proc_xnor_reduce_xor_reduce_result_0_5 (
	.combout(result_0_5),
	.dataa(dout_4),
	.datab(dout_5),
	.datac(dout_6),
	.datad(dout_7)
);
defparam tx_proc_xnor_reduce_xor_reduce_result_0_5.lut_mask=16'h6996;
defparam tx_proc_xnor_reduce_xor_reduce_result_0_5.sum_lutc_input="datac";
// @52:94
  cycloneii_lcell_comb uart_clk_proc_un4_cur_st_5 (
	.combout(un4_cur_st_5),
	.dataa(sample_cnt[2]),
	.datab(sample_cnt[4]),
	.datac(sample_cnt[8]),
	.datad(sample_cnt[1])
);
defparam uart_clk_proc_un4_cur_st_5.lut_mask=16'h0020;
defparam uart_clk_proc_un4_cur_st_5.sum_lutc_input="datac";
// @51:88
  cycloneii_lcell_comb tx_proc_xnor_reduce_xor_reduce_result_0 (
	.combout(result_0),
	.dataa(result_0_5),
	.datab(result_0_4),
	.datac(VCC),
	.datad(VCC)
);
defparam tx_proc_xnor_reduce_xor_reduce_result_0.lut_mask=16'h9999;
defparam tx_proc_xnor_reduce_xor_reduce_result_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb sr_RNO_10_ (
	.combout(sr_0_0_10__g0),
	.dataa(cur_st[1]),
	.datab(uart_clk),
	.datac(sr[10]),
	.datad(un1_sr22_1_0_0_a2_0)
);
defparam sr_RNO_10_.lut_mask=16'hfff8;
defparam sr_RNO_10_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb fifo_rd_en_RNO (
	.combout(fifo_rd_en_0_sqmuxa_0_a2_0_a3_0_g0),
	.dataa(cur_st[0]),
	.datab(cur_st[1]),
	.datac(un4_iempty),
	.datad(VCC)
);
defparam fifo_rd_en_RNO.lut_mask=16'h0101;
defparam fifo_rd_en_RNO.sum_lutc_input="datac";
// @52:94
  cycloneii_lcell_comb uart_clk_proc_un4_cur_st_6 (
	.combout(un4_cur_st_6),
	.dataa(sample_cnt[3]),
	.datab(sample_cnt[7]),
	.datac(un4_cur_st_5),
	.datad(VCC)
);
defparam uart_clk_proc_un4_cur_st_6.lut_mask=16'h1010;
defparam uart_clk_proc_un4_cur_st_6.sum_lutc_input="datac";
// @66:529
  cycloneii_lcell_comb pos_cnt_RNI0CA71_0_ (
	.combout(un1_cur_st_i_1_0_o3),
	.dataa(pos_cnt[3]),
	.datab(pos_cnt[0]),
	.datac(cur_st[1]),
	.datad(un1_cur_st_i_1_0_a2_2)
);
defparam pos_cnt_RNI0CA71_0_.lut_mask=16'h2f0f;
defparam pos_cnt_RNI0CA71_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_0_ (
	.combout(N_229_i_0_g0),
	.dataa(dout_valid),
	.datab(cur_st[0]),
	.datac(cur_st[1]),
	.datad(un4_iempty)
);
defparam cur_st_RNO_0_.lut_mask=16'h0407;
defparam cur_st_RNO_0_.sum_lutc_input="datac";
// @52:94
  cycloneii_lcell_comb uart_clk_proc_un4_cur_st (
	.combout(un4_cur_st),
	.dataa(sample_cnt[5]),
	.datab(sample_cnt[6]),
	.datac(sample_cnt[9]),
	.datad(un4_cur_st_6)
);
defparam uart_clk_proc_un4_cur_st.lut_mask=16'h7fff;
defparam uart_clk_proc_un4_cur_st.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_1_ (
	.combout(N_15_i_0_g0),
	.dataa(dout_valid),
	.datab(cur_st[1]),
	.datac(cur_st[0]),
	.datad(un1_cur_st_i_1_0_o3)
);
defparam cur_st_RNO_1_.lut_mask=16'h202f;
defparam cur_st_RNO_1_.sum_lutc_input="datac";
//@52:111
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  un4_cur_st_i = ~ un4_cur_st;
  assign  cur_st_i[0] = ~ cur_st[0];
endmodule /* uart_tx */

// VQM4.1+ 
module mp_enc (
  data_out_1_7,
  data_out_1_3,
  data_out_1_0,
  data_out_1_1,
  data_out_1_2,
  data_out_1_4,
  data_out_1_5,
  data_out_1_6,
  ram_addr_i_0,
  ram_addr_i_1,
  ram_addr_i_2,
  ram_addr_i_3,
  ram_addr_i_4,
  ram_addr_i_5,
  ram_addr_i_6,
  ram_addr_i_7,
  ram_addr_i_8,
  ram_addr_i_9,
  data_crc_0,
  data_crc_1,
  data_crc_2,
  data_crc_3,
  data_crc_4,
  data_crc_5,
  data_crc_6,
  data_crc_7,
  reg_data_2_0,
  reg_data_2_1,
  reg_data_2_2,
  reg_data_2_3,
  reg_data_2_4,
  reg_data_2_5,
  reg_data_2_6,
  reg_data_2_7,
  reg_data_1_0,
  reg_data_1_1,
  reg_data_1_2,
  reg_data_1_3,
  reg_data_1_4,
  reg_data_1_5,
  reg_data_1_6,
  reg_data_1_7,
  checksum_i_0,
  checksum_i_1,
  checksum_i_2,
  checksum_i_3,
  checksum_i_4,
  checksum_i_5,
  checksum_i_6,
  checksum_i_7,
  reg_data_0_0,
  reg_data_0_1,
  reg_data_0_2,
  reg_data_0_3,
  reg_data_0_4,
  reg_data_0_5,
  reg_data_0_6,
  reg_data_0_7,
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  reg_data_4,
  reg_data_5,
  reg_data_6,
  reg_data_7,
  dout_0,
  dout_1,
  dout_2,
  dout_3,
  dout_4,
  dout_5,
  dout_6,
  dout_7,
  un2_ifull,
  end_wbm_rx,
  checksum_valid,
  dout_valid,
  reset_crc_i,
  data_crc_val,
  dout_valid_i,
  req_crc,
  read_addr_en,
  sync_rst_out,
  clk_100
)
;
input data_out_1_7 ;
input data_out_1_3 ;
input data_out_1_0 ;
input data_out_1_1 ;
input data_out_1_2 ;
input data_out_1_4 ;
input data_out_1_5 ;
input data_out_1_6 ;
output ram_addr_i_0 ;
output ram_addr_i_1 ;
output ram_addr_i_2 ;
output ram_addr_i_3 ;
output ram_addr_i_4 ;
output ram_addr_i_5 ;
output ram_addr_i_6 ;
output ram_addr_i_7 ;
output ram_addr_i_8 ;
output ram_addr_i_9 ;
output data_crc_0 ;
output data_crc_1 ;
output data_crc_2 ;
output data_crc_3 ;
output data_crc_4 ;
output data_crc_5 ;
output data_crc_6 ;
output data_crc_7 ;
input reg_data_2_0 ;
input reg_data_2_1 ;
input reg_data_2_2 ;
input reg_data_2_3 ;
input reg_data_2_4 ;
input reg_data_2_5 ;
input reg_data_2_6 ;
input reg_data_2_7 ;
input reg_data_1_0 ;
input reg_data_1_1 ;
input reg_data_1_2 ;
input reg_data_1_3 ;
input reg_data_1_4 ;
input reg_data_1_5 ;
input reg_data_1_6 ;
input reg_data_1_7 ;
input checksum_i_0 ;
input checksum_i_1 ;
input checksum_i_2 ;
input checksum_i_3 ;
input checksum_i_4 ;
input checksum_i_5 ;
input checksum_i_6 ;
input checksum_i_7 ;
input reg_data_0_0 ;
input reg_data_0_1 ;
input reg_data_0_2 ;
input reg_data_0_3 ;
input reg_data_0_4 ;
input reg_data_0_5 ;
input reg_data_0_6 ;
input reg_data_0_7 ;
input reg_data_0 ;
input reg_data_1 ;
input reg_data_2 ;
input reg_data_3 ;
input reg_data_4 ;
input reg_data_5 ;
input reg_data_6 ;
input reg_data_7 ;
output dout_0 ;
output dout_1 ;
output dout_2 ;
output dout_3 ;
output dout_4 ;
output dout_5 ;
output dout_6 ;
output dout_7 ;
input un2_ifull ;
input end_wbm_rx ;
input checksum_valid ;
input dout_valid ;
output reset_crc_i ;
output data_crc_val ;
output dout_valid_i ;
output req_crc ;
output read_addr_en ;
input sync_rst_out ;
input clk_100 ;
wire data_out_1_7 ;
wire data_out_1_3 ;
wire data_out_1_0 ;
wire data_out_1_1 ;
wire data_out_1_2 ;
wire data_out_1_4 ;
wire data_out_1_5 ;
wire data_out_1_6 ;
wire ram_addr_i_0 ;
wire ram_addr_i_1 ;
wire ram_addr_i_2 ;
wire ram_addr_i_3 ;
wire ram_addr_i_4 ;
wire ram_addr_i_5 ;
wire ram_addr_i_6 ;
wire ram_addr_i_7 ;
wire ram_addr_i_8 ;
wire ram_addr_i_9 ;
wire data_crc_0 ;
wire data_crc_1 ;
wire data_crc_2 ;
wire data_crc_3 ;
wire data_crc_4 ;
wire data_crc_5 ;
wire data_crc_6 ;
wire data_crc_7 ;
wire reg_data_2_0 ;
wire reg_data_2_1 ;
wire reg_data_2_2 ;
wire reg_data_2_3 ;
wire reg_data_2_4 ;
wire reg_data_2_5 ;
wire reg_data_2_6 ;
wire reg_data_2_7 ;
wire reg_data_1_0 ;
wire reg_data_1_1 ;
wire reg_data_1_2 ;
wire reg_data_1_3 ;
wire reg_data_1_4 ;
wire reg_data_1_5 ;
wire reg_data_1_6 ;
wire reg_data_1_7 ;
wire checksum_i_0 ;
wire checksum_i_1 ;
wire checksum_i_2 ;
wire checksum_i_3 ;
wire checksum_i_4 ;
wire checksum_i_5 ;
wire checksum_i_6 ;
wire checksum_i_7 ;
wire reg_data_0_0 ;
wire reg_data_0_1 ;
wire reg_data_0_2 ;
wire reg_data_0_3 ;
wire reg_data_0_4 ;
wire reg_data_0_5 ;
wire reg_data_0_6 ;
wire reg_data_0_7 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire reg_data_4 ;
wire reg_data_5 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire dout_0 ;
wire dout_1 ;
wire dout_2 ;
wire dout_3 ;
wire dout_4 ;
wire dout_5 ;
wire dout_6 ;
wire dout_7 ;
wire un2_ifull ;
wire end_wbm_rx ;
wire checksum_valid ;
wire dout_valid ;
wire reset_crc_i ;
wire data_crc_val ;
wire dout_valid_i ;
wire req_crc ;
wire read_addr_en ;
wire sync_rst_out ;
wire clk_100 ;
wire [7:0] cur_st;
wire [7:0] dout_11_4;
wire [7:0] dout_11_3;
wire [15:0] len_blk;
wire [8:2] cur_st_i;
wire [7:0] crc_blk;
wire [15:0] len_data;
wire [7:0] type_blk;
wire [7:0] addr_blk;
wire [6:6] eof_blk;
wire [7:0] data_crc_4_0;
wire [7:0] data_crc_4_1;
wire [15:10] ram_addr_i;
wire [15:1] un31_fifo_full_combout;
wire [0:0] ram_addr_i_RNO;
wire [0:0] cur_st_ns_i;
wire [1:1] blk_pos;
wire [0:0] blk_pos_i_0;
wire [16:3] un31_fifo_full_cout;
wire [1:1] cur_st_ns_o3;
wire [5:5] cur_st_ns_a3;
wire [7:0] dout_11_1;
wire [7:2] dout_11_4_a;
wire [8:8] cur_st_i_i;
wire cur_st_0_0_7__g2 ;
wire read_addr_en_6_0_a2_0_g0_0 ;
wire cur_st_0_0_0__g2_i ;
wire cur_st_0_0_4__g2 ;
wire cur_st_0_0_3__g2 ;
wire cur_st_0_0_2__g2 ;
wire cur_st_0_0_1__g2 ;
wire dout_11_sn_m6 ;
wire N_355_i_0_g0 ;
wire len_blk_0_0_15__g0_i_o4_i ;
wire crc_blk_0_0_7__g0_i_o4_i ;
wire len_blk_0_sqmuxa_i_i ;
wire crc_ack_i ;
wire crc_ack_i_0_0_g1 ;
wire eof_blk_0_0_6__g0 ;
wire data_crc_4_sn_m5 ;
wire un1_read_addr_en10_6_0_a3_1 ;
wire un1_cur_st_8_0_a2 ;
wire ram_addr_i_1_0_15__g0_i_o4 ;
wire blk_pos_6_0_1__g0 ;
wire blk_pos_6_0_0__g0_0 ;
wire read_addr_en_6_0_a2_0_g0 ;
wire N_351_i_0_g0 ;
wire lt_0 ;
wire lt_1 ;
wire lt_2 ;
wire lt_3 ;
wire lt_4 ;
wire lt_5 ;
wire lt_6 ;
wire lt_7 ;
wire lt_8 ;
wire lt_9 ;
wire lt_10 ;
wire lt_11 ;
wire lt_12 ;
wire lt_13 ;
wire lt_14 ;
wire lt15 ;
wire N_16 ;
wire dout_5_sqmuxa_i_o2 ;
wire CO0 ;
wire blk_pos_1_sqmuxa_2_0_a4 ;
wire blk_pos_1_sqmuxa_2_0_o3 ;
wire GND ;
wire N_10 ;
wire N_293 ;
wire N_292 ;
wire N_291 ;
wire N_290 ;
wire N_289 ;
wire N_288 ;
wire N_287 ;
wire N_286 ;
wire N_285 ;
wire VCC ;
wire sync_rst_out_i ;
wire un1_cur_st_8_0_a2_i ;
wire un1_read_addr_en10_6_0_a3_1_i ;
wire data_crc_4_sn_m5_i ;
wire dout_11_sn_m6_i ;
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
  cycloneii_lcell_ff cur_st_7_ (
	.regout(cur_st[7]),
	.datain(cur_st_0_0_7__g2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(read_addr_en_6_0_a2_0_g0_0)
);
  cycloneii_lcell_ff cur_st_6_ (
	.regout(cur_st[6]),
	.datain(cur_st[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_0_0_0__g2_i)
);
  cycloneii_lcell_ff cur_st_5_ (
	.regout(cur_st[5]),
	.datain(cur_st[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_0_0_0__g2_i)
);
  cycloneii_lcell_ff cur_st_4_ (
	.regout(cur_st[4]),
	.datain(cur_st_0_0_4__g2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(read_addr_en_6_0_a2_0_g0_0)
);
  cycloneii_lcell_ff cur_st_3_ (
	.regout(cur_st[3]),
	.datain(cur_st_0_0_3__g2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(read_addr_en_6_0_a2_0_g0_0)
);
  cycloneii_lcell_ff cur_st_2_ (
	.regout(cur_st[2]),
	.datain(cur_st_0_0_2__g2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(read_addr_en_6_0_a2_0_g0_0)
);
  cycloneii_lcell_ff cur_st_1_ (
	.regout(cur_st[1]),
	.datain(cur_st_0_0_1__g2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(read_addr_en_6_0_a2_0_g0_0)
);
  cycloneii_lcell_ff cur_st_0_ (
	.regout(cur_st[0]),
	.datain(cur_st[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cur_st_0_0_0__g2_i)
);
  cycloneii_lcell_ff dout_7_ (
	.regout(dout_7),
	.datain(dout_11_4[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dout_11_sn_m6_i),
	.sdata(dout_11_3[7]),
	.ena(N_355_i_0_g0)
);
  cycloneii_lcell_ff dout_6_ (
	.regout(dout_6),
	.datain(dout_11_4[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dout_11_sn_m6_i),
	.sdata(dout_11_3[6]),
	.ena(N_355_i_0_g0)
);
  cycloneii_lcell_ff dout_5_ (
	.regout(dout_5),
	.datain(dout_11_4[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dout_11_sn_m6_i),
	.sdata(dout_11_3[5]),
	.ena(N_355_i_0_g0)
);
  cycloneii_lcell_ff dout_4_ (
	.regout(dout_4),
	.datain(dout_11_4[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dout_11_sn_m6_i),
	.sdata(dout_11_3[4]),
	.ena(N_355_i_0_g0)
);
  cycloneii_lcell_ff dout_3_ (
	.regout(dout_3),
	.datain(dout_11_4[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dout_11_sn_m6_i),
	.sdata(dout_11_3[3]),
	.ena(N_355_i_0_g0)
);
  cycloneii_lcell_ff dout_2_ (
	.regout(dout_2),
	.datain(dout_11_4[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dout_11_sn_m6_i),
	.sdata(dout_11_3[2]),
	.ena(N_355_i_0_g0)
);
  cycloneii_lcell_ff dout_1_ (
	.regout(dout_1),
	.datain(dout_11_4[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dout_11_sn_m6_i),
	.sdata(dout_11_3[1]),
	.ena(N_355_i_0_g0)
);
  cycloneii_lcell_ff dout_0_ (
	.regout(dout_0),
	.datain(dout_11_4[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dout_11_sn_m6_i),
	.sdata(dout_11_3[0]),
	.ena(N_355_i_0_g0)
);
  cycloneii_lcell_ff len_blk_15_ (
	.regout(len_blk[15]),
	.datain(len_blk[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i_i[8]),
	.sdata(reg_data_7),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_14_ (
	.regout(len_blk[14]),
	.datain(len_blk[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i_i[8]),
	.sdata(reg_data_6),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_13_ (
	.regout(len_blk[13]),
	.datain(len_blk[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i_i[8]),
	.sdata(reg_data_5),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_12_ (
	.regout(len_blk[12]),
	.datain(len_blk[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i_i[8]),
	.sdata(reg_data_4),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_11_ (
	.regout(len_blk[11]),
	.datain(len_blk[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i_i[8]),
	.sdata(reg_data_3),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_10_ (
	.regout(len_blk[10]),
	.datain(len_blk[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i_i[8]),
	.sdata(reg_data_2),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_9_ (
	.regout(len_blk[9]),
	.datain(len_blk[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i_i[8]),
	.sdata(reg_data_1),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_8_ (
	.regout(len_blk[8]),
	.datain(len_blk[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(cur_st_i_i[8]),
	.sdata(reg_data_0),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_7_ (
	.regout(len_blk[7]),
	.datain(reg_data_0_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[8]),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_6_ (
	.regout(len_blk[6]),
	.datain(reg_data_0_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[8]),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_5_ (
	.regout(len_blk[5]),
	.datain(reg_data_0_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[8]),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_4_ (
	.regout(len_blk[4]),
	.datain(reg_data_0_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[8]),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_3_ (
	.regout(len_blk[3]),
	.datain(reg_data_0_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[8]),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_2_ (
	.regout(len_blk[2]),
	.datain(reg_data_0_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[8]),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_1_ (
	.regout(len_blk[1]),
	.datain(reg_data_0_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[8]),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff len_blk_0_ (
	.regout(len_blk[0]),
	.datain(reg_data_0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[8]),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_0_15__g0_i_o4_i)
);
  cycloneii_lcell_ff crc_blk_7_ (
	.regout(crc_blk[7]),
	.datain(checksum_i_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_7__g0_i_o4_i)
);
  cycloneii_lcell_ff crc_blk_6_ (
	.regout(crc_blk[6]),
	.datain(checksum_i_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_7__g0_i_o4_i)
);
  cycloneii_lcell_ff crc_blk_5_ (
	.regout(crc_blk[5]),
	.datain(checksum_i_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_7__g0_i_o4_i)
);
  cycloneii_lcell_ff crc_blk_4_ (
	.regout(crc_blk[4]),
	.datain(checksum_i_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_7__g0_i_o4_i)
);
  cycloneii_lcell_ff crc_blk_3_ (
	.regout(crc_blk[3]),
	.datain(checksum_i_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_7__g0_i_o4_i)
);
  cycloneii_lcell_ff crc_blk_2_ (
	.regout(crc_blk[2]),
	.datain(checksum_i_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_7__g0_i_o4_i)
);
  cycloneii_lcell_ff crc_blk_1_ (
	.regout(crc_blk[1]),
	.datain(checksum_i_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_7__g0_i_o4_i)
);
  cycloneii_lcell_ff crc_blk_0_ (
	.regout(crc_blk[0]),
	.datain(checksum_i_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(crc_blk_0_0_7__g0_i_o4_i)
);
  cycloneii_lcell_ff len_data_15_ (
	.regout(len_data[15]),
	.datain(reg_data_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_14_ (
	.regout(len_data[14]),
	.datain(reg_data_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_13_ (
	.regout(len_data[13]),
	.datain(reg_data_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_12_ (
	.regout(len_data[12]),
	.datain(reg_data_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_11_ (
	.regout(len_data[11]),
	.datain(reg_data_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_10_ (
	.regout(len_data[10]),
	.datain(reg_data_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_9_ (
	.regout(len_data[9]),
	.datain(reg_data_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_8_ (
	.regout(len_data[8]),
	.datain(reg_data_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_7_ (
	.regout(len_data[7]),
	.datain(reg_data_0_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_6_ (
	.regout(len_data[6]),
	.datain(reg_data_0_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_5_ (
	.regout(len_data[5]),
	.datain(reg_data_0_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_4_ (
	.regout(len_data[4]),
	.datain(reg_data_0_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_3_ (
	.regout(len_data[3]),
	.datain(reg_data_0_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_2_ (
	.regout(len_data[2]),
	.datain(reg_data_0_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_1_ (
	.regout(len_data[1]),
	.datain(reg_data_0_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff len_data_0_ (
	.regout(len_data[0]),
	.datain(reg_data_0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff type_blk_7_ (
	.regout(type_blk[7]),
	.datain(reg_data_1_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff type_blk_6_ (
	.regout(type_blk[6]),
	.datain(reg_data_1_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff type_blk_5_ (
	.regout(type_blk[5]),
	.datain(reg_data_1_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff type_blk_4_ (
	.regout(type_blk[4]),
	.datain(reg_data_1_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff type_blk_3_ (
	.regout(type_blk[3]),
	.datain(reg_data_1_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff type_blk_2_ (
	.regout(type_blk[2]),
	.datain(reg_data_1_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff type_blk_1_ (
	.regout(type_blk[1]),
	.datain(reg_data_1_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff type_blk_0_ (
	.regout(type_blk[0]),
	.datain(reg_data_1_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff addr_blk_7_ (
	.regout(addr_blk[7]),
	.datain(reg_data_2_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff addr_blk_6_ (
	.regout(addr_blk[6]),
	.datain(reg_data_2_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff addr_blk_5_ (
	.regout(addr_blk[5]),
	.datain(reg_data_2_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff addr_blk_4_ (
	.regout(addr_blk[4]),
	.datain(reg_data_2_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff addr_blk_3_ (
	.regout(addr_blk[3]),
	.datain(reg_data_2_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff addr_blk_2_ (
	.regout(addr_blk[2]),
	.datain(reg_data_2_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff addr_blk_1_ (
	.regout(addr_blk[1]),
	.datain(reg_data_2_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff addr_blk_0_ (
	.regout(addr_blk[0]),
	.datain(reg_data_2_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(len_blk_0_sqmuxa_i_i)
);
  cycloneii_lcell_ff crc_ack_i_Z (
	.regout(crc_ack_i),
	.datain(crc_ack_i_0_0_g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_st_i[2]),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff eof_blk_6_ (
	.regout(eof_blk[6]),
	.datain(eof_blk_0_0_6__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @32:495
  cycloneii_lcell_ff data_crc_7_ (
	.regout(data_crc_7),
	.datain(data_crc_4_0[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(data_crc_4_sn_m5_i),
	.sload(un1_read_addr_en10_6_0_a3_1_i),
	.sdata(data_crc_4_1[7]),
	.ena(VCC)
);
// @32:495
  cycloneii_lcell_ff data_crc_6_ (
	.regout(data_crc_6),
	.datain(data_crc_4_0[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(data_crc_4_sn_m5_i),
	.sload(un1_read_addr_en10_6_0_a3_1_i),
	.sdata(data_crc_4_1[6]),
	.ena(VCC)
);
// @32:495
  cycloneii_lcell_ff data_crc_5_ (
	.regout(data_crc_5),
	.datain(data_crc_4_0[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(data_crc_4_sn_m5_i),
	.sload(un1_read_addr_en10_6_0_a3_1_i),
	.sdata(data_crc_4_1[5]),
	.ena(VCC)
);
// @32:495
  cycloneii_lcell_ff data_crc_4_ (
	.regout(data_crc_4),
	.datain(data_crc_4_0[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(data_crc_4_sn_m5_i),
	.sload(un1_read_addr_en10_6_0_a3_1_i),
	.sdata(data_crc_4_1[4]),
	.ena(VCC)
);
// @32:495
  cycloneii_lcell_ff data_crc_3_ (
	.regout(data_crc_3),
	.datain(data_crc_4_0[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(data_crc_4_sn_m5_i),
	.sload(un1_read_addr_en10_6_0_a3_1_i),
	.sdata(data_crc_4_1[3]),
	.ena(VCC)
);
// @32:495
  cycloneii_lcell_ff data_crc_2_ (
	.regout(data_crc_2),
	.datain(data_crc_4_0[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(data_crc_4_sn_m5_i),
	.sload(un1_read_addr_en10_6_0_a3_1_i),
	.sdata(data_crc_4_1[2]),
	.ena(VCC)
);
// @32:495
  cycloneii_lcell_ff data_crc_1_ (
	.regout(data_crc_1),
	.datain(data_crc_4_0[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(data_crc_4_sn_m5_i),
	.sload(un1_read_addr_en10_6_0_a3_1_i),
	.sdata(data_crc_4_1[1]),
	.ena(VCC)
);
// @32:495
  cycloneii_lcell_ff data_crc_0_ (
	.regout(data_crc_0),
	.datain(data_crc_4_0[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(data_crc_4_sn_m5_i),
	.sload(un1_read_addr_en10_6_0_a3_1_i),
	.sdata(data_crc_4_1[0]),
	.ena(VCC)
);
  cycloneii_lcell_ff ram_addr_i_15_ (
	.regout(ram_addr_i[15]),
	.datain(un31_fifo_full_combout[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_14_ (
	.regout(ram_addr_i[14]),
	.datain(un31_fifo_full_combout[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_13_ (
	.regout(ram_addr_i[13]),
	.datain(un31_fifo_full_combout[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_12_ (
	.regout(ram_addr_i[12]),
	.datain(un31_fifo_full_combout[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_11_ (
	.regout(ram_addr_i[11]),
	.datain(un31_fifo_full_combout[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_10_ (
	.regout(ram_addr_i[10]),
	.datain(un31_fifo_full_combout[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_9_ (
	.regout(ram_addr_i_9),
	.datain(un31_fifo_full_combout[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_8_ (
	.regout(ram_addr_i_8),
	.datain(un31_fifo_full_combout[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_7_ (
	.regout(ram_addr_i_7),
	.datain(un31_fifo_full_combout[9]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_6_ (
	.regout(ram_addr_i_6),
	.datain(un31_fifo_full_combout[10]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_5_ (
	.regout(ram_addr_i_5),
	.datain(un31_fifo_full_combout[11]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_4_ (
	.regout(ram_addr_i_4),
	.datain(un31_fifo_full_combout[12]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_3_ (
	.regout(ram_addr_i_3),
	.datain(un31_fifo_full_combout[13]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_2_ (
	.regout(ram_addr_i_2),
	.datain(un31_fifo_full_combout[14]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_1_ (
	.regout(ram_addr_i_1),
	.datain(un31_fifo_full_combout[15]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
  cycloneii_lcell_ff ram_addr_i_0_ (
	.regout(ram_addr_i_0),
	.datain(ram_addr_i_RNO[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(un1_cur_st_8_0_a2_i),
	.sload(GND),
	.sdata(GND),
	.ena(ram_addr_i_1_0_15__g0_i_o4)
);
// @32:200
  cycloneii_lcell_ff cur_st_i_8_ (
	.regout(cur_st_i[8]),
	.datain(cur_st_ns_i[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(read_addr_en_6_0_a2_0_g0_0)
);
// @32:174
  cycloneii_lcell_ff blk_pos_1_ (
	.regout(blk_pos[1]),
	.datain(blk_pos_6_0_1__g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @32:174
  cycloneii_lcell_ff blk_pos_i_0_0_ (
	.regout(blk_pos_i_0[0]),
	.datain(blk_pos_6_0_0__g0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @32:174
  cycloneii_lcell_ff read_addr_en_Z (
	.regout(read_addr_en),
	.datain(read_addr_en_6_0_a2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @32:419
  cycloneii_lcell_ff req_crc_Z (
	.regout(req_crc),
	.datain(N_351_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @32:174
  cycloneii_lcell_ff dout_valid_i_Z (
	.regout(dout_valid_i),
	.datain(N_355_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @32:495
  cycloneii_lcell_ff data_crc_val_Z (
	.regout(data_crc_val),
	.datain(data_crc_4_sn_m5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @32:475
  cycloneii_lcell_ff reset_crc_i_Z (
	.regout(reset_crc_i),
	.datain(cur_st_i[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  ram_addr_i_RNO[0] = ~ ram_addr_i_0;
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt0 (
	.cout(lt_0),
	.dataa(ram_addr_i_0),
	.datab(len_data[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam fsm_proc_un41_fifo_full_lt0.lut_mask=16'h0011;
defparam fsm_proc_un41_fifo_full_lt0.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt1 (
	.cout(lt_1),
	.dataa(len_data[1]),
	.datab(un31_fifo_full_combout[15]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam fsm_proc_un41_fifo_full_lt1.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt1.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt2 (
	.cout(lt_2),
	.dataa(len_data[2]),
	.datab(un31_fifo_full_combout[14]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam fsm_proc_un41_fifo_full_lt2.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt2.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt3 (
	.cout(lt_3),
	.dataa(len_data[3]),
	.datab(un31_fifo_full_combout[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam fsm_proc_un41_fifo_full_lt3.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt3.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt4 (
	.cout(lt_4),
	.dataa(len_data[4]),
	.datab(un31_fifo_full_combout[12]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam fsm_proc_un41_fifo_full_lt4.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt4.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt5 (
	.cout(lt_5),
	.dataa(len_data[5]),
	.datab(un31_fifo_full_combout[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam fsm_proc_un41_fifo_full_lt5.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt5.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt6 (
	.cout(lt_6),
	.dataa(len_data[6]),
	.datab(un31_fifo_full_combout[10]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5)
);
defparam fsm_proc_un41_fifo_full_lt6.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt6.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt7 (
	.cout(lt_7),
	.dataa(len_data[7]),
	.datab(un31_fifo_full_combout[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6)
);
defparam fsm_proc_un41_fifo_full_lt7.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt7.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt8 (
	.cout(lt_8),
	.dataa(len_data[8]),
	.datab(un31_fifo_full_combout[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_7)
);
defparam fsm_proc_un41_fifo_full_lt8.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt8.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt9 (
	.cout(lt_9),
	.dataa(len_data[9]),
	.datab(un31_fifo_full_combout[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_8)
);
defparam fsm_proc_un41_fifo_full_lt9.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt9.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt10 (
	.cout(lt_10),
	.dataa(len_data[10]),
	.datab(un31_fifo_full_combout[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_9)
);
defparam fsm_proc_un41_fifo_full_lt10.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt10.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt11 (
	.cout(lt_11),
	.dataa(len_data[11]),
	.datab(un31_fifo_full_combout[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_10)
);
defparam fsm_proc_un41_fifo_full_lt11.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt11.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt12 (
	.cout(lt_12),
	.dataa(len_data[12]),
	.datab(un31_fifo_full_combout[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_11)
);
defparam fsm_proc_un41_fifo_full_lt12.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt12.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt13 (
	.cout(lt_13),
	.dataa(len_data[13]),
	.datab(un31_fifo_full_combout[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_12)
);
defparam fsm_proc_un41_fifo_full_lt13.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt13.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt14 (
	.cout(lt_14),
	.dataa(len_data[14]),
	.datab(un31_fifo_full_combout[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_13)
);
defparam fsm_proc_un41_fifo_full_lt14.lut_mask=16'h00d4;
defparam fsm_proc_un41_fifo_full_lt14.sum_lutc_input="cin";
// @32:315
  cycloneii_lcell_comb fsm_proc_un41_fifo_full_lt15 (
	.combout(lt15),
	.cout(N_16),
	.dataa(len_data[15]),
	.datab(un31_fifo_full_combout[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_14)
);
defparam fsm_proc_un41_fifo_full_lt15.lut_mask=16'hd4d4;
defparam fsm_proc_un41_fifo_full_lt15.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_16_ (
	.cout(un31_fifo_full_cout[16]),
	.dataa(ram_addr_i_0),
	.datab(ram_addr_i_1),
	.datac(VCC),
	.datad(VCC)
);
defparam un31_fifo_full_16_.lut_mask=16'h0088;
defparam un31_fifo_full_16_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_15_ (
	.combout(un31_fifo_full_combout[15]),
	.cout(un31_fifo_full_cout[15]),
	.dataa(ram_addr_i_0),
	.datab(ram_addr_i_1),
	.datac(VCC),
	.datad(VCC)
);
defparam un31_fifo_full_15_.lut_mask=16'h6688;
defparam un31_fifo_full_15_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_14_ (
	.combout(un31_fifo_full_combout[14]),
	.cout(un31_fifo_full_cout[14]),
	.dataa(ram_addr_i_2),
	.datab(ram_addr_i_3),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[16])
);
defparam un31_fifo_full_14_.lut_mask=16'h5a80;
defparam un31_fifo_full_14_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_13_ (
	.combout(un31_fifo_full_combout[13]),
	.cout(un31_fifo_full_cout[13]),
	.dataa(ram_addr_i_2),
	.datab(ram_addr_i_3),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[15])
);
defparam un31_fifo_full_13_.lut_mask=16'h6c80;
defparam un31_fifo_full_13_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_12_ (
	.combout(un31_fifo_full_combout[12]),
	.cout(un31_fifo_full_cout[12]),
	.dataa(ram_addr_i_4),
	.datab(ram_addr_i_5),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[14])
);
defparam un31_fifo_full_12_.lut_mask=16'h5a80;
defparam un31_fifo_full_12_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_11_ (
	.combout(un31_fifo_full_combout[11]),
	.cout(un31_fifo_full_cout[11]),
	.dataa(ram_addr_i_4),
	.datab(ram_addr_i_5),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[13])
);
defparam un31_fifo_full_11_.lut_mask=16'h6c80;
defparam un31_fifo_full_11_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_10_ (
	.combout(un31_fifo_full_combout[10]),
	.cout(un31_fifo_full_cout[10]),
	.dataa(ram_addr_i_6),
	.datab(ram_addr_i_7),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[12])
);
defparam un31_fifo_full_10_.lut_mask=16'h5a80;
defparam un31_fifo_full_10_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_9_ (
	.combout(un31_fifo_full_combout[9]),
	.cout(un31_fifo_full_cout[9]),
	.dataa(ram_addr_i_6),
	.datab(ram_addr_i_7),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[11])
);
defparam un31_fifo_full_9_.lut_mask=16'h6c80;
defparam un31_fifo_full_9_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_8_ (
	.combout(un31_fifo_full_combout[8]),
	.cout(un31_fifo_full_cout[8]),
	.dataa(ram_addr_i_8),
	.datab(ram_addr_i_9),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[10])
);
defparam un31_fifo_full_8_.lut_mask=16'h5a80;
defparam un31_fifo_full_8_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_7_ (
	.combout(un31_fifo_full_combout[7]),
	.cout(un31_fifo_full_cout[7]),
	.dataa(ram_addr_i_8),
	.datab(ram_addr_i_9),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[9])
);
defparam un31_fifo_full_7_.lut_mask=16'h6c80;
defparam un31_fifo_full_7_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_6_ (
	.combout(un31_fifo_full_combout[6]),
	.cout(un31_fifo_full_cout[6]),
	.dataa(ram_addr_i[10]),
	.datab(ram_addr_i[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[8])
);
defparam un31_fifo_full_6_.lut_mask=16'h5a80;
defparam un31_fifo_full_6_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_5_ (
	.combout(un31_fifo_full_combout[5]),
	.cout(un31_fifo_full_cout[5]),
	.dataa(ram_addr_i[10]),
	.datab(ram_addr_i[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[7])
);
defparam un31_fifo_full_5_.lut_mask=16'h6c80;
defparam un31_fifo_full_5_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_4_ (
	.combout(un31_fifo_full_combout[4]),
	.cout(un31_fifo_full_cout[4]),
	.dataa(ram_addr_i[12]),
	.datab(ram_addr_i[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[6])
);
defparam un31_fifo_full_4_.lut_mask=16'h5a80;
defparam un31_fifo_full_4_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_3_ (
	.combout(un31_fifo_full_combout[3]),
	.cout(un31_fifo_full_cout[3]),
	.dataa(ram_addr_i[12]),
	.datab(ram_addr_i[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[5])
);
defparam un31_fifo_full_3_.lut_mask=16'h6c80;
defparam un31_fifo_full_3_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_2_ (
	.combout(un31_fifo_full_combout[2]),
	.dataa(ram_addr_i[14]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[4])
);
defparam un31_fifo_full_2_.lut_mask=16'h5a5a;
defparam un31_fifo_full_2_.sum_lutc_input="cin";
// @32:314
  cycloneii_lcell_comb un31_fifo_full_1_ (
	.combout(un31_fifo_full_combout[1]),
	.dataa(ram_addr_i[14]),
	.datab(ram_addr_i[15]),
	.datac(VCC),
	.datad(VCC),
	.cin(un31_fifo_full_cout[3])
);
defparam un31_fifo_full_1_.lut_mask=16'h6c6c;
defparam un31_fifo_full_1_.sum_lutc_input="cin";
// @32:198
  cycloneii_lcell_comb dout_5_sqmuxa_i_o2_cZ (
	.combout(dout_5_sqmuxa_i_o2),
	.dataa(dout_valid),
	.datab(cur_st[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam dout_5_sqmuxa_i_o2_cZ.lut_mask=16'h7777;
defparam dout_5_sqmuxa_i_o2_cZ.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_0_6_ (
	.combout(data_crc_4_0[6]),
	.dataa(cur_st[5]),
	.datab(addr_blk[6]),
	.datac(type_blk[6]),
	.datad(VCC)
);
defparam crc_data_proc_data_crc_4_0_6_.lut_mask=16'hd8d8;
defparam crc_data_proc_data_crc_4_0_6_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_0_5_ (
	.combout(data_crc_4_0[5]),
	.dataa(cur_st[5]),
	.datab(addr_blk[5]),
	.datac(type_blk[5]),
	.datad(VCC)
);
defparam crc_data_proc_data_crc_4_0_5_.lut_mask=16'hd8d8;
defparam crc_data_proc_data_crc_4_0_5_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_0_4_ (
	.combout(data_crc_4_0[4]),
	.dataa(cur_st[5]),
	.datab(addr_blk[4]),
	.datac(type_blk[4]),
	.datad(VCC)
);
defparam crc_data_proc_data_crc_4_0_4_.lut_mask=16'hd8d8;
defparam crc_data_proc_data_crc_4_0_4_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_0_2_ (
	.combout(data_crc_4_0[2]),
	.dataa(cur_st[5]),
	.datab(addr_blk[2]),
	.datac(type_blk[2]),
	.datad(VCC)
);
defparam crc_data_proc_data_crc_4_0_2_.lut_mask=16'hd8d8;
defparam crc_data_proc_data_crc_4_0_2_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_0_1_ (
	.combout(data_crc_4_0[1]),
	.dataa(cur_st[5]),
	.datab(addr_blk[1]),
	.datac(type_blk[1]),
	.datad(VCC)
);
defparam crc_data_proc_data_crc_4_0_1_.lut_mask=16'hd8d8;
defparam crc_data_proc_data_crc_4_0_1_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_0_0_ (
	.combout(data_crc_4_0[0]),
	.dataa(cur_st[5]),
	.datab(addr_blk[0]),
	.datac(type_blk[0]),
	.datad(VCC)
);
defparam crc_data_proc_data_crc_4_0_0_.lut_mask=16'hd8d8;
defparam crc_data_proc_data_crc_4_0_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb req_crc_RNO (
	.combout(N_351_i_0_g0),
	.dataa(cur_st[3]),
	.datab(lt15),
	.datac(VCC),
	.datad(VCC)
);
defparam req_crc_RNO.lut_mask=16'h8888;
defparam req_crc_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb crc_ack_i_RNO (
	.combout(crc_ack_i_0_0_g1),
	.dataa(crc_ack_i),
	.datab(checksum_valid),
	.datac(VCC),
	.datad(VCC)
);
defparam crc_ack_i_RNO.lut_mask=16'heeee;
defparam crc_ack_i_RNO.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_0_3_ (
	.combout(data_crc_4_0[3]),
	.dataa(cur_st[5]),
	.datab(addr_blk[3]),
	.datac(type_blk[3]),
	.datad(VCC)
);
defparam crc_data_proc_data_crc_4_0_3_.lut_mask=16'hd8d8;
defparam crc_data_proc_data_crc_4_0_3_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_0_7_ (
	.combout(data_crc_4_0[7]),
	.dataa(cur_st[5]),
	.datab(addr_blk[7]),
	.datac(type_blk[7]),
	.datad(VCC)
);
defparam crc_data_proc_data_crc_4_0_7_.lut_mask=16'hd8d8;
defparam crc_data_proc_data_crc_4_0_7_.sum_lutc_input="datac";
// @32:174
  cycloneii_lcell_comb cur_st_ns_o3_1_ (
	.combout(cur_st_ns_o3[1]),
	.dataa(blk_pos_i_0[0]),
	.datab(blk_pos[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam cur_st_ns_o3_1_.lut_mask=16'heeee;
defparam cur_st_ns_o3_1_.sum_lutc_input="datac";
// @32:174
  cycloneii_lcell_comb cur_st_ns_a3_5_ (
	.combout(cur_st_ns_a3[5]),
	.dataa(blk_pos[1]),
	.datab(blk_pos_i_0[0]),
	.datac(cur_st[4]),
	.datad(VCC)
);
defparam cur_st_ns_a3_5_.lut_mask=16'h8080;
defparam cur_st_ns_a3_5_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb un1_read_addr_en10_6_0_a3_1_cZ (
	.combout(un1_read_addr_en10_6_0_a3_1),
	.dataa(cur_st[3]),
	.datab(dout_valid),
	.datac(cur_st[4]),
	.datad(VCC)
);
defparam un1_read_addr_en10_6_0_a3_1_cZ.lut_mask=16'h0707;
defparam un1_read_addr_en10_6_0_a3_1_cZ.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_1_6_ (
	.combout(dout_11_1[6]),
	.dataa(cur_st[3]),
	.datab(type_blk[6]),
	.datac(data_out_1_6),
	.datad(VCC)
);
defparam fsm_proc_dout_11_1_6_.lut_mask=16'he4e4;
defparam fsm_proc_dout_11_1_6_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_1_5_ (
	.combout(dout_11_1[5]),
	.dataa(cur_st[3]),
	.datab(type_blk[5]),
	.datac(data_out_1_5),
	.datad(VCC)
);
defparam fsm_proc_dout_11_1_5_.lut_mask=16'he4e4;
defparam fsm_proc_dout_11_1_5_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_1_4_ (
	.combout(dout_11_1[4]),
	.dataa(cur_st[3]),
	.datab(type_blk[4]),
	.datac(data_out_1_4),
	.datad(VCC)
);
defparam fsm_proc_dout_11_1_4_.lut_mask=16'he4e4;
defparam fsm_proc_dout_11_1_4_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_1_2_ (
	.combout(dout_11_1[2]),
	.dataa(cur_st[3]),
	.datab(type_blk[2]),
	.datac(data_out_1_2),
	.datad(VCC)
);
defparam fsm_proc_dout_11_1_2_.lut_mask=16'he4e4;
defparam fsm_proc_dout_11_1_2_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_1_1_ (
	.combout(dout_11_1[1]),
	.dataa(cur_st[3]),
	.datab(type_blk[1]),
	.datac(data_out_1_1),
	.datad(VCC)
);
defparam fsm_proc_dout_11_1_1_.lut_mask=16'he4e4;
defparam fsm_proc_dout_11_1_1_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_1_0_ (
	.combout(dout_11_1[0]),
	.dataa(cur_st[3]),
	.datab(type_blk[0]),
	.datac(data_out_1_0),
	.datad(VCC)
);
defparam fsm_proc_dout_11_1_0_.lut_mask=16'he4e4;
defparam fsm_proc_dout_11_1_0_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_1_6_ (
	.combout(data_crc_4_1[6]),
	.dataa(cur_st[3]),
	.datab(dout_valid),
	.datac(len_blk[14]),
	.datad(data_out_1_6)
);
defparam crc_data_proc_data_crc_4_1_6_.lut_mask=16'hf870;
defparam crc_data_proc_data_crc_4_1_6_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_1_5_ (
	.combout(data_crc_4_1[5]),
	.dataa(cur_st[3]),
	.datab(dout_valid),
	.datac(len_blk[13]),
	.datad(data_out_1_5)
);
defparam crc_data_proc_data_crc_4_1_5_.lut_mask=16'hf870;
defparam crc_data_proc_data_crc_4_1_5_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_1_4_ (
	.combout(data_crc_4_1[4]),
	.dataa(cur_st[3]),
	.datab(dout_valid),
	.datac(len_blk[12]),
	.datad(data_out_1_4)
);
defparam crc_data_proc_data_crc_4_1_4_.lut_mask=16'hf870;
defparam crc_data_proc_data_crc_4_1_4_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_1_2_ (
	.combout(data_crc_4_1[2]),
	.dataa(cur_st[3]),
	.datab(dout_valid),
	.datac(len_blk[10]),
	.datad(data_out_1_2)
);
defparam crc_data_proc_data_crc_4_1_2_.lut_mask=16'hf870;
defparam crc_data_proc_data_crc_4_1_2_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_1_1_ (
	.combout(data_crc_4_1[1]),
	.dataa(cur_st[3]),
	.datab(dout_valid),
	.datac(len_blk[9]),
	.datad(data_out_1_1)
);
defparam crc_data_proc_data_crc_4_1_1_.lut_mask=16'hf870;
defparam crc_data_proc_data_crc_4_1_1_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_1_0_ (
	.combout(data_crc_4_1[0]),
	.dataa(cur_st[3]),
	.datab(dout_valid),
	.datac(len_blk[8]),
	.datad(data_out_1_0)
);
defparam crc_data_proc_data_crc_4_1_0_.lut_mask=16'hf870;
defparam crc_data_proc_data_crc_4_1_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNIK62I_1_ (
	.combout(crc_blk_0_0_7__g0_i_o4_i),
	.dataa(checksum_valid),
	.datab(cur_st[2]),
	.datac(cur_st[1]),
	.datad(VCC)
);
defparam cur_st_RNIK62I_1_.lut_mask=16'h0b0b;
defparam cur_st_RNIK62I_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb blk_pos_RNIMA6E_1_ (
	.combout(cur_st_0_0_0__g2_i),
	.dataa(blk_pos[1]),
	.datab(blk_pos_i_0[0]),
	.datac(read_addr_en_6_0_a2_0_g0_0),
	.datad(VCC)
);
defparam blk_pos_RNIMA6E_1_.lut_mask=16'h1010;
defparam blk_pos_RNIMA6E_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNIRJMC_3_ (
	.combout(ram_addr_i_1_0_15__g0_i_o4),
	.dataa(cur_st[3]),
	.datab(dout_valid),
	.datac(read_addr_en_6_0_a2_0_g0_0),
	.datad(VCC)
);
defparam cur_st_RNIRJMC_3_.lut_mask=16'hd0d0;
defparam cur_st_RNIRJMC_3_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_1_3_ (
	.combout(data_crc_4_1[3]),
	.dataa(cur_st[3]),
	.datab(dout_valid),
	.datac(len_blk[11]),
	.datad(data_out_1_3)
);
defparam crc_data_proc_data_crc_4_1_3_.lut_mask=16'hf870;
defparam crc_data_proc_data_crc_4_1_3_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_1_7_ (
	.combout(data_crc_4_1[7]),
	.dataa(cur_st[3]),
	.datab(dout_valid),
	.datac(len_blk[15]),
	.datad(data_out_1_7)
);
defparam crc_data_proc_data_crc_4_1_7_.lut_mask=16'hf870;
defparam crc_data_proc_data_crc_4_1_7_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_1_3_ (
	.combout(dout_11_1[3]),
	.dataa(cur_st[3]),
	.datab(type_blk[3]),
	.datac(data_out_1_3),
	.datad(VCC)
);
defparam fsm_proc_dout_11_1_3_.lut_mask=16'he4e4;
defparam fsm_proc_dout_11_1_3_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_1_7_ (
	.combout(dout_11_1[7]),
	.dataa(cur_st[3]),
	.datab(type_blk[7]),
	.datac(data_out_1_7),
	.datad(VCC)
);
defparam fsm_proc_dout_11_1_7_.lut_mask=16'he4e4;
defparam fsm_proc_dout_11_1_7_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_4_a_2_ (
	.combout(dout_11_4_a[2]),
	.dataa(cur_st[5]),
	.datab(cur_st[0]),
	.datac(eof_blk[6]),
	.datad(addr_blk[2])
);
defparam fsm_proc_dout_11_4_a_2_.lut_mask=16'h45ef;
defparam fsm_proc_dout_11_4_a_2_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_4_2_ (
	.combout(dout_11_4[2]),
	.dataa(cur_st[4]),
	.datab(len_blk[10]),
	.datac(dout_11_4_a[2]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_4_2_.lut_mask=16'h8d8d;
defparam fsm_proc_dout_11_4_2_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_4_a_3_ (
	.combout(dout_11_4_a[3]),
	.dataa(cur_st[5]),
	.datab(cur_st[0]),
	.datac(eof_blk[6]),
	.datad(addr_blk[3])
);
defparam fsm_proc_dout_11_4_a_3_.lut_mask=16'h15bf;
defparam fsm_proc_dout_11_4_a_3_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_4_3_ (
	.combout(dout_11_4[3]),
	.dataa(cur_st[4]),
	.datab(len_blk[11]),
	.datac(dout_11_4_a[3]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_4_3_.lut_mask=16'h8d8d;
defparam fsm_proc_dout_11_4_3_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_4_a_5_ (
	.combout(dout_11_4_a[5]),
	.dataa(cur_st[5]),
	.datab(cur_st[0]),
	.datac(eof_blk[6]),
	.datad(addr_blk[5])
);
defparam fsm_proc_dout_11_4_a_5_.lut_mask=16'h45ef;
defparam fsm_proc_dout_11_4_a_5_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_4_5_ (
	.combout(dout_11_4[5]),
	.dataa(cur_st[4]),
	.datab(len_blk[13]),
	.datac(dout_11_4_a[5]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_4_5_.lut_mask=16'h8d8d;
defparam fsm_proc_dout_11_4_5_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_4_a_6_ (
	.combout(dout_11_4_a[6]),
	.dataa(cur_st[5]),
	.datab(addr_blk[6]),
	.datac(eof_blk[6]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_4_a_6_.lut_mask=16'h2727;
defparam fsm_proc_dout_11_4_a_6_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_4_6_ (
	.combout(dout_11_4[6]),
	.dataa(cur_st[4]),
	.datab(len_blk[14]),
	.datac(dout_11_4_a[6]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_4_6_.lut_mask=16'h8d8d;
defparam fsm_proc_dout_11_4_6_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_4_a_7_ (
	.combout(dout_11_4_a[7]),
	.dataa(cur_st[5]),
	.datab(cur_st[0]),
	.datac(eof_blk[6]),
	.datad(addr_blk[7])
);
defparam fsm_proc_dout_11_4_a_7_.lut_mask=16'h15bf;
defparam fsm_proc_dout_11_4_a_7_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_4_7_ (
	.combout(dout_11_4[7]),
	.dataa(cur_st[4]),
	.datab(len_blk[15]),
	.datac(dout_11_4_a[7]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_4_7_.lut_mask=16'h8d8d;
defparam fsm_proc_dout_11_4_7_.sum_lutc_input="datac";
// @32:242
  cycloneii_lcell_comb un1_read_addr_en10_8_1_CO0 (
	.combout(CO0),
	.dataa(cur_st_i[8]),
	.datab(blk_pos_i_0[0]),
	.datac(read_addr_en_6_0_a2_0_g0_0),
	.datad(VCC)
);
defparam un1_read_addr_en10_8_1_CO0.lut_mask=16'h2020;
defparam un1_read_addr_en10_8_1_CO0.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb len_blk_0_sqmuxa_i (
	.combout(len_blk_0_sqmuxa_i_i),
	.dataa(end_wbm_rx),
	.datab(cur_st_i[8]),
	.datac(read_addr_en_6_0_a2_0_g0_0),
	.datad(VCC)
);
defparam len_blk_0_sqmuxa_i.lut_mask=16'h2020;
defparam len_blk_0_sqmuxa_i.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb blk_pos_1_sqmuxa_2_0_a4_cZ (
	.combout(blk_pos_1_sqmuxa_2_0_a4),
	.dataa(cur_st[4]),
	.datab(cur_st_i[8]),
	.datac(blk_pos[1]),
	.datad(blk_pos_i_0[0])
);
defparam blk_pos_1_sqmuxa_2_0_a4_cZ.lut_mask=16'h0004;
defparam blk_pos_1_sqmuxa_2_0_a4_cZ.sum_lutc_input="datac";
// @32:343
  cycloneii_lcell_comb cur_st_RNI93JI_6_ (
	.combout(dout_11_sn_m6),
	.dataa(cur_st[1]),
	.datab(cur_st[3]),
	.datac(cur_st[6]),
	.datad(VCC)
);
defparam cur_st_RNI93JI_6_.lut_mask=16'h0101;
defparam cur_st_RNI93JI_6_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_3_6_ (
	.combout(dout_11_3[6]),
	.dataa(crc_blk[6]),
	.datab(cur_st[1]),
	.datac(dout_11_1[6]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_3_6_.lut_mask=16'hb8b8;
defparam fsm_proc_dout_11_3_6_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_3_5_ (
	.combout(dout_11_3[5]),
	.dataa(crc_blk[5]),
	.datab(cur_st[1]),
	.datac(dout_11_1[5]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_3_5_.lut_mask=16'hb8b8;
defparam fsm_proc_dout_11_3_5_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_3_4_ (
	.combout(dout_11_3[4]),
	.dataa(crc_blk[4]),
	.datab(cur_st[1]),
	.datac(dout_11_1[4]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_3_4_.lut_mask=16'hb8b8;
defparam fsm_proc_dout_11_3_4_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_3_2_ (
	.combout(dout_11_3[2]),
	.dataa(crc_blk[2]),
	.datab(cur_st[1]),
	.datac(dout_11_1[2]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_3_2_.lut_mask=16'hb8b8;
defparam fsm_proc_dout_11_3_2_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_3_1_ (
	.combout(dout_11_3[1]),
	.dataa(crc_blk[1]),
	.datab(cur_st[1]),
	.datac(dout_11_1[1]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_3_1_.lut_mask=16'hb8b8;
defparam fsm_proc_dout_11_3_1_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_3_0_ (
	.combout(dout_11_3[0]),
	.dataa(crc_blk[0]),
	.datab(cur_st[1]),
	.datac(dout_11_1[0]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_3_0_.lut_mask=16'hb8b8;
defparam fsm_proc_dout_11_3_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNIBUIH_4_ (
	.combout(len_blk_0_0_15__g0_i_o4_i),
	.dataa(end_wbm_rx),
	.datab(cur_st_i[8]),
	.datac(cur_st[4]),
	.datad(read_addr_en_6_0_a2_0_g0_0)
);
defparam cur_st_RNIBUIH_4_.lut_mask=16'hf200;
defparam cur_st_RNIBUIH_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_2_ (
	.combout(cur_st_0_0_2__g2),
	.dataa(crc_ack_i),
	.datab(cur_st[2]),
	.datac(dout_5_sqmuxa_i_o2),
	.datad(lt15)
);
defparam cur_st_RNO_2_.lut_mask=16'h4f44;
defparam cur_st_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_ns_a3_RNIQVN16_5_ (
	.combout(cur_st_0_0_3__g2),
	.dataa(dout_valid),
	.datab(cur_st[3]),
	.datac(cur_st_ns_a3[5]),
	.datad(lt15)
);
defparam cur_st_ns_a3_RNIQVN16_5_.lut_mask=16'hf4fc;
defparam cur_st_ns_a3_RNIQVN16_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_4_ (
	.combout(cur_st_0_0_4__g2),
	.dataa(blk_pos[1]),
	.datab(blk_pos_i_0[0]),
	.datac(cur_st[5]),
	.datad(cur_st[4])
);
defparam cur_st_RNO_4_.lut_mask=16'h7710;
defparam cur_st_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_7_ (
	.combout(cur_st_0_0_7__g2),
	.dataa(end_wbm_rx),
	.datab(cur_st[7]),
	.datac(cur_st_i[8]),
	.datad(cur_st_ns_o3[1])
);
defparam cur_st_RNO_7_.lut_mask=16'hce0a;
defparam cur_st_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNO_1_ (
	.combout(cur_st_0_0_1__g2),
	.dataa(crc_ack_i),
	.datab(cur_st[2]),
	.datac(cur_st[1]),
	.datad(cur_st_ns_o3[1])
);
defparam cur_st_RNO_1_.lut_mask=16'hf888;
defparam cur_st_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb eof_blk_RNO_6_ (
	.combout(eof_blk_0_0_6__g0),
	.dataa(end_wbm_rx),
	.datab(cur_st_i[8]),
	.datac(eof_blk[6]),
	.datad(read_addr_en_6_0_a2_0_g0_0)
);
defparam eof_blk_RNO_6_.lut_mask=16'hf2f0;
defparam eof_blk_RNO_6_.sum_lutc_input="datac";
// @32:499
  cycloneii_lcell_comb crc_data_proc_data_crc_4_sn_m5 (
	.combout(data_crc_4_sn_m5),
	.dataa(cur_st[5]),
	.datab(cur_st[6]),
	.datac(un1_read_addr_en10_6_0_a3_1),
	.datad(read_addr_en_6_0_a2_0_g0_0)
);
defparam crc_data_proc_data_crc_4_sn_m5.lut_mask=16'hef00;
defparam crc_data_proc_data_crc_4_sn_m5.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_3_3_ (
	.combout(dout_11_3[3]),
	.dataa(crc_blk[3]),
	.datab(cur_st[1]),
	.datac(dout_11_1[3]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_3_3_.lut_mask=16'hb8b8;
defparam fsm_proc_dout_11_3_3_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_3_7_ (
	.combout(dout_11_3[7]),
	.dataa(crc_blk[7]),
	.datab(cur_st[1]),
	.datac(dout_11_1[7]),
	.datad(VCC)
);
defparam fsm_proc_dout_11_3_7_.lut_mask=16'hb8b8;
defparam fsm_proc_dout_11_3_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dout_valid_i_RNIK4B6 (
	.combout(read_addr_en_6_0_a2_0_g0_0),
	.dataa(dout_valid_i),
	.datab(un2_ifull),
	.datac(VCC),
	.datad(VCC)
);
defparam dout_valid_i_RNIK4B6.lut_mask=16'h4444;
defparam dout_valid_i_RNIK4B6.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_st_RNIFQ8M_2_ (
	.combout(N_355_i_0_g0),
	.dataa(cur_st[2]),
	.datab(cur_st_i[8]),
	.datac(ram_addr_i_1_0_15__g0_i_o4),
	.datad(VCC)
);
defparam cur_st_RNIFQ8M_2_.lut_mask=16'h4040;
defparam cur_st_RNIFQ8M_2_.sum_lutc_input="datac";
// @32:174
  cycloneii_lcell_comb cur_st_ns_i_0_ (
	.combout(cur_st_ns_i[0]),
	.dataa(end_wbm_rx),
	.datab(cur_st[0]),
	.datac(cur_st_i[8]),
	.datad(cur_st_ns_o3[1])
);
defparam cur_st_ns_i_0_.lut_mask=16'hfa3a;
defparam cur_st_ns_i_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb read_addr_en_RNO (
	.combout(read_addr_en_6_0_a2_0_g0),
	.dataa(read_addr_en_6_0_a2_0_g0_0),
	.datab(cur_st_0_0_3__g2),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_en_RNO.lut_mask=16'h8888;
defparam read_addr_en_RNO.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb blk_pos_1_sqmuxa_2_0_o3_cZ (
	.combout(blk_pos_1_sqmuxa_2_0_o3),
	.dataa(cur_st[2]),
	.datab(cur_st[3]),
	.datac(cur_st_ns_a3[5]),
	.datad(blk_pos_1_sqmuxa_2_0_a4)
);
defparam blk_pos_1_sqmuxa_2_0_o3_cZ.lut_mask=16'hfffe;
defparam blk_pos_1_sqmuxa_2_0_o3_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb blk_pos_i_0_RNO_0_ (
	.combout(blk_pos_6_0_0__g0_0),
	.dataa(cur_st_i[8]),
	.datab(blk_pos_i_0[0]),
	.datac(blk_pos_1_sqmuxa_2_0_o3),
	.datad(read_addr_en_6_0_a2_0_g0_0)
);
defparam blk_pos_i_0_RNO_0_.lut_mask=16'h06cc;
defparam blk_pos_i_0_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb blk_pos_RNO_1_ (
	.combout(blk_pos_6_0_1__g0),
	.dataa(blk_pos[1]),
	.datab(blk_pos_1_sqmuxa_2_0_o3),
	.datac(read_addr_en_6_0_a2_0_g0_0),
	.datad(CO0)
);
defparam blk_pos_RNO_1_.lut_mask=16'h152a;
defparam blk_pos_RNO_1_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_4_1_ (
	.combout(dout_11_4[1]),
	.dataa(len_blk[9]),
	.datab(addr_blk[1]),
	.datac(cur_st[4]),
	.datad(cur_st[5])
);
defparam fsm_proc_dout_11_4_1_.lut_mask=16'haca0;
defparam fsm_proc_dout_11_4_1_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_4_0_ (
	.combout(dout_11_4[0]),
	.dataa(len_blk[8]),
	.datab(addr_blk[0]),
	.datac(cur_st[4]),
	.datad(cur_st[5])
);
defparam fsm_proc_dout_11_4_0_.lut_mask=16'haca0;
defparam fsm_proc_dout_11_4_0_.sum_lutc_input="datac";
// @32:198
  cycloneii_lcell_comb fsm_proc_dout_11_4_4_ (
	.combout(dout_11_4[4]),
	.dataa(len_blk[12]),
	.datab(addr_blk[4]),
	.datac(cur_st[4]),
	.datad(cur_st[5])
);
defparam fsm_proc_dout_11_4_4_.lut_mask=16'haca0;
defparam fsm_proc_dout_11_4_4_.sum_lutc_input="datac";
// @32:199
  cycloneii_lcell_comb un1_cur_st_8_0_a2_cZ (
	.combout(un1_cur_st_8_0_a2),
	.dataa(cur_st[3]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(N_16)
);
defparam un1_cur_st_8_0_a2_cZ.lut_mask=16'h0a0a;
defparam un1_cur_st_8_0_a2_cZ.sum_lutc_input="cin";
//@32:174
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  un1_cur_st_8_0_a2_i = ~ un1_cur_st_8_0_a2;
  assign  un1_read_addr_en10_6_0_a3_1_i = ~ un1_read_addr_en10_6_0_a3_1;
  assign  data_crc_4_sn_m5_i = ~ data_crc_4_sn_m5;
  assign  cur_st_i[2] = ~ cur_st[2];
  assign  cur_st_i_i[8] = ~ cur_st_i[8];
  assign  dout_11_sn_m6_i = ~ dout_11_sn_m6;
endmodule /* mp_enc */

// VQM4.1+ 
module checksum_calc_1 (
  data_crc_7,
  data_crc_6,
  data_crc_5,
  data_crc_4,
  data_crc_3,
  data_crc_2,
  data_crc_1,
  data_crc_0,
  checksum_i_0,
  checksum_i_1,
  checksum_i_2,
  checksum_i_3,
  checksum_i_4,
  checksum_i_5,
  checksum_i_6,
  checksum_i_7,
  reset_crc_i,
  req_crc,
  checksum_valid,
  data_crc_val,
  sync_rst_out,
  clk_100
)
;
input data_crc_7 ;
input data_crc_6 ;
input data_crc_5 ;
input data_crc_4 ;
input data_crc_3 ;
input data_crc_2 ;
input data_crc_1 ;
input data_crc_0 ;
output checksum_i_0 ;
output checksum_i_1 ;
output checksum_i_2 ;
output checksum_i_3 ;
output checksum_i_4 ;
output checksum_i_5 ;
output checksum_i_6 ;
output checksum_i_7 ;
input reset_crc_i ;
input req_crc ;
output checksum_valid ;
input data_crc_val ;
input sync_rst_out ;
input clk_100 ;
wire data_crc_7 ;
wire data_crc_6 ;
wire data_crc_5 ;
wire data_crc_4 ;
wire data_crc_3 ;
wire data_crc_2 ;
wire data_crc_1 ;
wire data_crc_0 ;
wire checksum_i_0 ;
wire checksum_i_1 ;
wire checksum_i_2 ;
wire checksum_i_3 ;
wire checksum_i_4 ;
wire checksum_i_5 ;
wire checksum_i_6 ;
wire checksum_i_7 ;
wire reset_crc_i ;
wire req_crc ;
wire checksum_valid ;
wire data_crc_val ;
wire sync_rst_out ;
wire clk_100 ;
wire [7:0] checksum_i_5_0;
wire checksum_i_1_0_7__g1 ;
wire checksum_i_1_0_6__g1 ;
wire checksum_i_1_0_5__g1 ;
wire checksum_i_1_0_4__g1 ;
wire checksum_i_1_0_3__g1 ;
wire checksum_i_1_0_2__g1 ;
wire checksum_i_1_0_1__g1 ;
wire checksum_i_1_0_0__g1 ;
wire un11_checksum_i_add0 ;
wire un11_checksum_i_carry_0 ;
wire un11_checksum_i_add1 ;
wire un11_checksum_i_carry_1 ;
wire un11_checksum_i_add2 ;
wire un11_checksum_i_carry_2 ;
wire un11_checksum_i_add3 ;
wire un11_checksum_i_carry_3 ;
wire un11_checksum_i_add4 ;
wire un11_checksum_i_carry_4 ;
wire un11_checksum_i_add5 ;
wire un11_checksum_i_carry_5 ;
wire un11_checksum_i_add6 ;
wire un11_checksum_i_carry_6 ;
wire un11_checksum_i_add7 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
wire data_crc_val_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff checksum_i_7_ (
	.regout(checksum_i_7),
	.datain(checksum_i_5_0[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_7__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_6_ (
	.regout(checksum_i_6),
	.datain(checksum_i_5_0[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_6__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_5_ (
	.regout(checksum_i_5),
	.datain(checksum_i_5_0[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_5__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_4_ (
	.regout(checksum_i_4),
	.datain(checksum_i_5_0[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_4__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_3_ (
	.regout(checksum_i_3),
	.datain(checksum_i_5_0[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_3__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_2_ (
	.regout(checksum_i_2),
	.datain(checksum_i_5_0[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_2__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_1_ (
	.regout(checksum_i_1),
	.datain(checksum_i_5_0[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_1__g1),
	.ena(VCC)
);
  cycloneii_lcell_ff checksum_i_0_ (
	.regout(checksum_i_0),
	.datain(checksum_i_5_0[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(data_crc_val_i),
	.sdata(checksum_i_1_0_0__g1),
	.ena(VCC)
);
// @18:155
  cycloneii_lcell_ff checksum_valid_Z (
	.regout(checksum_valid),
	.datain(req_crc),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add0_cZ (
	.combout(un11_checksum_i_add0),
	.cout(un11_checksum_i_carry_0),
	.dataa(data_crc_0),
	.datab(checksum_i_0),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_checksum_i_add0_cZ.lut_mask=16'h6688;
defparam un11_checksum_i_add0_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add1_cZ (
	.combout(un11_checksum_i_add1),
	.cout(un11_checksum_i_carry_1),
	.dataa(data_crc_1),
	.datab(checksum_i_1),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_0)
);
defparam un11_checksum_i_add1_cZ.lut_mask=16'h96e8;
defparam un11_checksum_i_add1_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add2_cZ (
	.combout(un11_checksum_i_add2),
	.cout(un11_checksum_i_carry_2),
	.dataa(data_crc_2),
	.datab(checksum_i_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_1)
);
defparam un11_checksum_i_add2_cZ.lut_mask=16'h96e8;
defparam un11_checksum_i_add2_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add3_cZ (
	.combout(un11_checksum_i_add3),
	.cout(un11_checksum_i_carry_3),
	.dataa(data_crc_3),
	.datab(checksum_i_3),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_2)
);
defparam un11_checksum_i_add3_cZ.lut_mask=16'h96e8;
defparam un11_checksum_i_add3_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add4_cZ (
	.combout(un11_checksum_i_add4),
	.cout(un11_checksum_i_carry_4),
	.dataa(data_crc_4),
	.datab(checksum_i_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_3)
);
defparam un11_checksum_i_add4_cZ.lut_mask=16'h96e8;
defparam un11_checksum_i_add4_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add5_cZ (
	.combout(un11_checksum_i_add5),
	.cout(un11_checksum_i_carry_5),
	.dataa(data_crc_5),
	.datab(checksum_i_5),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_4)
);
defparam un11_checksum_i_add5_cZ.lut_mask=16'h96e8;
defparam un11_checksum_i_add5_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add6_cZ (
	.combout(un11_checksum_i_add6),
	.cout(un11_checksum_i_carry_6),
	.dataa(data_crc_6),
	.datab(checksum_i_6),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_5)
);
defparam un11_checksum_i_add6_cZ.lut_mask=16'h96e8;
defparam un11_checksum_i_add6_cZ.sum_lutc_input="cin";
// @18:140
  cycloneii_lcell_comb un11_checksum_i_add7_cZ (
	.combout(un11_checksum_i_add7),
	.dataa(data_crc_7),
	.datab(checksum_i_7),
	.datac(VCC),
	.datad(VCC),
	.cin(un11_checksum_i_carry_6)
);
defparam un11_checksum_i_add7_cZ.lut_mask=16'h9696;
defparam un11_checksum_i_add7_cZ.sum_lutc_input="cin";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_7_ (
	.combout(checksum_i_5_0[7]),
	.dataa(reset_crc_i),
	.datab(data_crc_7),
	.datac(un11_checksum_i_add7),
	.datad(VCC)
);
defparam checksum_i_5_0_7_.lut_mask=16'he4e4;
defparam checksum_i_5_0_7_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_6_ (
	.combout(checksum_i_5_0[6]),
	.dataa(reset_crc_i),
	.datab(data_crc_6),
	.datac(un11_checksum_i_add6),
	.datad(VCC)
);
defparam checksum_i_5_0_6_.lut_mask=16'he4e4;
defparam checksum_i_5_0_6_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_5_ (
	.combout(checksum_i_5_0[5]),
	.dataa(reset_crc_i),
	.datab(data_crc_5),
	.datac(un11_checksum_i_add5),
	.datad(VCC)
);
defparam checksum_i_5_0_5_.lut_mask=16'he4e4;
defparam checksum_i_5_0_5_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_4_ (
	.combout(checksum_i_5_0[4]),
	.dataa(reset_crc_i),
	.datab(data_crc_4),
	.datac(un11_checksum_i_add4),
	.datad(VCC)
);
defparam checksum_i_5_0_4_.lut_mask=16'he4e4;
defparam checksum_i_5_0_4_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_3_ (
	.combout(checksum_i_5_0[3]),
	.dataa(reset_crc_i),
	.datab(data_crc_3),
	.datac(un11_checksum_i_add3),
	.datad(VCC)
);
defparam checksum_i_5_0_3_.lut_mask=16'he4e4;
defparam checksum_i_5_0_3_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_2_ (
	.combout(checksum_i_5_0[2]),
	.dataa(reset_crc_i),
	.datab(data_crc_2),
	.datac(un11_checksum_i_add2),
	.datad(VCC)
);
defparam checksum_i_5_0_2_.lut_mask=16'he4e4;
defparam checksum_i_5_0_2_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_1_ (
	.combout(checksum_i_5_0[1]),
	.dataa(reset_crc_i),
	.datab(data_crc_1),
	.datac(un11_checksum_i_add1),
	.datad(VCC)
);
defparam checksum_i_5_0_1_.lut_mask=16'he4e4;
defparam checksum_i_5_0_1_.sum_lutc_input="datac";
// @18:125
  cycloneii_lcell_comb checksum_i_5_0_0_ (
	.combout(checksum_i_5_0[0]),
	.dataa(reset_crc_i),
	.datab(data_crc_0),
	.datac(un11_checksum_i_add0),
	.datad(VCC)
);
defparam checksum_i_5_0_0_.lut_mask=16'he4e4;
defparam checksum_i_5_0_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_0_ (
	.combout(checksum_i_1_0_0__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_0),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_0_.lut_mask=16'h8888;
defparam checksum_i_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_1_ (
	.combout(checksum_i_1_0_1__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_1),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_1_.lut_mask=16'h8888;
defparam checksum_i_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_2_ (
	.combout(checksum_i_1_0_2__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_2),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_2_.lut_mask=16'h8888;
defparam checksum_i_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_3_ (
	.combout(checksum_i_1_0_3__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_3),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_3_.lut_mask=16'h8888;
defparam checksum_i_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_4_ (
	.combout(checksum_i_1_0_4__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_4),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_4_.lut_mask=16'h8888;
defparam checksum_i_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_5_ (
	.combout(checksum_i_1_0_5__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_5),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_5_.lut_mask=16'h8888;
defparam checksum_i_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_6_ (
	.combout(checksum_i_1_0_6__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_6),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_6_.lut_mask=16'h8888;
defparam checksum_i_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb checksum_i_RNO_7_ (
	.combout(checksum_i_1_0_7__g1),
	.dataa(reset_crc_i),
	.datab(checksum_i_7),
	.datac(VCC),
	.datad(VCC)
);
defparam checksum_i_RNO_7_.lut_mask=16'h8888;
defparam checksum_i_RNO_7_.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  data_crc_val_i = ~ data_crc_val;
endmodule /* checksum_calc_1 */

// VQM4.1+ 
module ram_simple_1 (
  ram_addr_i_9,
  ram_addr_i_8,
  ram_addr_i_7,
  ram_addr_i_6,
  ram_addr_i_5,
  ram_addr_i_4,
  ram_addr_i_3,
  ram_addr_i_2,
  ram_addr_i_1,
  ram_addr_i_0,
  ram_addr_in_i_m2_9,
  ram_addr_in_i_m2_8,
  ram_addr_in_i_m2_7,
  ram_addr_in_i_m2_6,
  ram_addr_in_i_m2_5,
  ram_addr_in_i_m2_4,
  ram_addr_in_i_m2_3,
  ram_addr_in_i_m2_2,
  ram_addr_in_i_m2_1,
  ram_addr_in_i_m2_0,
  inc_wbm_dat_i_7,
  inc_wbm_dat_i_6,
  inc_wbm_dat_i_5,
  inc_wbm_dat_i_4,
  inc_wbm_dat_i_3,
  inc_wbm_dat_i_2,
  inc_wbm_dat_i_1,
  inc_wbm_dat_i_0,
  data_out_1_7,
  data_out_1_3,
  data_out_1_0,
  data_out_1_1,
  data_out_1_2,
  data_out_1_4,
  data_out_1_5,
  data_out_1_6,
  inc_wbm_ack_i,
  sync_rst_out,
  dout_valid,
  clk_100,
  read_addr_en
)
;
input ram_addr_i_9 ;
input ram_addr_i_8 ;
input ram_addr_i_7 ;
input ram_addr_i_6 ;
input ram_addr_i_5 ;
input ram_addr_i_4 ;
input ram_addr_i_3 ;
input ram_addr_i_2 ;
input ram_addr_i_1 ;
input ram_addr_i_0 ;
input ram_addr_in_i_m2_9 ;
input ram_addr_in_i_m2_8 ;
input ram_addr_in_i_m2_7 ;
input ram_addr_in_i_m2_6 ;
input ram_addr_in_i_m2_5 ;
input ram_addr_in_i_m2_4 ;
input ram_addr_in_i_m2_3 ;
input ram_addr_in_i_m2_2 ;
input ram_addr_in_i_m2_1 ;
input ram_addr_in_i_m2_0 ;
input inc_wbm_dat_i_7 ;
input inc_wbm_dat_i_6 ;
input inc_wbm_dat_i_5 ;
input inc_wbm_dat_i_4 ;
input inc_wbm_dat_i_3 ;
input inc_wbm_dat_i_2 ;
input inc_wbm_dat_i_1 ;
input inc_wbm_dat_i_0 ;
output data_out_1_7 ;
output data_out_1_3 ;
output data_out_1_0 ;
output data_out_1_1 ;
output data_out_1_2 ;
output data_out_1_4 ;
output data_out_1_5 ;
output data_out_1_6 ;
input inc_wbm_ack_i ;
input sync_rst_out ;
output dout_valid ;
input clk_100 ;
input read_addr_en ;
wire ram_addr_i_9 ;
wire ram_addr_i_8 ;
wire ram_addr_i_7 ;
wire ram_addr_i_6 ;
wire ram_addr_i_5 ;
wire ram_addr_i_4 ;
wire ram_addr_i_3 ;
wire ram_addr_i_2 ;
wire ram_addr_i_1 ;
wire ram_addr_i_0 ;
wire ram_addr_in_i_m2_9 ;
wire ram_addr_in_i_m2_8 ;
wire ram_addr_in_i_m2_7 ;
wire ram_addr_in_i_m2_6 ;
wire ram_addr_in_i_m2_5 ;
wire ram_addr_in_i_m2_4 ;
wire ram_addr_in_i_m2_3 ;
wire ram_addr_in_i_m2_2 ;
wire ram_addr_in_i_m2_1 ;
wire ram_addr_in_i_m2_0 ;
wire inc_wbm_dat_i_7 ;
wire inc_wbm_dat_i_6 ;
wire inc_wbm_dat_i_5 ;
wire inc_wbm_dat_i_4 ;
wire inc_wbm_dat_i_3 ;
wire inc_wbm_dat_i_2 ;
wire inc_wbm_dat_i_1 ;
wire inc_wbm_dat_i_0 ;
wire data_out_1_7 ;
wire data_out_1_3 ;
wire data_out_1_0 ;
wire data_out_1_1 ;
wire data_out_1_2 ;
wire data_out_1_4 ;
wire data_out_1_5 ;
wire data_out_1_6 ;
wire inc_wbm_ack_i ;
wire sync_rst_out ;
wire dout_valid ;
wire clk_100 ;
wire read_addr_en ;
wire [7:7] data_out_3;
wire [7:0] data_out_2;
wire [7:0] ram_data;
wire VCC ;
wire GND ;
wire sync_rst_out_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @38:98
  cycloneii_lcell_ff data_out_3_7_ (
	.regout(data_out_3[7]),
	.datain(read_addr_en),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @38:98
  cycloneii_lcell_ff data_out_2_7_ (
	.regout(data_out_2[7]),
	.datain(ram_data[7]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_out_3[7])
);
// @38:98
  cycloneii_lcell_ff data_out_2_6_ (
	.regout(data_out_2[6]),
	.datain(ram_data[6]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_out_3[7])
);
// @38:98
  cycloneii_lcell_ff data_out_2_5_ (
	.regout(data_out_2[5]),
	.datain(ram_data[5]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_out_3[7])
);
// @38:98
  cycloneii_lcell_ff data_out_2_4_ (
	.regout(data_out_2[4]),
	.datain(ram_data[4]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_out_3[7])
);
// @38:98
  cycloneii_lcell_ff data_out_2_3_ (
	.regout(data_out_2[3]),
	.datain(ram_data[3]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_out_3[7])
);
// @38:98
  cycloneii_lcell_ff data_out_2_2_ (
	.regout(data_out_2[2]),
	.datain(ram_data[2]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_out_3[7])
);
// @38:98
  cycloneii_lcell_ff data_out_2_1_ (
	.regout(data_out_2[1]),
	.datain(ram_data[1]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_out_3[7])
);
// @38:98
  cycloneii_lcell_ff data_out_2_0_ (
	.regout(data_out_2[0]),
	.datain(ram_data[0]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_out_3[7])
);
// @38:113
  cycloneii_lcell_ff dout_valid_Z (
	.regout(dout_valid),
	.datain(read_addr_en),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @38:98
  cycloneii_lcell_comb data_out_1_6_ (
	.combout(data_out_1_6),
	.dataa(data_out_2[6]),
	.datab(data_out_3[7]),
	.datac(ram_data[6]),
	.datad(VCC)
);
defparam data_out_1_6_.lut_mask=16'he2e2;
defparam data_out_1_6_.sum_lutc_input="datac";
// @38:98
  cycloneii_lcell_comb data_out_1_5_ (
	.combout(data_out_1_5),
	.dataa(data_out_2[5]),
	.datab(data_out_3[7]),
	.datac(ram_data[5]),
	.datad(VCC)
);
defparam data_out_1_5_.lut_mask=16'he2e2;
defparam data_out_1_5_.sum_lutc_input="datac";
// @38:98
  cycloneii_lcell_comb data_out_1_4_ (
	.combout(data_out_1_4),
	.dataa(data_out_2[4]),
	.datab(data_out_3[7]),
	.datac(ram_data[4]),
	.datad(VCC)
);
defparam data_out_1_4_.lut_mask=16'he2e2;
defparam data_out_1_4_.sum_lutc_input="datac";
// @38:98
  cycloneii_lcell_comb data_out_1_2_ (
	.combout(data_out_1_2),
	.dataa(data_out_2[2]),
	.datab(data_out_3[7]),
	.datac(ram_data[2]),
	.datad(VCC)
);
defparam data_out_1_2_.lut_mask=16'he2e2;
defparam data_out_1_2_.sum_lutc_input="datac";
// @38:98
  cycloneii_lcell_comb data_out_1_1_ (
	.combout(data_out_1_1),
	.dataa(data_out_2[1]),
	.datab(data_out_3[7]),
	.datac(ram_data[1]),
	.datad(VCC)
);
defparam data_out_1_1_.lut_mask=16'he2e2;
defparam data_out_1_1_.sum_lutc_input="datac";
// @38:98
  cycloneii_lcell_comb data_out_1_0_ (
	.combout(data_out_1_0),
	.dataa(data_out_2[0]),
	.datab(data_out_3[7]),
	.datac(ram_data[0]),
	.datad(VCC)
);
defparam data_out_1_0_.lut_mask=16'he2e2;
defparam data_out_1_0_.sum_lutc_input="datac";
// @38:98
  cycloneii_lcell_comb data_out_1_3_ (
	.combout(data_out_1_3),
	.dataa(data_out_2[3]),
	.datab(data_out_3[7]),
	.datac(ram_data[3]),
	.datad(VCC)
);
defparam data_out_1_3_.lut_mask=16'he2e2;
defparam data_out_1_3_.sum_lutc_input="datac";
// @38:98
  cycloneii_lcell_comb data_out_1_7_ (
	.combout(data_out_1_7),
	.dataa(data_out_2[7]),
	.datab(data_out_3[7]),
	.datac(ram_data[7]),
	.datad(VCC)
);
defparam data_out_1_7_.lut_mask=16'he2e2;
defparam data_out_1_7_.sum_lutc_input="datac";
// @38:69
  altsyncram ram_data_cZ (
	.wren_a(inc_wbm_ack_i),
	.wren_b(GND),
	.data_a({inc_wbm_dat_i_7, inc_wbm_dat_i_6, inc_wbm_dat_i_5, inc_wbm_dat_i_4, 
   inc_wbm_dat_i_3, inc_wbm_dat_i_2, inc_wbm_dat_i_1, inc_wbm_dat_i_0}),
	.address_a({ram_addr_in_i_m2_9, ram_addr_in_i_m2_8, ram_addr_in_i_m2_7, 
   ram_addr_in_i_m2_6, ram_addr_in_i_m2_5, ram_addr_in_i_m2_4, ram_addr_in_i_m2_3, 
   ram_addr_in_i_m2_2, ram_addr_in_i_m2_1, ram_addr_in_i_m2_0}),
	.address_b({ram_addr_i_9, ram_addr_i_8, ram_addr_i_7, ram_addr_i_6, ram_addr_i_5, 
   ram_addr_i_4, ram_addr_i_3, ram_addr_i_2, ram_addr_i_1, ram_addr_i_0}),
	.clock0(clk_100),
	.clock1(clk_100),
	.clocken0(VCC),
	.clocken1(VCC),
	.aclr0(GND),
	.aclr1(GND),
	.q_b({ram_data[7], ram_data[6], ram_data[5], ram_data[4], ram_data[3], 
   ram_data[2], ram_data[1], ram_data[0]})
);
defparam ram_data_cZ.ram_block_type =  "AUTO";
defparam ram_data_cZ.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam ram_data_cZ.wrcontrol_wraddress_reg_b =  "CLOCK1";
defparam ram_data_cZ.outdata_reg_b =  "UNREGISTERED";
defparam ram_data_cZ.address_reg_b =  "CLOCK1";
defparam ram_data_cZ.numwords_b =  1024;
defparam ram_data_cZ.widthad_b =  10;
defparam ram_data_cZ.width_b =  8;
defparam ram_data_cZ.numwords_a =  1024;
defparam ram_data_cZ.widthad_a =  10;
defparam ram_data_cZ.width_a =  8;
defparam ram_data_cZ.operation_mode =  "DUAL_PORT";
defparam ram_data_cZ.lpm_type =  "altsyncram";
defparam ram_data_cZ.intended_device_family =  "Cyclone II";
defparam ram_data_cZ.outdata_reg_a =  "UNREGISTERED";
defparam ram_data_cZ.address_aclr_a =  "UNUSED";
defparam ram_data_cZ.outdata_aclr_a =  "UNUSED";
defparam ram_data_cZ.indata_aclr_a =  "UNUSED";
defparam ram_data_cZ.wrcontrol_aclr_a =  "UNUSED";
defparam ram_data_cZ.width_byteena_a =  1;
defparam ram_data_cZ.rdcontrol_reg_b =  "CLOCK1";
defparam ram_data_cZ.rdcontrol_aclr_b =  "UNUSED";
defparam ram_data_cZ.indata_reg_b =  "UNUSED";
defparam ram_data_cZ.indata_aclr_b =  "UNUSED";
defparam ram_data_cZ.wrcontrol_aclr_b =  "UNUSED";
defparam ram_data_cZ.address_aclr_b =  "UNUSED";
defparam ram_data_cZ.width_byteena_b =  1;
defparam ram_data_cZ.byte_size =  9;
defparam ram_data_cZ.init_file =  "UNUSED";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* ram_simple_1 */

// VQM4.1+ 
module general_fifoZ3 (
  dout_0_0,
  dout_0_1,
  dout_0_2,
  dout_0_3,
  dout_0_4,
  dout_0_5,
  dout_0_6,
  dout_0_7,
  dout_0,
  dout_1,
  dout_2,
  dout_3,
  dout_4,
  dout_5,
  dout_6,
  dout_7,
  dout_valid_i,
  un4_iempty,
  un2_ifull,
  dout_valid,
  fifo_rd_en,
  restart_i_i,
  sync_rst_out,
  clk_100
)
;
output dout_0_0 ;
output dout_0_1 ;
output dout_0_2 ;
output dout_0_3 ;
output dout_0_4 ;
output dout_0_5 ;
output dout_0_6 ;
output dout_0_7 ;
input dout_0 ;
input dout_1 ;
input dout_2 ;
input dout_3 ;
input dout_4 ;
input dout_5 ;
input dout_6 ;
input dout_7 ;
input dout_valid_i ;
output un4_iempty ;
output un2_ifull ;
output dout_valid ;
input fifo_rd_en ;
input restart_i_i ;
input sync_rst_out ;
input clk_100 ;
wire dout_0_0 ;
wire dout_0_1 ;
wire dout_0_2 ;
wire dout_0_3 ;
wire dout_0_4 ;
wire dout_0_5 ;
wire dout_0_6 ;
wire dout_0_7 ;
wire dout_0 ;
wire dout_1 ;
wire dout_2 ;
wire dout_3 ;
wire dout_4 ;
wire dout_5 ;
wire dout_6 ;
wire dout_7 ;
wire dout_valid_i ;
wire un4_iempty ;
wire un2_ifull ;
wire dout_valid ;
wire fifo_rd_en ;
wire restart_i_i ;
wire sync_rst_out ;
wire clk_100 ;
wire [3:0] write_addr;
wire [3:0] read_addr;
wire [7:0] DOUT;
wire [7:0] DIN_REG1;
wire [3:0] Q_internal;
wire [3:0] qplus;
wire [3:1] cchain;
wire [0:0] un2_wr_en_1;
wire [7:0] DOUT_TMP;
wire [3:0] read_addr_dup_6;
wire write_addr_c0_combout_2 ;
wire write_addr_0_sqmuxa_i ;
wire un12_wr_en_1 ;
wire write_addr_c1_combout_2 ;
wire write_addr_c2_combout_2 ;
wire write_addr_c3_combout_2 ;
wire read_addr_c0_combout_1 ;
wire read_addr_dup_0_sqmuxa ;
wire un2_rd_en ;
wire read_addr_c1_combout_1 ;
wire read_addr_c2_combout_1 ;
wire read_addr_c3_combout_1 ;
wire mem_31 ;
wire mem_3_0_0_g2_i ;
wire mem_27 ;
wire mem_23 ;
wire mem_19 ;
wire mem_15 ;
wire mem_11 ;
wire mem_7 ;
wire mem_3 ;
wire G_5 ;
wire I_3_NE_i_0_g0 ;
wire I_2 ;
wire un1_count27_RNIDDT5_cout ;
wire write_addr_c0_cout_2 ;
wire write_addr_c1_cout_2 ;
wire write_addr_c2_cout_2 ;
wire read_addr_c0_cout_1 ;
wire VCC ;
wire read_addr_c1_cout_1 ;
wire read_addr_c2_cout_1 ;
wire I_4 ;
wire un1_count27 ;
wire mem_0_1_0 ;
wire read_addr_dup_0_sqmuxa_0 ;
wire un1_rd_en_bnc1 ;
wire un1_rd_en_sum1 ;
wire un1_rd_en_sum2 ;
wire I_3_3_0_0 ;
wire I_3_NE_i_0_g0_0 ;
wire GND ;
wire sync_rst_out_i ;
wire restart_i_i_i ;
wire read_addr_dup_0_sqmuxa_i ;
wire write_addr_0_sqmuxa_i_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @12:198
  cycloneii_lcell_ff write_addr_0_ (
	.regout(write_addr[0]),
	.datain(write_addr_c0_combout_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un12_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_1_ (
	.regout(write_addr[1]),
	.datain(write_addr_c1_combout_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un12_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_2_ (
	.regout(write_addr[2]),
	.datain(write_addr_c2_combout_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un12_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff write_addr_3_ (
	.regout(write_addr[3]),
	.datain(write_addr_c3_combout_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(write_addr_0_sqmuxa_i_i),
	.sload(GND),
	.sdata(GND),
	.ena(un12_wr_en_1)
);
// @12:198
  cycloneii_lcell_ff read_addr_0_ (
	.regout(read_addr[0]),
	.datain(read_addr_c0_combout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un2_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_1_ (
	.regout(read_addr[1]),
	.datain(read_addr_c1_combout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un2_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_2_ (
	.regout(read_addr[2]),
	.datain(read_addr_c2_combout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un2_rd_en)
);
// @12:198
  cycloneii_lcell_ff read_addr_3_ (
	.regout(read_addr[3]),
	.datain(read_addr_c3_combout_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(read_addr_dup_0_sqmuxa_i),
	.sload(GND),
	.sdata(GND),
	.ena(un2_rd_en)
);
  cycloneii_lcell_ff mem_31_Z (
	.regout(mem_31),
	.datain(dout_7),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_27_Z (
	.regout(mem_27),
	.datain(dout_6),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_23_Z (
	.regout(mem_23),
	.datain(dout_5),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_19_Z (
	.regout(mem_19),
	.datain(dout_4),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_15_Z (
	.regout(mem_15),
	.datain(dout_3),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_11_Z (
	.regout(mem_11),
	.datain(dout_2),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_7_Z (
	.regout(mem_7),
	.datain(dout_1),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff mem_3_Z (
	.regout(mem_3),
	.datain(dout_0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(mem_3_0_0_g2_i)
);
  cycloneii_lcell_ff dout_7_ (
	.regout(dout_0_7),
	.datain(DOUT[7]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_31),
	.ena(fifo_rd_en)
);
  cycloneii_lcell_ff dout_6_ (
	.regout(dout_0_6),
	.datain(DOUT[6]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_27),
	.ena(fifo_rd_en)
);
  cycloneii_lcell_ff dout_5_ (
	.regout(dout_0_5),
	.datain(DOUT[5]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_23),
	.ena(fifo_rd_en)
);
  cycloneii_lcell_ff dout_4_ (
	.regout(dout_0_4),
	.datain(DOUT[4]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_19),
	.ena(fifo_rd_en)
);
  cycloneii_lcell_ff dout_3_ (
	.regout(dout_0_3),
	.datain(DOUT[3]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_15),
	.ena(fifo_rd_en)
);
  cycloneii_lcell_ff dout_2_ (
	.regout(dout_0_2),
	.datain(DOUT[2]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_11),
	.ena(fifo_rd_en)
);
  cycloneii_lcell_ff dout_1_ (
	.regout(dout_0_1),
	.datain(DOUT[1]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_7),
	.ena(fifo_rd_en)
);
  cycloneii_lcell_ff dout_0_ (
	.regout(dout_0_0),
	.datain(DOUT[0]),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(restart_i_i_i),
	.sdata(mem_3),
	.ena(fifo_rd_en)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_7_ (
	.regout(DIN_REG1[7]),
	.datain(dout_7),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_6_ (
	.regout(DIN_REG1[6]),
	.datain(dout_6),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_5_ (
	.regout(DIN_REG1[5]),
	.datain(dout_5),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_4_ (
	.regout(DIN_REG1[4]),
	.datain(dout_4),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_3_ (
	.regout(DIN_REG1[3]),
	.datain(dout_3),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_2_ (
	.regout(DIN_REG1[2]),
	.datain(dout_2),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_1_ (
	.regout(DIN_REG1[1]),
	.datain(dout_1),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_DIN_REG1_0_ (
	.regout(DIN_REG1[0]),
	.datain(dout_0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_G_5 (
	.regout(G_5),
	.datain(I_3_NE_i_0_g0),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:96
  cycloneii_lcell_ff mem_34_I_2 (
	.regout(I_2),
	.datain(un12_wr_en_1),
	.clk(clk_100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_3_count_reg_Q_internal_3_ (
	.regout(Q_internal[3]),
	.datain(qplus[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_2_count_reg_Q_internal_2_ (
	.regout(Q_internal[2]),
	.datain(qplus[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_1_count_reg_Q_internal_1_ (
	.regout(Q_internal[1]),
	.datain(qplus[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_ff genCntr_0_count_reg_Q_internal_0_ (
	.regout(Q_internal[0]),
	.datain(qplus[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:116
  cycloneii_lcell_ff dout_valid_Z (
	.regout(dout_valid),
	.datain(un2_rd_en),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:235
  cycloneii_lcell_comb genCntr_0_count_reg_Q_internal_RNI059J_0_ (
	.combout(qplus[0]),
	.cout(cchain[1]),
	.dataa(Q_internal[0]),
	.datab(un2_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_count27_RNIDDT5_cout)
);
defparam genCntr_0_count_reg_Q_internal_RNI059J_0_.lut_mask=16'h96e8;
defparam genCntr_0_count_reg_Q_internal_RNI059J_0_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_1_count_reg_Q_internal_RNIL0L01_1_ (
	.combout(qplus[1]),
	.cout(cchain[2]),
	.dataa(Q_internal[1]),
	.datab(un2_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[1])
);
defparam genCntr_1_count_reg_Q_internal_RNIL0L01_1_.lut_mask=16'h96e8;
defparam genCntr_1_count_reg_Q_internal_RNIL0L01_1_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_2_count_reg_Q_internal_RNIC01E1_2_ (
	.combout(qplus[2]),
	.cout(cchain[3]),
	.dataa(Q_internal[2]),
	.datab(un2_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[2])
);
defparam genCntr_2_count_reg_Q_internal_RNIC01E1_2_.lut_mask=16'h96e8;
defparam genCntr_2_count_reg_Q_internal_RNIC01E1_2_.sum_lutc_input="cin";
// @12:235
  cycloneii_lcell_comb genCntr_3_count_reg_Q_internal_RNO_3_ (
	.combout(qplus[3]),
	.dataa(Q_internal[3]),
	.datab(un2_wr_en_1[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(cchain[3])
);
defparam genCntr_3_count_reg_Q_internal_RNO_3_.lut_mask=16'h9696;
defparam genCntr_3_count_reg_Q_internal_RNO_3_.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c0 (
	.combout(write_addr_c0_combout_2),
	.cout(write_addr_c0_cout_2),
	.dataa(write_addr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam write_addr_c0.lut_mask=16'h6688;
defparam write_addr_c0.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c1 (
	.combout(write_addr_c1_combout_2),
	.cout(write_addr_c1_cout_2),
	.dataa(write_addr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c0_cout_2)
);
defparam write_addr_c1.lut_mask=16'h5aa0;
defparam write_addr_c1.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c2 (
	.combout(write_addr_c2_combout_2),
	.cout(write_addr_c2_cout_2),
	.dataa(write_addr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c1_cout_2)
);
defparam write_addr_c2.lut_mask=16'h5aa0;
defparam write_addr_c2.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb write_addr_c3 (
	.combout(write_addr_c3_combout_2),
	.dataa(write_addr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(write_addr_c2_cout_2)
);
defparam write_addr_c3.lut_mask=16'h5a5a;
defparam write_addr_c3.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c0 (
	.combout(read_addr_c0_combout_1),
	.cout(read_addr_c0_cout_1),
	.dataa(read_addr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_c0.lut_mask=16'h6688;
defparam read_addr_c0.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c1 (
	.combout(read_addr_c1_combout_1),
	.cout(read_addr_c1_cout_1),
	.dataa(read_addr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c0_cout_1)
);
defparam read_addr_c1.lut_mask=16'h5aa0;
defparam read_addr_c1.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c2 (
	.combout(read_addr_c2_combout_1),
	.cout(read_addr_c2_cout_1),
	.dataa(read_addr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c1_cout_1)
);
defparam read_addr_c2.lut_mask=16'h5aa0;
defparam read_addr_c2.sum_lutc_input="cin";
// @12:198
  cycloneii_lcell_comb read_addr_c3 (
	.combout(read_addr_c3_combout_1),
	.dataa(read_addr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(read_addr_c2_cout_1)
);
defparam read_addr_c3.lut_mask=16'h5a5a;
defparam read_addr_c3.sum_lutc_input="cin";
// @12:96
  cycloneii_lcell_comb mem_34_G_5_RNI3SN5 (
	.combout(I_4),
	.dataa(G_5),
	.datab(I_2),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_34_G_5_RNI3SN5.lut_mask=16'h8888;
defparam mem_34_G_5_RNI3SN5.sum_lutc_input="datac";
// @12:241
  cycloneii_lcell_comb un1_count27_cZ (
	.combout(un1_count27),
	.dataa(un12_wr_en_1),
	.datab(un2_rd_en),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_count27_cZ.lut_mask=16'hbbbb;
defparam un1_count27_cZ.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_0_1_0_cZ (
	.combout(mem_0_1_0),
	.dataa(write_addr[1]),
	.datab(write_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_0_1_0_cZ.lut_mask=16'h1111;
defparam mem_0_1_0_cZ.sum_lutc_input="datac";
// @12:146
  cycloneii_lcell_comb read_addr_dup_0_sqmuxa_0_cZ (
	.combout(read_addr_dup_0_sqmuxa_0),
	.dataa(read_addr[1]),
	.datab(read_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam read_addr_dup_0_sqmuxa_0_cZ.lut_mask=16'h1111;
defparam read_addr_dup_0_sqmuxa_0_cZ.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_I_1_RNIN8VF (
	.combout(DOUT[0]),
	.dataa(DIN_REG1[0]),
	.datab(I_4),
	.datac(DOUT_TMP[0]),
	.datad(VCC)
);
defparam mem_34_I_1_RNIN8VF.lut_mask=16'hb8b8;
defparam mem_34_I_1_RNIN8VF.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_I_1_RNIO8VF (
	.combout(DOUT[1]),
	.dataa(DIN_REG1[1]),
	.datab(I_4),
	.datac(DOUT_TMP[1]),
	.datad(VCC)
);
defparam mem_34_I_1_RNIO8VF.lut_mask=16'hb8b8;
defparam mem_34_I_1_RNIO8VF.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_I_1_RNIP8VF (
	.combout(DOUT[2]),
	.dataa(DIN_REG1[2]),
	.datab(I_4),
	.datac(DOUT_TMP[2]),
	.datad(VCC)
);
defparam mem_34_I_1_RNIP8VF.lut_mask=16'hb8b8;
defparam mem_34_I_1_RNIP8VF.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_I_1_RNIQ8VF (
	.combout(DOUT[3]),
	.dataa(DIN_REG1[3]),
	.datab(I_4),
	.datac(DOUT_TMP[3]),
	.datad(VCC)
);
defparam mem_34_I_1_RNIQ8VF.lut_mask=16'hb8b8;
defparam mem_34_I_1_RNIQ8VF.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_I_1_RNIR8VF (
	.combout(DOUT[4]),
	.dataa(DIN_REG1[4]),
	.datab(I_4),
	.datac(DOUT_TMP[4]),
	.datad(VCC)
);
defparam mem_34_I_1_RNIR8VF.lut_mask=16'hb8b8;
defparam mem_34_I_1_RNIR8VF.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_I_1_RNIS8VF (
	.combout(DOUT[5]),
	.dataa(DIN_REG1[5]),
	.datab(I_4),
	.datac(DOUT_TMP[5]),
	.datad(VCC)
);
defparam mem_34_I_1_RNIS8VF.lut_mask=16'hb8b8;
defparam mem_34_I_1_RNIS8VF.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_I_1_RNIT8VF (
	.combout(DOUT[6]),
	.dataa(DIN_REG1[6]),
	.datab(I_4),
	.datac(DOUT_TMP[6]),
	.datad(VCC)
);
defparam mem_34_I_1_RNIT8VF.lut_mask=16'hb8b8;
defparam mem_34_I_1_RNIT8VF.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_I_1_RNIU8VF (
	.combout(DOUT[7]),
	.dataa(DIN_REG1[7]),
	.datab(I_4),
	.datac(DOUT_TMP[7]),
	.datad(VCC)
);
defparam mem_34_I_1_RNIU8VF.lut_mask=16'hb8b8;
defparam mem_34_I_1_RNIU8VF.sum_lutc_input="datac";
// @12:149
  cycloneii_lcell_comb un1_rd_en_bnc1_cZ (
	.combout(un1_rd_en_bnc1),
	.dataa(read_addr[0]),
	.datab(read_addr[1]),
	.datac(un2_rd_en),
	.datad(VCC)
);
defparam un1_rd_en_bnc1_cZ.lut_mask=16'h8080;
defparam un1_rd_en_bnc1_cZ.sum_lutc_input="datac";
// @12:149
  cycloneii_lcell_comb un1_rd_en_sum1_cZ (
	.combout(un1_rd_en_sum1),
	.dataa(read_addr[0]),
	.datab(read_addr[1]),
	.datac(un2_rd_en),
	.datad(VCC)
);
defparam un1_rd_en_sum1_cZ.lut_mask=16'h6c6c;
defparam un1_rd_en_sum1_cZ.sum_lutc_input="datac";
// @12:264
  cycloneii_lcell_comb fifo_full_proc_fifo_full_proc_un2_ifull (
	.combout(un2_ifull),
	.dataa(Q_internal[1]),
	.datab(Q_internal[2]),
	.datac(Q_internal[3]),
	.datad(Q_internal[0])
);
defparam fifo_full_proc_fifo_full_proc_un2_ifull.lut_mask=16'hefff;
defparam fifo_full_proc_fifo_full_proc_un2_ifull.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty (
	.combout(un4_iempty),
	.dataa(Q_internal[0]),
	.datab(Q_internal[1]),
	.datac(Q_internal[2]),
	.datad(Q_internal[3])
);
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty.lut_mask=16'h0001;
defparam fifo_empty_proc_fifo_empty_proc_op_eq_un4_iempty.sum_lutc_input="datac";
// @38:113
  cycloneii_lcell_comb un2_wr_en_1_0_ (
	.combout(un2_wr_en_1[0]),
	.dataa(fifo_rd_en),
	.datab(un4_iempty),
	.datac(un12_wr_en_1),
	.datad(VCC)
);
defparam un2_wr_en_1_0_.lut_mask=16'h2f2f;
defparam un2_wr_en_1_0_.sum_lutc_input="datac";
// @12:149
  cycloneii_lcell_comb un1_rd_en_sum2_cZ (
	.combout(un1_rd_en_sum2),
	.dataa(read_addr[0]),
	.datab(read_addr[1]),
	.datac(read_addr[2]),
	.datad(un2_rd_en)
);
defparam un1_rd_en_sum2_cZ.lut_mask=16'h78f0;
defparam un1_rd_en_sum2_cZ.sum_lutc_input="datac";
// @12:241
  cycloneii_lcell_comb count_proc_un12_wr_en_1 (
	.combout(un12_wr_en_1),
	.dataa(dout_valid_i),
	.datab(un2_ifull),
	.datac(VCC),
	.datad(VCC)
);
defparam count_proc_un12_wr_en_1.lut_mask=16'h8888;
defparam count_proc_un12_wr_en_1.sum_lutc_input="datac";
// @12:119
  cycloneii_lcell_comb data_valid_proc_un2_rd_en (
	.combout(un2_rd_en),
	.dataa(fifo_rd_en),
	.datab(un4_iempty),
	.datac(VCC),
	.datad(VCC)
);
defparam data_valid_proc_un2_rd_en.lut_mask=16'h2222;
defparam data_valid_proc_un2_rd_en.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_0_1_0_RNICV8D (
	.combout(mem_3_0_0_g2_i),
	.dataa(write_addr[2]),
	.datab(write_addr[3]),
	.datac(mem_0_1_0),
	.datad(un12_wr_en_1)
);
defparam mem_0_1_0_RNICV8D.lut_mask=16'h1000;
defparam mem_0_1_0_RNICV8D.sum_lutc_input="datac";
// @12:208
  cycloneii_lcell_comb write_addr_0_sqmuxa (
	.combout(write_addr_0_sqmuxa_i),
	.dataa(write_addr[3]),
	.datab(write_addr[2]),
	.datac(mem_0_1_0),
	.datad(un12_wr_en_1)
);
defparam write_addr_0_sqmuxa.lut_mask=16'hdfff;
defparam write_addr_0_sqmuxa.sum_lutc_input="datac";
// @12:146
  cycloneii_lcell_comb read_addr_dup_0_sqmuxa_cZ (
	.combout(read_addr_dup_0_sqmuxa),
	.dataa(read_addr[3]),
	.datab(read_addr[2]),
	.datac(read_addr_dup_0_sqmuxa_0),
	.datad(un2_rd_en)
);
defparam read_addr_dup_0_sqmuxa_cZ.lut_mask=16'hdfff;
defparam read_addr_dup_0_sqmuxa_cZ.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_0_ (
	.combout(read_addr_dup_6[0]),
	.dataa(read_addr[0]),
	.datab(un2_rd_en),
	.datac(read_addr_dup_0_sqmuxa),
	.datad(VCC)
);
defparam read_addr_dup_proc_read_addr_dup_6_0_.lut_mask=16'h6060;
defparam read_addr_dup_proc_read_addr_dup_6_0_.sum_lutc_input="datac";
// @12:142
  cycloneii_lcell_comb read_addr_dup_proc_read_addr_dup_6_3_ (
	.combout(read_addr_dup_6[3]),
	.dataa(read_addr[2]),
	.datab(read_addr[3]),
	.datac(read_addr_dup_0_sqmuxa),
	.datad(un1_rd_en_bnc1)
);
defparam read_addr_dup_proc_read_addr_dup_6_3_.lut_mask=16'h60c0;
defparam read_addr_dup_proc_read_addr_dup_6_3_.sum_lutc_input="datac";
// @12:96
  cycloneii_lcell_comb mem_34_G_5_RNO_1 (
	.combout(I_3_3_0_0),
	.dataa(write_addr[3]),
	.datab(read_addr_dup_6[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam mem_34_G_5_RNO_1.lut_mask=16'h6666;
defparam mem_34_G_5_RNO_1.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO_0 (
	.combout(I_3_NE_i_0_g0_0),
	.dataa(write_addr[1]),
	.datab(write_addr[0]),
	.datac(un1_rd_en_sum1),
	.datad(read_addr_dup_6[0])
);
defparam mem_34_G_5_RNO_0.lut_mask=16'h8421;
defparam mem_34_G_5_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb mem_34_G_5_RNO (
	.combout(I_3_NE_i_0_g0),
	.dataa(write_addr[2]),
	.datab(un1_rd_en_sum2),
	.datac(I_3_NE_i_0_g0_0),
	.datad(I_3_3_0_0)
);
defparam mem_34_G_5_RNO.lut_mask=16'h0090;
defparam mem_34_G_5_RNO.sum_lutc_input="datac";
// @12:235
  cycloneii_lcell_comb un1_count27_RNIDDT5 (
	.cout(un1_count27_RNIDDT5_cout),
	.dataa(un1_count27),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_count27_RNIDDT5.lut_mask=16'h00aa;
defparam un1_count27_RNIDDT5.sum_lutc_input="cin";
// @12:96
  altsyncram mem_34_I_1 (
	.wren_a(dout_valid_i),
	.wren_b(GND),
	.data_a({dout_7, dout_6, dout_5, dout_4, dout_3, dout_2, dout_1, dout_0}),
	.address_a({write_addr[3], write_addr[2], write_addr[1], write_addr[0]}),
	.address_b({read_addr_dup_6[3], un1_rd_en_sum2, un1_rd_en_sum1, read_addr_dup_6[0]}),
	.clock0(clk_100),
	.clock1(clk_100),
	.clocken0(un2_ifull),
	.clocken1(VCC),
	.aclr0(GND),
	.aclr1(GND),
	.q_b({DOUT_TMP[7], DOUT_TMP[6], DOUT_TMP[5], DOUT_TMP[4], DOUT_TMP[3], 
   DOUT_TMP[2], DOUT_TMP[1], DOUT_TMP[0]})
);
defparam mem_34_I_1.ram_block_type =  "AUTO";
defparam mem_34_I_1.read_during_write_mode_mixed_ports =  "DONT_CARE";
defparam mem_34_I_1.wrcontrol_wraddress_reg_b =  "CLOCK1";
defparam mem_34_I_1.numwords_b =  9;
defparam mem_34_I_1.widthad_b =  4;
defparam mem_34_I_1.width_b =  8;
defparam mem_34_I_1.outdata_reg_a =  "UNREGISTERED";
defparam mem_34_I_1.numwords_a =  9;
defparam mem_34_I_1.widthad_a =  4;
defparam mem_34_I_1.width_a =  8;
defparam mem_34_I_1.operation_mode =  "DUAL_PORT";
defparam mem_34_I_1.lpm_type =  "altsyncram";
defparam mem_34_I_1.intended_device_family =  "Cyclone II";
defparam mem_34_I_1.address_aclr_a =  "UNUSED";
defparam mem_34_I_1.outdata_aclr_a =  "UNUSED";
defparam mem_34_I_1.indata_aclr_a =  "UNUSED";
defparam mem_34_I_1.wrcontrol_aclr_a =  "UNUSED";
defparam mem_34_I_1.width_byteena_a =  1;
defparam mem_34_I_1.rdcontrol_reg_b =  "CLOCK1";
defparam mem_34_I_1.address_reg_b =  "CLOCK1";
defparam mem_34_I_1.outdata_reg_b =  "UNUSED";
defparam mem_34_I_1.rdcontrol_aclr_b =  "UNUSED";
defparam mem_34_I_1.indata_reg_b =  "UNUSED";
defparam mem_34_I_1.indata_aclr_b =  "UNUSED";
defparam mem_34_I_1.wrcontrol_aclr_b =  "UNUSED";
defparam mem_34_I_1.address_aclr_b =  "UNUSED";
defparam mem_34_I_1.width_byteena_b =  1;
defparam mem_34_I_1.byte_size =  9;
defparam mem_34_I_1.init_file =  "UNUSED";
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  restart_i_i_i = ~ restart_i_i;
  assign  read_addr_dup_0_sqmuxa_i = ~ read_addr_dup_0_sqmuxa;
  assign  write_addr_0_sqmuxa_i_i = ~ write_addr_0_sqmuxa_i;
endmodule /* general_fifoZ3 */

// VQM4.1+ 
module gen_regZ13 (
  adrint_i_m3_i_m3_1,
  adrint_i_m3_i_m3_0,
  adrint_i_m3_i_m3_2,
  reg_data_RNIKI71_0,
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  reg_data_4,
  reg_data_5,
  reg_data_6,
  reg_data_7,
  din_ack_14_0_a2_0_g0_2,
  ic_wbs_adr_i_1_4_0_i_0_o2,
  din_ack,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  reg_data_0_0_1__I0_i_0_1051_i_m3,
  reg_data_0_0_2__I0_i_0_1070_i_m3,
  reg_data_0_0_3__I0_i_0_1089_i_m3,
  reg_data_0_0_4__I0_i_0_1108_i_m3,
  reg_data_0_0_5__I0_i_0_1127_i_m3,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  sync_rst_out,
  clk_100,
  reg_data_0_0_7__g2_0_1014_i_m3
)
;
input adrint_i_m3_i_m3_1 ;
input adrint_i_m3_i_m3_0 ;
input adrint_i_m3_i_m3_2 ;
output reg_data_RNIKI71_0 ;
output reg_data_0 ;
output reg_data_1 ;
output reg_data_2 ;
output reg_data_3 ;
output reg_data_4 ;
output reg_data_5 ;
output reg_data_6 ;
output reg_data_7 ;
input din_ack_14_0_a2_0_g0_2 ;
input ic_wbs_adr_i_1_4_0_i_0_o2 ;
output din_ack ;
input reg_data_0_0_0__I0_i_0_1032_i_m3 ;
input reg_data_0_0_1__I0_i_0_1051_i_m3 ;
input reg_data_0_0_2__I0_i_0_1070_i_m3 ;
input reg_data_0_0_3__I0_i_0_1089_i_m3 ;
input reg_data_0_0_4__I0_i_0_1108_i_m3 ;
input reg_data_0_0_5__I0_i_0_1127_i_m3 ;
input reg_data_0_0_6__I0_i_0_1146_i_m3 ;
input sync_rst_out ;
input clk_100 ;
input reg_data_0_0_7__g2_0_1014_i_m3 ;
wire adrint_i_m3_i_m3_1 ;
wire adrint_i_m3_i_m3_0 ;
wire adrint_i_m3_i_m3_2 ;
wire reg_data_RNIKI71_0 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire reg_data_4 ;
wire reg_data_5 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire din_ack_14_0_a2_0_g0_2 ;
wire ic_wbs_adr_i_1_4_0_i_0_o2 ;
wire din_ack ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire reg_data_0_0_3__I0_i_0_1089_i_m3 ;
wire reg_data_0_0_4__I0_i_0_1108_i_m3 ;
wire reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire un1_reg_data6_i_a2 ;
wire un1_reg_data6_i_a2_0 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_7_ (
	.regout(reg_data_7),
	.datain(reg_data_0_0_7__g2_0_1014_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_6_ (
	.regout(reg_data_6),
	.datain(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_5_ (
	.regout(reg_data_5),
	.datain(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_4_ (
	.regout(reg_data_4),
	.datain(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_3_ (
	.regout(reg_data_3),
	.datain(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_2_ (
	.regout(reg_data_2),
	.datain(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_1_ (
	.regout(reg_data_1),
	.datain(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
// @21:86
  cycloneii_lcell_ff din_ack_Z (
	.regout(din_ack),
	.datain(un1_reg_data6_i_a2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  reg_data_RNIKI71_0 = ~ reg_data_0;
// @21:91
  cycloneii_lcell_comb un1_reg_data6_i_a2_0_cZ (
	.combout(un1_reg_data6_i_a2_0),
	.dataa(adrint_i_m3_i_m3_2),
	.datab(adrint_i_m3_i_m3_0),
	.datac(adrint_i_m3_i_m3_1),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam un1_reg_data6_i_a2_0_cZ.lut_mask=16'h0080;
defparam un1_reg_data6_i_a2_0_cZ.sum_lutc_input="datac";
// @21:91
  cycloneii_lcell_comb un1_reg_data6_i_a2_cZ (
	.combout(un1_reg_data6_i_a2),
	.dataa(un1_reg_data6_i_a2_0),
	.datab(din_ack_14_0_a2_0_g0_2),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_reg_data6_i_a2_cZ.lut_mask=16'h8888;
defparam un1_reg_data6_i_a2_cZ.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ13 */

// VQM4.1+ 
module gen_regZ12 (
  adrint_i_m3_i_m3_0,
  adrint_i_m3_i_m3_2,
  wbm_dat_o_0_0,
  wbm_cur_st_rep1_0,
  type_reg_0,
  wbm_cur_st_0,
  rx_wbm_dat_o_i_i_0,
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  reg_data_4,
  reg_data_5,
  reg_data_6,
  reg_data_7,
  wbs_reg_dout_sn_m4,
  din_ack_14_0_a2_0_g0_2,
  ic_wbs_adr_i_1_4_0_i_0_o2,
  din_ack,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  reg_data_0_0_1__I0_i_0_1051_i_m3,
  reg_data_0_0_2__I0_i_0_1070_i_m3,
  reg_data_0_0_3__I0_i_0_1089_i_m3,
  reg_data_0_0_4__I0_i_0_1108_i_m3,
  reg_data_0_0_5__I0_i_0_1127_i_m3,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  clear_dbg_reg,
  sync_rst_out,
  clk_100,
  reg_data_0_0_7__g2_0_1014_i_m3
)
;
input adrint_i_m3_i_m3_0 ;
input adrint_i_m3_i_m3_2 ;
input wbm_dat_o_0_0 ;
input wbm_cur_st_rep1_0 ;
input type_reg_0 ;
input wbm_cur_st_0 ;
output rx_wbm_dat_o_i_i_0 ;
output reg_data_0 ;
output reg_data_1 ;
output reg_data_2 ;
output reg_data_3 ;
output reg_data_4 ;
output reg_data_5 ;
output reg_data_6 ;
output reg_data_7 ;
input wbs_reg_dout_sn_m4 ;
input din_ack_14_0_a2_0_g0_2 ;
input ic_wbs_adr_i_1_4_0_i_0_o2 ;
output din_ack ;
input reg_data_0_0_0__I0_i_0_1032_i_m3 ;
input reg_data_0_0_1__I0_i_0_1051_i_m3 ;
input reg_data_0_0_2__I0_i_0_1070_i_m3 ;
input reg_data_0_0_3__I0_i_0_1089_i_m3 ;
input reg_data_0_0_4__I0_i_0_1108_i_m3 ;
input reg_data_0_0_5__I0_i_0_1127_i_m3 ;
input reg_data_0_0_6__I0_i_0_1146_i_m3 ;
input clear_dbg_reg ;
input sync_rst_out ;
input clk_100 ;
output reg_data_0_0_7__g2_0_1014_i_m3 ;
wire adrint_i_m3_i_m3_0 ;
wire adrint_i_m3_i_m3_2 ;
wire wbm_dat_o_0_0 ;
wire wbm_cur_st_rep1_0 ;
wire type_reg_0 ;
wire wbm_cur_st_0 ;
wire rx_wbm_dat_o_i_i_0 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire reg_data_4 ;
wire reg_data_5 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire wbs_reg_dout_sn_m4 ;
wire din_ack_14_0_a2_0_g0_2 ;
wire ic_wbs_adr_i_1_4_0_i_0_o2 ;
wire din_ack ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire reg_data_0_0_3__I0_i_0_1089_i_m3 ;
wire reg_data_0_0_4__I0_i_0_1108_i_m3 ;
wire reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire clear_dbg_reg ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire reg_data_0_0_7__g0_i_o4 ;
wire reg_data_0_0_7__g0_i_o4_tz ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_7_ (
	.regout(reg_data_7),
	.datain(reg_data_0_0_7__g2_0_1014_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(clear_dbg_reg),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff reg_data_6_ (
	.regout(reg_data_6),
	.datain(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(clear_dbg_reg),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff reg_data_5_ (
	.regout(reg_data_5),
	.datain(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(clear_dbg_reg),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff reg_data_4_ (
	.regout(reg_data_4),
	.datain(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(clear_dbg_reg),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff reg_data_3_ (
	.regout(reg_data_3),
	.datain(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(clear_dbg_reg),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff reg_data_2_ (
	.regout(reg_data_2),
	.datain(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(clear_dbg_reg),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff reg_data_1_ (
	.regout(reg_data_1),
	.datain(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(clear_dbg_reg),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_7__g0_i_o4)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(clear_dbg_reg),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_7__g0_i_o4)
);
// @21:86
  cycloneii_lcell_ff din_ack_Z (
	.regout(din_ack),
	.datain(reg_data_0_0_7__g0_i_o4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  rx_wbm_dat_o_i_i_0 = ~ reg_data_0_0_7__g2_0_1014_i_m3;
// @55:253
  cycloneii_lcell_comb reg_data_0_0_7__g2_0_1014_i_m3_cZ (
	.combout(reg_data_0_0_7__g2_0_1014_i_m3),
	.dataa(wbm_cur_st_0),
	.datab(type_reg_0),
	.datac(wbm_cur_st_rep1_0),
	.datad(wbm_dat_o_0_0)
);
defparam reg_data_0_0_7__g2_0_1014_i_m3_cZ.lut_mask=16'hcdc8;
defparam reg_data_0_0_7__g2_0_1014_i_m3_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_7__g0_i_o4_tz_cZ (
	.combout(reg_data_0_0_7__g0_i_o4_tz),
	.dataa(clear_dbg_reg),
	.datab(adrint_i_m3_i_m3_2),
	.datac(ic_wbs_adr_i_1_4_0_i_0_o2),
	.datad(din_ack_14_0_a2_0_g0_2)
);
defparam reg_data_0_0_7__g0_i_o4_tz_cZ.lut_mask=16'hff08;
defparam reg_data_0_0_7__g0_i_o4_tz_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_7__g0_i_o4_cZ (
	.combout(reg_data_0_0_7__g0_i_o4),
	.dataa(adrint_i_m3_i_m3_0),
	.datab(ic_wbs_adr_i_1_4_0_i_0_o2),
	.datac(wbs_reg_dout_sn_m4),
	.datad(reg_data_0_0_7__g0_i_o4_tz)
);
defparam reg_data_0_0_7__g0_i_o4_cZ.lut_mask=16'h2000;
defparam reg_data_0_0_7__g0_i_o4_cZ.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ12 */

// VQM4.1+ 
module gen_regZ11 (
  ic_wbs_we_i_0_a2_0_a3_0,
  ic_wbs_stb_i_5_i_m3_i_m3_0,
  adrint_i_m3_i_m3_1,
  adrint_i_m3_i_m3_0,
  adrint_i_m3_i_m3_2,
  type_reg_7,
  type_reg_0,
  type_reg_1,
  type_reg_2,
  type_reg_3,
  type_reg_4,
  type_reg_5,
  type_reg_6,
  wbm_dat_o_0_0,
  wbm_dat_o_0_1,
  wbm_dat_o_0_2,
  wbm_dat_o_0_3,
  wbm_dat_o_0_4,
  wbm_dat_o_0_5,
  wbm_dat_o_0_6,
  wbm_dat_o_0_7,
  wbm_cur_st_rep1_0,
  wbm_cur_st_0,
  wbm_gnt_i_0_rep1_0,
  rx_wbm_dat_o_i_i_5,
  rx_wbm_dat_o_i_i_0,
  rx_wbm_dat_o_i_i_4,
  rx_wbm_dat_o_i_i_3,
  rx_wbm_dat_o_i_i_2,
  rx_wbm_dat_o_i_i_1,
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  reg_data_4,
  reg_data_5,
  reg_data_6,
  reg_data_7,
  din_ack_14_0_a2_0_g0_2,
  wbs_reg_cyc_i_o2,
  ic_wbs_adr_i_1_4_0_i_0_o2,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  reg_data_0_0_1__I0_i_0_1051_i_m3,
  reg_data_0_0_5__I0_i_0_1127_i_m3,
  reg_data_0_0_4__I0_i_0_1108_i_m3,
  reg_data_0_0_3__I0_i_0_1089_i_m3,
  reg_data_0_0_2__I0_i_0_1070_i_m3,
  din_ack,
  sync_rst_out,
  clk_100
)
;
input ic_wbs_we_i_0_a2_0_a3_0 ;
input ic_wbs_stb_i_5_i_m3_i_m3_0 ;
input adrint_i_m3_i_m3_1 ;
input adrint_i_m3_i_m3_0 ;
input adrint_i_m3_i_m3_2 ;
input type_reg_7 ;
input type_reg_0 ;
input type_reg_1 ;
input type_reg_2 ;
input type_reg_3 ;
input type_reg_4 ;
input type_reg_5 ;
input type_reg_6 ;
input wbm_dat_o_0_0 ;
input wbm_dat_o_0_1 ;
input wbm_dat_o_0_2 ;
input wbm_dat_o_0_3 ;
input wbm_dat_o_0_4 ;
input wbm_dat_o_0_5 ;
input wbm_dat_o_0_6 ;
input wbm_dat_o_0_7 ;
input wbm_cur_st_rep1_0 ;
input wbm_cur_st_0 ;
input wbm_gnt_i_0_rep1_0 ;
output rx_wbm_dat_o_i_i_5 ;
output rx_wbm_dat_o_i_i_0 ;
output rx_wbm_dat_o_i_i_4 ;
output rx_wbm_dat_o_i_i_3 ;
output rx_wbm_dat_o_i_i_2 ;
output rx_wbm_dat_o_i_i_1 ;
output reg_data_0 ;
output reg_data_1 ;
output reg_data_2 ;
output reg_data_3 ;
output reg_data_4 ;
output reg_data_5 ;
output reg_data_6 ;
output reg_data_7 ;
output din_ack_14_0_a2_0_g0_2 ;
input wbs_reg_cyc_i_o2 ;
input ic_wbs_adr_i_1_4_0_i_0_o2 ;
output reg_data_0_0_0__I0_i_0_1032_i_m3 ;
output reg_data_0_0_6__I0_i_0_1146_i_m3 ;
output reg_data_0_0_1__I0_i_0_1051_i_m3 ;
output reg_data_0_0_5__I0_i_0_1127_i_m3 ;
output reg_data_0_0_4__I0_i_0_1108_i_m3 ;
output reg_data_0_0_3__I0_i_0_1089_i_m3 ;
output reg_data_0_0_2__I0_i_0_1070_i_m3 ;
output din_ack ;
input sync_rst_out ;
input clk_100 ;
wire ic_wbs_we_i_0_a2_0_a3_0 ;
wire ic_wbs_stb_i_5_i_m3_i_m3_0 ;
wire adrint_i_m3_i_m3_1 ;
wire adrint_i_m3_i_m3_0 ;
wire adrint_i_m3_i_m3_2 ;
wire type_reg_7 ;
wire type_reg_0 ;
wire type_reg_1 ;
wire type_reg_2 ;
wire type_reg_3 ;
wire type_reg_4 ;
wire type_reg_5 ;
wire type_reg_6 ;
wire wbm_dat_o_0_0 ;
wire wbm_dat_o_0_1 ;
wire wbm_dat_o_0_2 ;
wire wbm_dat_o_0_3 ;
wire wbm_dat_o_0_4 ;
wire wbm_dat_o_0_5 ;
wire wbm_dat_o_0_6 ;
wire wbm_dat_o_0_7 ;
wire wbm_cur_st_rep1_0 ;
wire wbm_cur_st_0 ;
wire wbm_gnt_i_0_rep1_0 ;
wire rx_wbm_dat_o_i_i_5 ;
wire rx_wbm_dat_o_i_i_0 ;
wire rx_wbm_dat_o_i_i_4 ;
wire rx_wbm_dat_o_i_i_3 ;
wire rx_wbm_dat_o_i_i_2 ;
wire rx_wbm_dat_o_i_i_1 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire reg_data_4 ;
wire reg_data_5 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire din_ack_14_0_a2_0_g0_2 ;
wire wbs_reg_cyc_i_o2 ;
wire ic_wbs_adr_i_1_4_0_i_0_o2 ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire reg_data_0_0_4__I0_i_0_1108_i_m3 ;
wire reg_data_0_0_3__I0_i_0_1089_i_m3 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire din_ack ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_7__I0_i_0_1165_i ;
wire reg_data_0_0_0__g0_i_o4_i ;
wire reg_data_0_0_6__I0_i_0_1146_i ;
wire reg_data_0_0_5__I0_i_0_1127_i ;
wire reg_data_0_0_4__I0_i_0_1108_i ;
wire reg_data_0_0_3__I0_i_0_1089_i ;
wire reg_data_0_0_2__I0_i_0_1070_i ;
wire reg_data_0_0_1__I0_i_0_1051_i ;
wire reg_data_0_0_0__I0_i_0_1032_i ;
wire din_ack_14_0_a2_0_g0 ;
wire reg_data_0_0_7__I0_i_0_1165_i_a4 ;
wire din_ack_14_0_a2_0_g0_1 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_7_ (
	.regout(reg_data_7),
	.datain(reg_data_0_0_7__I0_i_0_1165_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_6_ (
	.regout(reg_data_6),
	.datain(reg_data_0_0_6__I0_i_0_1146_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_5_ (
	.regout(reg_data_5),
	.datain(reg_data_0_0_5__I0_i_0_1127_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_4_ (
	.regout(reg_data_4),
	.datain(reg_data_0_0_4__I0_i_0_1108_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_3_ (
	.regout(reg_data_3),
	.datain(reg_data_0_0_3__I0_i_0_1089_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_2_ (
	.regout(reg_data_2),
	.datain(reg_data_0_0_2__I0_i_0_1070_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_1_ (
	.regout(reg_data_1),
	.datain(reg_data_0_0_1__I0_i_0_1051_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__I0_i_0_1032_i),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(reg_data_0_0_0__g0_i_o4_i)
);
// @21:86
  cycloneii_lcell_ff din_ack_Z (
	.regout(din_ack),
	.datain(din_ack_14_0_a2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  rx_wbm_dat_o_i_i_1 = ~ reg_data_0_0_2__I0_i_0_1070_i_m3;
  assign  rx_wbm_dat_o_i_i_2 = ~ reg_data_0_0_3__I0_i_0_1089_i_m3;
  assign  rx_wbm_dat_o_i_i_3 = ~ reg_data_0_0_4__I0_i_0_1108_i_m3;
  assign  rx_wbm_dat_o_i_i_4 = ~ reg_data_0_0_5__I0_i_0_1127_i_m3;
  assign  rx_wbm_dat_o_i_i_0 = ~ reg_data_0_0_1__I0_i_0_1051_i_m3;
  assign  rx_wbm_dat_o_i_i_5 = ~ reg_data_0_0_6__I0_i_0_1146_i_m3;
// @55:253
  cycloneii_lcell_comb reg_data_RNO_0_ (
	.combout(reg_data_0_0_0__I0_i_0_1032_i),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam reg_data_RNO_0_.lut_mask=16'h8888;
defparam reg_data_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_RNO_6_ (
	.combout(reg_data_0_0_6__I0_i_0_1146_i),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam reg_data_RNO_6_.lut_mask=16'h8888;
defparam reg_data_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_RNO_5_ (
	.combout(reg_data_0_0_5__I0_i_0_1127_i),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam reg_data_RNO_5_.lut_mask=16'h8888;
defparam reg_data_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_RNO_4_ (
	.combout(reg_data_0_0_4__I0_i_0_1108_i),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam reg_data_RNO_4_.lut_mask=16'h8888;
defparam reg_data_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_RNO_3_ (
	.combout(reg_data_0_0_3__I0_i_0_1089_i),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam reg_data_RNO_3_.lut_mask=16'h8888;
defparam reg_data_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_RNO_2_ (
	.combout(reg_data_0_0_2__I0_i_0_1070_i),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam reg_data_RNO_2_.lut_mask=16'h8888;
defparam reg_data_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_RNO_1_ (
	.combout(reg_data_0_0_1__I0_i_0_1051_i),
	.dataa(wbm_gnt_i_0_rep1_0),
	.datab(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.datac(VCC),
	.datad(VCC)
);
defparam reg_data_RNO_1_.lut_mask=16'h8888;
defparam reg_data_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_RNO_0_7_ (
	.combout(reg_data_0_0_7__I0_i_0_1165_i_a4),
	.dataa(wbm_cur_st_0),
	.datab(wbm_cur_st_rep1_0),
	.datac(wbm_dat_o_0_7),
	.datad(VCC)
);
defparam reg_data_RNO_0_7_.lut_mask=16'h0101;
defparam reg_data_RNO_0_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_6__I0_i_0_1146_i_m3_cZ (
	.combout(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.dataa(type_reg_6),
	.datab(wbm_cur_st_0),
	.datac(wbm_cur_st_rep1_0),
	.datad(wbm_dat_o_0_6)
);
defparam reg_data_0_0_6__I0_i_0_1146_i_m3_cZ.lut_mask=16'haba8;
defparam reg_data_0_0_6__I0_i_0_1146_i_m3_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_5__I0_i_0_1127_i_m3_cZ (
	.combout(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.dataa(type_reg_5),
	.datab(wbm_cur_st_0),
	.datac(wbm_cur_st_rep1_0),
	.datad(wbm_dat_o_0_5)
);
defparam reg_data_0_0_5__I0_i_0_1127_i_m3_cZ.lut_mask=16'haba8;
defparam reg_data_0_0_5__I0_i_0_1127_i_m3_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_4__I0_i_0_1108_i_m3_cZ (
	.combout(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.dataa(type_reg_4),
	.datab(wbm_cur_st_0),
	.datac(wbm_cur_st_rep1_0),
	.datad(wbm_dat_o_0_4)
);
defparam reg_data_0_0_4__I0_i_0_1108_i_m3_cZ.lut_mask=16'haba8;
defparam reg_data_0_0_4__I0_i_0_1108_i_m3_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_3__I0_i_0_1089_i_m3_cZ (
	.combout(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.dataa(type_reg_3),
	.datab(wbm_cur_st_0),
	.datac(wbm_cur_st_rep1_0),
	.datad(wbm_dat_o_0_3)
);
defparam reg_data_0_0_3__I0_i_0_1089_i_m3_cZ.lut_mask=16'haba8;
defparam reg_data_0_0_3__I0_i_0_1089_i_m3_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_2__I0_i_0_1070_i_m3_cZ (
	.combout(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.dataa(type_reg_2),
	.datab(wbm_cur_st_0),
	.datac(wbm_cur_st_rep1_0),
	.datad(wbm_dat_o_0_2)
);
defparam reg_data_0_0_2__I0_i_0_1070_i_m3_cZ.lut_mask=16'haba8;
defparam reg_data_0_0_2__I0_i_0_1070_i_m3_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_1__I0_i_0_1051_i_m3_cZ (
	.combout(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.dataa(type_reg_1),
	.datab(wbm_cur_st_0),
	.datac(wbm_cur_st_rep1_0),
	.datad(wbm_dat_o_0_1)
);
defparam reg_data_0_0_1__I0_i_0_1051_i_m3_cZ.lut_mask=16'haba8;
defparam reg_data_0_0_1__I0_i_0_1051_i_m3_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_0__I0_i_0_1032_i_m3_cZ (
	.combout(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.dataa(type_reg_0),
	.datab(wbm_cur_st_0),
	.datac(wbm_cur_st_rep1_0),
	.datad(wbm_dat_o_0_0)
);
defparam reg_data_0_0_0__I0_i_0_1032_i_m3_cZ.lut_mask=16'haba8;
defparam reg_data_0_0_0__I0_i_0_1032_i_m3_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_RNO_7_ (
	.combout(reg_data_0_0_7__I0_i_0_1165_i),
	.dataa(type_reg_7),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(reg_data_0_0_7__I0_i_0_1165_i_a4),
	.datad(VCC)
);
defparam reg_data_RNO_7_.lut_mask=16'h0808;
defparam reg_data_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb write_proc_din_ack_14_0_a2_0_g0_1 (
	.combout(din_ack_14_0_a2_0_g0_1),
	.dataa(adrint_i_m3_i_m3_2),
	.datab(adrint_i_m3_i_m3_0),
	.datac(adrint_i_m3_i_m3_1),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam write_proc_din_ack_14_0_a2_0_g0_1.lut_mask=16'h0002;
defparam write_proc_din_ack_14_0_a2_0_g0_1.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb reg_data_0_0_0__g0_i_o4 (
	.combout(reg_data_0_0_0__g0_i_o4_i),
	.dataa(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.datab(ic_wbs_adr_i_1_4_0_i_0_o2),
	.datac(din_ack_14_0_a2_0_g0_1),
	.datad(wbs_reg_cyc_i_o2)
);
defparam reg_data_0_0_0__g0_i_o4.lut_mask=16'h0020;
defparam reg_data_0_0_0__g0_i_o4.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb write_proc_din_ack_14_0_a2_0_g0_2 (
	.combout(din_ack_14_0_a2_0_g0_2),
	.dataa(ic_wbs_we_i_0_a2_0_a3_0),
	.datab(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.datac(ic_wbs_adr_i_1_4_0_i_0_o2),
	.datad(wbs_reg_cyc_i_o2)
);
defparam write_proc_din_ack_14_0_a2_0_g0_2.lut_mask=16'h0008;
defparam write_proc_din_ack_14_0_a2_0_g0_2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb din_ack_RNO (
	.combout(din_ack_14_0_a2_0_g0),
	.dataa(din_ack_14_0_a2_0_g0_1),
	.datab(din_ack_14_0_a2_0_g0_2),
	.datac(VCC),
	.datad(VCC)
);
defparam din_ack_RNO.lut_mask=16'h8888;
defparam din_ack_RNO.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ11 */

// VQM4.1+ 
module gen_regZ9 (
  adrint_i_m3_i_m3_0,
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  reg_data_4,
  reg_data_5,
  reg_data_6,
  reg_data_7,
  din_ack_14_0_a2_0_g0_2,
  wbs_reg_dout_sn_m4,
  ic_wbs_adr_i_1_4_0_i_0_o2,
  din_ack,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  reg_data_0_0_1__I0_i_0_1051_i_m3,
  reg_data_0_0_2__I0_i_0_1070_i_m3,
  reg_data_0_0_3__I0_i_0_1089_i_m3,
  reg_data_0_0_4__I0_i_0_1108_i_m3,
  reg_data_0_0_5__I0_i_0_1127_i_m3,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  sync_rst_out,
  clk_100,
  reg_data_0_0_7__g2_0_1014_i_m3
)
;
input adrint_i_m3_i_m3_0 ;
output reg_data_0 ;
output reg_data_1 ;
output reg_data_2 ;
output reg_data_3 ;
output reg_data_4 ;
output reg_data_5 ;
output reg_data_6 ;
output reg_data_7 ;
input din_ack_14_0_a2_0_g0_2 ;
input wbs_reg_dout_sn_m4 ;
input ic_wbs_adr_i_1_4_0_i_0_o2 ;
output din_ack ;
input reg_data_0_0_0__I0_i_0_1032_i_m3 ;
input reg_data_0_0_1__I0_i_0_1051_i_m3 ;
input reg_data_0_0_2__I0_i_0_1070_i_m3 ;
input reg_data_0_0_3__I0_i_0_1089_i_m3 ;
input reg_data_0_0_4__I0_i_0_1108_i_m3 ;
input reg_data_0_0_5__I0_i_0_1127_i_m3 ;
input reg_data_0_0_6__I0_i_0_1146_i_m3 ;
input sync_rst_out ;
input clk_100 ;
input reg_data_0_0_7__g2_0_1014_i_m3 ;
wire adrint_i_m3_i_m3_0 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire reg_data_4 ;
wire reg_data_5 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire din_ack_14_0_a2_0_g0_2 ;
wire wbs_reg_dout_sn_m4 ;
wire ic_wbs_adr_i_1_4_0_i_0_o2 ;
wire din_ack ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire reg_data_0_0_3__I0_i_0_1089_i_m3 ;
wire reg_data_0_0_4__I0_i_0_1108_i_m3 ;
wire reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire un1_reg_data6_i_a2 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_7_ (
	.regout(reg_data_7),
	.datain(reg_data_0_0_7__g2_0_1014_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_6_ (
	.regout(reg_data_6),
	.datain(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_5_ (
	.regout(reg_data_5),
	.datain(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_4_ (
	.regout(reg_data_4),
	.datain(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_3_ (
	.regout(reg_data_3),
	.datain(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_2_ (
	.regout(reg_data_2),
	.datain(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_1_ (
	.regout(reg_data_1),
	.datain(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
// @21:86
  cycloneii_lcell_ff din_ack_Z (
	.regout(din_ack),
	.datain(un1_reg_data6_i_a2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @21:91
  cycloneii_lcell_comb un1_reg_data6_i_a2_cZ (
	.combout(un1_reg_data6_i_a2),
	.dataa(adrint_i_m3_i_m3_0),
	.datab(ic_wbs_adr_i_1_4_0_i_0_o2),
	.datac(wbs_reg_dout_sn_m4),
	.datad(din_ack_14_0_a2_0_g0_2)
);
defparam un1_reg_data6_i_a2_cZ.lut_mask=16'hd000;
defparam un1_reg_data6_i_a2_cZ.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ9 */

// VQM4.1+ 
module gen_regZ10 (
  adrint_i_m3_i_m3_1,
  adrint_i_m3_i_m3_0,
  adrint_i_m3_i_m3_2,
  reg_data_0,
  reg_data_1,
  reg_data_2,
  reg_data_3,
  reg_data_4,
  reg_data_5,
  reg_data_6,
  reg_data_7,
  din_ack_14_0_a2_0_g0_2,
  ic_wbs_adr_i_1_4_0_i_0_o2,
  din_ack,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  reg_data_0_0_1__I0_i_0_1051_i_m3,
  reg_data_0_0_2__I0_i_0_1070_i_m3,
  reg_data_0_0_3__I0_i_0_1089_i_m3,
  reg_data_0_0_4__I0_i_0_1108_i_m3,
  reg_data_0_0_5__I0_i_0_1127_i_m3,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  sync_rst_out,
  clk_100,
  reg_data_0_0_7__g2_0_1014_i_m3
)
;
input adrint_i_m3_i_m3_1 ;
input adrint_i_m3_i_m3_0 ;
input adrint_i_m3_i_m3_2 ;
output reg_data_0 ;
output reg_data_1 ;
output reg_data_2 ;
output reg_data_3 ;
output reg_data_4 ;
output reg_data_5 ;
output reg_data_6 ;
output reg_data_7 ;
input din_ack_14_0_a2_0_g0_2 ;
input ic_wbs_adr_i_1_4_0_i_0_o2 ;
output din_ack ;
input reg_data_0_0_0__I0_i_0_1032_i_m3 ;
input reg_data_0_0_1__I0_i_0_1051_i_m3 ;
input reg_data_0_0_2__I0_i_0_1070_i_m3 ;
input reg_data_0_0_3__I0_i_0_1089_i_m3 ;
input reg_data_0_0_4__I0_i_0_1108_i_m3 ;
input reg_data_0_0_5__I0_i_0_1127_i_m3 ;
input reg_data_0_0_6__I0_i_0_1146_i_m3 ;
input sync_rst_out ;
input clk_100 ;
input reg_data_0_0_7__g2_0_1014_i_m3 ;
wire adrint_i_m3_i_m3_1 ;
wire adrint_i_m3_i_m3_0 ;
wire adrint_i_m3_i_m3_2 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire reg_data_4 ;
wire reg_data_5 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire din_ack_14_0_a2_0_g0_2 ;
wire ic_wbs_adr_i_1_4_0_i_0_o2 ;
wire din_ack ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire reg_data_0_0_3__I0_i_0_1089_i_m3 ;
wire reg_data_0_0_4__I0_i_0_1108_i_m3 ;
wire reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire sync_rst_out ;
wire clk_100 ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire un1_reg_data6_i_a2 ;
wire un1_reg_data6_i_a2_0_0 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff reg_data_7_ (
	.regout(reg_data_7),
	.datain(reg_data_0_0_7__g2_0_1014_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_6_ (
	.regout(reg_data_6),
	.datain(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_5_ (
	.regout(reg_data_5),
	.datain(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_4_ (
	.regout(reg_data_4),
	.datain(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_3_ (
	.regout(reg_data_3),
	.datain(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_2_ (
	.regout(reg_data_2),
	.datain(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_1_ (
	.regout(reg_data_1),
	.datain(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
  cycloneii_lcell_ff reg_data_0_ (
	.regout(reg_data_0),
	.datain(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_reg_data6_i_a2)
);
// @21:86
  cycloneii_lcell_ff din_ack_Z (
	.regout(din_ack),
	.datain(un1_reg_data6_i_a2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @21:91
  cycloneii_lcell_comb un1_reg_data6_i_a2_0_0_cZ (
	.combout(un1_reg_data6_i_a2_0_0),
	.dataa(adrint_i_m3_i_m3_2),
	.datab(adrint_i_m3_i_m3_0),
	.datac(adrint_i_m3_i_m3_1),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam un1_reg_data6_i_a2_0_0_cZ.lut_mask=16'h0010;
defparam un1_reg_data6_i_a2_0_0_cZ.sum_lutc_input="datac";
// @21:91
  cycloneii_lcell_comb un1_reg_data6_i_a2_cZ (
	.combout(un1_reg_data6_i_a2),
	.dataa(un1_reg_data6_i_a2_0_0),
	.datab(din_ack_14_0_a2_0_g0_2),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_reg_data6_i_a2_cZ.lut_mask=16'h8888;
defparam un1_reg_data6_i_a2_cZ.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* gen_regZ10 */

// VQM4.1+ 
module wbs_regZ1_1 (
  adrint_i_m3_i_m3_0,
  adrint_i_m3_i_m3_2,
  ic_wbs_stb_i_5_i_m3_i_m3_0,
  ic_wbs_we_i_0_a2_0_a3_0,
  wbs_reg_cyc_i_o2,
  wbs_reg_cyc_i_o2_0,
  wbs_ack_o_u_i,
  ic_wbs_adr_i_1_4_0_i_0_o2,
  wbs_reg_din_ack
)
;
input adrint_i_m3_i_m3_0 ;
input adrint_i_m3_i_m3_2 ;
input ic_wbs_stb_i_5_i_m3_i_m3_0 ;
input ic_wbs_we_i_0_a2_0_a3_0 ;
input wbs_reg_cyc_i_o2 ;
input wbs_reg_cyc_i_o2_0 ;
output wbs_ack_o_u_i ;
input ic_wbs_adr_i_1_4_0_i_0_o2 ;
input wbs_reg_din_ack ;
wire adrint_i_m3_i_m3_0 ;
wire adrint_i_m3_i_m3_2 ;
wire ic_wbs_stb_i_5_i_m3_i_m3_0 ;
wire ic_wbs_we_i_0_a2_0_a3_0 ;
wire wbs_reg_cyc_i_o2 ;
wire wbs_reg_cyc_i_o2_0 ;
wire wbs_ack_o_u_i ;
wire ic_wbs_adr_i_1_4_0_i_0_o2 ;
wire wbs_reg_din_ack ;
wire wbs_ack_o_u_i_m2 ;
wire wbs_ack_o_u_i_a ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @54:91
  cycloneii_lcell_comb wbs_ack_o_u_i_m2_cZ (
	.combout(wbs_ack_o_u_i_m2),
	.dataa(ic_wbs_we_i_0_a2_0_a3_0),
	.datab(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.datac(wbs_reg_din_ack),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_ack_o_u_i_m2_cZ.lut_mask=16'ha0e4;
defparam wbs_ack_o_u_i_m2_cZ.sum_lutc_input="datac";
// @54:91
  cycloneii_lcell_comb wbs_ack_o_u_i_a_cZ (
	.combout(wbs_ack_o_u_i_a),
	.dataa(ic_wbs_we_i_0_a2_0_a3_0),
	.datab(adrint_i_m3_i_m3_2),
	.datac(adrint_i_m3_i_m3_0),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_ack_o_u_i_a_cZ.lut_mask=16'h0040;
defparam wbs_ack_o_u_i_a_cZ.sum_lutc_input="datac";
// @54:91
  cycloneii_lcell_comb wbs_ack_o_u_i_cZ (
	.combout(wbs_ack_o_u_i),
	.dataa(wbs_reg_cyc_i_o2_0),
	.datab(wbs_ack_o_u_i_m2),
	.datac(wbs_ack_o_u_i_a),
	.datad(wbs_reg_cyc_i_o2)
);
defparam wbs_ack_o_u_i_cZ.lut_mask=16'hfffb;
defparam wbs_ack_o_u_i_cZ.sum_lutc_input="datac";
endmodule /* wbs_regZ1_1 */

// VQM4.1+ 
module tx_path_wbm (
  ic_wbm_ack_i_11_u_i_m3_i_m3_d_0,
  ic_wbm_ack_i_11_u_i_m3_i_m3_s_0,
  wbs_gnt_rep1_0,
  wbs_gnt_i_0_rep1_0,
  wbm_gnt_i_0_rep1_0_0,
  cur_st_rep1_0,
  wbm_gnt_i_0_rep1_0,
  reg_data_3_0,
  ram_addr_in_i_m2_9,
  ram_addr_in_i_m2_8,
  ram_addr_in_i_m2_7,
  ram_addr_in_i_m2_6,
  ram_addr_in_i_m2_5,
  ram_addr_in_i_m2_4,
  ram_addr_in_i_m2_3,
  ram_addr_in_i_m2_2,
  ram_addr_in_i_m2_1,
  ram_addr_in_i_m2_0,
  reg_data_2_0,
  reg_data_1_0,
  reg_data_1_1,
  cur_rd_addr_0,
  cur_rd_addr_1,
  cur_rd_addr_2,
  cur_rd_addr_3,
  cur_rd_addr_4,
  cur_rd_addr_5,
  cur_rd_addr_6,
  cur_rd_addr_7,
  cur_rd_addr_8,
  cur_rd_addr_9,
  reg_data_RNIKI71_0,
  reg_data_0_2,
  reg_data_0_3,
  reg_data_0_4,
  reg_data_0_5,
  reg_data_0_6,
  reg_data_0_7,
  reg_data_0_1,
  reg_data_0_0,
  reg_data_2,
  reg_data_3,
  reg_data_4,
  reg_data_5,
  reg_data_6,
  reg_data_7,
  reg_data_0,
  reg_data_1,
  wbm_tga_o_0,
  wbm_tga_o_1,
  wbm_tga_o_2,
  wbm_tga_o_3,
  wbm_tga_o_4,
  wbm_tga_o_5,
  wbm_tga_o_6,
  wbm_tga_o_7,
  wbm_tga_o_8,
  inc_wbm_stall_i,
  d_m2_e,
  m35_m5,
  m18,
  ic_wbs_adr_i_1_2_1_a4_0_a2,
  m26,
  m28,
  ic_wbs_adr_i_1_0_1_i_i_a2,
  inc_wbm_err_i,
  ack_o_sr_2_0_g0_1,
  ack_o_sr,
  rd_wbs_reg_cyc,
  wr_wbs_reg_cyc_rep1,
  wbm_tgc_o_rep1,
  neg_cyc_bool,
  end_wbm_rx,
  wbm_cyc_internal,
  inc_wbm_ack_i,
  wbm_tgc_o,
  wbm_stb_internal,
  sync_rst_out,
  clk_100
)
;
input ic_wbm_ack_i_11_u_i_m3_i_m3_d_0 ;
input ic_wbm_ack_i_11_u_i_m3_i_m3_s_0 ;
input wbs_gnt_rep1_0 ;
input wbs_gnt_i_0_rep1_0 ;
input wbm_gnt_i_0_rep1_0_0 ;
input cur_st_rep1_0 ;
input wbm_gnt_i_0_rep1_0 ;
input reg_data_3_0 ;
output ram_addr_in_i_m2_9 ;
output ram_addr_in_i_m2_8 ;
output ram_addr_in_i_m2_7 ;
output ram_addr_in_i_m2_6 ;
output ram_addr_in_i_m2_5 ;
output ram_addr_in_i_m2_4 ;
output ram_addr_in_i_m2_3 ;
output ram_addr_in_i_m2_2 ;
output ram_addr_in_i_m2_1 ;
output ram_addr_in_i_m2_0 ;
input reg_data_2_0 ;
input reg_data_1_0 ;
input reg_data_1_1 ;
output cur_rd_addr_0 ;
output cur_rd_addr_1 ;
output cur_rd_addr_2 ;
output cur_rd_addr_3 ;
output cur_rd_addr_4 ;
output cur_rd_addr_5 ;
output cur_rd_addr_6 ;
output cur_rd_addr_7 ;
output cur_rd_addr_8 ;
output cur_rd_addr_9 ;
input reg_data_RNIKI71_0 ;
input reg_data_0_2 ;
input reg_data_0_3 ;
input reg_data_0_4 ;
input reg_data_0_5 ;
input reg_data_0_6 ;
input reg_data_0_7 ;
input reg_data_0_1 ;
input reg_data_0_0 ;
input reg_data_2 ;
input reg_data_3 ;
input reg_data_4 ;
input reg_data_5 ;
input reg_data_6 ;
input reg_data_7 ;
input reg_data_0 ;
input reg_data_1 ;
output wbm_tga_o_0 ;
output wbm_tga_o_1 ;
output wbm_tga_o_2 ;
output wbm_tga_o_3 ;
output wbm_tga_o_4 ;
output wbm_tga_o_5 ;
output wbm_tga_o_6 ;
output wbm_tga_o_7 ;
output wbm_tga_o_8 ;
input inc_wbm_stall_i ;
input d_m2_e ;
input m35_m5 ;
input m18 ;
input ic_wbs_adr_i_1_2_1_a4_0_a2 ;
input m26 ;
input m28 ;
input ic_wbs_adr_i_1_0_1_i_i_a2 ;
input inc_wbm_err_i ;
input ack_o_sr_2_0_g0_1 ;
input ack_o_sr ;
input rd_wbs_reg_cyc ;
input wr_wbs_reg_cyc_rep1 ;
output wbm_tgc_o_rep1 ;
output neg_cyc_bool ;
output end_wbm_rx ;
output wbm_cyc_internal ;
input inc_wbm_ack_i ;
output wbm_tgc_o ;
output wbm_stb_internal ;
input sync_rst_out ;
input clk_100 ;
wire ic_wbm_ack_i_11_u_i_m3_i_m3_d_0 ;
wire ic_wbm_ack_i_11_u_i_m3_i_m3_s_0 ;
wire wbs_gnt_rep1_0 ;
wire wbs_gnt_i_0_rep1_0 ;
wire wbm_gnt_i_0_rep1_0_0 ;
wire cur_st_rep1_0 ;
wire wbm_gnt_i_0_rep1_0 ;
wire reg_data_3_0 ;
wire ram_addr_in_i_m2_9 ;
wire ram_addr_in_i_m2_8 ;
wire ram_addr_in_i_m2_7 ;
wire ram_addr_in_i_m2_6 ;
wire ram_addr_in_i_m2_5 ;
wire ram_addr_in_i_m2_4 ;
wire ram_addr_in_i_m2_3 ;
wire ram_addr_in_i_m2_2 ;
wire ram_addr_in_i_m2_1 ;
wire ram_addr_in_i_m2_0 ;
wire reg_data_2_0 ;
wire reg_data_1_0 ;
wire reg_data_1_1 ;
wire cur_rd_addr_0 ;
wire cur_rd_addr_1 ;
wire cur_rd_addr_2 ;
wire cur_rd_addr_3 ;
wire cur_rd_addr_4 ;
wire cur_rd_addr_5 ;
wire cur_rd_addr_6 ;
wire cur_rd_addr_7 ;
wire cur_rd_addr_8 ;
wire cur_rd_addr_9 ;
wire reg_data_RNIKI71_0 ;
wire reg_data_0_2 ;
wire reg_data_0_3 ;
wire reg_data_0_4 ;
wire reg_data_0_5 ;
wire reg_data_0_6 ;
wire reg_data_0_7 ;
wire reg_data_0_1 ;
wire reg_data_0_0 ;
wire reg_data_2 ;
wire reg_data_3 ;
wire reg_data_4 ;
wire reg_data_5 ;
wire reg_data_6 ;
wire reg_data_7 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire wbm_tga_o_0 ;
wire wbm_tga_o_1 ;
wire wbm_tga_o_2 ;
wire wbm_tga_o_3 ;
wire wbm_tga_o_4 ;
wire wbm_tga_o_5 ;
wire wbm_tga_o_6 ;
wire wbm_tga_o_7 ;
wire wbm_tga_o_8 ;
wire inc_wbm_stall_i ;
wire d_m2_e ;
wire m35_m5 ;
wire m18 ;
wire ic_wbs_adr_i_1_2_1_a4_0_a2 ;
wire m26 ;
wire m28 ;
wire ic_wbs_adr_i_1_0_1_i_i_a2 ;
wire inc_wbm_err_i ;
wire ack_o_sr_2_0_g0_1 ;
wire ack_o_sr ;
wire rd_wbs_reg_cyc ;
wire wr_wbs_reg_cyc_rep1 ;
wire wbm_tgc_o_rep1 ;
wire neg_cyc_bool ;
wire end_wbm_rx ;
wire wbm_cyc_internal ;
wire inc_wbm_ack_i ;
wire wbm_tgc_o ;
wire wbm_stb_internal ;
wire sync_rst_out ;
wire clk_100 ;
wire [9:0] ram_in_addr_i;
wire [10:0] ram_words_left;
wire [1:0] wbm_cur_st;
wire [0:0] cur_rd_addr_8_i_a2_i;
wire [10:1] un1_wbm_cur_st_5_combout;
wire [9:0] ram_in_addr_i_d1;
wire [10:0] ack_i_cnt;
wire [10:1] un3_ack_cnt_zero_b_0_i_m2;
wire [10:10] un1_ack_i_cnt_1_0_0;
wire [9:0] un3_ack_cnt_zero_b_3_v_1_i_0;
wire [10:1] un3_ack_cnt_zero_b_i;
wire [8:1] un1_wbm_cur_st_5_cout;
wire [1:1] un1_wbm_cur_st_5_a_cout;
wire [0:0] cur_rd_addr_8_i_a2_i_i;
wire [1:1] wbm_cur_st_i;
wire ram_in_addr_i_lm0_x ;
wire ram_words_left_0_0_10__g2_i ;
wire ram_in_addr_i_lm1_x ;
wire ram_in_addr_i_lm2_x ;
wire ram_in_addr_i_lm3_x ;
wire ram_in_addr_i_lm4_x ;
wire ram_in_addr_i_lm5_x ;
wire ram_in_addr_i_lm6_x ;
wire ram_in_addr_i_lm7_x ;
wire ram_in_addr_i_lm8_x ;
wire ram_in_addr_i_lm9_x ;
wire ram_words_left_lm0 ;
wire ram_words_left_lm1 ;
wire ram_words_left_lm2 ;
wire ram_words_left_lm3 ;
wire ram_words_left_lm4 ;
wire ram_words_left_lm5 ;
wire ram_words_left_lm6 ;
wire ram_words_left_lm7 ;
wire ram_words_left_lm8 ;
wire ram_words_left_lm9 ;
wire ram_words_left_lm10_x ;
wire wbm_cur_st_s0_0_a2_0_a3 ;
wire wbm_stb_internal_0_0_g1 ;
wire ack_cnt_zero_b_0_0_g1_i_0_318_i_o2 ;
wire cur_rd_addr_8_9_0_a2_0_g0 ;
wire cur_rd_addr_8_8_0_a2_0_g0 ;
wire N_28_i_0_g0 ;
wire N_473_i_0_g0 ;
wire un3_ack_cnt_zero_b_0_add10 ;
wire un3_ack_cnt_zero_b_add10 ;
wire un3_ack_cnt_zero_b_0_add9 ;
wire un3_ack_cnt_zero_b_add9 ;
wire un3_ack_cnt_zero_b_0_add8 ;
wire un3_ack_cnt_zero_b_add8 ;
wire un3_ack_cnt_zero_b_0_add7 ;
wire un3_ack_cnt_zero_b_add7 ;
wire un3_ack_cnt_zero_b_0_add6 ;
wire un3_ack_cnt_zero_b_add6 ;
wire un3_ack_cnt_zero_b_0_add5 ;
wire un3_ack_cnt_zero_b_add5 ;
wire un3_ack_cnt_zero_b_0_add4 ;
wire un3_ack_cnt_zero_b_add4 ;
wire un3_ack_cnt_zero_b_0_add3 ;
wire un3_ack_cnt_zero_b_add3 ;
wire un3_ack_cnt_zero_b_0_add2 ;
wire un3_ack_cnt_zero_b_add2 ;
wire un3_ack_cnt_zero_b_0_add1 ;
wire un3_ack_cnt_zero_b_add1 ;
wire un3_ack_cnt_zero_b_0_add0 ;
wire un3_ack_cnt_zero_b_add0 ;
wire ack_cnt_zero_b_i_0 ;
wire ack_cnt_zero_b_0_0_g1_i_0_318_i_a2 ;
wire ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_i ;
wire N_242_i_0_g0 ;
wire end_wbm_rx_2_0_a2_1_0_g0 ;
wire ack_cnt_zero_b_0_0_g1 ;
wire err_i_status ;
wire N_4_i_0_g0 ;
wire ram_in_addr_i_c0_combout ;
wire ram_in_addr_i_c0_cout ;
wire ram_in_addr_i_c1_combout ;
wire ram_in_addr_i_c1_cout ;
wire ram_in_addr_i_c2_combout ;
wire ram_in_addr_i_c2_cout ;
wire ram_in_addr_i_c3_combout ;
wire ram_in_addr_i_c3_cout ;
wire ram_in_addr_i_c4_combout ;
wire ram_in_addr_i_c4_cout ;
wire ram_in_addr_i_c5_combout ;
wire ram_in_addr_i_c5_cout ;
wire ram_in_addr_i_c6_combout ;
wire ram_in_addr_i_c6_cout ;
wire ram_in_addr_i_c7_combout ;
wire ram_in_addr_i_c7_cout ;
wire ram_in_addr_i_c8_combout ;
wire ram_in_addr_i_c8_cout ;
wire ram_in_addr_i_c9_combout ;
wire ram_words_left_c0_combout_1 ;
wire ram_words_left_c0_cout_1 ;
wire ram_words_left_c1_combout_1 ;
wire ram_words_left_c1_cout_1 ;
wire ram_words_left_c2_combout_1 ;
wire ram_words_left_c2_cout_1 ;
wire ram_words_left_c3_combout_1 ;
wire ram_words_left_c3_cout_1 ;
wire ram_words_left_c4_combout_1 ;
wire ram_words_left_c4_cout_1 ;
wire ram_words_left_c5_combout_1 ;
wire ram_words_left_c5_cout_1 ;
wire ram_words_left_c6_combout_1 ;
wire ram_words_left_c6_cout_1 ;
wire ram_words_left_c7_combout_1 ;
wire ram_words_left_c7_cout_1 ;
wire ram_words_left_c8_combout_1 ;
wire ram_words_left_c8_cout ;
wire ram_words_left_c9_combout ;
wire ram_words_left_c9_cout ;
wire ram_words_left_c10_combout ;
wire un3_ack_cnt_zero_b_0_carry_0 ;
wire un3_ack_cnt_zero_b_0_carry_1 ;
wire un3_ack_cnt_zero_b_0_carry_2 ;
wire un3_ack_cnt_zero_b_0_carry_3 ;
wire un3_ack_cnt_zero_b_0_carry_4 ;
wire un3_ack_cnt_zero_b_0_carry_5 ;
wire un3_ack_cnt_zero_b_0_carry_6 ;
wire un3_ack_cnt_zero_b_0_carry_7 ;
wire un3_ack_cnt_zero_b_0_carry_8 ;
wire un3_ack_cnt_zero_b_0_carry_9 ;
wire un1_ack_cnt_zero_b_i_0_a2 ;
wire un3_ack_cnt_zero_b_carry_0 ;
wire un3_ack_cnt_zero_b_carry_1 ;
wire un3_ack_cnt_zero_b_carry_2 ;
wire un3_ack_cnt_zero_b_carry_3 ;
wire un3_ack_cnt_zero_b_carry_4 ;
wire un3_ack_cnt_zero_b_carry_5 ;
wire un3_ack_cnt_zero_b_carry_6 ;
wire un3_ack_cnt_zero_b_carry_7 ;
wire un3_ack_cnt_zero_b_carry_8 ;
wire un3_ack_cnt_zero_b_carry_9 ;
wire un1_wbm_cur_st_2_i_a3 ;
wire wbm_cyc_internal_2_i_a2_0_a3 ;
wire ack_cnt_zero_b_0_0_g0_i_o4_a0_1 ;
wire ack_cnt_zero_b_0_0_g0_i_o4_a2_1 ;
wire end_wbm_rx_2_0_a2_1_a2_5 ;
wire end_wbm_rx_2_0_a2_1_a2_6 ;
wire N_28_i_0_g0_0 ;
wire ack_cnt_zero_b_0_0_g0_i_o4_a2_0 ;
wire ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_a3_0_0 ;
wire end_wbm_rx_2_0_a2_1_a2 ;
wire ack_cnt_zero_b_0_0_g0_i_o4_a0 ;
wire ack_cnt_zero_b_0_0_g0_i_o4_0tt_m2 ;
wire ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_m4 ;
wire ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_tz ;
wire ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_1 ;
wire N_9 ;
wire N_150 ;
wire N_149 ;
wire N_148 ;
wire VCC ;
wire GND ;
wire sync_rst_out_i ;
wire ack_cnt_zero_b_0_0_g1_i_0_318_i_o2_i ;
wire inc_wbm_ack_i_i ;
wire reg_data_0_i ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
  cycloneii_lcell_ff ram_in_addr_i_0_ (
	.regout(ram_in_addr_i[0]),
	.datain(ram_in_addr_i_lm0_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_in_addr_i_1_ (
	.regout(ram_in_addr_i[1]),
	.datain(ram_in_addr_i_lm1_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_in_addr_i_2_ (
	.regout(ram_in_addr_i[2]),
	.datain(ram_in_addr_i_lm2_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_in_addr_i_3_ (
	.regout(ram_in_addr_i[3]),
	.datain(ram_in_addr_i_lm3_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_in_addr_i_4_ (
	.regout(ram_in_addr_i[4]),
	.datain(ram_in_addr_i_lm4_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_in_addr_i_5_ (
	.regout(ram_in_addr_i[5]),
	.datain(ram_in_addr_i_lm5_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_in_addr_i_6_ (
	.regout(ram_in_addr_i[6]),
	.datain(ram_in_addr_i_lm6_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_in_addr_i_7_ (
	.regout(ram_in_addr_i[7]),
	.datain(ram_in_addr_i_lm7_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_in_addr_i_8_ (
	.regout(ram_in_addr_i[8]),
	.datain(ram_in_addr_i_lm8_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_in_addr_i_9_ (
	.regout(ram_in_addr_i[9]),
	.datain(ram_in_addr_i_lm9_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_words_left_0_ (
	.regout(ram_words_left[0]),
	.datain(ram_words_left_lm0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_words_left_1_ (
	.regout(ram_words_left[1]),
	.datain(ram_words_left_lm1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_words_left_2_ (
	.regout(ram_words_left[2]),
	.datain(ram_words_left_lm2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_words_left_3_ (
	.regout(ram_words_left[3]),
	.datain(ram_words_left_lm3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_words_left_4_ (
	.regout(ram_words_left[4]),
	.datain(ram_words_left_lm4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_words_left_5_ (
	.regout(ram_words_left[5]),
	.datain(ram_words_left_lm5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_words_left_6_ (
	.regout(ram_words_left[6]),
	.datain(ram_words_left_lm6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_words_left_7_ (
	.regout(ram_words_left[7]),
	.datain(ram_words_left_lm7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_words_left_8_ (
	.regout(ram_words_left[8]),
	.datain(ram_words_left_lm8),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_words_left_9_ (
	.regout(ram_words_left[9]),
	.datain(ram_words_left_lm9),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff ram_words_left_10_ (
	.regout(ram_words_left[10]),
	.datain(ram_words_left_lm10_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ram_words_left_0_0_10__g2_i)
);
  cycloneii_lcell_ff wbm_tga_o_9_ (
	.regout(wbm_tga_o_8),
	.datain(reg_data_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(reg_data_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_s0_0_a2_0_a3)
);
  cycloneii_lcell_ff wbm_tga_o_8_ (
	.regout(wbm_tga_o_7),
	.datain(reg_data_0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(reg_data_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_s0_0_a2_0_a3)
);
  cycloneii_lcell_ff wbm_tga_o_7_ (
	.regout(wbm_tga_o_6),
	.datain(reg_data_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(reg_data_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_s0_0_a2_0_a3)
);
  cycloneii_lcell_ff wbm_tga_o_6_ (
	.regout(wbm_tga_o_5),
	.datain(reg_data_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(reg_data_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_s0_0_a2_0_a3)
);
  cycloneii_lcell_ff wbm_tga_o_5_ (
	.regout(wbm_tga_o_4),
	.datain(reg_data_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(reg_data_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_s0_0_a2_0_a3)
);
  cycloneii_lcell_ff wbm_tga_o_4_ (
	.regout(wbm_tga_o_3),
	.datain(reg_data_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(reg_data_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_s0_0_a2_0_a3)
);
  cycloneii_lcell_ff wbm_tga_o_3_ (
	.regout(wbm_tga_o_2),
	.datain(reg_data_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(reg_data_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_s0_0_a2_0_a3)
);
  cycloneii_lcell_ff wbm_tga_o_2_ (
	.regout(wbm_tga_o_1),
	.datain(reg_data_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(reg_data_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_s0_0_a2_0_a3)
);
  cycloneii_lcell_ff wbm_tga_o_1_ (
	.regout(wbm_tga_o_0),
	.datain(reg_data_0_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(reg_data_0_i),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_s0_0_a2_0_a3)
);
  cycloneii_lcell_ff wbm_stb_internal_Z (
	.regout(wbm_stb_internal),
	.datain(wbm_stb_internal_0_0_g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(wbm_cur_st_i[1])
);
  cycloneii_lcell_ff wbm_tgc_o_Z (
	.regout(wbm_tgc_o),
	.datain(reg_data_RNIKI71_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_zero_b_0_0_g1_i_0_318_i_o2_i)
);
// @48:134
  cycloneii_lcell_ff cur_rd_addr_9_ (
	.regout(cur_rd_addr_9),
	.datain(cur_rd_addr_8_9_0_a2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:134
  cycloneii_lcell_ff cur_rd_addr_8_ (
	.regout(cur_rd_addr_8),
	.datain(cur_rd_addr_8_8_0_a2_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:134
  cycloneii_lcell_ff cur_rd_addr_7_ (
	.regout(cur_rd_addr_7),
	.datain(reg_data_0_7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_rd_addr_8_i_a2_i_i[0]),
	.sload(ack_cnt_zero_b_0_0_g1_i_0_318_i_o2),
	.sdata(un1_wbm_cur_st_5_combout[8]),
	.ena(VCC)
);
// @48:134
  cycloneii_lcell_ff cur_rd_addr_6_ (
	.regout(cur_rd_addr_6),
	.datain(reg_data_0_6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_rd_addr_8_i_a2_i_i[0]),
	.sload(ack_cnt_zero_b_0_0_g1_i_0_318_i_o2),
	.sdata(un1_wbm_cur_st_5_combout[7]),
	.ena(VCC)
);
// @48:134
  cycloneii_lcell_ff cur_rd_addr_5_ (
	.regout(cur_rd_addr_5),
	.datain(reg_data_0_5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_rd_addr_8_i_a2_i_i[0]),
	.sload(ack_cnt_zero_b_0_0_g1_i_0_318_i_o2),
	.sdata(un1_wbm_cur_st_5_combout[6]),
	.ena(VCC)
);
// @48:134
  cycloneii_lcell_ff cur_rd_addr_4_ (
	.regout(cur_rd_addr_4),
	.datain(reg_data_0_4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_rd_addr_8_i_a2_i_i[0]),
	.sload(ack_cnt_zero_b_0_0_g1_i_0_318_i_o2),
	.sdata(un1_wbm_cur_st_5_combout[5]),
	.ena(VCC)
);
// @48:134
  cycloneii_lcell_ff cur_rd_addr_3_ (
	.regout(cur_rd_addr_3),
	.datain(reg_data_0_3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_rd_addr_8_i_a2_i_i[0]),
	.sload(ack_cnt_zero_b_0_0_g1_i_0_318_i_o2),
	.sdata(un1_wbm_cur_st_5_combout[4]),
	.ena(VCC)
);
// @48:134
  cycloneii_lcell_ff cur_rd_addr_2_ (
	.regout(cur_rd_addr_2),
	.datain(reg_data_0_2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_rd_addr_8_i_a2_i_i[0]),
	.sload(ack_cnt_zero_b_0_0_g1_i_0_318_i_o2),
	.sdata(un1_wbm_cur_st_5_combout[3]),
	.ena(VCC)
);
// @48:134
  cycloneii_lcell_ff cur_rd_addr_1_ (
	.regout(cur_rd_addr_1),
	.datain(reg_data_1_1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_rd_addr_8_i_a2_i_i[0]),
	.sload(ack_cnt_zero_b_0_0_g1_i_0_318_i_o2),
	.sdata(un1_wbm_cur_st_5_combout[2]),
	.ena(VCC)
);
// @48:134
  cycloneii_lcell_ff cur_rd_addr_0_ (
	.regout(cur_rd_addr_0),
	.datain(reg_data_1_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(cur_rd_addr_8_i_a2_i_i[0]),
	.sload(ack_cnt_zero_b_0_0_g1_i_0_318_i_o2),
	.sdata(un1_wbm_cur_st_5_combout[1]),
	.ena(VCC)
);
// @48:134
  cycloneii_lcell_ff wbm_cur_st_1_ (
	.regout(wbm_cur_st[1]),
	.datain(N_28_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:134
  cycloneii_lcell_ff wbm_cur_st_0_ (
	.regout(wbm_cur_st[0]),
	.datain(N_473_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:295
  cycloneii_lcell_ff ram_in_addr_i_d1_9_ (
	.regout(ram_in_addr_i_d1[9]),
	.datain(ram_in_addr_i[9]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:295
  cycloneii_lcell_ff ram_in_addr_i_d1_8_ (
	.regout(ram_in_addr_i_d1[8]),
	.datain(ram_in_addr_i[8]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:295
  cycloneii_lcell_ff ram_in_addr_i_d1_7_ (
	.regout(ram_in_addr_i_d1[7]),
	.datain(ram_in_addr_i[7]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:295
  cycloneii_lcell_ff ram_in_addr_i_d1_6_ (
	.regout(ram_in_addr_i_d1[6]),
	.datain(ram_in_addr_i[6]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:295
  cycloneii_lcell_ff ram_in_addr_i_d1_5_ (
	.regout(ram_in_addr_i_d1[5]),
	.datain(ram_in_addr_i[5]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:295
  cycloneii_lcell_ff ram_in_addr_i_d1_4_ (
	.regout(ram_in_addr_i_d1[4]),
	.datain(ram_in_addr_i[4]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:295
  cycloneii_lcell_ff ram_in_addr_i_d1_3_ (
	.regout(ram_in_addr_i_d1[3]),
	.datain(ram_in_addr_i[3]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:295
  cycloneii_lcell_ff ram_in_addr_i_d1_2_ (
	.regout(ram_in_addr_i_d1[2]),
	.datain(ram_in_addr_i[2]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:295
  cycloneii_lcell_ff ram_in_addr_i_d1_1_ (
	.regout(ram_in_addr_i_d1[1]),
	.datain(ram_in_addr_i[1]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:295
  cycloneii_lcell_ff ram_in_addr_i_d1_0_ (
	.regout(ram_in_addr_i_d1[0]),
	.datain(ram_in_addr_i[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:237
  cycloneii_lcell_ff ack_i_cnt_10_ (
	.regout(ack_i_cnt[10]),
	.datain(un3_ack_cnt_zero_b_0_add10),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_wbm_ack_i_i),
	.sdata(un3_ack_cnt_zero_b_add10),
	.ena(VCC)
);
// @48:237
  cycloneii_lcell_ff ack_i_cnt_9_ (
	.regout(ack_i_cnt[9]),
	.datain(un3_ack_cnt_zero_b_0_add9),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_wbm_ack_i_i),
	.sdata(un3_ack_cnt_zero_b_add9),
	.ena(VCC)
);
// @48:237
  cycloneii_lcell_ff ack_i_cnt_8_ (
	.regout(ack_i_cnt[8]),
	.datain(un3_ack_cnt_zero_b_0_add8),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_wbm_ack_i_i),
	.sdata(un3_ack_cnt_zero_b_add8),
	.ena(VCC)
);
// @48:237
  cycloneii_lcell_ff ack_i_cnt_7_ (
	.regout(ack_i_cnt[7]),
	.datain(un3_ack_cnt_zero_b_0_add7),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_wbm_ack_i_i),
	.sdata(un3_ack_cnt_zero_b_add7),
	.ena(VCC)
);
// @48:237
  cycloneii_lcell_ff ack_i_cnt_6_ (
	.regout(ack_i_cnt[6]),
	.datain(un3_ack_cnt_zero_b_0_add6),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_wbm_ack_i_i),
	.sdata(un3_ack_cnt_zero_b_add6),
	.ena(VCC)
);
// @48:237
  cycloneii_lcell_ff ack_i_cnt_5_ (
	.regout(ack_i_cnt[5]),
	.datain(un3_ack_cnt_zero_b_0_add5),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_wbm_ack_i_i),
	.sdata(un3_ack_cnt_zero_b_add5),
	.ena(VCC)
);
// @48:237
  cycloneii_lcell_ff ack_i_cnt_4_ (
	.regout(ack_i_cnt[4]),
	.datain(un3_ack_cnt_zero_b_0_add4),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_wbm_ack_i_i),
	.sdata(un3_ack_cnt_zero_b_add4),
	.ena(VCC)
);
// @48:237
  cycloneii_lcell_ff ack_i_cnt_3_ (
	.regout(ack_i_cnt[3]),
	.datain(un3_ack_cnt_zero_b_0_add3),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_wbm_ack_i_i),
	.sdata(un3_ack_cnt_zero_b_add3),
	.ena(VCC)
);
// @48:237
  cycloneii_lcell_ff ack_i_cnt_2_ (
	.regout(ack_i_cnt[2]),
	.datain(un3_ack_cnt_zero_b_0_add2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_wbm_ack_i_i),
	.sdata(un3_ack_cnt_zero_b_add2),
	.ena(VCC)
);
// @48:237
  cycloneii_lcell_ff ack_i_cnt_1_ (
	.regout(ack_i_cnt[1]),
	.datain(un3_ack_cnt_zero_b_0_add1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_wbm_ack_i_i),
	.sdata(un3_ack_cnt_zero_b_add1),
	.ena(VCC)
);
// @48:237
  cycloneii_lcell_ff ack_i_cnt_0_ (
	.regout(ack_i_cnt[0]),
	.datain(un3_ack_cnt_zero_b_0_add0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(inc_wbm_ack_i_i),
	.sdata(un3_ack_cnt_zero_b_add0),
	.ena(VCC)
);
// @48:237
  cycloneii_lcell_ff ack_cnt_zero_b_i_0_Z (
	.regout(ack_cnt_zero_b_i_0),
	.datain(ack_cnt_zero_b_0_0_g1_i_0_318_i_a2),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_i)
);
// @48:134
  cycloneii_lcell_ff wbm_cyc_internal_Z (
	.regout(wbm_cyc_internal),
	.datain(N_242_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:134
  cycloneii_lcell_ff end_wbm_rx_Z (
	.regout(end_wbm_rx),
	.datain(end_wbm_rx_2_0_a2_1_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:237
  cycloneii_lcell_ff neg_cyc_bool_Z (
	.regout(neg_cyc_bool),
	.datain(ack_cnt_zero_b_0_0_g1),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @48:277
  cycloneii_lcell_ff err_i_status_Z (
	.regout(err_i_status),
	.datain(N_4_i_0_g0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  cycloneii_lcell_ff wbm_tgc_o_rep1_Z (
	.regout(wbm_tgc_o_rep1),
	.datain(reg_data_RNIKI71_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(ack_cnt_zero_b_0_0_g1_i_0_318_i_o2_i)
);
// @48:134
  cycloneii_lcell_comb ram_in_addr_i_c0 (
	.combout(ram_in_addr_i_c0_combout),
	.cout(ram_in_addr_i_c0_cout),
	.dataa(ram_in_addr_i[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_in_addr_i_c0.lut_mask=16'h6688;
defparam ram_in_addr_i_c0.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_in_addr_i_c1 (
	.combout(ram_in_addr_i_c1_combout),
	.cout(ram_in_addr_i_c1_cout),
	.dataa(ram_in_addr_i[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_in_addr_i_c0_cout)
);
defparam ram_in_addr_i_c1.lut_mask=16'h5aa0;
defparam ram_in_addr_i_c1.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_in_addr_i_c2 (
	.combout(ram_in_addr_i_c2_combout),
	.cout(ram_in_addr_i_c2_cout),
	.dataa(ram_in_addr_i[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_in_addr_i_c1_cout)
);
defparam ram_in_addr_i_c2.lut_mask=16'h5aa0;
defparam ram_in_addr_i_c2.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_in_addr_i_c3 (
	.combout(ram_in_addr_i_c3_combout),
	.cout(ram_in_addr_i_c3_cout),
	.dataa(ram_in_addr_i[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_in_addr_i_c2_cout)
);
defparam ram_in_addr_i_c3.lut_mask=16'h5aa0;
defparam ram_in_addr_i_c3.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_in_addr_i_c4 (
	.combout(ram_in_addr_i_c4_combout),
	.cout(ram_in_addr_i_c4_cout),
	.dataa(ram_in_addr_i[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_in_addr_i_c3_cout)
);
defparam ram_in_addr_i_c4.lut_mask=16'h5aa0;
defparam ram_in_addr_i_c4.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_in_addr_i_c5 (
	.combout(ram_in_addr_i_c5_combout),
	.cout(ram_in_addr_i_c5_cout),
	.dataa(ram_in_addr_i[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_in_addr_i_c4_cout)
);
defparam ram_in_addr_i_c5.lut_mask=16'h5aa0;
defparam ram_in_addr_i_c5.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_in_addr_i_c6 (
	.combout(ram_in_addr_i_c6_combout),
	.cout(ram_in_addr_i_c6_cout),
	.dataa(ram_in_addr_i[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_in_addr_i_c5_cout)
);
defparam ram_in_addr_i_c6.lut_mask=16'h5aa0;
defparam ram_in_addr_i_c6.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_in_addr_i_c7 (
	.combout(ram_in_addr_i_c7_combout),
	.cout(ram_in_addr_i_c7_cout),
	.dataa(ram_in_addr_i[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_in_addr_i_c6_cout)
);
defparam ram_in_addr_i_c7.lut_mask=16'h5aa0;
defparam ram_in_addr_i_c7.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_in_addr_i_c8 (
	.combout(ram_in_addr_i_c8_combout),
	.cout(ram_in_addr_i_c8_cout),
	.dataa(ram_in_addr_i[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_in_addr_i_c7_cout)
);
defparam ram_in_addr_i_c8.lut_mask=16'h5aa0;
defparam ram_in_addr_i_c8.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_in_addr_i_c9 (
	.combout(ram_in_addr_i_c9_combout),
	.dataa(ram_in_addr_i[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_in_addr_i_c8_cout)
);
defparam ram_in_addr_i_c9.lut_mask=16'h5a5a;
defparam ram_in_addr_i_c9.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_words_left_c0 (
	.combout(ram_words_left_c0_combout_1),
	.cout(ram_words_left_c0_cout_1),
	.dataa(ram_words_left[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_words_left_c0.lut_mask=16'h55aa;
defparam ram_words_left_c0.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_words_left_c1 (
	.combout(ram_words_left_c1_combout_1),
	.cout(ram_words_left_c1_cout_1),
	.dataa(ram_words_left[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c0_cout_1)
);
defparam ram_words_left_c1.lut_mask=16'ha5fa;
defparam ram_words_left_c1.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_words_left_c2 (
	.combout(ram_words_left_c2_combout_1),
	.cout(ram_words_left_c2_cout_1),
	.dataa(ram_words_left[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c1_cout_1)
);
defparam ram_words_left_c2.lut_mask=16'ha5fa;
defparam ram_words_left_c2.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_words_left_c3 (
	.combout(ram_words_left_c3_combout_1),
	.cout(ram_words_left_c3_cout_1),
	.dataa(ram_words_left[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c2_cout_1)
);
defparam ram_words_left_c3.lut_mask=16'ha5fa;
defparam ram_words_left_c3.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_words_left_c4 (
	.combout(ram_words_left_c4_combout_1),
	.cout(ram_words_left_c4_cout_1),
	.dataa(ram_words_left[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c3_cout_1)
);
defparam ram_words_left_c4.lut_mask=16'ha5fa;
defparam ram_words_left_c4.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_words_left_c5 (
	.combout(ram_words_left_c5_combout_1),
	.cout(ram_words_left_c5_cout_1),
	.dataa(ram_words_left[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c4_cout_1)
);
defparam ram_words_left_c5.lut_mask=16'ha5fa;
defparam ram_words_left_c5.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_words_left_c6 (
	.combout(ram_words_left_c6_combout_1),
	.cout(ram_words_left_c6_cout_1),
	.dataa(ram_words_left[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c5_cout_1)
);
defparam ram_words_left_c6.lut_mask=16'ha5fa;
defparam ram_words_left_c6.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_words_left_c7 (
	.combout(ram_words_left_c7_combout_1),
	.cout(ram_words_left_c7_cout_1),
	.dataa(ram_words_left[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c6_cout_1)
);
defparam ram_words_left_c7.lut_mask=16'ha5fa;
defparam ram_words_left_c7.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_words_left_c8 (
	.combout(ram_words_left_c8_combout_1),
	.cout(ram_words_left_c8_cout),
	.dataa(ram_words_left[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c7_cout_1)
);
defparam ram_words_left_c8.lut_mask=16'ha5fa;
defparam ram_words_left_c8.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_words_left_c9 (
	.combout(ram_words_left_c9_combout),
	.cout(ram_words_left_c9_cout),
	.dataa(ram_words_left[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c8_cout)
);
defparam ram_words_left_c9.lut_mask=16'ha5fa;
defparam ram_words_left_c9.sum_lutc_input="cin";
// @48:134
  cycloneii_lcell_comb ram_words_left_c10 (
	.combout(ram_words_left_c10_combout),
	.dataa(ram_words_left[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(ram_words_left_c9_cout)
);
defparam ram_words_left_c10.lut_mask=16'ha5a5;
defparam ram_words_left_c10.sum_lutc_input="cin";
// @66:773
  cycloneii_lcell_comb ram_words_left_RNO_0_ (
	.combout(ram_words_left_lm0),
	.dataa(reg_data_2_0),
	.datab(ram_words_left_c0_combout_1),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam ram_words_left_RNO_0_.lut_mask=16'hacac;
defparam ram_words_left_RNO_0_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_words_left_RNO_1_ (
	.combout(ram_words_left_lm1),
	.dataa(reg_data_0_1),
	.datab(ram_words_left_c1_combout_1),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam ram_words_left_RNO_1_.lut_mask=16'hacac;
defparam ram_words_left_RNO_1_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_words_left_RNO_2_ (
	.combout(ram_words_left_lm2),
	.dataa(reg_data_2),
	.datab(ram_words_left_c2_combout_1),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam ram_words_left_RNO_2_.lut_mask=16'hacac;
defparam ram_words_left_RNO_2_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_words_left_RNO_3_ (
	.combout(ram_words_left_lm3),
	.dataa(reg_data_3),
	.datab(ram_words_left_c3_combout_1),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam ram_words_left_RNO_3_.lut_mask=16'hacac;
defparam ram_words_left_RNO_3_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_words_left_RNO_4_ (
	.combout(ram_words_left_lm4),
	.dataa(reg_data_4),
	.datab(wbm_cur_st_s0_0_a2_0_a3),
	.datac(ram_words_left_c4_combout_1),
	.datad(VCC)
);
defparam ram_words_left_RNO_4_.lut_mask=16'hb8b8;
defparam ram_words_left_RNO_4_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_words_left_RNO_5_ (
	.combout(ram_words_left_lm5),
	.dataa(reg_data_5),
	.datab(wbm_cur_st_s0_0_a2_0_a3),
	.datac(ram_words_left_c5_combout_1),
	.datad(VCC)
);
defparam ram_words_left_RNO_5_.lut_mask=16'hb8b8;
defparam ram_words_left_RNO_5_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_words_left_RNO_6_ (
	.combout(ram_words_left_lm6),
	.dataa(reg_data_6),
	.datab(wbm_cur_st_s0_0_a2_0_a3),
	.datac(ram_words_left_c6_combout_1),
	.datad(VCC)
);
defparam ram_words_left_RNO_6_.lut_mask=16'hb8b8;
defparam ram_words_left_RNO_6_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_words_left_RNO_7_ (
	.combout(ram_words_left_lm7),
	.dataa(reg_data_7),
	.datab(wbm_cur_st_s0_0_a2_0_a3),
	.datac(ram_words_left_c7_combout_1),
	.datad(VCC)
);
defparam ram_words_left_RNO_7_.lut_mask=16'hb8b8;
defparam ram_words_left_RNO_7_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_words_left_RNO_8_ (
	.combout(ram_words_left_lm8),
	.dataa(reg_data_0_0),
	.datab(wbm_cur_st_s0_0_a2_0_a3),
	.datac(ram_words_left_c8_combout_1),
	.datad(VCC)
);
defparam ram_words_left_RNO_8_.lut_mask=16'hb8b8;
defparam ram_words_left_RNO_8_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_words_left_RNO_9_ (
	.combout(ram_words_left_lm9),
	.dataa(reg_data_1),
	.datab(wbm_cur_st_s0_0_a2_0_a3),
	.datac(ram_words_left_c9_combout),
	.datad(VCC)
);
defparam ram_words_left_RNO_9_.lut_mask=16'hb8b8;
defparam ram_words_left_RNO_9_.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb un1_ack_i_cnt_1_0_0_RNIGSLH_10_ (
	.combout(un3_ack_cnt_zero_b_0_add0),
	.cout(un3_ack_cnt_zero_b_0_carry_0),
	.dataa(un3_ack_cnt_zero_b_0_i_m2[10]),
	.datab(un1_ack_i_cnt_1_0_0[10]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_ack_i_cnt_1_0_0_RNIGSLH_10_.lut_mask=16'h6688;
defparam un1_ack_i_cnt_1_0_0_RNIGSLH_10_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNI0NK81_0_ (
	.combout(un3_ack_cnt_zero_b_0_add1),
	.cout(un3_ack_cnt_zero_b_0_carry_1),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[0]),
	.datab(un3_ack_cnt_zero_b_0_i_m2[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_0_carry_0)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNI0NK81_0_.lut_mask=16'h69d4;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNI0NK81_0_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIIHJV1_1_ (
	.combout(un3_ack_cnt_zero_b_0_add2),
	.cout(un3_ack_cnt_zero_b_0_carry_2),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[1]),
	.datab(un3_ack_cnt_zero_b_0_i_m2[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_0_carry_1)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIIHJV1_1_.lut_mask=16'h69d4;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIIHJV1_1_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNI6CIM2_2_ (
	.combout(un3_ack_cnt_zero_b_0_add3),
	.cout(un3_ack_cnt_zero_b_0_carry_3),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[2]),
	.datab(un3_ack_cnt_zero_b_0_i_m2[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_0_carry_2)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNI6CIM2_2_.lut_mask=16'h69d4;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNI6CIM2_2_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIS6HD3_3_ (
	.combout(un3_ack_cnt_zero_b_0_add4),
	.cout(un3_ack_cnt_zero_b_0_carry_4),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[3]),
	.datab(un3_ack_cnt_zero_b_0_i_m2[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_0_carry_3)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIS6HD3_3_.lut_mask=16'h69d4;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIS6HD3_3_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIK1G44_4_ (
	.combout(un3_ack_cnt_zero_b_0_add5),
	.cout(un3_ack_cnt_zero_b_0_carry_5),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[4]),
	.datab(un3_ack_cnt_zero_b_0_i_m2[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_0_carry_4)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIK1G44_4_.lut_mask=16'h69d4;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIK1G44_4_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIESER4_5_ (
	.combout(un3_ack_cnt_zero_b_0_add6),
	.cout(un3_ack_cnt_zero_b_0_carry_6),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[5]),
	.datab(un3_ack_cnt_zero_b_0_i_m2[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_0_carry_5)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIESER4_5_.lut_mask=16'h69d4;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIESER4_5_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIANDI5_6_ (
	.combout(un3_ack_cnt_zero_b_0_add7),
	.cout(un3_ack_cnt_zero_b_0_carry_7),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[6]),
	.datab(un3_ack_cnt_zero_b_0_i_m2[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_0_carry_6)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIANDI5_6_.lut_mask=16'h69d4;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIANDI5_6_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNI34A96_7_ (
	.combout(un3_ack_cnt_zero_b_0_add8),
	.cout(un3_ack_cnt_zero_b_0_carry_8),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[7]),
	.datab(un3_ack_cnt_zero_b_0_i_m2[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_0_carry_7)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNI34A96_7_.lut_mask=16'h69d4;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNI34A96_7_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIUG607_8_ (
	.combout(un3_ack_cnt_zero_b_0_add9),
	.cout(un3_ack_cnt_zero_b_0_carry_9),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[8]),
	.datab(un3_ack_cnt_zero_b_0_i_m2[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_0_carry_8)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIUG607_8_.lut_mask=16'h69d4;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIUG607_8_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb ack_i_cnt_RNO_10_ (
	.combout(un3_ack_cnt_zero_b_0_add10),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[9]),
	.datab(un1_ack_cnt_zero_b_i_0_a2),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_0_carry_9)
);
defparam ack_i_cnt_RNO_10_.lut_mask=16'h6969;
defparam ack_i_cnt_RNO_10_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un1_ack_i_cnt_1_0_0_RNISTOF_10_ (
	.combout(un3_ack_cnt_zero_b_add0),
	.cout(un3_ack_cnt_zero_b_carry_0),
	.dataa(un1_ack_i_cnt_1_0_0[10]),
	.datab(un3_ack_cnt_zero_b_i[10]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_ack_i_cnt_1_0_0_RNISTOF_10_.lut_mask=16'h9922;
defparam un1_ack_i_cnt_1_0_0_RNISTOF_10_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIOPQ41_0_ (
	.combout(un3_ack_cnt_zero_b_add1),
	.cout(un3_ack_cnt_zero_b_carry_1),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[0]),
	.datab(un3_ack_cnt_zero_b_i[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_carry_0)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIOPQ41_0_.lut_mask=16'h9671;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIOPQ41_0_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIMLSP1_1_ (
	.combout(un3_ack_cnt_zero_b_add2),
	.cout(un3_ack_cnt_zero_b_carry_2),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[1]),
	.datab(un3_ack_cnt_zero_b_i[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_carry_1)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIMLSP1_1_.lut_mask=16'h9671;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIMLSP1_1_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIMHUE2_2_ (
	.combout(un3_ack_cnt_zero_b_add3),
	.cout(un3_ack_cnt_zero_b_carry_3),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[2]),
	.datab(un3_ack_cnt_zero_b_i[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_carry_2)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIMHUE2_2_.lut_mask=16'h9671;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIMHUE2_2_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIOD043_3_ (
	.combout(un3_ack_cnt_zero_b_add4),
	.cout(un3_ack_cnt_zero_b_carry_4),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[3]),
	.datab(un3_ack_cnt_zero_b_i[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_carry_3)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIOD043_3_.lut_mask=16'h9671;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIOD043_3_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIS92P3_4_ (
	.combout(un3_ack_cnt_zero_b_add5),
	.cout(un3_ack_cnt_zero_b_carry_5),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[4]),
	.datab(un3_ack_cnt_zero_b_i[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_carry_4)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIS92P3_4_.lut_mask=16'h9671;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIS92P3_4_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNI264E4_5_ (
	.combout(un3_ack_cnt_zero_b_add6),
	.cout(un3_ack_cnt_zero_b_carry_6),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[5]),
	.datab(un3_ack_cnt_zero_b_i[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_carry_5)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNI264E4_5_.lut_mask=16'h9671;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNI264E4_5_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIA2635_6_ (
	.combout(un3_ack_cnt_zero_b_add7),
	.cout(un3_ack_cnt_zero_b_carry_7),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[6]),
	.datab(un3_ack_cnt_zero_b_i[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_carry_6)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIA2635_6_.lut_mask=16'h9671;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIA2635_6_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIFG5O5_7_ (
	.combout(un3_ack_cnt_zero_b_add8),
	.cout(un3_ack_cnt_zero_b_carry_8),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[7]),
	.datab(un3_ack_cnt_zero_b_i[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_carry_7)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIFG5O5_7_.lut_mask=16'h9671;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIFG5O5_7_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_RNIMU4D6_8_ (
	.combout(un3_ack_cnt_zero_b_add9),
	.cout(un3_ack_cnt_zero_b_carry_9),
	.dataa(un3_ack_cnt_zero_b_3_v_1_i_0[8]),
	.datab(un3_ack_cnt_zero_b_i[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_carry_8)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIMU4D6_8_.lut_mask=16'h9671;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_RNIMU4D6_8_.sum_lutc_input="cin";
// @48:243
  cycloneii_lcell_comb ack_i_cnt_RNO_0_10_ (
	.combout(un3_ack_cnt_zero_b_add10),
	.dataa(ack_cnt_zero_b_0_0_g1_i_0_318_i_o2),
	.datab(ack_i_cnt[10]),
	.datac(VCC),
	.datad(VCC),
	.cin(un3_ack_cnt_zero_b_carry_9)
);
defparam ack_i_cnt_RNO_0_10_.lut_mask=16'h7878;
defparam ack_i_cnt_RNO_0_10_.sum_lutc_input="cin";
// @48:190
  cycloneii_lcell_comb un1_wbm_cur_st_5_1_ (
	.combout(un1_wbm_cur_st_5_combout[1]),
	.cout(un1_wbm_cur_st_5_cout[1]),
	.dataa(cur_rd_addr_0),
	.datab(un1_wbm_cur_st_2_i_a3),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wbm_cur_st_5_1_.lut_mask=16'h6688;
defparam un1_wbm_cur_st_5_1_.sum_lutc_input="cin";
// @48:190
  cycloneii_lcell_comb un1_wbm_cur_st_5_a_1_ (
	.cout(un1_wbm_cur_st_5_a_cout[1]),
	.dataa(cur_rd_addr_0),
	.datab(un1_wbm_cur_st_2_i_a3),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_wbm_cur_st_5_a_1_.lut_mask=16'h0088;
defparam un1_wbm_cur_st_5_a_1_.sum_lutc_input="cin";
// @48:190
  cycloneii_lcell_comb un1_wbm_cur_st_5_2_ (
	.combout(un1_wbm_cur_st_5_combout[2]),
	.cout(un1_wbm_cur_st_5_cout[2]),
	.dataa(cur_rd_addr_1),
	.datab(cur_rd_addr_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_5_a_cout[1])
);
defparam un1_wbm_cur_st_5_2_.lut_mask=16'h5a80;
defparam un1_wbm_cur_st_5_2_.sum_lutc_input="cin";
// @48:190
  cycloneii_lcell_comb un1_wbm_cur_st_5_3_ (
	.combout(un1_wbm_cur_st_5_combout[3]),
	.cout(un1_wbm_cur_st_5_cout[3]),
	.dataa(cur_rd_addr_1),
	.datab(cur_rd_addr_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_5_cout[1])
);
defparam un1_wbm_cur_st_5_3_.lut_mask=16'h6c80;
defparam un1_wbm_cur_st_5_3_.sum_lutc_input="cin";
// @48:190
  cycloneii_lcell_comb un1_wbm_cur_st_5_4_ (
	.combout(un1_wbm_cur_st_5_combout[4]),
	.cout(un1_wbm_cur_st_5_cout[4]),
	.dataa(cur_rd_addr_3),
	.datab(cur_rd_addr_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_5_cout[2])
);
defparam un1_wbm_cur_st_5_4_.lut_mask=16'h5a80;
defparam un1_wbm_cur_st_5_4_.sum_lutc_input="cin";
// @48:190
  cycloneii_lcell_comb un1_wbm_cur_st_5_5_ (
	.combout(un1_wbm_cur_st_5_combout[5]),
	.cout(un1_wbm_cur_st_5_cout[5]),
	.dataa(cur_rd_addr_3),
	.datab(cur_rd_addr_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_5_cout[3])
);
defparam un1_wbm_cur_st_5_5_.lut_mask=16'h6c80;
defparam un1_wbm_cur_st_5_5_.sum_lutc_input="cin";
// @48:190
  cycloneii_lcell_comb un1_wbm_cur_st_5_6_ (
	.combout(un1_wbm_cur_st_5_combout[6]),
	.cout(un1_wbm_cur_st_5_cout[6]),
	.dataa(cur_rd_addr_5),
	.datab(cur_rd_addr_6),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_5_cout[4])
);
defparam un1_wbm_cur_st_5_6_.lut_mask=16'h5a80;
defparam un1_wbm_cur_st_5_6_.sum_lutc_input="cin";
// @48:190
  cycloneii_lcell_comb un1_wbm_cur_st_5_7_ (
	.combout(un1_wbm_cur_st_5_combout[7]),
	.cout(un1_wbm_cur_st_5_cout[7]),
	.dataa(cur_rd_addr_5),
	.datab(cur_rd_addr_6),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_5_cout[5])
);
defparam un1_wbm_cur_st_5_7_.lut_mask=16'h6c80;
defparam un1_wbm_cur_st_5_7_.sum_lutc_input="cin";
// @48:190
  cycloneii_lcell_comb un1_wbm_cur_st_5_8_ (
	.combout(un1_wbm_cur_st_5_combout[8]),
	.cout(un1_wbm_cur_st_5_cout[8]),
	.dataa(cur_rd_addr_7),
	.datab(cur_rd_addr_8),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_5_cout[6])
);
defparam un1_wbm_cur_st_5_8_.lut_mask=16'h5a80;
defparam un1_wbm_cur_st_5_8_.sum_lutc_input="cin";
// @48:190
  cycloneii_lcell_comb un1_wbm_cur_st_5_9_ (
	.combout(un1_wbm_cur_st_5_combout[9]),
	.dataa(cur_rd_addr_7),
	.datab(cur_rd_addr_8),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_5_cout[7])
);
defparam un1_wbm_cur_st_5_9_.lut_mask=16'h6c6c;
defparam un1_wbm_cur_st_5_9_.sum_lutc_input="cin";
// @48:190
  cycloneii_lcell_comb un1_wbm_cur_st_5_10_ (
	.combout(un1_wbm_cur_st_5_combout[10]),
	.dataa(cur_rd_addr_9),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_wbm_cur_st_5_cout[8])
);
defparam un1_wbm_cur_st_5_10_.lut_mask=16'h5a5a;
defparam un1_wbm_cur_st_5_10_.sum_lutc_input="cin";
// @66:773
  cycloneii_lcell_comb ram_words_left_RNO_10_ (
	.combout(ram_words_left_lm10_x),
	.dataa(wbm_cur_st_s0_0_a2_0_a3),
	.datab(ram_words_left_c10_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_words_left_RNO_10_.lut_mask=16'h4444;
defparam ram_words_left_RNO_10_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_in_addr_i_RNO_9_ (
	.combout(ram_in_addr_i_lm9_x),
	.dataa(wbm_cur_st_s0_0_a2_0_a3),
	.datab(ram_in_addr_i_c9_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_in_addr_i_RNO_9_.lut_mask=16'h4444;
defparam ram_in_addr_i_RNO_9_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_in_addr_i_RNO_8_ (
	.combout(ram_in_addr_i_lm8_x),
	.dataa(wbm_cur_st_s0_0_a2_0_a3),
	.datab(ram_in_addr_i_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_in_addr_i_RNO_8_.lut_mask=16'h4444;
defparam ram_in_addr_i_RNO_8_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_in_addr_i_RNO_7_ (
	.combout(ram_in_addr_i_lm7_x),
	.dataa(wbm_cur_st_s0_0_a2_0_a3),
	.datab(ram_in_addr_i_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_in_addr_i_RNO_7_.lut_mask=16'h4444;
defparam ram_in_addr_i_RNO_7_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_in_addr_i_RNO_6_ (
	.combout(ram_in_addr_i_lm6_x),
	.dataa(wbm_cur_st_s0_0_a2_0_a3),
	.datab(ram_in_addr_i_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_in_addr_i_RNO_6_.lut_mask=16'h4444;
defparam ram_in_addr_i_RNO_6_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_in_addr_i_RNO_5_ (
	.combout(ram_in_addr_i_lm5_x),
	.dataa(wbm_cur_st_s0_0_a2_0_a3),
	.datab(ram_in_addr_i_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_in_addr_i_RNO_5_.lut_mask=16'h4444;
defparam ram_in_addr_i_RNO_5_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_in_addr_i_RNO_4_ (
	.combout(ram_in_addr_i_lm4_x),
	.dataa(wbm_cur_st_s0_0_a2_0_a3),
	.datab(ram_in_addr_i_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_in_addr_i_RNO_4_.lut_mask=16'h4444;
defparam ram_in_addr_i_RNO_4_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_in_addr_i_RNO_3_ (
	.combout(ram_in_addr_i_lm3_x),
	.dataa(wbm_cur_st_s0_0_a2_0_a3),
	.datab(ram_in_addr_i_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_in_addr_i_RNO_3_.lut_mask=16'h4444;
defparam ram_in_addr_i_RNO_3_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_in_addr_i_RNO_2_ (
	.combout(ram_in_addr_i_lm2_x),
	.dataa(ram_in_addr_i_c2_combout),
	.datab(wbm_cur_st_s0_0_a2_0_a3),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_in_addr_i_RNO_2_.lut_mask=16'h2222;
defparam ram_in_addr_i_RNO_2_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_in_addr_i_RNO_1_ (
	.combout(ram_in_addr_i_lm1_x),
	.dataa(ram_in_addr_i_c1_combout),
	.datab(wbm_cur_st_s0_0_a2_0_a3),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_in_addr_i_RNO_1_.lut_mask=16'h2222;
defparam ram_in_addr_i_RNO_1_.sum_lutc_input="datac";
// @66:773
  cycloneii_lcell_comb ram_in_addr_i_RNO_0_ (
	.combout(ram_in_addr_i_lm0_x),
	.dataa(ram_in_addr_i_c0_combout),
	.datab(wbm_cur_st_s0_0_a2_0_a3),
	.datac(VCC),
	.datad(VCC)
);
defparam ram_in_addr_i_RNO_0_.lut_mask=16'h2222;
defparam ram_in_addr_i_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_s0_0_a2_0_a3_RNIUV3C (
	.combout(ack_cnt_zero_b_0_0_g1_i_0_318_i_o2),
	.dataa(reg_data_0),
	.datab(wbm_cur_st_s0_0_a2_0_a3),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cur_st_s0_0_a2_0_a3_RNIUV3C.lut_mask=16'h7777;
defparam wbm_cur_st_s0_0_a2_0_a3_RNIUV3C.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_stb_internal_RNO (
	.combout(wbm_stb_internal_0_0_g1),
	.dataa(wbm_cur_st[0]),
	.datab(ram_words_left[10]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_stb_internal_RNO.lut_mask=16'h2222;
defparam wbm_stb_internal_RNO.sum_lutc_input="datac";
// @48:304
  cycloneii_lcell_comb ram_addr_in_i_m2_0_ (
	.combout(ram_addr_in_i_m2_0),
	.dataa(ram_in_addr_i_d1[0]),
	.datab(reg_data_3_0),
	.datac(ram_in_addr_i[0]),
	.datad(VCC)
);
defparam ram_addr_in_i_m2_0_.lut_mask=16'hb8b8;
defparam ram_addr_in_i_m2_0_.sum_lutc_input="datac";
// @48:304
  cycloneii_lcell_comb ram_addr_in_i_m2_1_ (
	.combout(ram_addr_in_i_m2_1),
	.dataa(ram_in_addr_i_d1[1]),
	.datab(reg_data_3_0),
	.datac(ram_in_addr_i[1]),
	.datad(VCC)
);
defparam ram_addr_in_i_m2_1_.lut_mask=16'hb8b8;
defparam ram_addr_in_i_m2_1_.sum_lutc_input="datac";
// @48:304
  cycloneii_lcell_comb ram_addr_in_i_m2_2_ (
	.combout(ram_addr_in_i_m2_2),
	.dataa(ram_in_addr_i_d1[2]),
	.datab(reg_data_3_0),
	.datac(ram_in_addr_i[2]),
	.datad(VCC)
);
defparam ram_addr_in_i_m2_2_.lut_mask=16'hb8b8;
defparam ram_addr_in_i_m2_2_.sum_lutc_input="datac";
// @48:304
  cycloneii_lcell_comb ram_addr_in_i_m2_3_ (
	.combout(ram_addr_in_i_m2_3),
	.dataa(ram_in_addr_i_d1[3]),
	.datab(reg_data_3_0),
	.datac(ram_in_addr_i[3]),
	.datad(VCC)
);
defparam ram_addr_in_i_m2_3_.lut_mask=16'hb8b8;
defparam ram_addr_in_i_m2_3_.sum_lutc_input="datac";
// @48:304
  cycloneii_lcell_comb ram_addr_in_i_m2_4_ (
	.combout(ram_addr_in_i_m2_4),
	.dataa(ram_in_addr_i_d1[4]),
	.datab(reg_data_3_0),
	.datac(ram_in_addr_i[4]),
	.datad(VCC)
);
defparam ram_addr_in_i_m2_4_.lut_mask=16'hb8b8;
defparam ram_addr_in_i_m2_4_.sum_lutc_input="datac";
// @48:304
  cycloneii_lcell_comb ram_addr_in_i_m2_5_ (
	.combout(ram_addr_in_i_m2_5),
	.dataa(ram_in_addr_i_d1[5]),
	.datab(reg_data_3_0),
	.datac(ram_in_addr_i[5]),
	.datad(VCC)
);
defparam ram_addr_in_i_m2_5_.lut_mask=16'hb8b8;
defparam ram_addr_in_i_m2_5_.sum_lutc_input="datac";
// @48:304
  cycloneii_lcell_comb ram_addr_in_i_m2_6_ (
	.combout(ram_addr_in_i_m2_6),
	.dataa(ram_in_addr_i_d1[6]),
	.datab(reg_data_3_0),
	.datac(ram_in_addr_i[6]),
	.datad(VCC)
);
defparam ram_addr_in_i_m2_6_.lut_mask=16'hb8b8;
defparam ram_addr_in_i_m2_6_.sum_lutc_input="datac";
// @48:304
  cycloneii_lcell_comb ram_addr_in_i_m2_7_ (
	.combout(ram_addr_in_i_m2_7),
	.dataa(ram_in_addr_i_d1[7]),
	.datab(reg_data_3_0),
	.datac(ram_in_addr_i[7]),
	.datad(VCC)
);
defparam ram_addr_in_i_m2_7_.lut_mask=16'hb8b8;
defparam ram_addr_in_i_m2_7_.sum_lutc_input="datac";
// @48:304
  cycloneii_lcell_comb ram_addr_in_i_m2_8_ (
	.combout(ram_addr_in_i_m2_8),
	.dataa(ram_in_addr_i_d1[8]),
	.datab(reg_data_3_0),
	.datac(ram_in_addr_i[8]),
	.datad(VCC)
);
defparam ram_addr_in_i_m2_8_.lut_mask=16'hb8b8;
defparam ram_addr_in_i_m2_8_.sum_lutc_input="datac";
// @48:304
  cycloneii_lcell_comb ram_addr_in_i_m2_9_ (
	.combout(ram_addr_in_i_m2_9),
	.dataa(ram_in_addr_i_d1[9]),
	.datab(reg_data_3_0),
	.datac(ram_in_addr_i[9]),
	.datad(VCC)
);
defparam ram_addr_in_i_m2_9_.lut_mask=16'hb8b8;
defparam ram_addr_in_i_m2_9_.sum_lutc_input="datac";
// @48:134
  cycloneii_lcell_comb wbm_cur_st_s0_0_a2_0_a3_cZ (
	.combout(wbm_cur_st_s0_0_a2_0_a3),
	.dataa(wbm_cur_st[1]),
	.datab(wbm_cur_st[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam wbm_cur_st_s0_0_a2_0_a3_cZ.lut_mask=16'h1111;
defparam wbm_cur_st_s0_0_a2_0_a3_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_rd_addr_RNO_9_ (
	.combout(cur_rd_addr_8_9_0_a2_0_g0),
	.dataa(reg_data_0),
	.datab(wbm_cur_st_s0_0_a2_0_a3),
	.datac(un1_wbm_cur_st_5_combout[10]),
	.datad(VCC)
);
defparam cur_rd_addr_RNO_9_.lut_mask=16'h7070;
defparam cur_rd_addr_RNO_9_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cur_rd_addr_RNO_8_ (
	.combout(cur_rd_addr_8_8_0_a2_0_g0),
	.dataa(reg_data_0),
	.datab(wbm_cur_st_s0_0_a2_0_a3),
	.datac(un1_wbm_cur_st_5_combout[9]),
	.datad(VCC)
);
defparam cur_rd_addr_RNO_8_.lut_mask=16'h7070;
defparam cur_rd_addr_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_0_ (
	.combout(N_473_i_0_g0),
	.dataa(ram_words_left[10]),
	.datab(wbm_cur_st[0]),
	.datac(wbm_cur_st[1]),
	.datad(reg_data_0)
);
defparam wbm_cur_st_RNO_0_.lut_mask=16'h0704;
defparam wbm_cur_st_RNO_0_.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNI3G8H (
	.combout(un3_ack_cnt_zero_b_0_i_m2[10]),
	.dataa(ack_cnt_zero_b_i_0),
	.datab(reg_data_2_0),
	.datac(reg_data_0),
	.datad(wbm_cur_st_s0_0_a2_0_a3)
);
defparam ack_cnt_zero_b_i_0_RNI3G8H.lut_mask=16'hcaaa;
defparam ack_cnt_zero_b_i_0_RNI3G8H.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNI4G8H (
	.combout(un3_ack_cnt_zero_b_0_i_m2[9]),
	.dataa(ack_cnt_zero_b_i_0),
	.datab(reg_data_0_1),
	.datac(reg_data_0),
	.datad(wbm_cur_st_s0_0_a2_0_a3)
);
defparam ack_cnt_zero_b_i_0_RNI4G8H.lut_mask=16'hcaaa;
defparam ack_cnt_zero_b_i_0_RNI4G8H.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNI5G8H (
	.combout(un3_ack_cnt_zero_b_0_i_m2[8]),
	.dataa(ack_cnt_zero_b_i_0),
	.datab(reg_data_2),
	.datac(reg_data_0),
	.datad(wbm_cur_st_s0_0_a2_0_a3)
);
defparam ack_cnt_zero_b_i_0_RNI5G8H.lut_mask=16'hcaaa;
defparam ack_cnt_zero_b_i_0_RNI5G8H.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNI6G8H (
	.combout(un3_ack_cnt_zero_b_0_i_m2[7]),
	.dataa(ack_cnt_zero_b_i_0),
	.datab(reg_data_3),
	.datac(reg_data_0),
	.datad(wbm_cur_st_s0_0_a2_0_a3)
);
defparam ack_cnt_zero_b_i_0_RNI6G8H.lut_mask=16'hcaaa;
defparam ack_cnt_zero_b_i_0_RNI6G8H.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNI7G8H (
	.combout(un3_ack_cnt_zero_b_0_i_m2[6]),
	.dataa(ack_cnt_zero_b_i_0),
	.datab(reg_data_4),
	.datac(reg_data_0),
	.datad(wbm_cur_st_s0_0_a2_0_a3)
);
defparam ack_cnt_zero_b_i_0_RNI7G8H.lut_mask=16'hcaaa;
defparam ack_cnt_zero_b_i_0_RNI7G8H.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNI8G8H (
	.combout(un3_ack_cnt_zero_b_0_i_m2[5]),
	.dataa(ack_cnt_zero_b_i_0),
	.datab(reg_data_5),
	.datac(reg_data_0),
	.datad(wbm_cur_st_s0_0_a2_0_a3)
);
defparam ack_cnt_zero_b_i_0_RNI8G8H.lut_mask=16'hcaaa;
defparam ack_cnt_zero_b_i_0_RNI8G8H.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNI9G8H (
	.combout(un3_ack_cnt_zero_b_0_i_m2[4]),
	.dataa(ack_cnt_zero_b_i_0),
	.datab(reg_data_6),
	.datac(reg_data_0),
	.datad(wbm_cur_st_s0_0_a2_0_a3)
);
defparam ack_cnt_zero_b_i_0_RNI9G8H.lut_mask=16'hcaaa;
defparam ack_cnt_zero_b_i_0_RNI9G8H.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNIAG8H (
	.combout(un3_ack_cnt_zero_b_0_i_m2[3]),
	.dataa(ack_cnt_zero_b_i_0),
	.datab(reg_data_7),
	.datac(reg_data_0),
	.datad(wbm_cur_st_s0_0_a2_0_a3)
);
defparam ack_cnt_zero_b_i_0_RNIAG8H.lut_mask=16'hcaaa;
defparam ack_cnt_zero_b_i_0_RNIAG8H.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNI626H (
	.combout(un3_ack_cnt_zero_b_0_i_m2[2]),
	.dataa(ack_cnt_zero_b_i_0),
	.datab(reg_data_0_0),
	.datac(reg_data_0),
	.datad(wbm_cur_st_s0_0_a2_0_a3)
);
defparam ack_cnt_zero_b_i_0_RNI626H.lut_mask=16'hcaaa;
defparam ack_cnt_zero_b_i_0_RNI626H.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNI726H (
	.combout(un3_ack_cnt_zero_b_0_i_m2[1]),
	.dataa(ack_cnt_zero_b_i_0),
	.datab(reg_data_1),
	.datac(reg_data_0),
	.datad(wbm_cur_st_s0_0_a2_0_a3)
);
defparam ack_cnt_zero_b_i_0_RNI726H.lut_mask=16'hcaaa;
defparam ack_cnt_zero_b_i_0_RNI726H.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb wbm_cur_st_s0_0_a2_0_a3_RNIJ39F (
	.combout(un3_ack_cnt_zero_b_i[1]),
	.dataa(reg_data_1),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam wbm_cur_st_s0_0_a2_0_a3_RNIJ39F.lut_mask=16'h7f7f;
defparam wbm_cur_st_s0_0_a2_0_a3_RNIJ39F.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb wbm_cur_st_s0_0_a2_0_a3_RNII39F (
	.combout(un3_ack_cnt_zero_b_i[2]),
	.dataa(reg_data_0_0),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam wbm_cur_st_s0_0_a2_0_a3_RNII39F.lut_mask=16'h7f7f;
defparam wbm_cur_st_s0_0_a2_0_a3_RNII39F.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb wbm_cur_st_s0_0_a2_0_a3_RNIMHBF (
	.combout(un3_ack_cnt_zero_b_i[3]),
	.dataa(reg_data_7),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam wbm_cur_st_s0_0_a2_0_a3_RNIMHBF.lut_mask=16'h7f7f;
defparam wbm_cur_st_s0_0_a2_0_a3_RNIMHBF.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb wbm_cur_st_s0_0_a2_0_a3_RNILHBF (
	.combout(un3_ack_cnt_zero_b_i[4]),
	.dataa(reg_data_6),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam wbm_cur_st_s0_0_a2_0_a3_RNILHBF.lut_mask=16'h7f7f;
defparam wbm_cur_st_s0_0_a2_0_a3_RNILHBF.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb wbm_cur_st_s0_0_a2_0_a3_RNIKHBF (
	.combout(un3_ack_cnt_zero_b_i[5]),
	.dataa(reg_data_5),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam wbm_cur_st_s0_0_a2_0_a3_RNIKHBF.lut_mask=16'h7f7f;
defparam wbm_cur_st_s0_0_a2_0_a3_RNIKHBF.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb wbm_cur_st_s0_0_a2_0_a3_RNIJHBF (
	.combout(un3_ack_cnt_zero_b_i[6]),
	.dataa(reg_data_4),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam wbm_cur_st_s0_0_a2_0_a3_RNIJHBF.lut_mask=16'h7f7f;
defparam wbm_cur_st_s0_0_a2_0_a3_RNIJHBF.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb wbm_cur_st_s0_0_a2_0_a3_RNIIHBF (
	.combout(un3_ack_cnt_zero_b_i[7]),
	.dataa(reg_data_3),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam wbm_cur_st_s0_0_a2_0_a3_RNIIHBF.lut_mask=16'h7f7f;
defparam wbm_cur_st_s0_0_a2_0_a3_RNIIHBF.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb wbm_cur_st_s0_0_a2_0_a3_RNIHHBF (
	.combout(un3_ack_cnt_zero_b_i[8]),
	.dataa(reg_data_2),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam wbm_cur_st_s0_0_a2_0_a3_RNIHHBF.lut_mask=16'h7f7f;
defparam wbm_cur_st_s0_0_a2_0_a3_RNIHHBF.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb wbm_cur_st_s0_0_a2_0_a3_RNIGHBF (
	.combout(un3_ack_cnt_zero_b_i[9]),
	.dataa(reg_data_0_1),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam wbm_cur_st_s0_0_a2_0_a3_RNIGHBF.lut_mask=16'h7f7f;
defparam wbm_cur_st_s0_0_a2_0_a3_RNIGHBF.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb wbm_cur_st_s0_0_a2_0_a3_RNIFHBF (
	.combout(un3_ack_cnt_zero_b_i[10]),
	.dataa(reg_data_2_0),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam wbm_cur_st_s0_0_a2_0_a3_RNIFHBF.lut_mask=16'h7f7f;
defparam wbm_cur_st_s0_0_a2_0_a3_RNIFHBF.sum_lutc_input="datac";
// @48:146
  cycloneii_lcell_comb wbm_fsm_proc_cur_rd_addr_8_i_a2_0_ (
	.combout(cur_rd_addr_8_i_a2_i[0]),
	.dataa(reg_data_3_0),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam wbm_fsm_proc_cur_rd_addr_8_i_a2_0_.lut_mask=16'h7f7f;
defparam wbm_fsm_proc_cur_rd_addr_8_i_a2_0_.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNIIU0E (
	.combout(un1_ack_cnt_zero_b_i_0_a2),
	.dataa(ack_cnt_zero_b_i_0),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam ack_cnt_zero_b_i_0_RNIIU0E.lut_mask=16'h2a2a;
defparam ack_cnt_zero_b_i_0_RNIIU0E.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_0_ (
	.combout(un3_ack_cnt_zero_b_3_v_1_i_0[0]),
	.dataa(ack_i_cnt[1]),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_0_.lut_mask=16'hd5d5;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_0_.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_1_ (
	.combout(un3_ack_cnt_zero_b_3_v_1_i_0[1]),
	.dataa(ack_i_cnt[2]),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_1_.lut_mask=16'hd5d5;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_1_.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_2_ (
	.combout(un3_ack_cnt_zero_b_3_v_1_i_0[2]),
	.dataa(ack_i_cnt[3]),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_2_.lut_mask=16'hd5d5;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_2_.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_3_ (
	.combout(un3_ack_cnt_zero_b_3_v_1_i_0[3]),
	.dataa(ack_i_cnt[4]),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_3_.lut_mask=16'hd5d5;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_3_.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_4_ (
	.combout(un3_ack_cnt_zero_b_3_v_1_i_0[4]),
	.dataa(ack_i_cnt[5]),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_4_.lut_mask=16'hd5d5;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_4_.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_5_ (
	.combout(un3_ack_cnt_zero_b_3_v_1_i_0[5]),
	.dataa(ack_i_cnt[6]),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_5_.lut_mask=16'hd5d5;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_5_.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_6_ (
	.combout(un3_ack_cnt_zero_b_3_v_1_i_0[6]),
	.dataa(ack_i_cnt[7]),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_6_.lut_mask=16'hd5d5;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_6_.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_7_ (
	.combout(un3_ack_cnt_zero_b_3_v_1_i_0[7]),
	.dataa(ack_i_cnt[8]),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_7_.lut_mask=16'hd5d5;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_7_.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_8_ (
	.combout(un3_ack_cnt_zero_b_3_v_1_i_0[8]),
	.dataa(ack_i_cnt[9]),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_8_.lut_mask=16'hd5d5;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_8_.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb un3_ack_cnt_zero_b_3_v_1_i_0_9_ (
	.combout(un3_ack_cnt_zero_b_3_v_1_i_0[9]),
	.dataa(ack_i_cnt[10]),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam un3_ack_cnt_zero_b_3_v_1_i_0_9_.lut_mask=16'hd5d5;
defparam un3_ack_cnt_zero_b_3_v_1_i_0_9_.sum_lutc_input="datac";
// @48:243
  cycloneii_lcell_comb un1_ack_i_cnt_1_0_0_10_ (
	.combout(un1_ack_i_cnt_1_0_0[10]),
	.dataa(ack_i_cnt[0]),
	.datab(reg_data_0),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam un1_ack_i_cnt_1_0_0_10_.lut_mask=16'heaea;
defparam un1_ack_i_cnt_1_0_0_10_.sum_lutc_input="datac";
// @48:146
  cycloneii_lcell_comb wbm_fsm_proc_wbm_cyc_internal_2_i_a2_0_a3 (
	.combout(wbm_cyc_internal_2_i_a2_0_a3),
	.dataa(err_i_status),
	.datab(wbm_cur_st[1]),
	.datac(wbm_cur_st[0]),
	.datad(VCC)
);
defparam wbm_fsm_proc_wbm_cyc_internal_2_i_a2_0_a3.lut_mask=16'h0b0b;
defparam wbm_fsm_proc_wbm_cyc_internal_2_i_a2_0_a3.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNIKM2H (
	.combout(ack_cnt_zero_b_0_0_g0_i_o4_a0_1),
	.dataa(ack_cnt_zero_b_i_0),
	.datab(wbm_gnt_i_0_rep1_0),
	.datac(wbm_tgc_o_rep1),
	.datad(VCC)
);
defparam ack_cnt_zero_b_i_0_RNIKM2H.lut_mask=16'h0202;
defparam ack_cnt_zero_b_i_0_RNIKM2H.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNIVGFI (
	.combout(ack_cnt_zero_b_0_0_g0_i_o4_a2_1),
	.dataa(ack_cnt_zero_b_i_0),
	.datab(cur_st_rep1_0),
	.datac(wbm_tgc_o_rep1),
	.datad(wbm_gnt_i_0_rep1_0_0)
);
defparam ack_cnt_zero_b_i_0_RNIVGFI.lut_mask=16'h0080;
defparam ack_cnt_zero_b_i_0_RNIVGFI.sum_lutc_input="datac";
// @48:146
  cycloneii_lcell_comb wbm_fsm_proc_end_wbm_rx_2_0_a2_1_a2_5 (
	.combout(end_wbm_rx_2_0_a2_1_a2_5),
	.dataa(ack_i_cnt[2]),
	.datab(ack_i_cnt[3]),
	.datac(ack_i_cnt[8]),
	.datad(ack_i_cnt[9])
);
defparam wbm_fsm_proc_end_wbm_rx_2_0_a2_1_a2_5.lut_mask=16'h0001;
defparam wbm_fsm_proc_end_wbm_rx_2_0_a2_1_a2_5.sum_lutc_input="datac";
// @48:146
  cycloneii_lcell_comb wbm_fsm_proc_end_wbm_rx_2_0_a2_1_a2_6 (
	.combout(end_wbm_rx_2_0_a2_1_a2_6),
	.dataa(ack_i_cnt[1]),
	.datab(ack_i_cnt[10]),
	.datac(ack_i_cnt[4]),
	.datad(ack_i_cnt[5])
);
defparam wbm_fsm_proc_end_wbm_rx_2_0_a2_1_a2_6.lut_mask=16'h0001;
defparam wbm_fsm_proc_end_wbm_rx_2_0_a2_1_a2_6.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_0_1_ (
	.combout(N_28_i_0_g0_0),
	.dataa(err_i_status),
	.datab(wbm_cur_st[1]),
	.datac(ram_words_left[10]),
	.datad(wbm_cur_st[0])
);
defparam wbm_cur_st_RNO_0_1_.lut_mask=16'h3044;
defparam wbm_cur_st_RNO_0_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNO_3 (
	.combout(ack_cnt_zero_b_0_0_g0_i_o4_a2_0),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(wbs_gnt_rep1_0),
	.datac(ack_cnt_zero_b_0_0_g0_i_o4_a2_1),
	.datad(wr_wbs_reg_cyc_rep1)
);
defparam ack_cnt_zero_b_i_0_RNO_3.lut_mask=16'hd0f0;
defparam ack_cnt_zero_b_i_0_RNO_3.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNO_5 (
	.combout(ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_a3_0_0),
	.dataa(ack_cnt_zero_b_0_0_g0_i_o4_a0_1),
	.datab(ack_cnt_zero_b_0_0_g0_i_o4_a2_1),
	.datac(rd_wbs_reg_cyc),
	.datad(ic_wbm_ack_i_11_u_i_m3_i_m3_s_0)
);
defparam ack_cnt_zero_b_i_0_RNO_5.lut_mask=16'h135f;
defparam ack_cnt_zero_b_i_0_RNO_5.sum_lutc_input="datac";
// @48:146
  cycloneii_lcell_comb wbm_fsm_proc_end_wbm_rx_2_0_a2_1_a2 (
	.combout(end_wbm_rx_2_0_a2_1_a2),
	.dataa(ack_i_cnt[6]),
	.datab(ack_i_cnt[7]),
	.datac(end_wbm_rx_2_0_a2_1_a2_5),
	.datad(end_wbm_rx_2_0_a2_1_a2_6)
);
defparam wbm_fsm_proc_end_wbm_rx_2_0_a2_1_a2.lut_mask=16'h1000;
defparam wbm_fsm_proc_end_wbm_rx_2_0_a2_1_a2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNO_4 (
	.combout(ack_cnt_zero_b_0_0_g0_i_o4_a0),
	.dataa(ack_o_sr),
	.datab(ack_cnt_zero_b_0_0_g0_i_o4_a0_1),
	.datac(ack_o_sr_2_0_g0_1),
	.datad(rd_wbs_reg_cyc)
);
defparam ack_cnt_zero_b_i_0_RNO_4.lut_mask=16'h0080;
defparam ack_cnt_zero_b_i_0_RNO_4.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb err_i_status_RNO (
	.combout(N_4_i_0_g0),
	.dataa(err_i_status),
	.datab(inc_wbm_err_i),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(VCC)
);
defparam err_i_status_RNO.lut_mask=16'h0e0e;
defparam err_i_status_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNO (
	.combout(ack_cnt_zero_b_0_0_g1_i_0_318_i_a2),
	.dataa(ack_i_cnt[0]),
	.datab(reg_data_0),
	.datac(end_wbm_rx_2_0_a2_1_a2),
	.datad(wbm_cur_st_s0_0_a2_0_a3)
);
defparam ack_cnt_zero_b_i_0_RNO.lut_mask=16'hdf5f;
defparam ack_cnt_zero_b_i_0_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cyc_internal_RNO (
	.combout(N_242_i_0_g0),
	.dataa(ack_i_cnt[0]),
	.datab(wbm_cur_st[0]),
	.datac(wbm_cyc_internal_2_i_a2_0_a3),
	.datad(end_wbm_rx_2_0_a2_1_a2)
);
defparam wbm_cyc_internal_RNO.lut_mask=16'h0e0f;
defparam wbm_cyc_internal_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb end_wbm_rx_RNO (
	.combout(end_wbm_rx_2_0_a2_1_0_g0),
	.dataa(ack_i_cnt[0]),
	.datab(err_i_status),
	.datac(wbm_cur_st[1]),
	.datad(end_wbm_rx_2_0_a2_1_a2)
);
defparam end_wbm_rx_RNO.lut_mask=16'hd0c0;
defparam end_wbm_rx_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbm_cur_st_RNO_1_ (
	.combout(N_28_i_0_g0),
	.dataa(ack_i_cnt[0]),
	.datab(wbm_cur_st[0]),
	.datac(N_28_i_0_g0_0),
	.datad(end_wbm_rx_2_0_a2_1_a2)
);
defparam wbm_cur_st_RNO_1_.lut_mask=16'he0f0;
defparam wbm_cur_st_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNO_7 (
	.combout(ack_cnt_zero_b_0_0_g0_i_o4_0tt_m2),
	.dataa(ic_wbs_adr_i_1_0_1_i_i_a2),
	.datab(m28),
	.datac(m26),
	.datad(VCC)
);
defparam ack_cnt_zero_b_i_0_RNO_7.lut_mask=16'h2727;
defparam ack_cnt_zero_b_i_0_RNO_7.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNO_6 (
	.combout(ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_m4),
	.dataa(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.datab(m18),
	.datac(ack_cnt_zero_b_0_0_g0_i_o4_0tt_m2),
	.datad(VCC)
);
defparam ack_cnt_zero_b_i_0_RNO_6.lut_mask=16'h8d8d;
defparam ack_cnt_zero_b_i_0_RNO_6.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNO_2 (
	.combout(ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_tz),
	.dataa(m35_m5),
	.datab(d_m2_e),
	.datac(ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_a3_0_0),
	.datad(ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_m4)
);
defparam ack_cnt_zero_b_i_0_RNO_2.lut_mask=16'hf1fb;
defparam ack_cnt_zero_b_i_0_RNO_2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNO_1 (
	.combout(ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_1),
	.dataa(ack_cnt_zero_b_0_0_g1_i_0_318_i_o2),
	.datab(ack_cnt_zero_b_0_0_g0_i_o4_a2_0),
	.datac(ack_cnt_zero_b_0_0_g0_i_o4_a0),
	.datad(ic_wbm_ack_i_11_u_i_m3_i_m3_d_0)
);
defparam ack_cnt_zero_b_i_0_RNO_1.lut_mask=16'h020a;
defparam ack_cnt_zero_b_i_0_RNO_1.sum_lutc_input="datac";
// @48:146
  cycloneii_lcell_comb un1_wbm_cur_st_2_i_a3_cZ (
	.combout(un1_wbm_cur_st_2_i_a3),
	.dataa(ram_words_left[10]),
	.datab(wbm_cur_st[1]),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(inc_wbm_stall_i)
);
defparam un1_wbm_cur_st_2_i_a3_cZ.lut_mask=16'h0001;
defparam un1_wbm_cur_st_2_i_a3_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ack_cnt_zero_b_i_0_RNO_0 (
	.combout(ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_i),
	.dataa(ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_1),
	.datab(ack_cnt_zero_b_0_0_g0_i_o4_0_m9_0_tz),
	.datac(VCC),
	.datad(VCC)
);
defparam ack_cnt_zero_b_i_0_RNO_0.lut_mask=16'h7777;
defparam ack_cnt_zero_b_i_0_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb ram_words_left_RNIAOHB_10_ (
	.combout(ram_words_left_0_0_10__g2_i),
	.dataa(ram_words_left[10]),
	.datab(wbm_cur_st[1]),
	.datac(wbm_cur_st_s0_0_a2_0_a3),
	.datad(inc_wbm_stall_i)
);
defparam ram_words_left_RNIAOHB_10_.lut_mask=16'hf0f1;
defparam ram_words_left_RNIAOHB_10_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb neg_cyc_bool_RNO (
	.combout(ack_cnt_zero_b_0_0_g1),
	.dataa(ack_i_cnt[0]),
	.datab(end_wbm_rx_2_0_a2_1_a2),
	.datac(un1_ack_cnt_zero_b_i_0_a2),
	.datad(inc_wbm_ack_i)
);
defparam neg_cyc_bool_RNO.lut_mask=16'h8000;
defparam neg_cyc_bool_RNO.sum_lutc_input="datac";
//@48:134
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  ack_cnt_zero_b_0_0_g1_i_0_318_i_o2_i = ~ ack_cnt_zero_b_0_0_g1_i_0_318_i_o2;
  assign  inc_wbm_ack_i_i = ~ inc_wbm_ack_i;
  assign  cur_rd_addr_8_i_a2_i_i[0] = ~ cur_rd_addr_8_i_a2_i[0];
  assign  wbm_cur_st_i[1] = ~ wbm_cur_st[1];
  assign  reg_data_0_i = ~ reg_data_0;
endmodule /* tx_path_wbm */

// VQM4.1+ 
module tx_path (
  wbm_tga_o_8,
  wbm_tga_o_7,
  wbm_tga_o_6,
  wbm_tga_o_5,
  wbm_tga_o_4,
  wbm_tga_o_3,
  wbm_tga_o_2,
  wbm_tga_o_1,
  wbm_tga_o_0,
  cur_rd_addr_9,
  cur_rd_addr_8,
  cur_rd_addr_7,
  cur_rd_addr_6,
  cur_rd_addr_5,
  cur_rd_addr_4,
  cur_rd_addr_3,
  cur_rd_addr_2,
  cur_rd_addr_1,
  cur_rd_addr_0,
  wbm_gnt_i_0_rep1_0_0,
  wbs_gnt_rep1_0,
  ic_wbm_ack_i_11_u_i_m3_i_m3_s_0,
  ic_wbm_ack_i_11_u_i_m3_i_m3_d_0,
  wbm_gnt_i_0_rep1_0,
  ic_wbs_stb_i_5_i_m3_i_m3_0,
  ic_wbs_we_i_0_a2_0_a3_0,
  rx_wbm_dat_o_i_i_1,
  rx_wbm_dat_o_i_i_2,
  rx_wbm_dat_o_i_i_3,
  rx_wbm_dat_o_i_i_4,
  rx_wbm_dat_o_i_i_0,
  rx_wbm_dat_o_i_i_5,
  rx_wbm_dat_o_i_i_6,
  wbm_cur_st_0,
  type_reg_6,
  type_reg_5,
  type_reg_4,
  type_reg_3,
  type_reg_2,
  type_reg_1,
  type_reg_0,
  type_reg_7,
  wbm_cur_st_rep1_0,
  wbm_dat_o_0_6,
  wbm_dat_o_0_5,
  wbm_dat_o_0_4,
  wbm_dat_o_0_3,
  wbm_dat_o_0_2,
  wbm_dat_o_0_1,
  wbm_dat_o_0_0,
  wbm_dat_o_0_7,
  inc_wbm_dat_i_0,
  inc_wbm_dat_i_1,
  inc_wbm_dat_i_2,
  inc_wbm_dat_i_3,
  inc_wbm_dat_i_4,
  inc_wbm_dat_i_5,
  inc_wbm_dat_i_6,
  inc_wbm_dat_i_7,
  wbs_reg_dout_0,
  wbs_reg_dout_4,
  wbs_reg_dout_6,
  wbs_reg_dout_5,
  wbs_reg_dout_2,
  wbs_reg_dout_3,
  wbs_reg_dout_1,
  wbs_reg_dout_7,
  ic_wbs_tgc_i_i_0_a2_0,
  reg_data_0_1,
  reg_data_2_6,
  reg_data_2_0,
  reg_data_2_5,
  reg_data_2_2,
  reg_data_2_3,
  reg_data_2_7,
  reg_data_2_4,
  adrint_i_m3_i_m3_3,
  adrint_i_m3_i_m3_1,
  adrint_i_m3_i_m3_0,
  adrint_i_m3_i_m3_2,
  cur_st_rep1_0,
  wbs_gnt_i_0_rep1_0,
  wbm_stb_internal,
  wbm_tgc_o,
  wbm_cyc_internal,
  neg_cyc_bool,
  wbm_tgc_o_rep1,
  wr_wbs_reg_cyc_rep1,
  rd_wbs_reg_cyc,
  ack_o_sr,
  ack_o_sr_2_0_g0_1,
  inc_wbm_err_i,
  ic_wbs_adr_i_1_0_1_i_i_a2,
  m28,
  m26,
  ic_wbs_adr_i_1_2_1_a4_0_a2,
  m18,
  m35_m5,
  d_m2_e,
  inc_wbm_stall_i,
  wbs_ack_o_u_i,
  reg_data_0_0_7__g2_0_1014_i_m3,
  reg_data_0_0_6__I0_i_0_1146_i_m3,
  reg_data_0_0_5__I0_i_0_1127_i_m3,
  reg_data_0_0_4__I0_i_0_1108_i_m3,
  reg_data_0_0_3__I0_i_0_1089_i_m3,
  reg_data_0_0_2__I0_i_0_1070_i_m3,
  reg_data_0_0_1__I0_i_0_1051_i_m3,
  reg_data_0_0_0__I0_i_0_1032_i_m3,
  restart_i_i,
  inc_wbm_ack_i,
  dout_i_RNIVB63,
  wbs_reg_cyc_i_o2_0,
  un13_ic_wbm_cyc_o_i_m3_i_m3,
  wbs_reg_cyc_i_o2,
  ic_wbs_adr_i_1_4_0_i_0_o2,
  sync_rst_out,
  clk_100
)
;
output wbm_tga_o_8 ;
output wbm_tga_o_7 ;
output wbm_tga_o_6 ;
output wbm_tga_o_5 ;
output wbm_tga_o_4 ;
output wbm_tga_o_3 ;
output wbm_tga_o_2 ;
output wbm_tga_o_1 ;
output wbm_tga_o_0 ;
output cur_rd_addr_9 ;
output cur_rd_addr_8 ;
output cur_rd_addr_7 ;
output cur_rd_addr_6 ;
output cur_rd_addr_5 ;
output cur_rd_addr_4 ;
output cur_rd_addr_3 ;
output cur_rd_addr_2 ;
output cur_rd_addr_1 ;
output cur_rd_addr_0 ;
input wbm_gnt_i_0_rep1_0_0 ;
input wbs_gnt_rep1_0 ;
input ic_wbm_ack_i_11_u_i_m3_i_m3_s_0 ;
input ic_wbm_ack_i_11_u_i_m3_i_m3_d_0 ;
input wbm_gnt_i_0_rep1_0 ;
input ic_wbs_stb_i_5_i_m3_i_m3_0 ;
input ic_wbs_we_i_0_a2_0_a3_0 ;
output rx_wbm_dat_o_i_i_1 ;
output rx_wbm_dat_o_i_i_2 ;
output rx_wbm_dat_o_i_i_3 ;
output rx_wbm_dat_o_i_i_4 ;
output rx_wbm_dat_o_i_i_0 ;
output rx_wbm_dat_o_i_i_5 ;
output rx_wbm_dat_o_i_i_6 ;
input wbm_cur_st_0 ;
input type_reg_6 ;
input type_reg_5 ;
input type_reg_4 ;
input type_reg_3 ;
input type_reg_2 ;
input type_reg_1 ;
input type_reg_0 ;
input type_reg_7 ;
input wbm_cur_st_rep1_0 ;
input wbm_dat_o_0_6 ;
input wbm_dat_o_0_5 ;
input wbm_dat_o_0_4 ;
input wbm_dat_o_0_3 ;
input wbm_dat_o_0_2 ;
input wbm_dat_o_0_1 ;
input wbm_dat_o_0_0 ;
input wbm_dat_o_0_7 ;
input inc_wbm_dat_i_0 ;
input inc_wbm_dat_i_1 ;
input inc_wbm_dat_i_2 ;
input inc_wbm_dat_i_3 ;
input inc_wbm_dat_i_4 ;
input inc_wbm_dat_i_5 ;
input inc_wbm_dat_i_6 ;
input inc_wbm_dat_i_7 ;
output wbs_reg_dout_0 ;
output wbs_reg_dout_4 ;
output wbs_reg_dout_6 ;
output wbs_reg_dout_5 ;
output wbs_reg_dout_2 ;
output wbs_reg_dout_3 ;
output wbs_reg_dout_1 ;
output wbs_reg_dout_7 ;
input ic_wbs_tgc_i_i_0_a2_0 ;
output reg_data_0_1 ;
output reg_data_2_6 ;
output reg_data_2_0 ;
output reg_data_2_5 ;
output reg_data_2_2 ;
output reg_data_2_3 ;
output reg_data_2_7 ;
output reg_data_2_4 ;
input adrint_i_m3_i_m3_3 ;
input adrint_i_m3_i_m3_1 ;
input adrint_i_m3_i_m3_0 ;
input adrint_i_m3_i_m3_2 ;
input cur_st_rep1_0 ;
input wbs_gnt_i_0_rep1_0 ;
output wbm_stb_internal ;
output wbm_tgc_o ;
output wbm_cyc_internal ;
output neg_cyc_bool ;
output wbm_tgc_o_rep1 ;
input wr_wbs_reg_cyc_rep1 ;
input rd_wbs_reg_cyc ;
input ack_o_sr ;
input ack_o_sr_2_0_g0_1 ;
input inc_wbm_err_i ;
input ic_wbs_adr_i_1_0_1_i_i_a2 ;
input m28 ;
input m26 ;
input ic_wbs_adr_i_1_2_1_a4_0_a2 ;
input m18 ;
input m35_m5 ;
input d_m2_e ;
input inc_wbm_stall_i ;
output wbs_ack_o_u_i ;
output reg_data_0_0_7__g2_0_1014_i_m3 ;
output reg_data_0_0_6__I0_i_0_1146_i_m3 ;
output reg_data_0_0_5__I0_i_0_1127_i_m3 ;
output reg_data_0_0_4__I0_i_0_1108_i_m3 ;
output reg_data_0_0_3__I0_i_0_1089_i_m3 ;
output reg_data_0_0_2__I0_i_0_1070_i_m3 ;
output reg_data_0_0_1__I0_i_0_1051_i_m3 ;
output reg_data_0_0_0__I0_i_0_1032_i_m3 ;
input restart_i_i ;
input inc_wbm_ack_i ;
output dout_i_RNIVB63 ;
output wbs_reg_cyc_i_o2_0 ;
input un13_ic_wbm_cyc_o_i_m3_i_m3 ;
output wbs_reg_cyc_i_o2 ;
input ic_wbs_adr_i_1_4_0_i_0_o2 ;
input sync_rst_out ;
input clk_100 ;
wire wbm_tga_o_8 ;
wire wbm_tga_o_7 ;
wire wbm_tga_o_6 ;
wire wbm_tga_o_5 ;
wire wbm_tga_o_4 ;
wire wbm_tga_o_3 ;
wire wbm_tga_o_2 ;
wire wbm_tga_o_1 ;
wire wbm_tga_o_0 ;
wire cur_rd_addr_9 ;
wire cur_rd_addr_8 ;
wire cur_rd_addr_7 ;
wire cur_rd_addr_6 ;
wire cur_rd_addr_5 ;
wire cur_rd_addr_4 ;
wire cur_rd_addr_3 ;
wire cur_rd_addr_2 ;
wire cur_rd_addr_1 ;
wire cur_rd_addr_0 ;
wire wbm_gnt_i_0_rep1_0_0 ;
wire wbs_gnt_rep1_0 ;
wire ic_wbm_ack_i_11_u_i_m3_i_m3_s_0 ;
wire ic_wbm_ack_i_11_u_i_m3_i_m3_d_0 ;
wire wbm_gnt_i_0_rep1_0 ;
wire ic_wbs_stb_i_5_i_m3_i_m3_0 ;
wire ic_wbs_we_i_0_a2_0_a3_0 ;
wire rx_wbm_dat_o_i_i_1 ;
wire rx_wbm_dat_o_i_i_2 ;
wire rx_wbm_dat_o_i_i_3 ;
wire rx_wbm_dat_o_i_i_4 ;
wire rx_wbm_dat_o_i_i_0 ;
wire rx_wbm_dat_o_i_i_5 ;
wire rx_wbm_dat_o_i_i_6 ;
wire wbm_cur_st_0 ;
wire type_reg_6 ;
wire type_reg_5 ;
wire type_reg_4 ;
wire type_reg_3 ;
wire type_reg_2 ;
wire type_reg_1 ;
wire type_reg_0 ;
wire type_reg_7 ;
wire wbm_cur_st_rep1_0 ;
wire wbm_dat_o_0_6 ;
wire wbm_dat_o_0_5 ;
wire wbm_dat_o_0_4 ;
wire wbm_dat_o_0_3 ;
wire wbm_dat_o_0_2 ;
wire wbm_dat_o_0_1 ;
wire wbm_dat_o_0_0 ;
wire wbm_dat_o_0_7 ;
wire inc_wbm_dat_i_0 ;
wire inc_wbm_dat_i_1 ;
wire inc_wbm_dat_i_2 ;
wire inc_wbm_dat_i_3 ;
wire inc_wbm_dat_i_4 ;
wire inc_wbm_dat_i_5 ;
wire inc_wbm_dat_i_6 ;
wire inc_wbm_dat_i_7 ;
wire wbs_reg_dout_0 ;
wire wbs_reg_dout_4 ;
wire wbs_reg_dout_6 ;
wire wbs_reg_dout_5 ;
wire wbs_reg_dout_2 ;
wire wbs_reg_dout_3 ;
wire wbs_reg_dout_1 ;
wire wbs_reg_dout_7 ;
wire ic_wbs_tgc_i_i_0_a2_0 ;
wire reg_data_0_1 ;
wire reg_data_2_6 ;
wire reg_data_2_0 ;
wire reg_data_2_5 ;
wire reg_data_2_2 ;
wire reg_data_2_3 ;
wire reg_data_2_7 ;
wire reg_data_2_4 ;
wire adrint_i_m3_i_m3_3 ;
wire adrint_i_m3_i_m3_1 ;
wire adrint_i_m3_i_m3_0 ;
wire adrint_i_m3_i_m3_2 ;
wire cur_st_rep1_0 ;
wire wbs_gnt_i_0_rep1_0 ;
wire wbm_stb_internal ;
wire wbm_tgc_o ;
wire wbm_cyc_internal ;
wire neg_cyc_bool ;
wire wbm_tgc_o_rep1 ;
wire wr_wbs_reg_cyc_rep1 ;
wire rd_wbs_reg_cyc ;
wire ack_o_sr ;
wire ack_o_sr_2_0_g0_1 ;
wire inc_wbm_err_i ;
wire ic_wbs_adr_i_1_0_1_i_i_a2 ;
wire m28 ;
wire m26 ;
wire ic_wbs_adr_i_1_2_1_a4_0_a2 ;
wire m18 ;
wire m35_m5 ;
wire d_m2_e ;
wire inc_wbm_stall_i ;
wire wbs_ack_o_u_i ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire reg_data_0_0_4__I0_i_0_1108_i_m3 ;
wire reg_data_0_0_3__I0_i_0_1089_i_m3 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire restart_i_i ;
wire inc_wbm_ack_i ;
wire dout_i_RNIVB63 ;
wire wbs_reg_cyc_i_o2_0 ;
wire un13_ic_wbm_cyc_o_i_m3_i_m3 ;
wire wbs_reg_cyc_i_o2 ;
wire ic_wbs_adr_i_1_4_0_i_0_o2 ;
wire sync_rst_out ;
wire clk_100 ;
wire [7:0] reg_data;
wire [7:0] wbs_reg_dout_0_Z;
wire [7:0] reg_data_0;
wire [7:0] wbs_reg_dout_1_Z;
wire [7:0] reg_data_1;
wire [1:1] reg_data_2;
wire [7:0] wbs_reg_dout_3_Z;
wire [7:0] reg_data_3;
wire [7:0] dout;
wire [7:0] data_out_1;
wire [9:0] ram_addr_i;
wire [7:0] data_crc;
wire [7:0] checksum_i;
wire [7:0] dout_0;
wire [9:0] ram_addr_in_i_m2;
wire [0:0] reg_data_RNIKI71;
wire clear_dbg_reg ;
wire wbs_reg_din_ack_1 ;
wire din_ack ;
wire din_ack_0 ;
wire wbs_reg_dout_sn_m4 ;
wire wbs_reg_din_ack ;
wire din_ack_1 ;
wire din_ack_2 ;
wire din_ack_3 ;
wire wbs_reg_dout_sn_m3_0 ;
wire wbs_reg_dout_sn_m7_a ;
wire wbs_reg_dout_sn_m7 ;
wire wbs_reg_dout_sn_m3 ;
wire un4_iempty ;
wire dout_valid ;
wire fifo_rd_en ;
wire un2_ifull ;
wire end_wbm_rx ;
wire checksum_valid ;
wire dout_valid_0 ;
wire reset_crc_i ;
wire data_crc_val ;
wire dout_valid_i ;
wire req_crc ;
wire read_addr_en ;
wire din_ack_14_0_a2_0_g0_2 ;
wire GND ;
wire VCC ;
wire sync_rst_out_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @66:821
  cycloneii_lcell_ff clear_dbg_reg_Z (
	.regout(clear_dbg_reg),
	.datain(reg_data[0]),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @66:501
  cycloneii_lcell_comb wbs_reg_din_ack_1_cZ (
	.combout(wbs_reg_din_ack_1),
	.dataa(din_ack),
	.datab(din_ack_0),
	.datac(VCC),
	.datad(VCC)
);
defparam wbs_reg_din_ack_1_cZ.lut_mask=16'heeee;
defparam wbs_reg_din_ack_1_cZ.sum_lutc_input="datac";
// @66:488
  cycloneii_lcell_comb wbs_reg_dout_sn_m4_cZ (
	.combout(wbs_reg_dout_sn_m4),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(cur_st_rep1_0),
	.datac(adrint_i_m3_i_m3_2),
	.datad(adrint_i_m3_i_m3_0)
);
defparam wbs_reg_dout_sn_m4_cZ.lut_mask=16'h0400;
defparam wbs_reg_dout_sn_m4_cZ.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_0_0_ (
	.combout(wbs_reg_dout_0_Z[0]),
	.dataa(reg_data_0[0]),
	.datab(reg_data[0]),
	.datac(adrint_i_m3_i_m3_1),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_0_0_.lut_mask=16'haaca;
defparam wbs_reg_dout_0_0_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_0_4_ (
	.combout(wbs_reg_dout_0_Z[4]),
	.dataa(reg_data[4]),
	.datab(reg_data_0[4]),
	.datac(adrint_i_m3_i_m3_1),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_0_4_.lut_mask=16'hccac;
defparam wbs_reg_dout_0_4_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_0_7_ (
	.combout(wbs_reg_dout_0_Z[7]),
	.dataa(reg_data[7]),
	.datab(reg_data_0[7]),
	.datac(adrint_i_m3_i_m3_1),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_0_7_.lut_mask=16'hccac;
defparam wbs_reg_dout_0_7_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_1_4_ (
	.combout(wbs_reg_dout_1_Z[4]),
	.dataa(reg_data_1[4]),
	.datab(reg_data_2_4),
	.datac(adrint_i_m3_i_m3_0),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_1_4_.lut_mask=16'haaca;
defparam wbs_reg_dout_1_4_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_1_7_ (
	.combout(wbs_reg_dout_1_Z[7]),
	.dataa(reg_data_1[7]),
	.datab(reg_data_2_7),
	.datac(adrint_i_m3_i_m3_0),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_1_7_.lut_mask=16'haaca;
defparam wbs_reg_dout_1_7_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_1_1_ (
	.combout(wbs_reg_dout_1_Z[1]),
	.dataa(reg_data[1]),
	.datab(reg_data_0_1),
	.datac(adrint_i_m3_i_m3_0),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_1_1_.lut_mask=16'haaca;
defparam wbs_reg_dout_1_1_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_0_1_ (
	.combout(wbs_reg_dout_0_Z[1]),
	.dataa(reg_data_1[1]),
	.datab(reg_data_2[1]),
	.datac(adrint_i_m3_i_m3_1),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_0_1_.lut_mask=16'hccac;
defparam wbs_reg_dout_0_1_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_0_3_ (
	.combout(wbs_reg_dout_0_Z[3]),
	.dataa(reg_data[3]),
	.datab(reg_data_0[3]),
	.datac(adrint_i_m3_i_m3_1),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_0_3_.lut_mask=16'hccac;
defparam wbs_reg_dout_0_3_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_1_3_ (
	.combout(wbs_reg_dout_1_Z[3]),
	.dataa(reg_data_1[3]),
	.datab(reg_data_2_3),
	.datac(adrint_i_m3_i_m3_0),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_1_3_.lut_mask=16'haaca;
defparam wbs_reg_dout_1_3_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_0_2_ (
	.combout(wbs_reg_dout_0_Z[2]),
	.dataa(reg_data[2]),
	.datab(reg_data_0[2]),
	.datac(adrint_i_m3_i_m3_1),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_0_2_.lut_mask=16'hccac;
defparam wbs_reg_dout_0_2_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_1_2_ (
	.combout(wbs_reg_dout_1_Z[2]),
	.dataa(reg_data_1[2]),
	.datab(reg_data_2_2),
	.datac(adrint_i_m3_i_m3_0),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_1_2_.lut_mask=16'haaca;
defparam wbs_reg_dout_1_2_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_0_5_ (
	.combout(wbs_reg_dout_0_Z[5]),
	.dataa(reg_data[5]),
	.datab(reg_data_0[5]),
	.datac(adrint_i_m3_i_m3_1),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_0_5_.lut_mask=16'hccac;
defparam wbs_reg_dout_0_5_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_1_5_ (
	.combout(wbs_reg_dout_1_Z[5]),
	.dataa(reg_data_1[5]),
	.datab(reg_data_2_5),
	.datac(adrint_i_m3_i_m3_0),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_1_5_.lut_mask=16'haaca;
defparam wbs_reg_dout_1_5_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_0_6_ (
	.combout(wbs_reg_dout_0_Z[6]),
	.dataa(reg_data[6]),
	.datab(reg_data_0[6]),
	.datac(adrint_i_m3_i_m3_1),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_0_6_.lut_mask=16'hccac;
defparam wbs_reg_dout_0_6_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_1_0_ (
	.combout(wbs_reg_dout_1_Z[0]),
	.dataa(reg_data_1[0]),
	.datab(reg_data_2_0),
	.datac(adrint_i_m3_i_m3_0),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_1_0_.lut_mask=16'haaca;
defparam wbs_reg_dout_1_0_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_1_6_ (
	.combout(wbs_reg_dout_1_Z[6]),
	.dataa(reg_data_1[6]),
	.datab(reg_data_2_6),
	.datac(adrint_i_m3_i_m3_0),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_dout_1_6_.lut_mask=16'haaca;
defparam wbs_reg_dout_1_6_.sum_lutc_input="datac";
// @66:501
  cycloneii_lcell_comb wbs_reg_din_ack_cZ (
	.combout(wbs_reg_din_ack),
	.dataa(din_ack_1),
	.datab(din_ack_2),
	.datac(din_ack_3),
	.datad(wbs_reg_din_ack_1)
);
defparam wbs_reg_din_ack_cZ.lut_mask=16'hfffe;
defparam wbs_reg_din_ack_cZ.sum_lutc_input="datac";
// @66:488
  cycloneii_lcell_comb wbs_reg_cyc_i_o2_RNIB25K (
	.combout(wbs_reg_dout_sn_m3_0),
	.dataa(wbs_gnt_i_0_rep1_0),
	.datab(cur_st_rep1_0),
	.datac(adrint_i_m3_i_m3_1),
	.datad(wbs_reg_cyc_i_o2)
);
defparam wbs_reg_cyc_i_o2_RNIB25K.lut_mask=16'h00bf;
defparam wbs_reg_cyc_i_o2_RNIB25K.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_3_4_ (
	.combout(wbs_reg_dout_3_Z[4]),
	.dataa(wbs_reg_dout_sn_m4),
	.datab(wbs_reg_dout_1_Z[4]),
	.datac(wbs_reg_dout_0_Z[4]),
	.datad(VCC)
);
defparam wbs_reg_dout_3_4_.lut_mask=16'he4e4;
defparam wbs_reg_dout_3_4_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_3_7_ (
	.combout(wbs_reg_dout_3_Z[7]),
	.dataa(wbs_reg_dout_sn_m4),
	.datab(wbs_reg_dout_1_Z[7]),
	.datac(wbs_reg_dout_0_Z[7]),
	.datad(VCC)
);
defparam wbs_reg_dout_3_7_.lut_mask=16'he4e4;
defparam wbs_reg_dout_3_7_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_3_1_ (
	.combout(wbs_reg_dout_3_Z[1]),
	.dataa(wbs_reg_dout_sn_m4),
	.datab(wbs_reg_dout_1_Z[1]),
	.datac(wbs_reg_dout_0_Z[1]),
	.datad(VCC)
);
defparam wbs_reg_dout_3_1_.lut_mask=16'he4e4;
defparam wbs_reg_dout_3_1_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_3_3_ (
	.combout(wbs_reg_dout_3_Z[3]),
	.dataa(wbs_reg_dout_sn_m4),
	.datab(wbs_reg_dout_1_Z[3]),
	.datac(wbs_reg_dout_0_Z[3]),
	.datad(VCC)
);
defparam wbs_reg_dout_3_3_.lut_mask=16'he4e4;
defparam wbs_reg_dout_3_3_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_3_2_ (
	.combout(wbs_reg_dout_3_Z[2]),
	.dataa(wbs_reg_dout_sn_m4),
	.datab(wbs_reg_dout_1_Z[2]),
	.datac(wbs_reg_dout_0_Z[2]),
	.datad(VCC)
);
defparam wbs_reg_dout_3_2_.lut_mask=16'he4e4;
defparam wbs_reg_dout_3_2_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_3_5_ (
	.combout(wbs_reg_dout_3_Z[5]),
	.dataa(wbs_reg_dout_sn_m4),
	.datab(wbs_reg_dout_1_Z[5]),
	.datac(wbs_reg_dout_0_Z[5]),
	.datad(VCC)
);
defparam wbs_reg_dout_3_5_.lut_mask=16'he4e4;
defparam wbs_reg_dout_3_5_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_3_6_ (
	.combout(wbs_reg_dout_3_Z[6]),
	.dataa(wbs_reg_dout_sn_m4),
	.datab(wbs_reg_dout_1_Z[6]),
	.datac(wbs_reg_dout_0_Z[6]),
	.datad(VCC)
);
defparam wbs_reg_dout_3_6_.lut_mask=16'he4e4;
defparam wbs_reg_dout_3_6_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_3_0_ (
	.combout(wbs_reg_dout_3_Z[0]),
	.dataa(wbs_reg_dout_sn_m4),
	.datab(wbs_reg_dout_1_Z[0]),
	.datac(wbs_reg_dout_0_Z[0]),
	.datad(VCC)
);
defparam wbs_reg_dout_3_0_.lut_mask=16'he4e4;
defparam wbs_reg_dout_3_0_.sum_lutc_input="datac";
// @66:470
  cycloneii_lcell_comb wbs_reg_cyc_i_o2_cZ (
	.combout(wbs_reg_cyc_i_o2),
	.dataa(ic_wbs_tgc_i_i_0_a2_0),
	.datab(adrint_i_m3_i_m3_3),
	.datac(ic_wbs_adr_i_1_4_0_i_0_o2),
	.datad(un13_ic_wbm_cyc_o_i_m3_i_m3)
);
defparam wbs_reg_cyc_i_o2_cZ.lut_mask=16'hfbff;
defparam wbs_reg_cyc_i_o2_cZ.sum_lutc_input="datac";
// @66:488
  cycloneii_lcell_comb wbs_reg_dout_sn_m7_a_cZ (
	.combout(wbs_reg_dout_sn_m7_a),
	.dataa(adrint_i_m3_i_m3_2),
	.datab(adrint_i_m3_i_m3_0),
	.datac(adrint_i_m3_i_m3_1),
	.datad(wbs_reg_dout_sn_m4)
);
defparam wbs_reg_dout_sn_m7_a_cZ.lut_mask=16'h202f;
defparam wbs_reg_dout_sn_m7_a_cZ.sum_lutc_input="datac";
// @66:488
  cycloneii_lcell_comb wbs_reg_cyc_i_o2_RNIQ2JB2 (
	.combout(wbs_reg_dout_sn_m7),
	.dataa(ic_wbs_adr_i_1_4_0_i_0_o2),
	.datab(wbs_reg_dout_sn_m4),
	.datac(wbs_reg_cyc_i_o2),
	.datad(wbs_reg_dout_sn_m7_a)
);
defparam wbs_reg_cyc_i_o2_RNIQ2JB2.lut_mask=16'h080d;
defparam wbs_reg_cyc_i_o2_RNIQ2JB2.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_7_ (
	.combout(wbs_reg_dout_7),
	.dataa(reg_data_3[7]),
	.datab(wbs_reg_dout_3_Z[7]),
	.datac(wbs_reg_dout_sn_m7),
	.datad(wbs_reg_dout_sn_m3)
);
defparam wbs_reg_dout_7_.lut_mask=16'hcac0;
defparam wbs_reg_dout_7_.sum_lutc_input="datac";
// @66:470
  cycloneii_lcell_comb wbs_reg_cyc_i_o2_0_cZ (
	.combout(wbs_reg_cyc_i_o2_0),
	.dataa(adrint_i_m3_i_m3_2),
	.datab(adrint_i_m3_i_m3_0),
	.datac(adrint_i_m3_i_m3_1),
	.datad(ic_wbs_adr_i_1_4_0_i_0_o2)
);
defparam wbs_reg_cyc_i_o2_0_cZ.lut_mask=16'hff29;
defparam wbs_reg_cyc_i_o2_0_cZ.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_1_ (
	.combout(wbs_reg_dout_1),
	.dataa(reg_data_3[1]),
	.datab(wbs_reg_dout_3_Z[1]),
	.datac(wbs_reg_dout_sn_m7),
	.datad(wbs_reg_dout_sn_m3)
);
defparam wbs_reg_dout_1_.lut_mask=16'hcac0;
defparam wbs_reg_dout_1_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_3_ (
	.combout(wbs_reg_dout_3),
	.dataa(reg_data_3[3]),
	.datab(wbs_reg_dout_3_Z[3]),
	.datac(wbs_reg_dout_sn_m7),
	.datad(wbs_reg_dout_sn_m3)
);
defparam wbs_reg_dout_3_.lut_mask=16'hcac0;
defparam wbs_reg_dout_3_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_2_ (
	.combout(wbs_reg_dout_2),
	.dataa(reg_data_3[2]),
	.datab(wbs_reg_dout_3_Z[2]),
	.datac(wbs_reg_dout_sn_m7),
	.datad(wbs_reg_dout_sn_m3)
);
defparam wbs_reg_dout_2_.lut_mask=16'hcac0;
defparam wbs_reg_dout_2_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_5_ (
	.combout(wbs_reg_dout_5),
	.dataa(reg_data_3[5]),
	.datab(wbs_reg_dout_3_Z[5]),
	.datac(wbs_reg_dout_sn_m7),
	.datad(wbs_reg_dout_sn_m3)
);
defparam wbs_reg_dout_5_.lut_mask=16'hcac0;
defparam wbs_reg_dout_5_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_6_ (
	.combout(wbs_reg_dout_6),
	.dataa(reg_data_3[6]),
	.datab(wbs_reg_dout_3_Z[6]),
	.datac(wbs_reg_dout_sn_m7),
	.datad(wbs_reg_dout_sn_m3)
);
defparam wbs_reg_dout_6_.lut_mask=16'hcac0;
defparam wbs_reg_dout_6_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_4_ (
	.combout(wbs_reg_dout_4),
	.dataa(reg_data_3[4]),
	.datab(wbs_reg_dout_3_Z[4]),
	.datac(wbs_reg_dout_sn_m7),
	.datad(wbs_reg_dout_sn_m3)
);
defparam wbs_reg_dout_4_.lut_mask=16'hcac0;
defparam wbs_reg_dout_4_.sum_lutc_input="datac";
// @66:484
  cycloneii_lcell_comb wbs_reg_dout_0_ (
	.combout(wbs_reg_dout_0),
	.dataa(reg_data_3[0]),
	.datab(wbs_reg_dout_3_Z[0]),
	.datac(wbs_reg_dout_sn_m7),
	.datad(wbs_reg_dout_sn_m3)
);
defparam wbs_reg_dout_0_.lut_mask=16'hcac0;
defparam wbs_reg_dout_0_.sum_lutc_input="datac";
// @66:488
  cycloneii_lcell_comb wbs_reg_cyc_i_o2_RNIEP861 (
	.combout(wbs_reg_dout_sn_m3),
	.dataa(adrint_i_m3_i_m3_2),
	.datab(adrint_i_m3_i_m3_0),
	.datac(ic_wbs_adr_i_1_4_0_i_0_o2),
	.datad(wbs_reg_dout_sn_m3_0)
);
defparam wbs_reg_cyc_i_o2_RNIEP861.lut_mask=16'h0600;
defparam wbs_reg_cyc_i_o2_RNIEP861.sum_lutc_input="datac";
// @66:529
  uart_tx uart_tx_c (
	.dout_0(dout[0]),
	.dout_1(dout[1]),
	.dout_2(dout[2]),
	.dout_3(dout[3]),
	.dout_4(dout[4]),
	.dout_5(dout[5]),
	.dout_6(dout[6]),
	.dout_7(dout[7]),
	.un4_iempty(un4_iempty),
	.dout_valid(dout_valid),
	.dout_i_RNIVB63(dout_i_RNIVB63),
	.fifo_rd_en(fifo_rd_en),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @66:548
  mp_enc mp_enc1 (
	.data_out_1_7(data_out_1[7]),
	.data_out_1_3(data_out_1[3]),
	.data_out_1_0(data_out_1[0]),
	.data_out_1_1(data_out_1[1]),
	.data_out_1_2(data_out_1[2]),
	.data_out_1_4(data_out_1[4]),
	.data_out_1_5(data_out_1[5]),
	.data_out_1_6(data_out_1[6]),
	.ram_addr_i_0(ram_addr_i[0]),
	.ram_addr_i_1(ram_addr_i[1]),
	.ram_addr_i_2(ram_addr_i[2]),
	.ram_addr_i_3(ram_addr_i[3]),
	.ram_addr_i_4(ram_addr_i[4]),
	.ram_addr_i_5(ram_addr_i[5]),
	.ram_addr_i_6(ram_addr_i[6]),
	.ram_addr_i_7(ram_addr_i[7]),
	.ram_addr_i_8(ram_addr_i[8]),
	.ram_addr_i_9(ram_addr_i[9]),
	.data_crc_0(data_crc[0]),
	.data_crc_1(data_crc[1]),
	.data_crc_2(data_crc[2]),
	.data_crc_3(data_crc[3]),
	.data_crc_4(data_crc[4]),
	.data_crc_5(data_crc[5]),
	.data_crc_6(data_crc[6]),
	.data_crc_7(data_crc[7]),
	.reg_data_2_0(reg_data_3[0]),
	.reg_data_2_1(reg_data_3[1]),
	.reg_data_2_2(reg_data_3[2]),
	.reg_data_2_3(reg_data_3[3]),
	.reg_data_2_4(reg_data_3[4]),
	.reg_data_2_5(reg_data_3[5]),
	.reg_data_2_6(reg_data_3[6]),
	.reg_data_2_7(reg_data_3[7]),
	.reg_data_1_0(reg_data_2_0),
	.reg_data_1_1(reg_data_0_1),
	.reg_data_1_2(reg_data_2_2),
	.reg_data_1_3(reg_data_2_3),
	.reg_data_1_4(reg_data_2_4),
	.reg_data_1_5(reg_data_2_5),
	.reg_data_1_6(reg_data_2_6),
	.reg_data_1_7(reg_data_2_7),
	.checksum_i_0(checksum_i[0]),
	.checksum_i_1(checksum_i[1]),
	.checksum_i_2(checksum_i[2]),
	.checksum_i_3(checksum_i[3]),
	.checksum_i_4(checksum_i[4]),
	.checksum_i_5(checksum_i[5]),
	.checksum_i_6(checksum_i[6]),
	.checksum_i_7(checksum_i[7]),
	.reg_data_0_0(reg_data_0[0]),
	.reg_data_0_1(reg_data_2[1]),
	.reg_data_0_2(reg_data_0[2]),
	.reg_data_0_3(reg_data_0[3]),
	.reg_data_0_4(reg_data_0[4]),
	.reg_data_0_5(reg_data_0[5]),
	.reg_data_0_6(reg_data_0[6]),
	.reg_data_0_7(reg_data_0[7]),
	.reg_data_0(reg_data_1[0]),
	.reg_data_1(reg_data[1]),
	.reg_data_2(reg_data_1[2]),
	.reg_data_3(reg_data_1[3]),
	.reg_data_4(reg_data_1[4]),
	.reg_data_5(reg_data_1[5]),
	.reg_data_6(reg_data_1[6]),
	.reg_data_7(reg_data_1[7]),
	.dout_0(dout_0[0]),
	.dout_1(dout_0[1]),
	.dout_2(dout_0[2]),
	.dout_3(dout_0[3]),
	.dout_4(dout_0[4]),
	.dout_5(dout_0[5]),
	.dout_6(dout_0[6]),
	.dout_7(dout_0[7]),
	.un2_ifull(un2_ifull),
	.end_wbm_rx(end_wbm_rx),
	.checksum_valid(checksum_valid),
	.dout_valid(dout_valid_0),
	.reset_crc_i(reset_crc_i),
	.data_crc_val(data_crc_val),
	.dout_valid_i(dout_valid_i),
	.req_crc(req_crc),
	.read_addr_en(read_addr_en),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @66:588
  checksum_calc_1 checksum_inst_enc (
	.data_crc_7(data_crc[7]),
	.data_crc_6(data_crc[6]),
	.data_crc_5(data_crc[5]),
	.data_crc_4(data_crc[4]),
	.data_crc_3(data_crc[3]),
	.data_crc_2(data_crc[2]),
	.data_crc_1(data_crc[1]),
	.data_crc_0(data_crc[0]),
	.checksum_i_0(checksum_i[0]),
	.checksum_i_1(checksum_i[1]),
	.checksum_i_2(checksum_i[2]),
	.checksum_i_3(checksum_i[3]),
	.checksum_i_4(checksum_i[4]),
	.checksum_i_5(checksum_i[5]),
	.checksum_i_6(checksum_i[6]),
	.checksum_i_7(checksum_i[7]),
	.reset_crc_i(reset_crc_i),
	.req_crc(req_crc),
	.checksum_valid(checksum_valid),
	.data_crc_val(data_crc_val),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @66:607
  ram_simple_1 ram_inst1 (
	.ram_addr_i_9(ram_addr_i[9]),
	.ram_addr_i_8(ram_addr_i[8]),
	.ram_addr_i_7(ram_addr_i[7]),
	.ram_addr_i_6(ram_addr_i[6]),
	.ram_addr_i_5(ram_addr_i[5]),
	.ram_addr_i_4(ram_addr_i[4]),
	.ram_addr_i_3(ram_addr_i[3]),
	.ram_addr_i_2(ram_addr_i[2]),
	.ram_addr_i_1(ram_addr_i[1]),
	.ram_addr_i_0(ram_addr_i[0]),
	.ram_addr_in_i_m2_9(ram_addr_in_i_m2[9]),
	.ram_addr_in_i_m2_8(ram_addr_in_i_m2[8]),
	.ram_addr_in_i_m2_7(ram_addr_in_i_m2[7]),
	.ram_addr_in_i_m2_6(ram_addr_in_i_m2[6]),
	.ram_addr_in_i_m2_5(ram_addr_in_i_m2[5]),
	.ram_addr_in_i_m2_4(ram_addr_in_i_m2[4]),
	.ram_addr_in_i_m2_3(ram_addr_in_i_m2[3]),
	.ram_addr_in_i_m2_2(ram_addr_in_i_m2[2]),
	.ram_addr_in_i_m2_1(ram_addr_in_i_m2[1]),
	.ram_addr_in_i_m2_0(ram_addr_in_i_m2[0]),
	.inc_wbm_dat_i_7(inc_wbm_dat_i_7),
	.inc_wbm_dat_i_6(inc_wbm_dat_i_6),
	.inc_wbm_dat_i_5(inc_wbm_dat_i_5),
	.inc_wbm_dat_i_4(inc_wbm_dat_i_4),
	.inc_wbm_dat_i_3(inc_wbm_dat_i_3),
	.inc_wbm_dat_i_2(inc_wbm_dat_i_2),
	.inc_wbm_dat_i_1(inc_wbm_dat_i_1),
	.inc_wbm_dat_i_0(inc_wbm_dat_i_0),
	.data_out_1_7(data_out_1[7]),
	.data_out_1_3(data_out_1[3]),
	.data_out_1_0(data_out_1[0]),
	.data_out_1_1(data_out_1[1]),
	.data_out_1_2(data_out_1[2]),
	.data_out_1_4(data_out_1[4]),
	.data_out_1_5(data_out_1[5]),
	.data_out_1_6(data_out_1[6]),
	.inc_wbm_ack_i(inc_wbm_ack_i),
	.sync_rst_out(sync_rst_out),
	.dout_valid(dout_valid_0),
	.clk_100(clk_100),
	.read_addr_en(read_addr_en)
);
// @66:624
  general_fifoZ3 fifo_inst1 (
	.dout_0_0(dout[0]),
	.dout_0_1(dout[1]),
	.dout_0_2(dout[2]),
	.dout_0_3(dout[3]),
	.dout_0_4(dout[4]),
	.dout_0_5(dout[5]),
	.dout_0_6(dout[6]),
	.dout_0_7(dout[7]),
	.dout_0(dout_0[0]),
	.dout_1(dout_0[1]),
	.dout_2(dout_0[2]),
	.dout_3(dout_0[3]),
	.dout_4(dout_0[4]),
	.dout_5(dout_0[5]),
	.dout_6(dout_0[6]),
	.dout_7(dout_0[7]),
	.dout_valid_i(dout_valid_i),
	.un4_iempty(un4_iempty),
	.un2_ifull(un2_ifull),
	.dout_valid(dout_valid),
	.fifo_rd_en(fifo_rd_en),
	.restart_i_i(restart_i_i),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @66:642
  gen_regZ13 gen_reg_type_inst (
	.adrint_i_m3_i_m3_1(adrint_i_m3_i_m3_1),
	.adrint_i_m3_i_m3_0(adrint_i_m3_i_m3_0),
	.adrint_i_m3_i_m3_2(adrint_i_m3_i_m3_2),
	.reg_data_RNIKI71_0(reg_data_RNIKI71[0]),
	.reg_data_0(reg_data_2_0),
	.reg_data_1(reg_data_0_1),
	.reg_data_2(reg_data_2_2),
	.reg_data_3(reg_data_2_3),
	.reg_data_4(reg_data_2_4),
	.reg_data_5(reg_data_2_5),
	.reg_data_6(reg_data_2_6),
	.reg_data_7(reg_data_2_7),
	.din_ack_14_0_a2_0_g0_2(din_ack_14_0_a2_0_g0_2),
	.ic_wbs_adr_i_1_4_0_i_0_o2(ic_wbs_adr_i_1_4_0_i_0_o2),
	.din_ack(din_ack),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.reg_data_0_0_1__I0_i_0_1051_i_m3(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.reg_data_0_0_2__I0_i_0_1070_i_m3(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.reg_data_0_0_3__I0_i_0_1089_i_m3(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.reg_data_0_0_4__I0_i_0_1108_i_m3(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.reg_data_0_0_5__I0_i_0_1127_i_m3(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100),
	.reg_data_0_0_7__g2_0_1014_i_m3(reg_data_0_0_7__g2_0_1014_i_m3)
);
// @66:667
  gen_regZ12 gen_dbg_cmd_reg_inst (
	.adrint_i_m3_i_m3_0(adrint_i_m3_i_m3_1),
	.adrint_i_m3_i_m3_2(adrint_i_m3_i_m3_3),
	.wbm_dat_o_0_0(wbm_dat_o_0_7),
	.wbm_cur_st_rep1_0(wbm_cur_st_rep1_0),
	.type_reg_0(type_reg_7),
	.wbm_cur_st_0(wbm_cur_st_0),
	.rx_wbm_dat_o_i_i_0(rx_wbm_dat_o_i_i_6),
	.reg_data_0(reg_data[0]),
	.reg_data_1(reg_data_1[1]),
	.reg_data_2(reg_data[2]),
	.reg_data_3(reg_data[3]),
	.reg_data_4(reg_data[4]),
	.reg_data_5(reg_data[5]),
	.reg_data_6(reg_data[6]),
	.reg_data_7(reg_data[7]),
	.wbs_reg_dout_sn_m4(wbs_reg_dout_sn_m4),
	.din_ack_14_0_a2_0_g0_2(din_ack_14_0_a2_0_g0_2),
	.ic_wbs_adr_i_1_4_0_i_0_o2(ic_wbs_adr_i_1_4_0_i_0_o2),
	.din_ack(din_ack_0),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.reg_data_0_0_1__I0_i_0_1051_i_m3(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.reg_data_0_0_2__I0_i_0_1070_i_m3(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.reg_data_0_0_3__I0_i_0_1089_i_m3(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.reg_data_0_0_4__I0_i_0_1108_i_m3(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.reg_data_0_0_5__I0_i_0_1127_i_m3(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.clear_dbg_reg(clear_dbg_reg),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100),
	.reg_data_0_0_7__g2_0_1014_i_m3(reg_data_0_0_7__g2_0_1014_i_m3)
);
// @66:692
  gen_regZ11 gen_reg_addr_reg_inst (
	.ic_wbs_we_i_0_a2_0_a3_0(ic_wbs_we_i_0_a2_0_a3_0),
	.ic_wbs_stb_i_5_i_m3_i_m3_0(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.adrint_i_m3_i_m3_1(adrint_i_m3_i_m3_1),
	.adrint_i_m3_i_m3_0(adrint_i_m3_i_m3_0),
	.adrint_i_m3_i_m3_2(adrint_i_m3_i_m3_2),
	.type_reg_7(type_reg_7),
	.type_reg_0(type_reg_0),
	.type_reg_1(type_reg_1),
	.type_reg_2(type_reg_2),
	.type_reg_3(type_reg_3),
	.type_reg_4(type_reg_4),
	.type_reg_5(type_reg_5),
	.type_reg_6(type_reg_6),
	.wbm_dat_o_0_0(wbm_dat_o_0_0),
	.wbm_dat_o_0_1(wbm_dat_o_0_1),
	.wbm_dat_o_0_2(wbm_dat_o_0_2),
	.wbm_dat_o_0_3(wbm_dat_o_0_3),
	.wbm_dat_o_0_4(wbm_dat_o_0_4),
	.wbm_dat_o_0_5(wbm_dat_o_0_5),
	.wbm_dat_o_0_6(wbm_dat_o_0_6),
	.wbm_dat_o_0_7(wbm_dat_o_0_7),
	.wbm_cur_st_rep1_0(wbm_cur_st_rep1_0),
	.wbm_cur_st_0(wbm_cur_st_0),
	.wbm_gnt_i_0_rep1_0(wbm_gnt_i_0_rep1_0),
	.rx_wbm_dat_o_i_i_5(rx_wbm_dat_o_i_i_5),
	.rx_wbm_dat_o_i_i_0(rx_wbm_dat_o_i_i_0),
	.rx_wbm_dat_o_i_i_4(rx_wbm_dat_o_i_i_4),
	.rx_wbm_dat_o_i_i_3(rx_wbm_dat_o_i_i_3),
	.rx_wbm_dat_o_i_i_2(rx_wbm_dat_o_i_i_2),
	.rx_wbm_dat_o_i_i_1(rx_wbm_dat_o_i_i_1),
	.reg_data_0(reg_data_3[0]),
	.reg_data_1(reg_data_3[1]),
	.reg_data_2(reg_data_3[2]),
	.reg_data_3(reg_data_3[3]),
	.reg_data_4(reg_data_3[4]),
	.reg_data_5(reg_data_3[5]),
	.reg_data_6(reg_data_3[6]),
	.reg_data_7(reg_data_3[7]),
	.din_ack_14_0_a2_0_g0_2(din_ack_14_0_a2_0_g0_2),
	.wbs_reg_cyc_i_o2(wbs_reg_cyc_i_o2),
	.ic_wbs_adr_i_1_4_0_i_0_o2(ic_wbs_adr_i_1_4_0_i_0_o2),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.reg_data_0_0_1__I0_i_0_1051_i_m3(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.reg_data_0_0_5__I0_i_0_1127_i_m3(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.reg_data_0_0_4__I0_i_0_1108_i_m3(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.reg_data_0_0_3__I0_i_0_1089_i_m3(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.reg_data_0_0_2__I0_i_0_1070_i_m3(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.din_ack(din_ack_2),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @66:721
  gen_regZ9 rd_burst_reg_generate_0_gen_rd_burst_reg_inst (
	.adrint_i_m3_i_m3_0(adrint_i_m3_i_m3_1),
	.reg_data_0(reg_data_0[0]),
	.reg_data_1(reg_data_2[1]),
	.reg_data_2(reg_data_0[2]),
	.reg_data_3(reg_data_0[3]),
	.reg_data_4(reg_data_0[4]),
	.reg_data_5(reg_data_0[5]),
	.reg_data_6(reg_data_0[6]),
	.reg_data_7(reg_data_0[7]),
	.din_ack_14_0_a2_0_g0_2(din_ack_14_0_a2_0_g0_2),
	.wbs_reg_dout_sn_m4(wbs_reg_dout_sn_m4),
	.ic_wbs_adr_i_1_4_0_i_0_o2(ic_wbs_adr_i_1_4_0_i_0_o2),
	.din_ack(din_ack_1),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.reg_data_0_0_1__I0_i_0_1051_i_m3(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.reg_data_0_0_2__I0_i_0_1070_i_m3(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.reg_data_0_0_3__I0_i_0_1089_i_m3(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.reg_data_0_0_4__I0_i_0_1108_i_m3(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.reg_data_0_0_5__I0_i_0_1127_i_m3(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100),
	.reg_data_0_0_7__g2_0_1014_i_m3(reg_data_0_0_7__g2_0_1014_i_m3)
);
// @66:721
  gen_regZ10 rd_burst_reg_generate_1_gen_rd_burst_reg_inst (
	.adrint_i_m3_i_m3_1(adrint_i_m3_i_m3_1),
	.adrint_i_m3_i_m3_0(adrint_i_m3_i_m3_0),
	.adrint_i_m3_i_m3_2(adrint_i_m3_i_m3_2),
	.reg_data_0(reg_data_1[0]),
	.reg_data_1(reg_data[1]),
	.reg_data_2(reg_data_1[2]),
	.reg_data_3(reg_data_1[3]),
	.reg_data_4(reg_data_1[4]),
	.reg_data_5(reg_data_1[5]),
	.reg_data_6(reg_data_1[6]),
	.reg_data_7(reg_data_1[7]),
	.din_ack_14_0_a2_0_g0_2(din_ack_14_0_a2_0_g0_2),
	.ic_wbs_adr_i_1_4_0_i_0_o2(ic_wbs_adr_i_1_4_0_i_0_o2),
	.din_ack(din_ack_3),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.reg_data_0_0_1__I0_i_0_1051_i_m3(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.reg_data_0_0_2__I0_i_0_1070_i_m3(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.reg_data_0_0_3__I0_i_0_1089_i_m3(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.reg_data_0_0_4__I0_i_0_1108_i_m3(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.reg_data_0_0_5__I0_i_0_1127_i_m3(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100),
	.reg_data_0_0_7__g2_0_1014_i_m3(reg_data_0_0_7__g2_0_1014_i_m3)
);
// @66:746
  wbs_regZ1_1 wbs_reg_inst (
	.adrint_i_m3_i_m3_0(adrint_i_m3_i_m3_0),
	.adrint_i_m3_i_m3_2(adrint_i_m3_i_m3_2),
	.ic_wbs_stb_i_5_i_m3_i_m3_0(ic_wbs_stb_i_5_i_m3_i_m3_0),
	.ic_wbs_we_i_0_a2_0_a3_0(ic_wbs_we_i_0_a2_0_a3_0),
	.wbs_reg_cyc_i_o2(wbs_reg_cyc_i_o2),
	.wbs_reg_cyc_i_o2_0(wbs_reg_cyc_i_o2_0),
	.wbs_ack_o_u_i(wbs_ack_o_u_i),
	.ic_wbs_adr_i_1_4_0_i_0_o2(ic_wbs_adr_i_1_4_0_i_0_o2),
	.wbs_reg_din_ack(wbs_reg_din_ack)
);
// @66:773
  tx_path_wbm tx_wbm_inst (
	.ic_wbm_ack_i_11_u_i_m3_i_m3_d_0(ic_wbm_ack_i_11_u_i_m3_i_m3_d_0),
	.ic_wbm_ack_i_11_u_i_m3_i_m3_s_0(ic_wbm_ack_i_11_u_i_m3_i_m3_s_0),
	.wbs_gnt_rep1_0(wbs_gnt_rep1_0),
	.wbs_gnt_i_0_rep1_0(wbs_gnt_i_0_rep1_0),
	.wbm_gnt_i_0_rep1_0_0(wbm_gnt_i_0_rep1_0),
	.cur_st_rep1_0(cur_st_rep1_0),
	.wbm_gnt_i_0_rep1_0(wbm_gnt_i_0_rep1_0_0),
	.reg_data_3_0(reg_data_2_0),
	.ram_addr_in_i_m2_9(ram_addr_in_i_m2[9]),
	.ram_addr_in_i_m2_8(ram_addr_in_i_m2[8]),
	.ram_addr_in_i_m2_7(ram_addr_in_i_m2[7]),
	.ram_addr_in_i_m2_6(ram_addr_in_i_m2[6]),
	.ram_addr_in_i_m2_5(ram_addr_in_i_m2[5]),
	.ram_addr_in_i_m2_4(ram_addr_in_i_m2[4]),
	.ram_addr_in_i_m2_3(ram_addr_in_i_m2[3]),
	.ram_addr_in_i_m2_2(ram_addr_in_i_m2[2]),
	.ram_addr_in_i_m2_1(ram_addr_in_i_m2[1]),
	.ram_addr_in_i_m2_0(ram_addr_in_i_m2[0]),
	.reg_data_2_0(reg_data_0[0]),
	.reg_data_1_0(reg_data_3[0]),
	.reg_data_1_1(reg_data_3[1]),
	.cur_rd_addr_0(cur_rd_addr_0),
	.cur_rd_addr_1(cur_rd_addr_1),
	.cur_rd_addr_2(cur_rd_addr_2),
	.cur_rd_addr_3(cur_rd_addr_3),
	.cur_rd_addr_4(cur_rd_addr_4),
	.cur_rd_addr_5(cur_rd_addr_5),
	.cur_rd_addr_6(cur_rd_addr_6),
	.cur_rd_addr_7(cur_rd_addr_7),
	.cur_rd_addr_8(cur_rd_addr_8),
	.cur_rd_addr_9(cur_rd_addr_9),
	.reg_data_RNIKI71_0(reg_data_RNIKI71[0]),
	.reg_data_0_2(reg_data_3[2]),
	.reg_data_0_3(reg_data_3[3]),
	.reg_data_0_4(reg_data_3[4]),
	.reg_data_0_5(reg_data_3[5]),
	.reg_data_0_6(reg_data_3[6]),
	.reg_data_0_7(reg_data_3[7]),
	.reg_data_0_1(reg_data_2[1]),
	.reg_data_0_0(reg_data_1[0]),
	.reg_data_2(reg_data_0[2]),
	.reg_data_3(reg_data_0[3]),
	.reg_data_4(reg_data_0[4]),
	.reg_data_5(reg_data_0[5]),
	.reg_data_6(reg_data_0[6]),
	.reg_data_7(reg_data_0[7]),
	.reg_data_0(reg_data[0]),
	.reg_data_1(reg_data[1]),
	.wbm_tga_o_0(wbm_tga_o_0),
	.wbm_tga_o_1(wbm_tga_o_1),
	.wbm_tga_o_2(wbm_tga_o_2),
	.wbm_tga_o_3(wbm_tga_o_3),
	.wbm_tga_o_4(wbm_tga_o_4),
	.wbm_tga_o_5(wbm_tga_o_5),
	.wbm_tga_o_6(wbm_tga_o_6),
	.wbm_tga_o_7(wbm_tga_o_7),
	.wbm_tga_o_8(wbm_tga_o_8),
	.inc_wbm_stall_i(inc_wbm_stall_i),
	.d_m2_e(d_m2_e),
	.m35_m5(m35_m5),
	.m18(m18),
	.ic_wbs_adr_i_1_2_1_a4_0_a2(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.m26(m26),
	.m28(m28),
	.ic_wbs_adr_i_1_0_1_i_i_a2(ic_wbs_adr_i_1_0_1_i_i_a2),
	.inc_wbm_err_i(inc_wbm_err_i),
	.ack_o_sr_2_0_g0_1(ack_o_sr_2_0_g0_1),
	.ack_o_sr(ack_o_sr),
	.rd_wbs_reg_cyc(rd_wbs_reg_cyc),
	.wr_wbs_reg_cyc_rep1(wr_wbs_reg_cyc_rep1),
	.wbm_tgc_o_rep1(wbm_tgc_o_rep1),
	.neg_cyc_bool(neg_cyc_bool),
	.end_wbm_rx(end_wbm_rx),
	.wbm_cyc_internal(wbm_cyc_internal),
	.inc_wbm_ack_i(inc_wbm_ack_i),
	.wbm_tgc_o(wbm_tgc_o),
	.wbm_stb_internal(wbm_stb_internal),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* tx_path */

// VQM4.1+ 
module led (
  led_i,
  sync_rst_out,
  clk_100
)
;
output led_i ;
input sync_rst_out ;
input clk_100 ;
wire led_i ;
wire sync_rst_out ;
wire clk_100 ;
wire [26:0] timer_counter;
wire timer_counter_lm0_x ;
wire timer_counter_lm1_x ;
wire timer_counter_lm2_x ;
wire timer_counter_lm3_x ;
wire timer_counter_lm4_x ;
wire timer_counter_lm5_x ;
wire timer_counter_lm6_x ;
wire timer_counter_lm7_x ;
wire timer_counter_lm8_x ;
wire timer_counter_lm9_x ;
wire timer_counter_lm10_x ;
wire timer_counter_lm11_x ;
wire timer_counter_lm12_x ;
wire timer_counter_lm13_x ;
wire timer_counter_lm14_x ;
wire timer_counter_lm15_x ;
wire timer_counter_lm16_x ;
wire timer_counter_lm17_x ;
wire timer_counter_lm18_x ;
wire timer_counter_lm19_x ;
wire timer_counter_lm20_x ;
wire timer_counter_lm21_x ;
wire timer_counter_lm22_x ;
wire timer_counter_lm23_x ;
wire timer_counter_lm24_x ;
wire timer_counter_lm25_x ;
wire timer_counter_lm26_x ;
wire led_i_0_0 ;
wire timer_tick ;
wire un4_enable ;
wire timer_counter_c0_combout ;
wire timer_counter_c0_cout ;
wire timer_counter_c1_combout ;
wire timer_counter_c1_cout ;
wire timer_counter_c2_combout ;
wire timer_counter_c2_cout ;
wire timer_counter_c3_combout ;
wire timer_counter_c3_cout ;
wire timer_counter_c4_combout ;
wire timer_counter_c4_cout ;
wire timer_counter_c5_combout ;
wire timer_counter_c5_cout ;
wire timer_counter_c6_combout ;
wire timer_counter_c6_cout ;
wire timer_counter_c7_combout ;
wire timer_counter_c7_cout ;
wire timer_counter_c8_combout ;
wire timer_counter_c8_cout ;
wire timer_counter_c9_combout ;
wire timer_counter_c9_cout ;
wire timer_counter_c10_combout ;
wire timer_counter_c10_cout ;
wire timer_counter_c11_combout ;
wire timer_counter_c11_cout ;
wire timer_counter_c12_combout ;
wire timer_counter_c12_cout ;
wire timer_counter_c13_combout ;
wire timer_counter_c13_cout ;
wire timer_counter_c14_combout ;
wire timer_counter_c14_cout ;
wire timer_counter_c15_combout ;
wire timer_counter_c15_cout ;
wire timer_counter_c16_combout ;
wire timer_counter_c16_cout ;
wire timer_counter_c17_combout ;
wire timer_counter_c17_cout ;
wire timer_counter_c18_combout ;
wire timer_counter_c18_cout ;
wire timer_counter_c19_combout ;
wire timer_counter_c19_cout ;
wire timer_counter_c20_combout ;
wire timer_counter_c20_cout ;
wire timer_counter_c21_combout ;
wire timer_counter_c21_cout ;
wire timer_counter_c22_combout ;
wire timer_counter_c22_cout ;
wire timer_counter_c23_combout ;
wire timer_counter_c23_cout ;
wire timer_counter_c24_combout ;
wire timer_counter_c24_cout ;
wire timer_counter_c25_combout ;
wire timer_counter_c25_cout ;
wire timer_counter_c26_combout ;
wire un4_enable_13 ;
wire un4_enable_14 ;
wire un4_enable_15 ;
wire un4_enable_16 ;
wire un4_enable_17 ;
wire un4_enable_18 ;
wire un4_enable_19 ;
wire un4_enable_22 ;
wire VCC ;
wire GND ;
wire sync_rst_out_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @11:62
  cycloneii_lcell_ff timer_counter_0_ (
	.regout(timer_counter[0]),
	.datain(timer_counter_lm0_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_1_ (
	.regout(timer_counter[1]),
	.datain(timer_counter_lm1_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_2_ (
	.regout(timer_counter[2]),
	.datain(timer_counter_lm2_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_3_ (
	.regout(timer_counter[3]),
	.datain(timer_counter_lm3_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_4_ (
	.regout(timer_counter[4]),
	.datain(timer_counter_lm4_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_5_ (
	.regout(timer_counter[5]),
	.datain(timer_counter_lm5_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_6_ (
	.regout(timer_counter[6]),
	.datain(timer_counter_lm6_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_7_ (
	.regout(timer_counter[7]),
	.datain(timer_counter_lm7_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_8_ (
	.regout(timer_counter[8]),
	.datain(timer_counter_lm8_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_9_ (
	.regout(timer_counter[9]),
	.datain(timer_counter_lm9_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_10_ (
	.regout(timer_counter[10]),
	.datain(timer_counter_lm10_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_11_ (
	.regout(timer_counter[11]),
	.datain(timer_counter_lm11_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_12_ (
	.regout(timer_counter[12]),
	.datain(timer_counter_lm12_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_13_ (
	.regout(timer_counter[13]),
	.datain(timer_counter_lm13_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_14_ (
	.regout(timer_counter[14]),
	.datain(timer_counter_lm14_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_15_ (
	.regout(timer_counter[15]),
	.datain(timer_counter_lm15_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_16_ (
	.regout(timer_counter[16]),
	.datain(timer_counter_lm16_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_17_ (
	.regout(timer_counter[17]),
	.datain(timer_counter_lm17_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_18_ (
	.regout(timer_counter[18]),
	.datain(timer_counter_lm18_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_19_ (
	.regout(timer_counter[19]),
	.datain(timer_counter_lm19_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_20_ (
	.regout(timer_counter[20]),
	.datain(timer_counter_lm20_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_21_ (
	.regout(timer_counter[21]),
	.datain(timer_counter_lm21_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_22_ (
	.regout(timer_counter[22]),
	.datain(timer_counter_lm22_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_23_ (
	.regout(timer_counter[23]),
	.datain(timer_counter_lm23_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_24_ (
	.regout(timer_counter[24]),
	.datain(timer_counter_lm24_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_25_ (
	.regout(timer_counter[25]),
	.datain(timer_counter_lm25_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_counter_26_ (
	.regout(timer_counter[26]),
	.datain(timer_counter_lm26_x),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:87
  cycloneii_lcell_ff led_i_Z (
	.regout(led_i),
	.datain(led_i_0_0),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_ff timer_tick_Z (
	.regout(timer_tick),
	.datain(un4_enable),
	.clk(clk_100),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:62
  cycloneii_lcell_comb timer_counter_c0 (
	.combout(timer_counter_c0_combout),
	.cout(timer_counter_c0_cout),
	.dataa(timer_counter[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_c0.lut_mask=16'h6688;
defparam timer_counter_c0.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c1 (
	.combout(timer_counter_c1_combout),
	.cout(timer_counter_c1_cout),
	.dataa(timer_counter[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c0_cout)
);
defparam timer_counter_c1.lut_mask=16'h5aa0;
defparam timer_counter_c1.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c2 (
	.combout(timer_counter_c2_combout),
	.cout(timer_counter_c2_cout),
	.dataa(timer_counter[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c1_cout)
);
defparam timer_counter_c2.lut_mask=16'h5aa0;
defparam timer_counter_c2.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c3 (
	.combout(timer_counter_c3_combout),
	.cout(timer_counter_c3_cout),
	.dataa(timer_counter[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c2_cout)
);
defparam timer_counter_c3.lut_mask=16'h5aa0;
defparam timer_counter_c3.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c4 (
	.combout(timer_counter_c4_combout),
	.cout(timer_counter_c4_cout),
	.dataa(timer_counter[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c3_cout)
);
defparam timer_counter_c4.lut_mask=16'h5aa0;
defparam timer_counter_c4.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c5 (
	.combout(timer_counter_c5_combout),
	.cout(timer_counter_c5_cout),
	.dataa(timer_counter[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c4_cout)
);
defparam timer_counter_c5.lut_mask=16'h5aa0;
defparam timer_counter_c5.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c6 (
	.combout(timer_counter_c6_combout),
	.cout(timer_counter_c6_cout),
	.dataa(timer_counter[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c5_cout)
);
defparam timer_counter_c6.lut_mask=16'h5aa0;
defparam timer_counter_c6.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c7 (
	.combout(timer_counter_c7_combout),
	.cout(timer_counter_c7_cout),
	.dataa(timer_counter[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c6_cout)
);
defparam timer_counter_c7.lut_mask=16'h5aa0;
defparam timer_counter_c7.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c8 (
	.combout(timer_counter_c8_combout),
	.cout(timer_counter_c8_cout),
	.dataa(timer_counter[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c7_cout)
);
defparam timer_counter_c8.lut_mask=16'h5aa0;
defparam timer_counter_c8.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c9 (
	.combout(timer_counter_c9_combout),
	.cout(timer_counter_c9_cout),
	.dataa(timer_counter[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c8_cout)
);
defparam timer_counter_c9.lut_mask=16'h5aa0;
defparam timer_counter_c9.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c10 (
	.combout(timer_counter_c10_combout),
	.cout(timer_counter_c10_cout),
	.dataa(timer_counter[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c9_cout)
);
defparam timer_counter_c10.lut_mask=16'h5aa0;
defparam timer_counter_c10.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c11 (
	.combout(timer_counter_c11_combout),
	.cout(timer_counter_c11_cout),
	.dataa(timer_counter[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c10_cout)
);
defparam timer_counter_c11.lut_mask=16'h5aa0;
defparam timer_counter_c11.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c12 (
	.combout(timer_counter_c12_combout),
	.cout(timer_counter_c12_cout),
	.dataa(timer_counter[12]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c11_cout)
);
defparam timer_counter_c12.lut_mask=16'h5aa0;
defparam timer_counter_c12.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c13 (
	.combout(timer_counter_c13_combout),
	.cout(timer_counter_c13_cout),
	.dataa(timer_counter[13]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c12_cout)
);
defparam timer_counter_c13.lut_mask=16'h5aa0;
defparam timer_counter_c13.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c14 (
	.combout(timer_counter_c14_combout),
	.cout(timer_counter_c14_cout),
	.dataa(timer_counter[14]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c13_cout)
);
defparam timer_counter_c14.lut_mask=16'h5aa0;
defparam timer_counter_c14.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c15 (
	.combout(timer_counter_c15_combout),
	.cout(timer_counter_c15_cout),
	.dataa(timer_counter[15]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c14_cout)
);
defparam timer_counter_c15.lut_mask=16'h5aa0;
defparam timer_counter_c15.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c16 (
	.combout(timer_counter_c16_combout),
	.cout(timer_counter_c16_cout),
	.dataa(timer_counter[16]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c15_cout)
);
defparam timer_counter_c16.lut_mask=16'h5aa0;
defparam timer_counter_c16.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c17 (
	.combout(timer_counter_c17_combout),
	.cout(timer_counter_c17_cout),
	.dataa(timer_counter[17]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c16_cout)
);
defparam timer_counter_c17.lut_mask=16'h5aa0;
defparam timer_counter_c17.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c18 (
	.combout(timer_counter_c18_combout),
	.cout(timer_counter_c18_cout),
	.dataa(timer_counter[18]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c17_cout)
);
defparam timer_counter_c18.lut_mask=16'h5aa0;
defparam timer_counter_c18.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c19 (
	.combout(timer_counter_c19_combout),
	.cout(timer_counter_c19_cout),
	.dataa(timer_counter[19]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c18_cout)
);
defparam timer_counter_c19.lut_mask=16'h5aa0;
defparam timer_counter_c19.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c20 (
	.combout(timer_counter_c20_combout),
	.cout(timer_counter_c20_cout),
	.dataa(timer_counter[20]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c19_cout)
);
defparam timer_counter_c20.lut_mask=16'h5aa0;
defparam timer_counter_c20.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c21 (
	.combout(timer_counter_c21_combout),
	.cout(timer_counter_c21_cout),
	.dataa(timer_counter[21]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c20_cout)
);
defparam timer_counter_c21.lut_mask=16'h5aa0;
defparam timer_counter_c21.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c22 (
	.combout(timer_counter_c22_combout),
	.cout(timer_counter_c22_cout),
	.dataa(timer_counter[22]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c21_cout)
);
defparam timer_counter_c22.lut_mask=16'h5aa0;
defparam timer_counter_c22.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c23 (
	.combout(timer_counter_c23_combout),
	.cout(timer_counter_c23_cout),
	.dataa(timer_counter[23]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c22_cout)
);
defparam timer_counter_c23.lut_mask=16'h5aa0;
defparam timer_counter_c23.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c24 (
	.combout(timer_counter_c24_combout),
	.cout(timer_counter_c24_cout),
	.dataa(timer_counter[24]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c23_cout)
);
defparam timer_counter_c24.lut_mask=16'h5aa0;
defparam timer_counter_c24.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c25 (
	.combout(timer_counter_c25_combout),
	.cout(timer_counter_c25_cout),
	.dataa(timer_counter[25]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c24_cout)
);
defparam timer_counter_c25.lut_mask=16'h5aa0;
defparam timer_counter_c25.sum_lutc_input="cin";
// @11:62
  cycloneii_lcell_comb timer_counter_c26 (
	.combout(timer_counter_c26_combout),
	.dataa(timer_counter[26]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(timer_counter_c25_cout)
);
defparam timer_counter_c26.lut_mask=16'h5a5a;
defparam timer_counter_c26.sum_lutc_input="cin";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_26_ (
	.combout(timer_counter_lm26_x),
	.dataa(un4_enable),
	.datab(timer_counter_c26_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_26_.lut_mask=16'h4444;
defparam timer_counter_RNO_26_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_25_ (
	.combout(timer_counter_lm25_x),
	.dataa(un4_enable),
	.datab(timer_counter_c25_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_25_.lut_mask=16'h4444;
defparam timer_counter_RNO_25_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_24_ (
	.combout(timer_counter_lm24_x),
	.dataa(un4_enable),
	.datab(timer_counter_c24_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_24_.lut_mask=16'h4444;
defparam timer_counter_RNO_24_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_23_ (
	.combout(timer_counter_lm23_x),
	.dataa(un4_enable),
	.datab(timer_counter_c23_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_23_.lut_mask=16'h4444;
defparam timer_counter_RNO_23_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_22_ (
	.combout(timer_counter_lm22_x),
	.dataa(un4_enable),
	.datab(timer_counter_c22_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_22_.lut_mask=16'h4444;
defparam timer_counter_RNO_22_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_21_ (
	.combout(timer_counter_lm21_x),
	.dataa(un4_enable),
	.datab(timer_counter_c21_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_21_.lut_mask=16'h4444;
defparam timer_counter_RNO_21_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_20_ (
	.combout(timer_counter_lm20_x),
	.dataa(un4_enable),
	.datab(timer_counter_c20_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_20_.lut_mask=16'h4444;
defparam timer_counter_RNO_20_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_19_ (
	.combout(timer_counter_lm19_x),
	.dataa(un4_enable),
	.datab(timer_counter_c19_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_19_.lut_mask=16'h4444;
defparam timer_counter_RNO_19_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_18_ (
	.combout(timer_counter_lm18_x),
	.dataa(un4_enable),
	.datab(timer_counter_c18_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_18_.lut_mask=16'h4444;
defparam timer_counter_RNO_18_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_17_ (
	.combout(timer_counter_lm17_x),
	.dataa(un4_enable),
	.datab(timer_counter_c17_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_17_.lut_mask=16'h4444;
defparam timer_counter_RNO_17_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_16_ (
	.combout(timer_counter_lm16_x),
	.dataa(un4_enable),
	.datab(timer_counter_c16_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_16_.lut_mask=16'h4444;
defparam timer_counter_RNO_16_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_15_ (
	.combout(timer_counter_lm15_x),
	.dataa(un4_enable),
	.datab(timer_counter_c15_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_15_.lut_mask=16'h4444;
defparam timer_counter_RNO_15_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_14_ (
	.combout(timer_counter_lm14_x),
	.dataa(un4_enable),
	.datab(timer_counter_c14_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_14_.lut_mask=16'h4444;
defparam timer_counter_RNO_14_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_13_ (
	.combout(timer_counter_lm13_x),
	.dataa(un4_enable),
	.datab(timer_counter_c13_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_13_.lut_mask=16'h4444;
defparam timer_counter_RNO_13_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_12_ (
	.combout(timer_counter_lm12_x),
	.dataa(un4_enable),
	.datab(timer_counter_c12_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_12_.lut_mask=16'h4444;
defparam timer_counter_RNO_12_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_11_ (
	.combout(timer_counter_lm11_x),
	.dataa(un4_enable),
	.datab(timer_counter_c11_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_11_.lut_mask=16'h4444;
defparam timer_counter_RNO_11_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_10_ (
	.combout(timer_counter_lm10_x),
	.dataa(un4_enable),
	.datab(timer_counter_c10_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_10_.lut_mask=16'h4444;
defparam timer_counter_RNO_10_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_9_ (
	.combout(timer_counter_lm9_x),
	.dataa(un4_enable),
	.datab(timer_counter_c9_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_9_.lut_mask=16'h4444;
defparam timer_counter_RNO_9_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_8_ (
	.combout(timer_counter_lm8_x),
	.dataa(un4_enable),
	.datab(timer_counter_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_8_.lut_mask=16'h4444;
defparam timer_counter_RNO_8_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_7_ (
	.combout(timer_counter_lm7_x),
	.dataa(un4_enable),
	.datab(timer_counter_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_7_.lut_mask=16'h4444;
defparam timer_counter_RNO_7_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_6_ (
	.combout(timer_counter_lm6_x),
	.dataa(un4_enable),
	.datab(timer_counter_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_6_.lut_mask=16'h4444;
defparam timer_counter_RNO_6_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_5_ (
	.combout(timer_counter_lm5_x),
	.dataa(un4_enable),
	.datab(timer_counter_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_5_.lut_mask=16'h4444;
defparam timer_counter_RNO_5_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_4_ (
	.combout(timer_counter_lm4_x),
	.dataa(timer_counter_c4_combout),
	.datab(un4_enable),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_4_.lut_mask=16'h2222;
defparam timer_counter_RNO_4_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_3_ (
	.combout(timer_counter_lm3_x),
	.dataa(timer_counter_c3_combout),
	.datab(un4_enable),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_3_.lut_mask=16'h2222;
defparam timer_counter_RNO_3_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_2_ (
	.combout(timer_counter_lm2_x),
	.dataa(timer_counter_c2_combout),
	.datab(un4_enable),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_2_.lut_mask=16'h2222;
defparam timer_counter_RNO_2_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_1_ (
	.combout(timer_counter_lm1_x),
	.dataa(timer_counter_c1_combout),
	.datab(un4_enable),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_1_.lut_mask=16'h2222;
defparam timer_counter_RNO_1_.sum_lutc_input="datac";
// @67:1121
  cycloneii_lcell_comb timer_counter_RNO_0_ (
	.combout(timer_counter_lm0_x),
	.dataa(timer_counter_c0_combout),
	.datab(un4_enable),
	.datac(VCC),
	.datad(VCC)
);
defparam timer_counter_RNO_0_.lut_mask=16'h2222;
defparam timer_counter_RNO_0_.sum_lutc_input="datac";
// @11:87
  cycloneii_lcell_comb led_i_0_0_cZ (
	.combout(led_i_0_0),
	.dataa(timer_tick),
	.datab(led_i),
	.datac(VCC),
	.datad(VCC)
);
defparam led_i_0_0_cZ.lut_mask=16'h6666;
defparam led_i_0_0_cZ.sum_lutc_input="datac";
// @11:67
  cycloneii_lcell_comb timer_proc_un4_enable_13 (
	.combout(un4_enable_13),
	.dataa(timer_counter[10]),
	.datab(timer_counter[11]),
	.datac(timer_counter[12]),
	.datad(timer_counter[17])
);
defparam timer_proc_un4_enable_13.lut_mask=16'h0001;
defparam timer_proc_un4_enable_13.sum_lutc_input="datac";
// @11:67
  cycloneii_lcell_comb timer_proc_un4_enable_14 (
	.combout(un4_enable_14),
	.dataa(timer_counter[5]),
	.datab(timer_counter[6]),
	.datac(timer_counter[14]),
	.datad(timer_counter[15])
);
defparam timer_proc_un4_enable_14.lut_mask=16'h1000;
defparam timer_proc_un4_enable_14.sum_lutc_input="datac";
// @11:67
  cycloneii_lcell_comb timer_proc_un4_enable_15 (
	.combout(un4_enable_15),
	.dataa(timer_counter[1]),
	.datab(timer_counter[2]),
	.datac(timer_counter[22]),
	.datad(timer_counter[23])
);
defparam timer_proc_un4_enable_15.lut_mask=16'h1000;
defparam timer_proc_un4_enable_15.sum_lutc_input="datac";
// @11:67
  cycloneii_lcell_comb timer_proc_un4_enable_16 (
	.combout(un4_enable_16),
	.dataa(timer_counter[3]),
	.datab(timer_counter[4]),
	.datac(timer_counter[8]),
	.datad(timer_counter[13])
);
defparam timer_proc_un4_enable_16.lut_mask=16'h1000;
defparam timer_proc_un4_enable_16.sum_lutc_input="datac";
// @11:67
  cycloneii_lcell_comb timer_proc_un4_enable_17 (
	.combout(un4_enable_17),
	.dataa(timer_counter[16]),
	.datab(timer_counter[18]),
	.datac(timer_counter[20]),
	.datad(timer_counter[21])
);
defparam timer_proc_un4_enable_17.lut_mask=16'h8000;
defparam timer_proc_un4_enable_17.sum_lutc_input="datac";
// @11:67
  cycloneii_lcell_comb timer_proc_un4_enable_18 (
	.combout(un4_enable_18),
	.dataa(timer_counter[24]),
	.datab(timer_counter[26]),
	.datac(timer_counter[7]),
	.datad(timer_counter[9])
);
defparam timer_proc_un4_enable_18.lut_mask=16'h0008;
defparam timer_proc_un4_enable_18.sum_lutc_input="datac";
// @11:67
  cycloneii_lcell_comb timer_proc_un4_enable_19 (
	.combout(un4_enable_19),
	.dataa(timer_counter[19]),
	.datab(timer_counter[25]),
	.datac(un4_enable_13),
	.datad(VCC)
);
defparam timer_proc_un4_enable_19.lut_mask=16'h1010;
defparam timer_proc_un4_enable_19.sum_lutc_input="datac";
// @11:67
  cycloneii_lcell_comb timer_proc_un4_enable_22 (
	.combout(un4_enable_22),
	.dataa(un4_enable_14),
	.datab(un4_enable_15),
	.datac(un4_enable_18),
	.datad(VCC)
);
defparam timer_proc_un4_enable_22.lut_mask=16'h8080;
defparam timer_proc_un4_enable_22.sum_lutc_input="datac";
// @11:67
  cycloneii_lcell_comb timer_proc_un4_enable (
	.combout(un4_enable),
	.dataa(un4_enable_16),
	.datab(un4_enable_17),
	.datac(un4_enable_19),
	.datad(un4_enable_22)
);
defparam timer_proc_un4_enable.lut_mask=16'h8000;
defparam timer_proc_un4_enable.sum_lutc_input="datac";
  assign  sync_rst_out_i = ~ sync_rst_out;
endmodule /* led */

// VQM4.1+ 
module sdram_controller (
  wbm_cur_st_0,
  wbm_tga_o_7,
  wbm_tga_o_6,
  wbm_tga_o_5,
  wbm_tga_o_4,
  wbm_tga_o_3,
  wbm_tga_o_2,
  wbm_tga_o_1,
  wbm_tga_o_0,
  ram_1st_data_0,
  ram_1st_data_1,
  ram_1st_data_2,
  ram_1st_data_3,
  ram_1st_data_4,
  ram_1st_data_5,
  ram_1st_data_6,
  ram_1st_data_7,
  ram_1st_data_8,
  ram_1st_data_9,
  ram_1st_data_10,
  ram_1st_data_11,
  ram_1st_data_12,
  ram_1st_data_13,
  ram_1st_data_14,
  ram_1st_data_15,
  ram_data_out_swap_8,
  ram_data_out_swap_9,
  ram_data_out_swap_10,
  ram_data_out_swap_11,
  ram_data_out_swap_12,
  ram_data_out_swap_13,
  ram_data_out_swap_14,
  ram_data_out_swap_15,
  ram_data_out_swap_0,
  ram_data_out_swap_1,
  ram_data_out_swap_2,
  ram_data_out_swap_3,
  ram_data_out_swap_4,
  ram_data_out_swap_5,
  ram_data_out_swap_6,
  ram_data_out_swap_7,
  dram_dq_r_0,
  dram_dq_r_1,
  dram_dq_r_2,
  dram_dq_r_3,
  dram_dq_r_4,
  dram_dq_r_5,
  dram_dq_r_6,
  dram_dq_r_7,
  dram_dq_r_8,
  dram_dq_r_9,
  dram_dq_r_10,
  dram_dq_r_11,
  dram_dq_r_12,
  dram_dq_r_13,
  dram_dq_r_14,
  dram_dq_r_15,
  cur_wr_addr_0,
  cur_wr_addr_1,
  cur_wr_addr_2,
  cur_wr_addr_3,
  cur_wr_addr_4,
  cur_wr_addr_5,
  cur_wr_addr_6,
  cur_wr_addr_7,
  cur_wr_addr_8,
  cur_wr_addr_9,
  cur_wr_addr_10,
  cur_wr_addr_11,
  cur_wr_addr_12,
  cur_wr_addr_13,
  cur_wr_addr_14,
  cur_wr_addr_15,
  cur_wr_addr_16,
  cur_wr_addr_17,
  cur_wr_addr_18,
  cur_wr_addr_19,
  cur_wr_addr_20,
  cur_wr_addr_21,
  cur_rd_addr_0,
  cur_rd_addr_1,
  cur_rd_addr_2,
  cur_rd_addr_3,
  cur_rd_addr_4,
  cur_rd_addr_5,
  cur_rd_addr_6,
  cur_rd_addr_7,
  cur_rd_addr_8,
  cur_rd_addr_9,
  cur_rd_addr_10,
  cur_rd_addr_11,
  cur_rd_addr_12,
  cur_rd_addr_13,
  cur_rd_addr_14,
  cur_rd_addr_15,
  cur_rd_addr_16,
  cur_rd_addr_17,
  cur_rd_addr_18,
  cur_rd_addr_19,
  cur_rd_addr_20,
  cur_rd_addr_21,
  dram_bank_r_0,
  dram_bank_r_1,
  dram_dq_c_0,
  dram_dq_c_1,
  dram_dq_c_2,
  dram_dq_c_3,
  dram_dq_c_4,
  dram_dq_c_5,
  dram_dq_c_6,
  dram_dq_c_7,
  dram_dq_c_8,
  dram_dq_c_9,
  dram_dq_c_10,
  dram_dq_c_11,
  dram_dq_c_12,
  dram_dq_c_13,
  dram_dq_c_14,
  dram_dq_c_15,
  dat_o_r_0,
  dat_o_r_1,
  dat_o_r_2,
  dat_o_r_3,
  dat_o_r_4,
  dat_o_r_5,
  dat_o_r_6,
  dat_o_r_7,
  dat_o_r_8,
  dat_o_r_9,
  dat_o_r_10,
  dat_o_r_11,
  dat_o_r_12,
  dat_o_r_13,
  dat_o_r_14,
  dat_o_r_15,
  dram_addr_r_0,
  dram_addr_r_1,
  dram_addr_r_2,
  dram_addr_r_3,
  dram_addr_r_4,
  dram_addr_r_5,
  dram_addr_r_6,
  dram_addr_r_7,
  dram_addr_r_8,
  dram_addr_r_9,
  dram_addr_r_10,
  dram_addr_r_11,
  wbs_stall_o_0,
  r_274_0_g2_i,
  un67_wbm_cur_st_1_o3,
  r_255_0_g2_i,
  wbm_stb_internal_0,
  wbm_stb_internal,
  wbs_ack_o_i,
  wbs_err_o,
  un2_wbs_stall_o,
  wbm_cyc_o,
  dram_we_n_r_i_RNIV696,
  dram_ras_n_r_i_RNI3247,
  dram_udqm_i_RNI2155,
  dram_cas_n_r_i_RNIK147,
  oe_r,
  stall_r_i,
  rx_data_r,
  data_valid_r,
  wr_gnt_i_i_RNIVHO4,
  dat_1st_bool_i,
  wr_gnt_i_i,
  sync_rst_out,
  clk_133_c
)
;
input wbm_cur_st_0 ;
input wbm_tga_o_7 ;
input wbm_tga_o_6 ;
input wbm_tga_o_5 ;
input wbm_tga_o_4 ;
input wbm_tga_o_3 ;
input wbm_tga_o_2 ;
input wbm_tga_o_1 ;
input wbm_tga_o_0 ;
input ram_1st_data_0 ;
input ram_1st_data_1 ;
input ram_1st_data_2 ;
input ram_1st_data_3 ;
input ram_1st_data_4 ;
input ram_1st_data_5 ;
input ram_1st_data_6 ;
input ram_1st_data_7 ;
input ram_1st_data_8 ;
input ram_1st_data_9 ;
input ram_1st_data_10 ;
input ram_1st_data_11 ;
input ram_1st_data_12 ;
input ram_1st_data_13 ;
input ram_1st_data_14 ;
input ram_1st_data_15 ;
input ram_data_out_swap_8 ;
input ram_data_out_swap_9 ;
input ram_data_out_swap_10 ;
input ram_data_out_swap_11 ;
input ram_data_out_swap_12 ;
input ram_data_out_swap_13 ;
input ram_data_out_swap_14 ;
input ram_data_out_swap_15 ;
input ram_data_out_swap_0 ;
input ram_data_out_swap_1 ;
input ram_data_out_swap_2 ;
input ram_data_out_swap_3 ;
input ram_data_out_swap_4 ;
input ram_data_out_swap_5 ;
input ram_data_out_swap_6 ;
input ram_data_out_swap_7 ;
output dram_dq_r_0 ;
output dram_dq_r_1 ;
output dram_dq_r_2 ;
output dram_dq_r_3 ;
output dram_dq_r_4 ;
output dram_dq_r_5 ;
output dram_dq_r_6 ;
output dram_dq_r_7 ;
output dram_dq_r_8 ;
output dram_dq_r_9 ;
output dram_dq_r_10 ;
output dram_dq_r_11 ;
output dram_dq_r_12 ;
output dram_dq_r_13 ;
output dram_dq_r_14 ;
output dram_dq_r_15 ;
input cur_wr_addr_0 ;
input cur_wr_addr_1 ;
input cur_wr_addr_2 ;
input cur_wr_addr_3 ;
input cur_wr_addr_4 ;
input cur_wr_addr_5 ;
input cur_wr_addr_6 ;
input cur_wr_addr_7 ;
input cur_wr_addr_8 ;
input cur_wr_addr_9 ;
input cur_wr_addr_10 ;
input cur_wr_addr_11 ;
input cur_wr_addr_12 ;
input cur_wr_addr_13 ;
input cur_wr_addr_14 ;
input cur_wr_addr_15 ;
input cur_wr_addr_16 ;
input cur_wr_addr_17 ;
input cur_wr_addr_18 ;
input cur_wr_addr_19 ;
input cur_wr_addr_20 ;
input cur_wr_addr_21 ;
input cur_rd_addr_0 ;
input cur_rd_addr_1 ;
input cur_rd_addr_2 ;
input cur_rd_addr_3 ;
input cur_rd_addr_4 ;
input cur_rd_addr_5 ;
input cur_rd_addr_6 ;
input cur_rd_addr_7 ;
input cur_rd_addr_8 ;
input cur_rd_addr_9 ;
input cur_rd_addr_10 ;
input cur_rd_addr_11 ;
input cur_rd_addr_12 ;
input cur_rd_addr_13 ;
input cur_rd_addr_14 ;
input cur_rd_addr_15 ;
input cur_rd_addr_16 ;
input cur_rd_addr_17 ;
input cur_rd_addr_18 ;
input cur_rd_addr_19 ;
input cur_rd_addr_20 ;
input cur_rd_addr_21 ;
output dram_bank_r_0 ;
output dram_bank_r_1 ;
input dram_dq_c_0 ;
input dram_dq_c_1 ;
input dram_dq_c_2 ;
input dram_dq_c_3 ;
input dram_dq_c_4 ;
input dram_dq_c_5 ;
input dram_dq_c_6 ;
input dram_dq_c_7 ;
input dram_dq_c_8 ;
input dram_dq_c_9 ;
input dram_dq_c_10 ;
input dram_dq_c_11 ;
input dram_dq_c_12 ;
input dram_dq_c_13 ;
input dram_dq_c_14 ;
input dram_dq_c_15 ;
output dat_o_r_0 ;
output dat_o_r_1 ;
output dat_o_r_2 ;
output dat_o_r_3 ;
output dat_o_r_4 ;
output dat_o_r_5 ;
output dat_o_r_6 ;
output dat_o_r_7 ;
output dat_o_r_8 ;
output dat_o_r_9 ;
output dat_o_r_10 ;
output dat_o_r_11 ;
output dat_o_r_12 ;
output dat_o_r_13 ;
output dat_o_r_14 ;
output dat_o_r_15 ;
output dram_addr_r_0 ;
output dram_addr_r_1 ;
output dram_addr_r_2 ;
output dram_addr_r_3 ;
output dram_addr_r_4 ;
output dram_addr_r_5 ;
output dram_addr_r_6 ;
output dram_addr_r_7 ;
output dram_addr_r_8 ;
output dram_addr_r_9 ;
output dram_addr_r_10 ;
output dram_addr_r_11 ;
output wbs_stall_o_0 ;
output r_274_0_g2_i ;
input un67_wbm_cur_st_1_o3 ;
output r_255_0_g2_i ;
input wbm_stb_internal_0 ;
input wbm_stb_internal ;
output wbs_ack_o_i ;
output wbs_err_o ;
output un2_wbs_stall_o ;
input wbm_cyc_o ;
output dram_we_n_r_i_RNIV696 ;
output dram_ras_n_r_i_RNI3247 ;
output dram_udqm_i_RNI2155 ;
output dram_cas_n_r_i_RNIK147 ;
output oe_r ;
output stall_r_i ;
output rx_data_r ;
output data_valid_r ;
input wr_gnt_i_i_RNIVHO4 ;
input dat_1st_bool_i ;
input wr_gnt_i_i ;
input sync_rst_out ;
input clk_133_c ;
wire wbm_cur_st_0 ;
wire wbm_tga_o_7 ;
wire wbm_tga_o_6 ;
wire wbm_tga_o_5 ;
wire wbm_tga_o_4 ;
wire wbm_tga_o_3 ;
wire wbm_tga_o_2 ;
wire wbm_tga_o_1 ;
wire wbm_tga_o_0 ;
wire ram_1st_data_0 ;
wire ram_1st_data_1 ;
wire ram_1st_data_2 ;
wire ram_1st_data_3 ;
wire ram_1st_data_4 ;
wire ram_1st_data_5 ;
wire ram_1st_data_6 ;
wire ram_1st_data_7 ;
wire ram_1st_data_8 ;
wire ram_1st_data_9 ;
wire ram_1st_data_10 ;
wire ram_1st_data_11 ;
wire ram_1st_data_12 ;
wire ram_1st_data_13 ;
wire ram_1st_data_14 ;
wire ram_1st_data_15 ;
wire ram_data_out_swap_8 ;
wire ram_data_out_swap_9 ;
wire ram_data_out_swap_10 ;
wire ram_data_out_swap_11 ;
wire ram_data_out_swap_12 ;
wire ram_data_out_swap_13 ;
wire ram_data_out_swap_14 ;
wire ram_data_out_swap_15 ;
wire ram_data_out_swap_0 ;
wire ram_data_out_swap_1 ;
wire ram_data_out_swap_2 ;
wire ram_data_out_swap_3 ;
wire ram_data_out_swap_4 ;
wire ram_data_out_swap_5 ;
wire ram_data_out_swap_6 ;
wire ram_data_out_swap_7 ;
wire dram_dq_r_0 ;
wire dram_dq_r_1 ;
wire dram_dq_r_2 ;
wire dram_dq_r_3 ;
wire dram_dq_r_4 ;
wire dram_dq_r_5 ;
wire dram_dq_r_6 ;
wire dram_dq_r_7 ;
wire dram_dq_r_8 ;
wire dram_dq_r_9 ;
wire dram_dq_r_10 ;
wire dram_dq_r_11 ;
wire dram_dq_r_12 ;
wire dram_dq_r_13 ;
wire dram_dq_r_14 ;
wire dram_dq_r_15 ;
wire cur_wr_addr_0 ;
wire cur_wr_addr_1 ;
wire cur_wr_addr_2 ;
wire cur_wr_addr_3 ;
wire cur_wr_addr_4 ;
wire cur_wr_addr_5 ;
wire cur_wr_addr_6 ;
wire cur_wr_addr_7 ;
wire cur_wr_addr_8 ;
wire cur_wr_addr_9 ;
wire cur_wr_addr_10 ;
wire cur_wr_addr_11 ;
wire cur_wr_addr_12 ;
wire cur_wr_addr_13 ;
wire cur_wr_addr_14 ;
wire cur_wr_addr_15 ;
wire cur_wr_addr_16 ;
wire cur_wr_addr_17 ;
wire cur_wr_addr_18 ;
wire cur_wr_addr_19 ;
wire cur_wr_addr_20 ;
wire cur_wr_addr_21 ;
wire cur_rd_addr_0 ;
wire cur_rd_addr_1 ;
wire cur_rd_addr_2 ;
wire cur_rd_addr_3 ;
wire cur_rd_addr_4 ;
wire cur_rd_addr_5 ;
wire cur_rd_addr_6 ;
wire cur_rd_addr_7 ;
wire cur_rd_addr_8 ;
wire cur_rd_addr_9 ;
wire cur_rd_addr_10 ;
wire cur_rd_addr_11 ;
wire cur_rd_addr_12 ;
wire cur_rd_addr_13 ;
wire cur_rd_addr_14 ;
wire cur_rd_addr_15 ;
wire cur_rd_addr_16 ;
wire cur_rd_addr_17 ;
wire cur_rd_addr_18 ;
wire cur_rd_addr_19 ;
wire cur_rd_addr_20 ;
wire cur_rd_addr_21 ;
wire dram_bank_r_0 ;
wire dram_bank_r_1 ;
wire dram_dq_c_0 ;
wire dram_dq_c_1 ;
wire dram_dq_c_2 ;
wire dram_dq_c_3 ;
wire dram_dq_c_4 ;
wire dram_dq_c_5 ;
wire dram_dq_c_6 ;
wire dram_dq_c_7 ;
wire dram_dq_c_8 ;
wire dram_dq_c_9 ;
wire dram_dq_c_10 ;
wire dram_dq_c_11 ;
wire dram_dq_c_12 ;
wire dram_dq_c_13 ;
wire dram_dq_c_14 ;
wire dram_dq_c_15 ;
wire dat_o_r_0 ;
wire dat_o_r_1 ;
wire dat_o_r_2 ;
wire dat_o_r_3 ;
wire dat_o_r_4 ;
wire dat_o_r_5 ;
wire dat_o_r_6 ;
wire dat_o_r_7 ;
wire dat_o_r_8 ;
wire dat_o_r_9 ;
wire dat_o_r_10 ;
wire dat_o_r_11 ;
wire dat_o_r_12 ;
wire dat_o_r_13 ;
wire dat_o_r_14 ;
wire dat_o_r_15 ;
wire dram_addr_r_0 ;
wire dram_addr_r_1 ;
wire dram_addr_r_2 ;
wire dram_addr_r_3 ;
wire dram_addr_r_4 ;
wire dram_addr_r_5 ;
wire dram_addr_r_6 ;
wire dram_addr_r_7 ;
wire dram_addr_r_8 ;
wire dram_addr_r_9 ;
wire dram_addr_r_10 ;
wire dram_addr_r_11 ;
wire wbs_stall_o_0 ;
wire r_274_0_g2_i ;
wire un67_wbm_cur_st_1_o3 ;
wire r_255_0_g2_i ;
wire wbm_stb_internal_0 ;
wire wbm_stb_internal ;
wire wbs_ack_o_i ;
wire wbs_err_o ;
wire un2_wbs_stall_o ;
wire wbm_cyc_o ;
wire dram_we_n_r_i_RNIV696 ;
wire dram_ras_n_r_i_RNI3247 ;
wire dram_udqm_i_RNI2155 ;
wire dram_cas_n_r_i_RNIK147 ;
wire oe_r ;
wire stall_r_i ;
wire rx_data_r ;
wire data_valid_r ;
wire wr_gnt_i_i_RNIVHO4 ;
wire dat_1st_bool_i ;
wire wr_gnt_i_i ;
wire sync_rst_out ;
wire clk_133_c ;
wire [8:0] new_blen_n;
wire [8:1] un6_new_blen_nd;
wire [21:0] address_r;
wire [3:0] init_pre_cntr;
wire [6:0] next_init_state;
wire [3:0] tRC_cntr;
wire [14:0] wait_200us_cntr;
wire [11:0] rfsh_int_cntr;
wire [8:0] blen_cnt;
wire [1:0] tRCD_tRP_tRSC_cntr;
wire [7:7] next_init_state_i_0;
wire [14:0] next_state;
wire [15:15] next_state_i_0;
wire [7:0] blen_cnt_10_i_m2;
wire [6:0] un6_new_blen_nd_cout;
wire [6:0] un1_blen_cnt_1_sqmuxa_22_cout;
wire [8:1] un1_blen_cnt_1_sqmuxa_22;
wire [8:8] blen_cnt_10_i_o2;
wire [1:1] next_state_37_0_0_o2;
wire [1:1] next_state_37_0_0_a2_2;
wire [1:1] next_state_37_0_0_a2_1;
wire [1:1] next_state_37_0_0_a2_0;
wire next_state_37_0_11__g1 ;
wire init_pre_cntr_c0_combout ;
wire init_pre_cntr_c1_combout ;
wire init_pre_cntr_c2_combout ;
wire init_pre_cntr_c3_combout ;
wire tRC_cntr_lm0_x ;
wire r_6_0_g2 ;
wire tRC_cntr_lm1_x ;
wire tRC_cntr_lm2_x ;
wire tRC_cntr_lm3_x ;
wire wait_200us_cntr_lm0_x ;
wire r_21_0_g2 ;
wire wait_200us_cntr_lm1_x ;
wire wait_200us_cntr_lm2_x ;
wire wait_200us_cntr_lm3_x ;
wire wait_200us_cntr_lm4_x ;
wire wait_200us_cntr_lm5_x ;
wire wait_200us_cntr_lm6_x ;
wire wait_200us_cntr_lm7_x ;
wire wait_200us_cntr_lm8_x ;
wire wait_200us_cntr_lm9_x ;
wire wait_200us_cntr_lm10_x ;
wire wait_200us_cntr_lm11_x ;
wire wait_200us_cntr_lm12_x ;
wire wait_200us_cntr_lm13_x ;
wire wait_200us_cntr_lm14_x ;
wire rfsh_int_cntr_lm0_x ;
wire r_33_0_g2 ;
wire rfsh_int_cntr_lm1_x ;
wire rfsh_int_cntr_lm2_x ;
wire rfsh_int_cntr_lm3_x ;
wire rfsh_int_cntr_lm4_x ;
wire rfsh_int_cntr_lm5_x ;
wire rfsh_int_cntr_lm6_x ;
wire rfsh_int_cntr_lm7_x ;
wire rfsh_int_cntr_lm8_x ;
wire rfsh_int_cntr_lm9_x ;
wire rfsh_int_cntr_lm10_x ;
wire rfsh_int_cntr_lm11_x ;
wire blen_cnt_lm0 ;
wire r_42_0_g2 ;
wire blen_cnt_lm1 ;
wire blen_cnt_lm2 ;
wire blen_cnt_lm3 ;
wire blen_cnt_lm4 ;
wire blen_cnt_lm5 ;
wire blen_cnt_lm6 ;
wire blen_cnt_lm7 ;
wire blen_cnt_lm8 ;
wire N_74_i_0_g0 ;
wire tRCD_tRP_tRSC_cntr_1_0_a2_0_0__g0 ;
wire dram_addr_r_1_0_11__g0 ;
wire dram_addr_r_1_0_10__g0 ;
wire dram_addr_r_1_0_9__g0 ;
wire dram_addr_r_1_0_8__g0 ;
wire dram_addr_r_1_0_7__g0 ;
wire dram_addr_r_1_0_6__g0 ;
wire dram_addr_r_1_0_5__g0 ;
wire dram_addr_r_1_0_4__g0 ;
wire dram_addr_r_1_0_3__g0 ;
wire dram_addr_r_1_0_2__g0 ;
wire dram_addr_r_1_0_1__g0 ;
wire dram_addr_r_1_0_0__g0 ;
wire next_init_state_15_0_0_0__g0 ;
wire next_init_state_0_sqmuxa_4_0_a2_0_g0 ;
wire next_init_state_15_0_0_2__g0 ;
wire next_init_state_15_0_0_0_3__g0_0 ;
wire next_init_state_15_0_0_4__g0 ;
wire next_init_state_0_sqmuxa_3_0_g0 ;
wire next_init_state_15_0_0_6__g0_0 ;
wire next_init_state_15_0_0_7__g0_0 ;
wire next_state_37_2_1_1_g0 ;
wire next_state_37_0_0_0_1__g0 ;
wire N_10_i_0_g0 ;
wire N_46_i_0_g0 ;
wire N_48_i_0_g0 ;
wire N_5_i_0_g0 ;
wire N_6_i_0_g0 ;
wire next_state_2_sqmuxa_0_a2_0_g0 ;
wire next_state_37_0_0_8__g0 ;
wire N_44_i_0_g0 ;
wire next_state_1_sqmuxa_7_0_a2_0_g0 ;
wire next_state_37_0_11__g0_0 ;
wire next_state_2_sqmuxa_1 ;
wire next_state_37_0_13__g0 ;
wire next_state_1_sqmuxa_0_g0 ;
wire next_state_37_0_1_0_g0 ;
wire data_valid_r_0_0_g2 ;
wire dram_bank_r_0_0_0__g2_i ;
wire un1_next_state_1_1_i_a2 ;
wire init_done ;
wire init_done_0_0_g0 ;
wire cyc_i_internal ;
wire cyc_i_internal_0_0_g0 ;
wire stb_err_r ;
wire stb_err_r_0_sqmuxa_i ;
wire stb_err_r_0_0_g0_i_o4 ;
wire we_i_r ;
wire do_refresh ;
wire do_refresh_0_0_g0 ;
wire oor_err_r ;
wire oor_err_r_1_i ;
wire un109_current_state_i_a2 ;
wire dram_udqm_i ;
wire dram_ldqm_2_f0_i ;
wire dram_udqm_0_0_g0_i_o4 ;
wire oor_r ;
wire oor_r_0_0_I0_i_0_337_a2 ;
wire oor_r_0_0_g0_i_o4_i ;
wire data_valid_r_0_0_g0_i_o4_i ;
wire rx_data_r_0_0_g0 ;
wire stall_r_0_0_g0 ;
wire dram_cas_n_r_i ;
wire un96_current_state_i_0_g0 ;
wire dram_we_n_r_i ;
wire un30_current_init_state_i_a2_0_g0 ;
wire dram_ras_n_r_i ;
wire un21_current_init_state_i_0_g0 ;
wire N_64_i ;
wire init_pre_cntr_c0_cout ;
wire init_pre_cntr_c1_cout ;
wire init_pre_cntr_c2_cout ;
wire tRC_cntr_c0_combout ;
wire tRC_cntr_c0_cout ;
wire tRC_cntr_c1_combout ;
wire tRC_cntr_c1_cout ;
wire tRC_cntr_c2_combout ;
wire tRC_cntr_c2_cout ;
wire tRC_cntr_c3_combout ;
wire wait_200us_cntr_c0_combout ;
wire wait_200us_cntr_c0_cout ;
wire wait_200us_cntr_c1_combout ;
wire wait_200us_cntr_c1_cout ;
wire wait_200us_cntr_c2_combout ;
wire wait_200us_cntr_c2_cout ;
wire wait_200us_cntr_c3_combout ;
wire wait_200us_cntr_c3_cout ;
wire wait_200us_cntr_c4_combout ;
wire wait_200us_cntr_c4_cout ;
wire wait_200us_cntr_c5_combout ;
wire wait_200us_cntr_c5_cout ;
wire wait_200us_cntr_c6_combout ;
wire wait_200us_cntr_c6_cout ;
wire wait_200us_cntr_c7_combout ;
wire wait_200us_cntr_c7_cout ;
wire wait_200us_cntr_c8_combout ;
wire wait_200us_cntr_c8_cout ;
wire wait_200us_cntr_c9_combout ;
wire wait_200us_cntr_c9_cout ;
wire wait_200us_cntr_c10_combout ;
wire wait_200us_cntr_c10_cout ;
wire wait_200us_cntr_c11_combout ;
wire wait_200us_cntr_c11_cout ;
wire wait_200us_cntr_c12_combout ;
wire wait_200us_cntr_c12_cout ;
wire wait_200us_cntr_c13_combout ;
wire wait_200us_cntr_c13_cout ;
wire wait_200us_cntr_c14_combout ;
wire rfsh_int_cntr_c0_combout ;
wire rfsh_int_cntr_c0_cout ;
wire rfsh_int_cntr_c1_combout ;
wire rfsh_int_cntr_c1_cout ;
wire rfsh_int_cntr_c2_combout ;
wire rfsh_int_cntr_c2_cout ;
wire rfsh_int_cntr_c3_combout ;
wire rfsh_int_cntr_c3_cout ;
wire rfsh_int_cntr_c4_combout ;
wire rfsh_int_cntr_c4_cout ;
wire rfsh_int_cntr_c5_combout ;
wire rfsh_int_cntr_c5_cout ;
wire rfsh_int_cntr_c6_combout ;
wire rfsh_int_cntr_c6_cout ;
wire rfsh_int_cntr_c7_combout ;
wire rfsh_int_cntr_c7_cout ;
wire rfsh_int_cntr_c8_combout ;
wire rfsh_int_cntr_c8_cout ;
wire rfsh_int_cntr_c9_combout ;
wire rfsh_int_cntr_c9_cout ;
wire rfsh_int_cntr_c10_combout ;
wire rfsh_int_cntr_c10_cout ;
wire rfsh_int_cntr_c11_combout ;
wire blen_cnt_c0_combout ;
wire blen_cnt_c0_cout ;
wire blen_cnt_c1_combout ;
wire blen_cnt_c1_cout ;
wire blen_cnt_c2_combout ;
wire blen_cnt_c2_cout ;
wire blen_cnt_c3_combout ;
wire blen_cnt_c3_cout ;
wire blen_cnt_c4_combout ;
wire blen_cnt_c4_cout ;
wire blen_cnt_c5_combout ;
wire blen_cnt_c5_cout ;
wire blen_cnt_c6_combout ;
wire blen_cnt_c6_cout ;
wire blen_cnt_c7_combout ;
wire blen_cnt_c7_cout ;
wire blen_cnt_c8_combout ;
wire lt_0 ;
wire lt_1 ;
wire lt_2 ;
wire lt_3 ;
wire lt_4 ;
wire lt_5 ;
wire lt_6 ;
wire lt7 ;
wire N_8 ;
wire G_4_i ;
wire un21_current_init_state_3 ;
wire un84_current_state_i_a2 ;
wire un1_next_state_8_0_a2 ;
wire next_state_37_0_1_a2_0 ;
wire next_state_1_sqmuxa_11_i_o2 ;
wire next_state_37_2_1_1_g0_0 ;
wire tRC_cntrlde_i_a2_0_0 ;
wire next_init_state6_11_1 ;
wire rfsh_int_cntrlde_i_a2_0_0 ;
wire un1_blen_cnt_1_sqmuxa_2sel_0_s1_0_a2_0_0 ;
wire next_state_37_0_1_6_a2 ;
wire un42_current_state ;
wire un21_current_init_state_4_i_a2 ;
wire stb_err_r_0_sqmuxa_1_0_a2 ;
wire cmd_r_i_s ;
wire un24_trc_cntr ;
wire next_state_37_0_1_i_a2_0_3 ;
wire next_init_state6_10_3 ;
wire next_init_state6_10_4 ;
wire rfsh_int_cntrlde_i_a2_0_6 ;
wire rfsh_int_cntrlde_i_a2_0_7 ;
wire blen_cnt62lt8_3 ;
wire blen_cnt62lt8_4 ;
wire r_21_0_g2_6 ;
wire r_21_0_g2_7 ;
wire r_21_0_g2_8 ;
wire r_21_0_g2_9 ;
wire G_4_i_a2_0 ;
wire un22_trc_cntr_0_a2 ;
wire next_state_37_0_1_i_a2_0 ;
wire next_init_state6_11 ;
wire next_init_state6_10_5 ;
wire next_state_37_0_1_0_g0_0 ;
wire dram_addr_r_1_0_0__g0_a ;
wire dram_addr_r_1_0_2__g0_a ;
wire dram_addr_r_1_0_3__g0_a ;
wire dram_addr_r_1_0_4__g0_a ;
wire dram_addr_r_1_0_6__g0_a ;
wire dram_addr_r_1_0_7__g0_a ;
wire dram_addr_r_1_0_5__g0_a ;
wire dram_addr_r_1_0_1__g0_a ;
wire next_state_37_0_1_i_a2_1 ;
wire blen_cnt62lt8 ;
wire rfsh_int_cntrlde_i_a2_0 ;
wire next_init_state_15_0_0_0_3__g0_0_a3 ;
wire un1_current_state_6 ;
wire next_init_state6 ;
wire next_state_1_sqmuxa_10_i_a2 ;
wire next_state_37_0_1_0_g0_2 ;
wire un1_blen_cnt_1_sqmuxa_1 ;
wire un55_current_state ;
wire N_10_i_0_g0_a ;
wire next_state_37_0_0_0_1__g0_1 ;
wire VCC ;
wire GND ;
wire sync_rst_out_i ;
wire dat_1st_bool_i_i ;
wire wr_gnt_i_i_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cycloneii_lcell_ff new_blen_n_8_ (
	.regout(new_blen_n[8]),
	.datain(un6_new_blen_nd[8]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_state_37_0_11__g1)
);
  cycloneii_lcell_ff new_blen_n_7_ (
	.regout(new_blen_n[7]),
	.datain(un6_new_blen_nd[7]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_state_37_0_11__g1)
);
  cycloneii_lcell_ff new_blen_n_6_ (
	.regout(new_blen_n[6]),
	.datain(un6_new_blen_nd[6]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_state_37_0_11__g1)
);
  cycloneii_lcell_ff new_blen_n_5_ (
	.regout(new_blen_n[5]),
	.datain(un6_new_blen_nd[5]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_state_37_0_11__g1)
);
  cycloneii_lcell_ff new_blen_n_4_ (
	.regout(new_blen_n[4]),
	.datain(un6_new_blen_nd[4]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_state_37_0_11__g1)
);
  cycloneii_lcell_ff new_blen_n_3_ (
	.regout(new_blen_n[3]),
	.datain(un6_new_blen_nd[3]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_state_37_0_11__g1)
);
  cycloneii_lcell_ff new_blen_n_2_ (
	.regout(new_blen_n[2]),
	.datain(un6_new_blen_nd[2]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_state_37_0_11__g1)
);
  cycloneii_lcell_ff new_blen_n_1_ (
	.regout(new_blen_n[1]),
	.datain(un6_new_blen_nd[1]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_state_37_0_11__g1)
);
  cycloneii_lcell_ff new_blen_n_0_ (
	.regout(new_blen_n[0]),
	.datain(address_r[0]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_state_37_0_11__g1)
);
// @41:296
  cycloneii_lcell_ff init_pre_cntr_0_ (
	.regout(init_pre_cntr[0]),
	.datain(init_pre_cntr_c0_combout),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_init_state[3])
);
// @41:296
  cycloneii_lcell_ff init_pre_cntr_1_ (
	.regout(init_pre_cntr[1]),
	.datain(init_pre_cntr_c1_combout),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_init_state[3])
);
// @41:296
  cycloneii_lcell_ff init_pre_cntr_2_ (
	.regout(init_pre_cntr[2]),
	.datain(init_pre_cntr_c2_combout),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_init_state[3])
);
// @41:296
  cycloneii_lcell_ff init_pre_cntr_3_ (
	.regout(init_pre_cntr[3]),
	.datain(init_pre_cntr_c3_combout),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_init_state[3])
);
// @41:224
  cycloneii_lcell_ff tRC_cntr_0_ (
	.regout(tRC_cntr[0]),
	.datain(tRC_cntr_lm0_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_6_0_g2)
);
// @41:224
  cycloneii_lcell_ff tRC_cntr_1_ (
	.regout(tRC_cntr[1]),
	.datain(tRC_cntr_lm1_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_6_0_g2)
);
// @41:224
  cycloneii_lcell_ff tRC_cntr_2_ (
	.regout(tRC_cntr[2]),
	.datain(tRC_cntr_lm2_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_6_0_g2)
);
// @41:224
  cycloneii_lcell_ff tRC_cntr_3_ (
	.regout(tRC_cntr[3]),
	.datain(tRC_cntr_lm3_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_6_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_0_ (
	.regout(wait_200us_cntr[0]),
	.datain(wait_200us_cntr_lm0_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_1_ (
	.regout(wait_200us_cntr[1]),
	.datain(wait_200us_cntr_lm1_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_2_ (
	.regout(wait_200us_cntr[2]),
	.datain(wait_200us_cntr_lm2_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_3_ (
	.regout(wait_200us_cntr[3]),
	.datain(wait_200us_cntr_lm3_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_4_ (
	.regout(wait_200us_cntr[4]),
	.datain(wait_200us_cntr_lm4_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_5_ (
	.regout(wait_200us_cntr[5]),
	.datain(wait_200us_cntr_lm5_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_6_ (
	.regout(wait_200us_cntr[6]),
	.datain(wait_200us_cntr_lm6_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_7_ (
	.regout(wait_200us_cntr[7]),
	.datain(wait_200us_cntr_lm7_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_8_ (
	.regout(wait_200us_cntr[8]),
	.datain(wait_200us_cntr_lm8_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_9_ (
	.regout(wait_200us_cntr[9]),
	.datain(wait_200us_cntr_lm9_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_10_ (
	.regout(wait_200us_cntr[10]),
	.datain(wait_200us_cntr_lm10_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_11_ (
	.regout(wait_200us_cntr[11]),
	.datain(wait_200us_cntr_lm11_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_12_ (
	.regout(wait_200us_cntr[12]),
	.datain(wait_200us_cntr_lm12_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_13_ (
	.regout(wait_200us_cntr[13]),
	.datain(wait_200us_cntr_lm13_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff wait_200us_cntr_14_ (
	.regout(wait_200us_cntr[14]),
	.datain(wait_200us_cntr_lm14_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_21_0_g2)
);
// @41:224
  cycloneii_lcell_ff rfsh_int_cntr_0_ (
	.regout(rfsh_int_cntr[0]),
	.datain(rfsh_int_cntr_lm0_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_33_0_g2)
);
// @41:224
  cycloneii_lcell_ff rfsh_int_cntr_1_ (
	.regout(rfsh_int_cntr[1]),
	.datain(rfsh_int_cntr_lm1_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_33_0_g2)
);
// @41:224
  cycloneii_lcell_ff rfsh_int_cntr_2_ (
	.regout(rfsh_int_cntr[2]),
	.datain(rfsh_int_cntr_lm2_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_33_0_g2)
);
// @41:224
  cycloneii_lcell_ff rfsh_int_cntr_3_ (
	.regout(rfsh_int_cntr[3]),
	.datain(rfsh_int_cntr_lm3_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_33_0_g2)
);
// @41:224
  cycloneii_lcell_ff rfsh_int_cntr_4_ (
	.regout(rfsh_int_cntr[4]),
	.datain(rfsh_int_cntr_lm4_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_33_0_g2)
);
// @41:224
  cycloneii_lcell_ff rfsh_int_cntr_5_ (
	.regout(rfsh_int_cntr[5]),
	.datain(rfsh_int_cntr_lm5_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_33_0_g2)
);
// @41:224
  cycloneii_lcell_ff rfsh_int_cntr_6_ (
	.regout(rfsh_int_cntr[6]),
	.datain(rfsh_int_cntr_lm6_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_33_0_g2)
);
// @41:224
  cycloneii_lcell_ff rfsh_int_cntr_7_ (
	.regout(rfsh_int_cntr[7]),
	.datain(rfsh_int_cntr_lm7_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_33_0_g2)
);
// @41:224
  cycloneii_lcell_ff rfsh_int_cntr_8_ (
	.regout(rfsh_int_cntr[8]),
	.datain(rfsh_int_cntr_lm8_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_33_0_g2)
);
// @41:224
  cycloneii_lcell_ff rfsh_int_cntr_9_ (
	.regout(rfsh_int_cntr[9]),
	.datain(rfsh_int_cntr_lm9_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_33_0_g2)
);
// @41:224
  cycloneii_lcell_ff rfsh_int_cntr_10_ (
	.regout(rfsh_int_cntr[10]),
	.datain(rfsh_int_cntr_lm10_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_33_0_g2)
);
// @41:224
  cycloneii_lcell_ff rfsh_int_cntr_11_ (
	.regout(rfsh_int_cntr[11]),
	.datain(rfsh_int_cntr_lm11_x),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_33_0_g2)
);
// @41:359
  cycloneii_lcell_ff blen_cnt_0_ (
	.regout(blen_cnt[0]),
	.datain(blen_cnt_lm0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_42_0_g2)
);
// @41:359
  cycloneii_lcell_ff blen_cnt_1_ (
	.regout(blen_cnt[1]),
	.datain(blen_cnt_lm1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_42_0_g2)
);
// @41:359
  cycloneii_lcell_ff blen_cnt_2_ (
	.regout(blen_cnt[2]),
	.datain(blen_cnt_lm2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_42_0_g2)
);
// @41:359
  cycloneii_lcell_ff blen_cnt_3_ (
	.regout(blen_cnt[3]),
	.datain(blen_cnt_lm3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_42_0_g2)
);
// @41:359
  cycloneii_lcell_ff blen_cnt_4_ (
	.regout(blen_cnt[4]),
	.datain(blen_cnt_lm4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_42_0_g2)
);
// @41:359
  cycloneii_lcell_ff blen_cnt_5_ (
	.regout(blen_cnt[5]),
	.datain(blen_cnt_lm5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_42_0_g2)
);
// @41:359
  cycloneii_lcell_ff blen_cnt_6_ (
	.regout(blen_cnt[6]),
	.datain(blen_cnt_lm6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_42_0_g2)
);
// @41:359
  cycloneii_lcell_ff blen_cnt_7_ (
	.regout(blen_cnt[7]),
	.datain(blen_cnt_lm7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_42_0_g2)
);
// @41:359
  cycloneii_lcell_ff blen_cnt_8_ (
	.regout(blen_cnt[8]),
	.datain(blen_cnt_lm8),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(r_42_0_g2)
);
// @41:224
  cycloneii_lcell_ff tRCD_tRP_tRSC_cntr_1_ (
	.regout(tRCD_tRP_tRSC_cntr[1]),
	.datain(N_74_i_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:224
  cycloneii_lcell_ff tRCD_tRP_tRSC_cntr_0_ (
	.regout(tRCD_tRP_tRSC_cntr[0]),
	.datain(tRCD_tRP_tRSC_cntr_1_0_a2_0_0__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:613
  cycloneii_lcell_ff dram_addr_r_11_ (
	.regout(dram_addr_r_11),
	.datain(dram_addr_r_1_0_11__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:613
  cycloneii_lcell_ff dram_addr_r_10_ (
	.regout(dram_addr_r_10),
	.datain(dram_addr_r_1_0_10__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:613
  cycloneii_lcell_ff dram_addr_r_9_ (
	.regout(dram_addr_r_9),
	.datain(dram_addr_r_1_0_9__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:613
  cycloneii_lcell_ff dram_addr_r_8_ (
	.regout(dram_addr_r_8),
	.datain(dram_addr_r_1_0_8__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:613
  cycloneii_lcell_ff dram_addr_r_7_ (
	.regout(dram_addr_r_7),
	.datain(dram_addr_r_1_0_7__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:613
  cycloneii_lcell_ff dram_addr_r_6_ (
	.regout(dram_addr_r_6),
	.datain(dram_addr_r_1_0_6__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:613
  cycloneii_lcell_ff dram_addr_r_5_ (
	.regout(dram_addr_r_5),
	.datain(dram_addr_r_1_0_5__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:613
  cycloneii_lcell_ff dram_addr_r_4_ (
	.regout(dram_addr_r_4),
	.datain(dram_addr_r_1_0_4__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:613
  cycloneii_lcell_ff dram_addr_r_3_ (
	.regout(dram_addr_r_3),
	.datain(dram_addr_r_1_0_3__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:613
  cycloneii_lcell_ff dram_addr_r_2_ (
	.regout(dram_addr_r_2),
	.datain(dram_addr_r_1_0_2__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:613
  cycloneii_lcell_ff dram_addr_r_1_ (
	.regout(dram_addr_r_1),
	.datain(dram_addr_r_1_0_1__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:613
  cycloneii_lcell_ff dram_addr_r_0_ (
	.regout(dram_addr_r_0),
	.datain(dram_addr_r_1_0_0__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:296
  cycloneii_lcell_ff next_init_state_0_ (
	.regout(next_init_state[0]),
	.datain(next_init_state_15_0_0_0__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:296
  cycloneii_lcell_ff next_init_state_1_ (
	.regout(next_init_state[1]),
	.datain(next_init_state_0_sqmuxa_4_0_a2_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:296
  cycloneii_lcell_ff next_init_state_2_ (
	.regout(next_init_state[2]),
	.datain(next_init_state_15_0_0_2__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:296
  cycloneii_lcell_ff next_init_state_3_ (
	.regout(next_init_state[3]),
	.datain(next_init_state_15_0_0_0_3__g0_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:296
  cycloneii_lcell_ff next_init_state_4_ (
	.regout(next_init_state[4]),
	.datain(next_init_state_15_0_0_4__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:296
  cycloneii_lcell_ff next_init_state_5_ (
	.regout(next_init_state[5]),
	.datain(next_init_state_0_sqmuxa_3_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:296
  cycloneii_lcell_ff next_init_state_6_ (
	.regout(next_init_state[6]),
	.datain(next_init_state_15_0_0_6__g0_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:296
  cycloneii_lcell_ff next_init_state_i_0_7_ (
	.regout(next_init_state_i_0[7]),
	.datain(next_init_state_15_0_0_7__g0_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_0_ (
	.regout(next_state[0]),
	.datain(next_state_37_2_1_1_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_1_ (
	.regout(next_state[1]),
	.datain(next_state_37_0_0_0_1__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_2_ (
	.regout(next_state[2]),
	.datain(N_10_i_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_3_ (
	.regout(next_state[3]),
	.datain(N_46_i_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_4_ (
	.regout(next_state[4]),
	.datain(N_48_i_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_5_ (
	.regout(next_state[5]),
	.datain(N_5_i_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_6_ (
	.regout(next_state[6]),
	.datain(N_6_i_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_7_ (
	.regout(next_state[7]),
	.datain(next_state_2_sqmuxa_0_a2_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_8_ (
	.regout(next_state[8]),
	.datain(next_state_37_0_0_8__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_9_ (
	.regout(next_state[9]),
	.datain(N_44_i_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_10_ (
	.regout(next_state[10]),
	.datain(next_state_1_sqmuxa_7_0_a2_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_11_ (
	.regout(next_state[11]),
	.datain(next_state_37_0_11__g0_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_12_ (
	.regout(next_state[12]),
	.datain(next_state_2_sqmuxa_1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_13_ (
	.regout(next_state[13]),
	.datain(next_state_37_0_13__g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_14_ (
	.regout(next_state[14]),
	.datain(next_state_1_sqmuxa_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff next_state_i_0_15_ (
	.regout(next_state_i_0[15]),
	.datain(next_state_37_0_1_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_15_ (
	.regout(dat_o_r_15),
	.datain(dram_dq_c_15),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_14_ (
	.regout(dat_o_r_14),
	.datain(dram_dq_c_14),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_13_ (
	.regout(dat_o_r_13),
	.datain(dram_dq_c_13),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_12_ (
	.regout(dat_o_r_12),
	.datain(dram_dq_c_12),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_11_ (
	.regout(dat_o_r_11),
	.datain(dram_dq_c_11),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_10_ (
	.regout(dat_o_r_10),
	.datain(dram_dq_c_10),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_9_ (
	.regout(dat_o_r_9),
	.datain(dram_dq_c_9),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_8_ (
	.regout(dat_o_r_8),
	.datain(dram_dq_c_8),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_7_ (
	.regout(dat_o_r_7),
	.datain(dram_dq_c_7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_6_ (
	.regout(dat_o_r_6),
	.datain(dram_dq_c_6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_5_ (
	.regout(dat_o_r_5),
	.datain(dram_dq_c_5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_4_ (
	.regout(dat_o_r_4),
	.datain(dram_dq_c_4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_3_ (
	.regout(dat_o_r_3),
	.datain(dram_dq_c_3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_2_ (
	.regout(dat_o_r_2),
	.datain(dram_dq_c_2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_1_ (
	.regout(dat_o_r_1),
	.datain(dram_dq_c_1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:567
  cycloneii_lcell_ff dat_o_r_0_ (
	.regout(dat_o_r_0),
	.datain(dram_dq_c_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g2)
);
// @41:613
  cycloneii_lcell_ff dram_bank_r_1_ (
	.regout(dram_bank_r_1),
	.datain(address_r[21]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(dram_bank_r_0_0_0__g2_i)
);
// @41:613
  cycloneii_lcell_ff dram_bank_r_0_ (
	.regout(dram_bank_r_0),
	.datain(address_r[20]),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(dram_bank_r_0_0_0__g2_i)
);
// @41:359
  cycloneii_lcell_ff address_r_21_ (
	.regout(address_r[21]),
	.datain(cur_rd_addr_21),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_21),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_20_ (
	.regout(address_r[20]),
	.datain(cur_rd_addr_20),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_20),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_19_ (
	.regout(address_r[19]),
	.datain(cur_rd_addr_19),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_19),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_18_ (
	.regout(address_r[18]),
	.datain(cur_rd_addr_18),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_18),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_17_ (
	.regout(address_r[17]),
	.datain(cur_rd_addr_17),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_17),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_16_ (
	.regout(address_r[16]),
	.datain(cur_rd_addr_16),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_16),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_15_ (
	.regout(address_r[15]),
	.datain(cur_rd_addr_15),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_15),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_14_ (
	.regout(address_r[14]),
	.datain(cur_rd_addr_14),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_14),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_13_ (
	.regout(address_r[13]),
	.datain(cur_rd_addr_13),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_13),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_12_ (
	.regout(address_r[12]),
	.datain(cur_rd_addr_12),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_12),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_11_ (
	.regout(address_r[11]),
	.datain(cur_rd_addr_11),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_11),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_10_ (
	.regout(address_r[10]),
	.datain(cur_rd_addr_10),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_10),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_9_ (
	.regout(address_r[9]),
	.datain(cur_rd_addr_9),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_9),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_8_ (
	.regout(address_r[8]),
	.datain(cur_rd_addr_8),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_8),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_7_ (
	.regout(address_r[7]),
	.datain(cur_rd_addr_7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_7),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_6_ (
	.regout(address_r[6]),
	.datain(cur_rd_addr_6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_6),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_5_ (
	.regout(address_r[5]),
	.datain(cur_rd_addr_5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_5),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_4_ (
	.regout(address_r[4]),
	.datain(cur_rd_addr_4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_4),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_3_ (
	.regout(address_r[3]),
	.datain(cur_rd_addr_3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_3),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_2_ (
	.regout(address_r[2]),
	.datain(cur_rd_addr_2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_2),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_1_ (
	.regout(address_r[1]),
	.datain(cur_rd_addr_1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_1),
	.ena(next_state_2_sqmuxa_1)
);
// @41:359
  cycloneii_lcell_ff address_r_0_ (
	.regout(address_r[0]),
	.datain(cur_rd_addr_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(wr_gnt_i_i_i),
	.sdata(cur_wr_addr_0),
	.ena(next_state_2_sqmuxa_1)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_15_ (
	.regout(dram_dq_r_15),
	.datain(ram_data_out_swap_7),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_15),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_14_ (
	.regout(dram_dq_r_14),
	.datain(ram_data_out_swap_6),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_14),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_13_ (
	.regout(dram_dq_r_13),
	.datain(ram_data_out_swap_5),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_13),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_12_ (
	.regout(dram_dq_r_12),
	.datain(ram_data_out_swap_4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_12),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_11_ (
	.regout(dram_dq_r_11),
	.datain(ram_data_out_swap_3),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_11),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_10_ (
	.regout(dram_dq_r_10),
	.datain(ram_data_out_swap_2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_10),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_9_ (
	.regout(dram_dq_r_9),
	.datain(ram_data_out_swap_1),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_9),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_8_ (
	.regout(dram_dq_r_8),
	.datain(ram_data_out_swap_0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_8),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_7_ (
	.regout(dram_dq_r_7),
	.datain(ram_data_out_swap_15),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_7),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_6_ (
	.regout(dram_dq_r_6),
	.datain(ram_data_out_swap_14),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_6),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_5_ (
	.regout(dram_dq_r_5),
	.datain(ram_data_out_swap_13),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_5),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_4_ (
	.regout(dram_dq_r_4),
	.datain(ram_data_out_swap_12),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_4),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_3_ (
	.regout(dram_dq_r_3),
	.datain(ram_data_out_swap_11),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_3),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_2_ (
	.regout(dram_dq_r_2),
	.datain(ram_data_out_swap_10),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_2),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_1_ (
	.regout(dram_dq_r_1),
	.datain(ram_data_out_swap_9),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_1),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:567
  cycloneii_lcell_ff dram_dq_r_0_ (
	.regout(dram_dq_r_0),
	.datain(ram_data_out_swap_8),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(dat_1st_bool_i_i),
	.sdata(ram_1st_data_0),
	.ena(un1_next_state_1_1_i_a2)
);
// @41:296
  cycloneii_lcell_ff init_done_Z (
	.regout(init_done),
	.datain(init_done_0_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:551
  cycloneii_lcell_ff cyc_i_internal_Z (
	.regout(cyc_i_internal),
	.datain(cyc_i_internal_0_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:359
  cycloneii_lcell_ff stb_err_r_Z (
	.regout(stb_err_r),
	.datain(stb_err_r_0_sqmuxa_i),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(stb_err_r_0_0_g0_i_o4)
);
// @41:359
  cycloneii_lcell_ff we_i_r_Z (
	.regout(we_i_r),
	.datain(wr_gnt_i_i_RNIVHO4),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(next_state_2_sqmuxa_1)
);
// @41:224
  cycloneii_lcell_ff do_refresh_Z (
	.regout(do_refresh),
	.datain(do_refresh_0_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:718
  cycloneii_lcell_ff oor_err_r_Z (
	.regout(oor_err_r),
	.datain(oor_err_r_1_i),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un109_current_state_i_a2)
);
// @41:642
  cycloneii_lcell_ff dram_udqm_i_Z (
	.regout(dram_udqm_i),
	.datain(dram_ldqm_2_f0_i),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(dram_udqm_0_0_g0_i_o4)
);
// @41:359
  cycloneii_lcell_ff oor_r_Z (
	.regout(oor_r),
	.datain(oor_r_0_0_I0_i_0_337_a2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(oor_r_0_0_g0_i_o4_i)
);
// @41:567
  cycloneii_lcell_ff data_valid_r_Z (
	.regout(data_valid_r),
	.datain(data_valid_r_0_0_g2),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(data_valid_r_0_0_g0_i_o4_i)
);
// @41:567
  cycloneii_lcell_ff rx_data_r_Z (
	.regout(rx_data_r),
	.datain(rx_data_r_0_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:567
  cycloneii_lcell_ff stall_r_i_Z (
	.regout(stall_r_i),
	.datain(stall_r_0_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:642
  cycloneii_lcell_ff dram_cas_n_r_i_Z (
	.regout(dram_cas_n_r_i),
	.datain(un96_current_state_i_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:642
  cycloneii_lcell_ff dram_we_n_r_i_Z (
	.regout(dram_we_n_r_i),
	.datain(un30_current_init_state_i_a2_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:642
  cycloneii_lcell_ff dram_ras_n_r_i_Z (
	.regout(dram_ras_n_r_i),
	.datain(un21_current_init_state_i_0_g0),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @41:567
  cycloneii_lcell_ff oe_r_Z (
	.regout(oe_r),
	.datain(N_64_i),
	.clk(clk_133_c),
	.aclr(sync_rst_out_i),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
  assign  dram_cas_n_r_i_RNIK147 = ~ dram_cas_n_r_i;
  assign  dram_udqm_i_RNI2155 = ~ dram_udqm_i;
  assign  dram_ras_n_r_i_RNI3247 = ~ dram_ras_n_r_i;
  assign  dram_we_n_r_i_RNIV696 = ~ dram_we_n_r_i;
// @41:296
  cycloneii_lcell_comb init_pre_cntr_c0 (
	.combout(init_pre_cntr_c0_combout),
	.cout(init_pre_cntr_c0_cout),
	.dataa(init_pre_cntr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam init_pre_cntr_c0.lut_mask=16'h6688;
defparam init_pre_cntr_c0.sum_lutc_input="cin";
// @41:296
  cycloneii_lcell_comb init_pre_cntr_c1 (
	.combout(init_pre_cntr_c1_combout),
	.cout(init_pre_cntr_c1_cout),
	.dataa(init_pre_cntr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(init_pre_cntr_c0_cout)
);
defparam init_pre_cntr_c1.lut_mask=16'h5aa0;
defparam init_pre_cntr_c1.sum_lutc_input="cin";
// @41:296
  cycloneii_lcell_comb init_pre_cntr_c2 (
	.combout(init_pre_cntr_c2_combout),
	.cout(init_pre_cntr_c2_cout),
	.dataa(init_pre_cntr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(init_pre_cntr_c1_cout)
);
defparam init_pre_cntr_c2.lut_mask=16'h5aa0;
defparam init_pre_cntr_c2.sum_lutc_input="cin";
// @41:296
  cycloneii_lcell_comb init_pre_cntr_c3 (
	.combout(init_pre_cntr_c3_combout),
	.dataa(init_pre_cntr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(init_pre_cntr_c2_cout)
);
defparam init_pre_cntr_c3.lut_mask=16'h5a5a;
defparam init_pre_cntr_c3.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb tRC_cntr_c0 (
	.combout(tRC_cntr_c0_combout),
	.cout(tRC_cntr_c0_cout),
	.dataa(tRC_cntr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam tRC_cntr_c0.lut_mask=16'h55aa;
defparam tRC_cntr_c0.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb tRC_cntr_c1 (
	.combout(tRC_cntr_c1_combout),
	.cout(tRC_cntr_c1_cout),
	.dataa(tRC_cntr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(tRC_cntr_c0_cout)
);
defparam tRC_cntr_c1.lut_mask=16'ha5fa;
defparam tRC_cntr_c1.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb tRC_cntr_c2 (
	.combout(tRC_cntr_c2_combout),
	.cout(tRC_cntr_c2_cout),
	.dataa(tRC_cntr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(tRC_cntr_c1_cout)
);
defparam tRC_cntr_c2.lut_mask=16'ha5fa;
defparam tRC_cntr_c2.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb tRC_cntr_c3 (
	.combout(tRC_cntr_c3_combout),
	.dataa(tRC_cntr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(tRC_cntr_c2_cout)
);
defparam tRC_cntr_c3.lut_mask=16'ha5a5;
defparam tRC_cntr_c3.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c0 (
	.combout(wait_200us_cntr_c0_combout),
	.cout(wait_200us_cntr_c0_cout),
	.dataa(wait_200us_cntr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_c0.lut_mask=16'h55aa;
defparam wait_200us_cntr_c0.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c1 (
	.combout(wait_200us_cntr_c1_combout),
	.cout(wait_200us_cntr_c1_cout),
	.dataa(wait_200us_cntr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c0_cout)
);
defparam wait_200us_cntr_c1.lut_mask=16'ha5fa;
defparam wait_200us_cntr_c1.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c2 (
	.combout(wait_200us_cntr_c2_combout),
	.cout(wait_200us_cntr_c2_cout),
	.dataa(wait_200us_cntr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c1_cout)
);
defparam wait_200us_cntr_c2.lut_mask=16'ha5fa;
defparam wait_200us_cntr_c2.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c3 (
	.combout(wait_200us_cntr_c3_combout),
	.cout(wait_200us_cntr_c3_cout),
	.dataa(wait_200us_cntr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c2_cout)
);
defparam wait_200us_cntr_c3.lut_mask=16'ha5fa;
defparam wait_200us_cntr_c3.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c4 (
	.combout(wait_200us_cntr_c4_combout),
	.cout(wait_200us_cntr_c4_cout),
	.dataa(wait_200us_cntr[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c3_cout)
);
defparam wait_200us_cntr_c4.lut_mask=16'ha5fa;
defparam wait_200us_cntr_c4.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c5 (
	.combout(wait_200us_cntr_c5_combout),
	.cout(wait_200us_cntr_c5_cout),
	.dataa(wait_200us_cntr[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c4_cout)
);
defparam wait_200us_cntr_c5.lut_mask=16'ha5fa;
defparam wait_200us_cntr_c5.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c6 (
	.combout(wait_200us_cntr_c6_combout),
	.cout(wait_200us_cntr_c6_cout),
	.dataa(wait_200us_cntr[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c5_cout)
);
defparam wait_200us_cntr_c6.lut_mask=16'ha5fa;
defparam wait_200us_cntr_c6.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c7 (
	.combout(wait_200us_cntr_c7_combout),
	.cout(wait_200us_cntr_c7_cout),
	.dataa(wait_200us_cntr[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c6_cout)
);
defparam wait_200us_cntr_c7.lut_mask=16'ha5fa;
defparam wait_200us_cntr_c7.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c8 (
	.combout(wait_200us_cntr_c8_combout),
	.cout(wait_200us_cntr_c8_cout),
	.dataa(wait_200us_cntr[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c7_cout)
);
defparam wait_200us_cntr_c8.lut_mask=16'ha5fa;
defparam wait_200us_cntr_c8.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c9 (
	.combout(wait_200us_cntr_c9_combout),
	.cout(wait_200us_cntr_c9_cout),
	.dataa(wait_200us_cntr[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c8_cout)
);
defparam wait_200us_cntr_c9.lut_mask=16'ha5fa;
defparam wait_200us_cntr_c9.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c10 (
	.combout(wait_200us_cntr_c10_combout),
	.cout(wait_200us_cntr_c10_cout),
	.dataa(wait_200us_cntr[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c9_cout)
);
defparam wait_200us_cntr_c10.lut_mask=16'ha5fa;
defparam wait_200us_cntr_c10.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c11 (
	.combout(wait_200us_cntr_c11_combout),
	.cout(wait_200us_cntr_c11_cout),
	.dataa(wait_200us_cntr[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c10_cout)
);
defparam wait_200us_cntr_c11.lut_mask=16'ha5fa;
defparam wait_200us_cntr_c11.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c12 (
	.combout(wait_200us_cntr_c12_combout),
	.cout(wait_200us_cntr_c12_cout),
	.dataa(wait_200us_cntr[12]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c11_cout)
);
defparam wait_200us_cntr_c12.lut_mask=16'ha5fa;
defparam wait_200us_cntr_c12.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c13 (
	.combout(wait_200us_cntr_c13_combout),
	.cout(wait_200us_cntr_c13_cout),
	.dataa(wait_200us_cntr[13]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c12_cout)
);
defparam wait_200us_cntr_c13.lut_mask=16'ha5fa;
defparam wait_200us_cntr_c13.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb wait_200us_cntr_c14 (
	.combout(wait_200us_cntr_c14_combout),
	.dataa(wait_200us_cntr[14]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(wait_200us_cntr_c13_cout)
);
defparam wait_200us_cntr_c14.lut_mask=16'ha5a5;
defparam wait_200us_cntr_c14.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb rfsh_int_cntr_c0 (
	.combout(rfsh_int_cntr_c0_combout),
	.cout(rfsh_int_cntr_c0_cout),
	.dataa(rfsh_int_cntr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_c0.lut_mask=16'h55aa;
defparam rfsh_int_cntr_c0.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb rfsh_int_cntr_c1 (
	.combout(rfsh_int_cntr_c1_combout),
	.cout(rfsh_int_cntr_c1_cout),
	.dataa(rfsh_int_cntr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rfsh_int_cntr_c0_cout)
);
defparam rfsh_int_cntr_c1.lut_mask=16'ha5fa;
defparam rfsh_int_cntr_c1.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb rfsh_int_cntr_c2 (
	.combout(rfsh_int_cntr_c2_combout),
	.cout(rfsh_int_cntr_c2_cout),
	.dataa(rfsh_int_cntr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rfsh_int_cntr_c1_cout)
);
defparam rfsh_int_cntr_c2.lut_mask=16'ha5fa;
defparam rfsh_int_cntr_c2.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb rfsh_int_cntr_c3 (
	.combout(rfsh_int_cntr_c3_combout),
	.cout(rfsh_int_cntr_c3_cout),
	.dataa(rfsh_int_cntr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rfsh_int_cntr_c2_cout)
);
defparam rfsh_int_cntr_c3.lut_mask=16'ha5fa;
defparam rfsh_int_cntr_c3.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb rfsh_int_cntr_c4 (
	.combout(rfsh_int_cntr_c4_combout),
	.cout(rfsh_int_cntr_c4_cout),
	.dataa(rfsh_int_cntr[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rfsh_int_cntr_c3_cout)
);
defparam rfsh_int_cntr_c4.lut_mask=16'ha5fa;
defparam rfsh_int_cntr_c4.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb rfsh_int_cntr_c5 (
	.combout(rfsh_int_cntr_c5_combout),
	.cout(rfsh_int_cntr_c5_cout),
	.dataa(rfsh_int_cntr[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rfsh_int_cntr_c4_cout)
);
defparam rfsh_int_cntr_c5.lut_mask=16'ha5fa;
defparam rfsh_int_cntr_c5.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb rfsh_int_cntr_c6 (
	.combout(rfsh_int_cntr_c6_combout),
	.cout(rfsh_int_cntr_c6_cout),
	.dataa(rfsh_int_cntr[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rfsh_int_cntr_c5_cout)
);
defparam rfsh_int_cntr_c6.lut_mask=16'ha5fa;
defparam rfsh_int_cntr_c6.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb rfsh_int_cntr_c7 (
	.combout(rfsh_int_cntr_c7_combout),
	.cout(rfsh_int_cntr_c7_cout),
	.dataa(rfsh_int_cntr[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rfsh_int_cntr_c6_cout)
);
defparam rfsh_int_cntr_c7.lut_mask=16'ha5fa;
defparam rfsh_int_cntr_c7.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb rfsh_int_cntr_c8 (
	.combout(rfsh_int_cntr_c8_combout),
	.cout(rfsh_int_cntr_c8_cout),
	.dataa(rfsh_int_cntr[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rfsh_int_cntr_c7_cout)
);
defparam rfsh_int_cntr_c8.lut_mask=16'ha5fa;
defparam rfsh_int_cntr_c8.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb rfsh_int_cntr_c9 (
	.combout(rfsh_int_cntr_c9_combout),
	.cout(rfsh_int_cntr_c9_cout),
	.dataa(rfsh_int_cntr[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rfsh_int_cntr_c8_cout)
);
defparam rfsh_int_cntr_c9.lut_mask=16'ha5fa;
defparam rfsh_int_cntr_c9.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb rfsh_int_cntr_c10 (
	.combout(rfsh_int_cntr_c10_combout),
	.cout(rfsh_int_cntr_c10_cout),
	.dataa(rfsh_int_cntr[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rfsh_int_cntr_c9_cout)
);
defparam rfsh_int_cntr_c10.lut_mask=16'ha5fa;
defparam rfsh_int_cntr_c10.sum_lutc_input="cin";
// @41:224
  cycloneii_lcell_comb rfsh_int_cntr_c11 (
	.combout(rfsh_int_cntr_c11_combout),
	.dataa(rfsh_int_cntr[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(rfsh_int_cntr_c10_cout)
);
defparam rfsh_int_cntr_c11.lut_mask=16'ha5a5;
defparam rfsh_int_cntr_c11.sum_lutc_input="cin";
// @41:359
  cycloneii_lcell_comb blen_cnt_c0 (
	.combout(blen_cnt_c0_combout),
	.cout(blen_cnt_c0_cout),
	.dataa(blen_cnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam blen_cnt_c0.lut_mask=16'h55aa;
defparam blen_cnt_c0.sum_lutc_input="cin";
// @41:359
  cycloneii_lcell_comb blen_cnt_c1 (
	.combout(blen_cnt_c1_combout),
	.cout(blen_cnt_c1_cout),
	.dataa(blen_cnt[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(blen_cnt_c0_cout)
);
defparam blen_cnt_c1.lut_mask=16'ha5fa;
defparam blen_cnt_c1.sum_lutc_input="cin";
// @41:359
  cycloneii_lcell_comb blen_cnt_c2 (
	.combout(blen_cnt_c2_combout),
	.cout(blen_cnt_c2_cout),
	.dataa(blen_cnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(blen_cnt_c1_cout)
);
defparam blen_cnt_c2.lut_mask=16'ha5fa;
defparam blen_cnt_c2.sum_lutc_input="cin";
// @41:359
  cycloneii_lcell_comb blen_cnt_c3 (
	.combout(blen_cnt_c3_combout),
	.cout(blen_cnt_c3_cout),
	.dataa(blen_cnt[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(blen_cnt_c2_cout)
);
defparam blen_cnt_c3.lut_mask=16'ha5fa;
defparam blen_cnt_c3.sum_lutc_input="cin";
// @41:359
  cycloneii_lcell_comb blen_cnt_c4 (
	.combout(blen_cnt_c4_combout),
	.cout(blen_cnt_c4_cout),
	.dataa(blen_cnt[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(blen_cnt_c3_cout)
);
defparam blen_cnt_c4.lut_mask=16'ha5fa;
defparam blen_cnt_c4.sum_lutc_input="cin";
// @41:359
  cycloneii_lcell_comb blen_cnt_c5 (
	.combout(blen_cnt_c5_combout),
	.cout(blen_cnt_c5_cout),
	.dataa(blen_cnt[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(blen_cnt_c4_cout)
);
defparam blen_cnt_c5.lut_mask=16'ha5fa;
defparam blen_cnt_c5.sum_lutc_input="cin";
// @41:359
  cycloneii_lcell_comb blen_cnt_c6 (
	.combout(blen_cnt_c6_combout),
	.cout(blen_cnt_c6_cout),
	.dataa(blen_cnt[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(blen_cnt_c5_cout)
);
defparam blen_cnt_c6.lut_mask=16'ha5fa;
defparam blen_cnt_c6.sum_lutc_input="cin";
// @41:359
  cycloneii_lcell_comb blen_cnt_c7 (
	.combout(blen_cnt_c7_combout),
	.cout(blen_cnt_c7_cout),
	.dataa(blen_cnt[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(blen_cnt_c6_cout)
);
defparam blen_cnt_c7.lut_mask=16'ha5fa;
defparam blen_cnt_c7.sum_lutc_input="cin";
// @41:359
  cycloneii_lcell_comb blen_cnt_c8 (
	.combout(blen_cnt_c8_combout),
	.dataa(blen_cnt[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(blen_cnt_c7_cout)
);
defparam blen_cnt_c8.lut_mask=16'ha5a5;
defparam blen_cnt_c8.sum_lutc_input="cin";
// @41:407
  cycloneii_lcell_comb main_state_proc_blen_cnt11_lt0 (
	.cout(lt_0),
	.dataa(wbm_tga_o_0),
	.datab(new_blen_n[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam main_state_proc_blen_cnt11_lt0.lut_mask=16'h0044;
defparam main_state_proc_blen_cnt11_lt0.sum_lutc_input="cin";
// @41:407
  cycloneii_lcell_comb main_state_proc_blen_cnt11_lt1 (
	.cout(lt_1),
	.dataa(wbm_tga_o_1),
	.datab(new_blen_n[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam main_state_proc_blen_cnt11_lt1.lut_mask=16'h00d4;
defparam main_state_proc_blen_cnt11_lt1.sum_lutc_input="cin";
// @41:407
  cycloneii_lcell_comb main_state_proc_blen_cnt11_lt2 (
	.cout(lt_2),
	.dataa(wbm_tga_o_2),
	.datab(new_blen_n[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam main_state_proc_blen_cnt11_lt2.lut_mask=16'h00d4;
defparam main_state_proc_blen_cnt11_lt2.sum_lutc_input="cin";
// @41:407
  cycloneii_lcell_comb main_state_proc_blen_cnt11_lt3 (
	.cout(lt_3),
	.dataa(wbm_tga_o_3),
	.datab(new_blen_n[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam main_state_proc_blen_cnt11_lt3.lut_mask=16'h00d4;
defparam main_state_proc_blen_cnt11_lt3.sum_lutc_input="cin";
// @41:407
  cycloneii_lcell_comb main_state_proc_blen_cnt11_lt4 (
	.cout(lt_4),
	.dataa(wbm_tga_o_4),
	.datab(new_blen_n[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam main_state_proc_blen_cnt11_lt4.lut_mask=16'h00d4;
defparam main_state_proc_blen_cnt11_lt4.sum_lutc_input="cin";
// @41:407
  cycloneii_lcell_comb main_state_proc_blen_cnt11_lt5 (
	.cout(lt_5),
	.dataa(wbm_tga_o_5),
	.datab(new_blen_n[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam main_state_proc_blen_cnt11_lt5.lut_mask=16'h00d4;
defparam main_state_proc_blen_cnt11_lt5.sum_lutc_input="cin";
// @41:407
  cycloneii_lcell_comb main_state_proc_blen_cnt11_lt6 (
	.cout(lt_6),
	.dataa(wbm_tga_o_6),
	.datab(new_blen_n[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5)
);
defparam main_state_proc_blen_cnt11_lt6.lut_mask=16'h00d4;
defparam main_state_proc_blen_cnt11_lt6.sum_lutc_input="cin";
// @41:407
  cycloneii_lcell_comb main_state_proc_blen_cnt11_lt7 (
	.combout(lt7),
	.cout(N_8),
	.dataa(wbm_tga_o_7),
	.datab(new_blen_n[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_6)
);
defparam main_state_proc_blen_cnt11_lt7.lut_mask=16'hd4d4;
defparam main_state_proc_blen_cnt11_lt7.sum_lutc_input="cin";
  cycloneii_lcell_comb blen_cnt_RNO_0_ (
	.combout(blen_cnt_lm0),
	.dataa(blen_cnt_c0_combout),
	.datab(G_4_i),
	.datac(blen_cnt_10_i_m2[0]),
	.datad(VCC)
);
defparam blen_cnt_RNO_0_.lut_mask=16'he2e2;
defparam blen_cnt_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb blen_cnt_RNO_1_ (
	.combout(blen_cnt_lm1),
	.dataa(blen_cnt_c1_combout),
	.datab(G_4_i),
	.datac(blen_cnt_10_i_m2[1]),
	.datad(VCC)
);
defparam blen_cnt_RNO_1_.lut_mask=16'he2e2;
defparam blen_cnt_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb blen_cnt_RNO_2_ (
	.combout(blen_cnt_lm2),
	.dataa(blen_cnt_c2_combout),
	.datab(G_4_i),
	.datac(blen_cnt_10_i_m2[2]),
	.datad(VCC)
);
defparam blen_cnt_RNO_2_.lut_mask=16'he2e2;
defparam blen_cnt_RNO_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb blen_cnt_RNO_3_ (
	.combout(blen_cnt_lm3),
	.dataa(blen_cnt_c3_combout),
	.datab(G_4_i),
	.datac(blen_cnt_10_i_m2[3]),
	.datad(VCC)
);
defparam blen_cnt_RNO_3_.lut_mask=16'he2e2;
defparam blen_cnt_RNO_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb blen_cnt_RNO_4_ (
	.combout(blen_cnt_lm4),
	.dataa(G_4_i),
	.datab(blen_cnt_c4_combout),
	.datac(blen_cnt_10_i_m2[4]),
	.datad(VCC)
);
defparam blen_cnt_RNO_4_.lut_mask=16'he4e4;
defparam blen_cnt_RNO_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb blen_cnt_RNO_5_ (
	.combout(blen_cnt_lm5),
	.dataa(G_4_i),
	.datab(blen_cnt_c5_combout),
	.datac(blen_cnt_10_i_m2[5]),
	.datad(VCC)
);
defparam blen_cnt_RNO_5_.lut_mask=16'he4e4;
defparam blen_cnt_RNO_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb blen_cnt_RNO_6_ (
	.combout(blen_cnt_lm6),
	.dataa(G_4_i),
	.datab(blen_cnt_c6_combout),
	.datac(blen_cnt_10_i_m2[6]),
	.datad(VCC)
);
defparam blen_cnt_RNO_6_.lut_mask=16'he4e4;
defparam blen_cnt_RNO_6_.sum_lutc_input="datac";
  cycloneii_lcell_comb blen_cnt_RNO_7_ (
	.combout(blen_cnt_lm7),
	.dataa(G_4_i),
	.datab(blen_cnt_10_i_m2[7]),
	.datac(blen_cnt_c7_combout),
	.datad(VCC)
);
defparam blen_cnt_RNO_7_.lut_mask=16'hd8d8;
defparam blen_cnt_RNO_7_.sum_lutc_input="datac";
// @41:399
  cycloneii_lcell_comb un6_new_blen_nd_0_ (
	.cout(un6_new_blen_nd_cout[0]),
	.dataa(address_r[1]),
	.datab(address_r[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un6_new_blen_nd_0_.lut_mask=16'h0011;
defparam un6_new_blen_nd_0_.sum_lutc_input="cin";
// @41:399
  cycloneii_lcell_comb un6_new_blen_nd_1_ (
	.combout(un6_new_blen_nd[1]),
	.cout(un6_new_blen_nd_cout[1]),
	.dataa(address_r[1]),
	.datab(address_r[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un6_new_blen_nd_1_.lut_mask=16'h6611;
defparam un6_new_blen_nd_1_.sum_lutc_input="cin";
// @41:399
  cycloneii_lcell_comb un6_new_blen_nd_2_ (
	.combout(un6_new_blen_nd[2]),
	.cout(un6_new_blen_nd_cout[2]),
	.dataa(address_r[3]),
	.datab(address_r[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_new_blen_nd_cout[0])
);
defparam un6_new_blen_nd_2_.lut_mask=16'hc310;
defparam un6_new_blen_nd_2_.sum_lutc_input="cin";
// @41:399
  cycloneii_lcell_comb un6_new_blen_nd_3_ (
	.combout(un6_new_blen_nd[3]),
	.cout(un6_new_blen_nd_cout[3]),
	.dataa(address_r[3]),
	.datab(address_r[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_new_blen_nd_cout[1])
);
defparam un6_new_blen_nd_3_.lut_mask=16'h6510;
defparam un6_new_blen_nd_3_.sum_lutc_input="cin";
// @41:399
  cycloneii_lcell_comb un6_new_blen_nd_4_ (
	.combout(un6_new_blen_nd[4]),
	.cout(un6_new_blen_nd_cout[4]),
	.dataa(address_r[5]),
	.datab(address_r[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_new_blen_nd_cout[2])
);
defparam un6_new_blen_nd_4_.lut_mask=16'hc310;
defparam un6_new_blen_nd_4_.sum_lutc_input="cin";
// @41:399
  cycloneii_lcell_comb un6_new_blen_nd_5_ (
	.combout(un6_new_blen_nd[5]),
	.cout(un6_new_blen_nd_cout[5]),
	.dataa(address_r[5]),
	.datab(address_r[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_new_blen_nd_cout[3])
);
defparam un6_new_blen_nd_5_.lut_mask=16'h6510;
defparam un6_new_blen_nd_5_.sum_lutc_input="cin";
// @41:399
  cycloneii_lcell_comb un6_new_blen_nd_6_ (
	.combout(un6_new_blen_nd[6]),
	.cout(un6_new_blen_nd_cout[6]),
	.dataa(address_r[7]),
	.datab(address_r[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_new_blen_nd_cout[4])
);
defparam un6_new_blen_nd_6_.lut_mask=16'hc310;
defparam un6_new_blen_nd_6_.sum_lutc_input="cin";
// @41:399
  cycloneii_lcell_comb un6_new_blen_nd_7_ (
	.combout(un6_new_blen_nd[7]),
	.dataa(address_r[7]),
	.datab(address_r[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_new_blen_nd_cout[5])
);
defparam un6_new_blen_nd_7_.lut_mask=16'h6565;
defparam un6_new_blen_nd_7_.sum_lutc_input="cin";
// @41:368
  cycloneii_lcell_comb un1_blen_cnt_1_sqmuxa_22_0_ (
	.cout(un1_blen_cnt_1_sqmuxa_22_cout[0]),
	.dataa(wbm_tga_o_0),
	.datab(wbm_tga_o_1),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_blen_cnt_1_sqmuxa_22_0_.lut_mask=16'h0088;
defparam un1_blen_cnt_1_sqmuxa_22_0_.sum_lutc_input="cin";
// @41:368
  cycloneii_lcell_comb un1_blen_cnt_1_sqmuxa_22_1_ (
	.combout(un1_blen_cnt_1_sqmuxa_22[1]),
	.cout(un1_blen_cnt_1_sqmuxa_22_cout[1]),
	.dataa(wbm_tga_o_0),
	.datab(wbm_tga_o_1),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_blen_cnt_1_sqmuxa_22_1_.lut_mask=16'h6688;
defparam un1_blen_cnt_1_sqmuxa_22_1_.sum_lutc_input="cin";
// @41:368
  cycloneii_lcell_comb un1_blen_cnt_1_sqmuxa_22_2_ (
	.combout(un1_blen_cnt_1_sqmuxa_22[2]),
	.cout(un1_blen_cnt_1_sqmuxa_22_cout[2]),
	.dataa(wbm_tga_o_2),
	.datab(wbm_tga_o_3),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_blen_cnt_1_sqmuxa_22_cout[0])
);
defparam un1_blen_cnt_1_sqmuxa_22_2_.lut_mask=16'h5a80;
defparam un1_blen_cnt_1_sqmuxa_22_2_.sum_lutc_input="cin";
// @41:368
  cycloneii_lcell_comb un1_blen_cnt_1_sqmuxa_22_3_ (
	.combout(un1_blen_cnt_1_sqmuxa_22[3]),
	.cout(un1_blen_cnt_1_sqmuxa_22_cout[3]),
	.dataa(wbm_tga_o_2),
	.datab(wbm_tga_o_3),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_blen_cnt_1_sqmuxa_22_cout[1])
);
defparam un1_blen_cnt_1_sqmuxa_22_3_.lut_mask=16'h6c80;
defparam un1_blen_cnt_1_sqmuxa_22_3_.sum_lutc_input="cin";
// @41:368
  cycloneii_lcell_comb un1_blen_cnt_1_sqmuxa_22_4_ (
	.combout(un1_blen_cnt_1_sqmuxa_22[4]),
	.cout(un1_blen_cnt_1_sqmuxa_22_cout[4]),
	.dataa(wbm_tga_o_4),
	.datab(wbm_tga_o_5),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_blen_cnt_1_sqmuxa_22_cout[2])
);
defparam un1_blen_cnt_1_sqmuxa_22_4_.lut_mask=16'h5a80;
defparam un1_blen_cnt_1_sqmuxa_22_4_.sum_lutc_input="cin";
// @41:368
  cycloneii_lcell_comb un1_blen_cnt_1_sqmuxa_22_5_ (
	.combout(un1_blen_cnt_1_sqmuxa_22[5]),
	.cout(un1_blen_cnt_1_sqmuxa_22_cout[5]),
	.dataa(wbm_tga_o_4),
	.datab(wbm_tga_o_5),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_blen_cnt_1_sqmuxa_22_cout[3])
);
defparam un1_blen_cnt_1_sqmuxa_22_5_.lut_mask=16'h6c80;
defparam un1_blen_cnt_1_sqmuxa_22_5_.sum_lutc_input="cin";
// @41:368
  cycloneii_lcell_comb un1_blen_cnt_1_sqmuxa_22_6_ (
	.combout(un1_blen_cnt_1_sqmuxa_22[6]),
	.cout(un1_blen_cnt_1_sqmuxa_22_cout[6]),
	.dataa(wbm_tga_o_6),
	.datab(wbm_tga_o_7),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_blen_cnt_1_sqmuxa_22_cout[4])
);
defparam un1_blen_cnt_1_sqmuxa_22_6_.lut_mask=16'h5a80;
defparam un1_blen_cnt_1_sqmuxa_22_6_.sum_lutc_input="cin";
// @41:368
  cycloneii_lcell_comb un1_blen_cnt_1_sqmuxa_22_7_ (
	.combout(un1_blen_cnt_1_sqmuxa_22[7]),
	.dataa(wbm_tga_o_6),
	.datab(wbm_tga_o_7),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_blen_cnt_1_sqmuxa_22_cout[5])
);
defparam un1_blen_cnt_1_sqmuxa_22_7_.lut_mask=16'h6c6c;
defparam un1_blen_cnt_1_sqmuxa_22_7_.sum_lutc_input="cin";
  cycloneii_lcell_comb rfsh_int_cntr_RNO_11_ (
	.combout(rfsh_int_cntr_lm11_x),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntr_c11_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_RNO_11_.lut_mask=16'heeee;
defparam rfsh_int_cntr_RNO_11_.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNO_10_ (
	.combout(rfsh_int_cntr_lm10_x),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntr_c10_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_RNO_10_.lut_mask=16'h4444;
defparam rfsh_int_cntr_RNO_10_.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNO_9_ (
	.combout(rfsh_int_cntr_lm9_x),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntr_c9_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_RNO_9_.lut_mask=16'h4444;
defparam rfsh_int_cntr_RNO_9_.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNO_8_ (
	.combout(rfsh_int_cntr_lm8_x),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntr_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_RNO_8_.lut_mask=16'h4444;
defparam rfsh_int_cntr_RNO_8_.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNO_7_ (
	.combout(rfsh_int_cntr_lm7_x),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntr_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_RNO_7_.lut_mask=16'h4444;
defparam rfsh_int_cntr_RNO_7_.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNO_6_ (
	.combout(rfsh_int_cntr_lm6_x),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntr_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_RNO_6_.lut_mask=16'h4444;
defparam rfsh_int_cntr_RNO_6_.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNO_5_ (
	.combout(rfsh_int_cntr_lm5_x),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntr_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_RNO_5_.lut_mask=16'heeee;
defparam rfsh_int_cntr_RNO_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNO_4_ (
	.combout(rfsh_int_cntr_lm4_x),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntr_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_RNO_4_.lut_mask=16'h4444;
defparam rfsh_int_cntr_RNO_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNO_3_ (
	.combout(rfsh_int_cntr_lm3_x),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntr_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_RNO_3_.lut_mask=16'h4444;
defparam rfsh_int_cntr_RNO_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNO_2_ (
	.combout(rfsh_int_cntr_lm2_x),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntr_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_RNO_2_.lut_mask=16'h4444;
defparam rfsh_int_cntr_RNO_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNO_1_ (
	.combout(rfsh_int_cntr_lm1_x),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntr_c1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_RNO_1_.lut_mask=16'heeee;
defparam rfsh_int_cntr_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNO_0_ (
	.combout(rfsh_int_cntr_lm0_x),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntr_c0_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_RNO_0_.lut_mask=16'h4444;
defparam rfsh_int_cntr_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_14_ (
	.combout(wait_200us_cntr_lm14_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c14_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_14_.lut_mask=16'hdddd;
defparam wait_200us_cntr_RNO_14_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_13_ (
	.combout(wait_200us_cntr_lm13_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c13_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_13_.lut_mask=16'hdddd;
defparam wait_200us_cntr_RNO_13_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_12_ (
	.combout(wait_200us_cntr_lm12_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c12_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_12_.lut_mask=16'h8888;
defparam wait_200us_cntr_RNO_12_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_11_ (
	.combout(wait_200us_cntr_lm11_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c11_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_11_.lut_mask=16'hdddd;
defparam wait_200us_cntr_RNO_11_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_10_ (
	.combout(wait_200us_cntr_lm10_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c10_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_10_.lut_mask=16'h8888;
defparam wait_200us_cntr_RNO_10_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_9_ (
	.combout(wait_200us_cntr_lm9_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c9_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_9_.lut_mask=16'h8888;
defparam wait_200us_cntr_RNO_9_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_8_ (
	.combout(wait_200us_cntr_lm8_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c8_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_8_.lut_mask=16'h8888;
defparam wait_200us_cntr_RNO_8_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_7_ (
	.combout(wait_200us_cntr_lm7_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c7_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_7_.lut_mask=16'h8888;
defparam wait_200us_cntr_RNO_7_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_6_ (
	.combout(wait_200us_cntr_lm6_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c6_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_6_.lut_mask=16'h8888;
defparam wait_200us_cntr_RNO_6_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_5_ (
	.combout(wait_200us_cntr_lm5_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c5_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_5_.lut_mask=16'hdddd;
defparam wait_200us_cntr_RNO_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_4_ (
	.combout(wait_200us_cntr_lm4_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c4_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_4_.lut_mask=16'h8888;
defparam wait_200us_cntr_RNO_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_3_ (
	.combout(wait_200us_cntr_lm3_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_3_.lut_mask=16'hdddd;
defparam wait_200us_cntr_RNO_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_2_ (
	.combout(wait_200us_cntr_lm2_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_2_.lut_mask=16'h8888;
defparam wait_200us_cntr_RNO_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_1_ (
	.combout(wait_200us_cntr_lm1_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_1_.lut_mask=16'hdddd;
defparam wait_200us_cntr_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb wait_200us_cntr_RNO_0_ (
	.combout(wait_200us_cntr_lm0_x),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr_c0_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam wait_200us_cntr_RNO_0_.lut_mask=16'h8888;
defparam wait_200us_cntr_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb tRC_cntr_RNO_3_ (
	.combout(tRC_cntr_lm3_x),
	.dataa(un21_current_init_state_3),
	.datab(tRC_cntr_c3_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam tRC_cntr_RNO_3_.lut_mask=16'heeee;
defparam tRC_cntr_RNO_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb tRC_cntr_RNO_2_ (
	.combout(tRC_cntr_lm2_x),
	.dataa(un21_current_init_state_3),
	.datab(tRC_cntr_c2_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam tRC_cntr_RNO_2_.lut_mask=16'h4444;
defparam tRC_cntr_RNO_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb tRC_cntr_RNO_1_ (
	.combout(tRC_cntr_lm1_x),
	.dataa(un21_current_init_state_3),
	.datab(tRC_cntr_c1_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam tRC_cntr_RNO_1_.lut_mask=16'h4444;
defparam tRC_cntr_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb tRC_cntr_RNO_0_ (
	.combout(tRC_cntr_lm0_x),
	.dataa(un21_current_init_state_3),
	.datab(tRC_cntr_c0_combout),
	.datac(VCC),
	.datad(VCC)
);
defparam tRC_cntr_RNO_0_.lut_mask=16'h4444;
defparam tRC_cntr_RNO_0_.sum_lutc_input="datac";
// @41:625
  cycloneii_lcell_comb addr_proc_un84_current_state_i_a2 (
	.combout(un84_current_state_i_a2),
	.dataa(next_state[10]),
	.datab(next_state[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam addr_proc_un84_current_state_i_a2.lut_mask=16'h1111;
defparam addr_proc_un84_current_state_i_a2.sum_lutc_input="datac";
// @41:368
  cycloneii_lcell_comb un1_next_state_1_1_i_a2_cZ (
	.combout(un1_next_state_1_1_i_a2),
	.dataa(next_state[9]),
	.datab(next_state[10]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_next_state_1_1_i_a2_cZ.lut_mask=16'heeee;
defparam un1_next_state_1_1_i_a2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNIKHFA_12_ (
	.combout(next_state_37_0_11__g1),
	.dataa(next_state[12]),
	.datab(wbm_cyc_o),
	.datac(VCC),
	.datad(VCC)
);
defparam next_state_RNIKHFA_12_.lut_mask=16'h8888;
defparam next_state_RNIKHFA_12_.sum_lutc_input="datac";
// @41:212
  cycloneii_lcell_comb wbs_stallo_proc_un2_wbs_stall_o (
	.combout(un2_wbs_stall_o),
	.dataa(stb_err_r),
	.datab(oor_err_r),
	.datac(VCC),
	.datad(VCC)
);
defparam wbs_stallo_proc_un2_wbs_stall_o.lut_mask=16'heeee;
defparam wbs_stallo_proc_un2_wbs_stall_o.sum_lutc_input="datac";
// @41:407
  cycloneii_lcell_comb blen_cnt_RNO_0_1_ (
	.combout(blen_cnt_10_i_m2[1]),
	.dataa(new_blen_n[1]),
	.datab(un1_blen_cnt_1_sqmuxa_22[1]),
	.datac(blen_cnt_10_i_o2[8]),
	.datad(VCC)
);
defparam blen_cnt_RNO_0_1_.lut_mask=16'hcaca;
defparam blen_cnt_RNO_0_1_.sum_lutc_input="datac";
// @41:407
  cycloneii_lcell_comb blen_cnt_RNO_0_2_ (
	.combout(blen_cnt_10_i_m2[2]),
	.dataa(new_blen_n[2]),
	.datab(un1_blen_cnt_1_sqmuxa_22[2]),
	.datac(blen_cnt_10_i_o2[8]),
	.datad(VCC)
);
defparam blen_cnt_RNO_0_2_.lut_mask=16'hcaca;
defparam blen_cnt_RNO_0_2_.sum_lutc_input="datac";
// @41:407
  cycloneii_lcell_comb blen_cnt_RNO_0_3_ (
	.combout(blen_cnt_10_i_m2[3]),
	.dataa(new_blen_n[3]),
	.datab(un1_blen_cnt_1_sqmuxa_22[3]),
	.datac(blen_cnt_10_i_o2[8]),
	.datad(VCC)
);
defparam blen_cnt_RNO_0_3_.lut_mask=16'hcaca;
defparam blen_cnt_RNO_0_3_.sum_lutc_input="datac";
// @41:407
  cycloneii_lcell_comb blen_cnt_RNO_0_4_ (
	.combout(blen_cnt_10_i_m2[4]),
	.dataa(new_blen_n[4]),
	.datab(un1_blen_cnt_1_sqmuxa_22[4]),
	.datac(blen_cnt_10_i_o2[8]),
	.datad(VCC)
);
defparam blen_cnt_RNO_0_4_.lut_mask=16'hcaca;
defparam blen_cnt_RNO_0_4_.sum_lutc_input="datac";
// @41:407
  cycloneii_lcell_comb blen_cnt_RNO_0_5_ (
	.combout(blen_cnt_10_i_m2[5]),
	.dataa(new_blen_n[5]),
	.datab(un1_blen_cnt_1_sqmuxa_22[5]),
	.datac(blen_cnt_10_i_o2[8]),
	.datad(VCC)
);
defparam blen_cnt_RNO_0_5_.lut_mask=16'hcaca;
defparam blen_cnt_RNO_0_5_.sum_lutc_input="datac";
// @41:407
  cycloneii_lcell_comb blen_cnt_RNO_0_6_ (
	.combout(blen_cnt_10_i_m2[6]),
	.dataa(new_blen_n[6]),
	.datab(un1_blen_cnt_1_sqmuxa_22[6]),
	.datac(blen_cnt_10_i_o2[8]),
	.datad(VCC)
);
defparam blen_cnt_RNO_0_6_.lut_mask=16'hcaca;
defparam blen_cnt_RNO_0_6_.sum_lutc_input="datac";
// @41:407
  cycloneii_lcell_comb blen_cnt_RNO_0_7_ (
	.combout(blen_cnt_10_i_m2[7]),
	.dataa(new_blen_n[7]),
	.datab(un1_blen_cnt_1_sqmuxa_22[7]),
	.datac(blen_cnt_10_i_o2[8]),
	.datad(VCC)
);
defparam blen_cnt_RNO_0_7_.lut_mask=16'hcaca;
defparam blen_cnt_RNO_0_7_.sum_lutc_input="datac";
// @41:359
  cycloneii_lcell_comb un1_next_state_8_0_a2_cZ (
	.combout(un1_next_state_8_0_a2),
	.dataa(tRCD_tRP_tRSC_cntr[1]),
	.datab(next_state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_next_state_8_0_a2_cZ.lut_mask=16'h8888;
defparam un1_next_state_8_0_a2_cZ.sum_lutc_input="datac";
// @41:368
  cycloneii_lcell_comb next_state_37_0_1_a2_0_cZ (
	.combout(next_state_37_0_1_a2_0),
	.dataa(next_state_i_0[15]),
	.datab(init_done),
	.datac(VCC),
	.datad(VCC)
);
defparam next_state_37_0_1_a2_0_cZ.lut_mask=16'h1111;
defparam next_state_37_0_1_a2_0_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_5_ (
	.combout(N_5_i_0_g0),
	.dataa(next_state[6]),
	.datab(wbm_cyc_o),
	.datac(VCC),
	.datad(VCC)
);
defparam next_state_RNO_5_.lut_mask=16'h8888;
defparam next_state_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_6_ (
	.combout(N_6_i_0_g0),
	.dataa(next_state[7]),
	.datab(wbm_cyc_o),
	.datac(VCC),
	.datad(VCC)
);
defparam next_state_RNO_6_.lut_mask=16'h8888;
defparam next_state_RNO_6_.sum_lutc_input="datac";
// @41:490
  cycloneii_lcell_comb next_state_1_sqmuxa_11_i_o2_cZ (
	.combout(next_state_1_sqmuxa_11_i_o2),
	.dataa(blen_cnt[1]),
	.datab(blen_cnt[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam next_state_1_sqmuxa_11_i_o2_cZ.lut_mask=16'h7777;
defparam next_state_1_sqmuxa_11_i_o2_cZ.sum_lutc_input="datac";
// @41:660
  cycloneii_lcell_comb sig_proc_un21_current_init_state_3 (
	.combout(un21_current_init_state_3),
	.dataa(next_state[14]),
	.datab(next_init_state[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam sig_proc_un21_current_init_state_3.lut_mask=16'heeee;
defparam sig_proc_un21_current_init_state_3.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNINV21_1_ (
	.combout(next_state_37_2_1_1_g0_0),
	.dataa(next_state[8]),
	.datab(next_state[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam next_state_RNINV21_1_.lut_mask=16'heeee;
defparam next_state_RNINV21_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb tRC_cntr_RNIRIT_2_ (
	.combout(tRC_cntrlde_i_a2_0_0),
	.dataa(tRC_cntr[3]),
	.datab(tRC_cntr[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam tRC_cntr_RNIRIT_2_.lut_mask=16'h1111;
defparam tRC_cntr_RNIRIT_2_.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb init_state_proc_op_eq_next_init_state6_11_1 (
	.combout(next_init_state6_11_1),
	.dataa(wait_200us_cntr[6]),
	.datab(wait_200us_cntr[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam init_state_proc_op_eq_next_init_state6_11_1.lut_mask=16'h1111;
defparam init_state_proc_op_eq_next_init_state6_11_1.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNIAPMA_3_ (
	.combout(rfsh_int_cntrlde_i_a2_0_0),
	.dataa(rfsh_int_cntr[9]),
	.datab(rfsh_int_cntr[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam rfsh_int_cntr_RNIAPMA_3_.lut_mask=16'h1111;
defparam rfsh_int_cntr_RNIAPMA_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb next_state_RNI2P87_2_ (
	.combout(un1_blen_cnt_1_sqmuxa_2sel_0_s1_0_a2_0_0),
	.dataa(next_state[11]),
	.datab(next_state[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam next_state_RNI2P87_2_.lut_mask=16'h1111;
defparam next_state_RNI2P87_2_.sum_lutc_input="datac";
// @41:368
  cycloneii_lcell_comb next_state_37_0_1_6_a2_cZ (
	.combout(next_state_37_0_1_6_a2),
	.dataa(next_state[11]),
	.datab(next_state[12]),
	.datac(wbm_cyc_o),
	.datad(VCC)
);
defparam next_state_37_0_1_6_a2_cZ.lut_mask=16'h0e0e;
defparam next_state_37_0_1_6_a2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_init_state_RNO_4_ (
	.combout(next_init_state_15_0_0_4__g0),
	.dataa(next_init_state[4]),
	.datab(tRCD_tRP_tRSC_cntr[0]),
	.datac(next_init_state[5]),
	.datad(VCC)
);
defparam next_init_state_RNO_4_.lut_mask=16'hf2f2;
defparam next_init_state_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_init_state_RNO_0_ (
	.combout(next_init_state_15_0_0_0__g0),
	.dataa(next_init_state[0]),
	.datab(tRCD_tRP_tRSC_cntr[0]),
	.datac(next_init_state[1]),
	.datad(VCC)
);
defparam next_init_state_RNO_0_.lut_mask=16'hf2f2;
defparam next_init_state_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_10_ (
	.combout(next_state_1_sqmuxa_7_0_a2_0_g0),
	.dataa(next_state[11]),
	.datab(tRCD_tRP_tRSC_cntr[0]),
	.datac(we_i_r),
	.datad(wbm_cyc_o)
);
defparam next_state_RNO_10_.lut_mask=16'h8000;
defparam next_state_RNO_10_.sum_lutc_input="datac";
// @41:212
  cycloneii_lcell_comb wbs_err_o_cZ (
	.combout(wbs_err_o),
	.dataa(oor_err_r),
	.datab(stb_err_r),
	.datac(wbm_cyc_o),
	.datad(VCC)
);
defparam wbs_err_o_cZ.lut_mask=16'he0e0;
defparam wbs_err_o_cZ.sum_lutc_input="datac";
// @41:407
  cycloneii_lcell_comb blen_cnt_RNO_0_0_ (
	.combout(blen_cnt_10_i_m2[0]),
	.dataa(new_blen_n[0]),
	.datab(wbm_tga_o_0),
	.datac(blen_cnt_10_i_o2[8]),
	.datad(VCC)
);
defparam blen_cnt_RNO_0_0_.lut_mask=16'h3a3a;
defparam blen_cnt_RNO_0_0_.sum_lutc_input="datac";
// @41:583
  cycloneii_lcell_comb data_proc_un42_current_state (
	.combout(un42_current_state),
	.dataa(tRCD_tRP_tRSC_cntr[0]),
	.datab(we_i_r),
	.datac(next_state[11]),
	.datad(VCC)
);
defparam data_proc_un42_current_state.lut_mask=16'h8080;
defparam data_proc_un42_current_state.sum_lutc_input="datac";
// @41:210
  cycloneii_lcell_comb wbs_ack_o_i_cZ (
	.combout(wbs_ack_o_i),
	.dataa(data_valid_r),
	.datab(rx_data_r),
	.datac(wbm_cyc_o),
	.datad(VCC)
);
defparam wbs_ack_o_i_cZ.lut_mask=16'h1f1f;
defparam wbs_ack_o_i_cZ.sum_lutc_input="datac";
// @41:660
  cycloneii_lcell_comb sig_proc_un21_current_init_state_4_i_a2 (
	.combout(un21_current_init_state_4_i_a2),
	.dataa(next_init_state[5]),
	.datab(next_state[12]),
	.datac(next_state[1]),
	.datad(next_state[8])
);
defparam sig_proc_un21_current_init_state_4_i_a2.lut_mask=16'h0001;
defparam sig_proc_un21_current_init_state_4_i_a2.sum_lutc_input="datac";
// @41:725
  cycloneii_lcell_comb un109_current_state_i_a2_cZ (
	.combout(un109_current_state_i_a2),
	.dataa(next_state[0]),
	.datab(next_state[8]),
	.datac(next_state_i_0[15]),
	.datad(VCC)
);
defparam un109_current_state_i_a2_cZ.lut_mask=16'hefef;
defparam un109_current_state_i_a2_cZ.sum_lutc_input="datac";
// @41:642
  cycloneii_lcell_comb dram_ldqm_2_f0_i_cZ (
	.combout(dram_ldqm_2_f0_i),
	.dataa(init_done),
	.datab(next_state[8]),
	.datac(next_state[0]),
	.datad(VCC)
);
defparam dram_ldqm_2_f0_i_cZ.lut_mask=16'hf2f2;
defparam dram_ldqm_2_f0_i_cZ.sum_lutc_input="datac";
// @41:280
  cycloneii_lcell_comb stb_err_r_0_sqmuxa_1_0_a2_cZ (
	.combout(stb_err_r_0_sqmuxa_1_0_a2),
	.dataa(cyc_i_internal),
	.datab(tRCD_tRP_tRSC_cntr[1]),
	.datac(next_state[0]),
	.datad(VCC)
);
defparam stb_err_r_0_sqmuxa_1_0_a2_cZ.lut_mask=16'h1010;
defparam stb_err_r_0_sqmuxa_1_0_a2_cZ.sum_lutc_input="datac";
// @41:205
  cycloneii_lcell_comb cmd_r_i_s_cZ (
	.combout(cmd_r_i_s),
	.dataa(wbm_stb_internal),
	.datab(wbm_stb_internal_0),
	.datac(wr_gnt_i_i),
	.datad(wbm_cyc_o)
);
defparam cmd_r_i_s_cZ.lut_mask=16'h35ff;
defparam cmd_r_i_s_cZ.sum_lutc_input="datac";
// @41:453
  cycloneii_lcell_comb stb_err_r_0_sqmuxa_i_cZ (
	.combout(stb_err_r_0_sqmuxa_i),
	.dataa(wbm_stb_internal),
	.datab(wbm_stb_internal_0),
	.datac(next_state[8]),
	.datad(wr_gnt_i_i)
);
defparam stb_err_r_0_sqmuxa_i_cZ.lut_mask=16'hc0a0;
defparam stb_err_r_0_sqmuxa_i_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb init_done_RNO (
	.combout(init_done_0_0_g0),
	.dataa(next_init_state[0]),
	.datab(tRCD_tRP_tRSC_cntr[0]),
	.datac(init_done),
	.datad(VCC)
);
defparam init_done_RNO.lut_mask=16'hf8f8;
defparam init_done_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_init_state_i_0_RNO_7_ (
	.combout(next_init_state_15_0_0_7__g0_0),
	.dataa(next_init_state_i_0[7]),
	.datab(init_done),
	.datac(next_init_state[0]),
	.datad(tRCD_tRP_tRSC_cntr[0])
);
defparam next_init_state_i_0_RNO_7_.lut_mask=16'h0bbb;
defparam next_init_state_i_0_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_udqm_i_RNO (
	.combout(dram_udqm_0_0_g0_i_o4),
	.dataa(next_init_state_i_0[7]),
	.datab(next_state[0]),
	.datac(next_state[8]),
	.datad(VCC)
);
defparam dram_udqm_i_RNO.lut_mask=16'hfdfd;
defparam dram_udqm_i_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_7_ (
	.combout(next_state_2_sqmuxa_0_a2_0_g0),
	.dataa(next_state[11]),
	.datab(tRCD_tRP_tRSC_cntr[0]),
	.datac(we_i_r),
	.datad(wbm_cyc_o)
);
defparam next_state_RNO_7_.lut_mask=16'h0800;
defparam next_state_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_11_ (
	.combout(dram_addr_r_1_0_11__g0),
	.dataa(address_r[19]),
	.datab(next_state[12]),
	.datac(next_init_state[1]),
	.datad(next_init_state[5])
);
defparam dram_addr_r_RNO_11_.lut_mask=16'h0008;
defparam dram_addr_r_RNO_11_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_9_ (
	.combout(dram_addr_r_1_0_9__g0),
	.dataa(address_r[17]),
	.datab(next_state[12]),
	.datac(next_init_state[1]),
	.datad(next_init_state[5])
);
defparam dram_addr_r_RNO_9_.lut_mask=16'h0008;
defparam dram_addr_r_RNO_9_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_8_ (
	.combout(dram_addr_r_1_0_8__g0),
	.dataa(address_r[16]),
	.datab(next_state[12]),
	.datac(next_init_state[1]),
	.datad(next_init_state[5])
);
defparam dram_addr_r_RNO_8_.lut_mask=16'h0008;
defparam dram_addr_r_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_14_ (
	.combout(next_state_1_sqmuxa_0_g0),
	.dataa(do_refresh),
	.datab(init_done),
	.datac(next_state_i_0[15]),
	.datad(VCC)
);
defparam next_state_RNO_14_.lut_mask=16'h0808;
defparam next_state_RNO_14_.sum_lutc_input="datac";
// @41:368
  cycloneii_lcell_comb next_state_37_0_0_o2_1_ (
	.combout(next_state_37_0_0_o2[1]),
	.dataa(next_state[4]),
	.datab(next_state[5]),
	.datac(next_state[6]),
	.datad(next_state[7])
);
defparam next_state_37_0_0_o2_1_.lut_mask=16'hfffe;
defparam next_state_37_0_0_o2_1_.sum_lutc_input="datac";
// @41:332
  cycloneii_lcell_comb init_state_proc_un24_trc_cntr (
	.combout(un24_trc_cntr),
	.dataa(init_pre_cntr[3]),
	.datab(init_pre_cntr[2]),
	.datac(init_pre_cntr[0]),
	.datad(init_pre_cntr[1])
);
defparam init_state_proc_un24_trc_cntr.lut_mask=16'h0002;
defparam init_state_proc_un24_trc_cntr.sum_lutc_input="datac";
// @41:368
  cycloneii_lcell_comb next_state_37_0_1_i_a2_0_3_cZ (
	.combout(next_state_37_0_1_i_a2_0_3),
	.dataa(blen_cnt[3]),
	.datab(blen_cnt[7]),
	.datac(blen_cnt[5]),
	.datad(blen_cnt[6])
);
defparam next_state_37_0_1_i_a2_0_3_cZ.lut_mask=16'h0001;
defparam next_state_37_0_1_i_a2_0_3_cZ.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb init_state_proc_op_eq_next_init_state6_10_3 (
	.combout(next_init_state6_10_3),
	.dataa(wait_200us_cntr[1]),
	.datab(wait_200us_cntr[12]),
	.datac(wait_200us_cntr[9]),
	.datad(wait_200us_cntr[13])
);
defparam init_state_proc_op_eq_next_init_state6_10_3.lut_mask=16'h0001;
defparam init_state_proc_op_eq_next_init_state6_10_3.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb init_state_proc_op_eq_next_init_state6_10_4 (
	.combout(next_init_state6_10_4),
	.dataa(wait_200us_cntr[10]),
	.datab(wait_200us_cntr[11]),
	.datac(wait_200us_cntr[0]),
	.datad(wait_200us_cntr[14])
);
defparam init_state_proc_op_eq_next_init_state6_10_4.lut_mask=16'h0010;
defparam init_state_proc_op_eq_next_init_state6_10_4.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNIAJHJ_10_ (
	.combout(rfsh_int_cntrlde_i_a2_0_6),
	.dataa(rfsh_int_cntr[1]),
	.datab(rfsh_int_cntr[2]),
	.datac(rfsh_int_cntr[4]),
	.datad(rfsh_int_cntr[10])
);
defparam rfsh_int_cntr_RNIAJHJ_10_.lut_mask=16'h0001;
defparam rfsh_int_cntr_RNIAJHJ_10_.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNIMQDL_5_ (
	.combout(rfsh_int_cntrlde_i_a2_0_7),
	.dataa(rfsh_int_cntr[5]),
	.datab(rfsh_int_cntr[8]),
	.datac(rfsh_int_cntr[6]),
	.datad(rfsh_int_cntr[7])
);
defparam rfsh_int_cntr_RNIMQDL_5_.lut_mask=16'h0001;
defparam rfsh_int_cntr_RNIMQDL_5_.sum_lutc_input="datac";
// @41:521
  cycloneii_lcell_comb main_state_proc_blen_cnt62lt8_3 (
	.combout(blen_cnt62lt8_3),
	.dataa(blen_cnt[2]),
	.datab(blen_cnt[3]),
	.datac(blen_cnt[6]),
	.datad(VCC)
);
defparam main_state_proc_blen_cnt62lt8_3.lut_mask=16'hfefe;
defparam main_state_proc_blen_cnt62lt8_3.sum_lutc_input="datac";
// @41:521
  cycloneii_lcell_comb main_state_proc_blen_cnt62lt8_4 (
	.combout(blen_cnt62lt8_4),
	.dataa(blen_cnt[4]),
	.datab(blen_cnt[7]),
	.datac(blen_cnt[5]),
	.datad(blen_cnt[8])
);
defparam main_state_proc_blen_cnt62lt8_4.lut_mask=16'hfffe;
defparam main_state_proc_blen_cnt62lt8_4.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wait_200us_cntr_RNI18T3_0_ (
	.combout(r_21_0_g2_6),
	.dataa(wait_200us_cntr[1]),
	.datab(wait_200us_cntr[12]),
	.datac(wait_200us_cntr[0]),
	.datad(wait_200us_cntr[7])
);
defparam wait_200us_cntr_RNI18T3_0_.lut_mask=16'hfffe;
defparam wait_200us_cntr_RNI18T3_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wait_200us_cntr_RNIUHB6_8_ (
	.combout(r_21_0_g2_7),
	.dataa(wait_200us_cntr[9]),
	.datab(wait_200us_cntr[14]),
	.datac(wait_200us_cntr[8]),
	.datad(wait_200us_cntr[13])
);
defparam wait_200us_cntr_RNIUHB6_8_.lut_mask=16'hfffe;
defparam wait_200us_cntr_RNIUHB6_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wait_200us_cntr_RNIBFB6_4_ (
	.combout(r_21_0_g2_8),
	.dataa(next_init_state_i_0[7]),
	.datab(wait_200us_cntr[4]),
	.datac(wait_200us_cntr[5]),
	.datad(wait_200us_cntr[6])
);
defparam wait_200us_cntr_RNIBFB6_4_.lut_mask=16'hfffd;
defparam wait_200us_cntr_RNIBFB6_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wait_200us_cntr_RNIC1A6_2_ (
	.combout(r_21_0_g2_9),
	.dataa(wait_200us_cntr[10]),
	.datab(wait_200us_cntr[11]),
	.datac(wait_200us_cntr[2]),
	.datad(wait_200us_cntr[3])
);
defparam wait_200us_cntr_RNIC1A6_2_.lut_mask=16'hfffe;
defparam wait_200us_cntr_RNIC1A6_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb next_state_RNI15Q7_9_ (
	.combout(G_4_i_a2_0),
	.dataa(next_state[9]),
	.datab(next_state[10]),
	.datac(next_state[2]),
	.datad(VCC)
);
defparam next_state_RNI15Q7_9_.lut_mask=16'h0101;
defparam next_state_RNI15Q7_9_.sum_lutc_input="datac";
  cycloneii_lcell_comb oe_r_RNO (
	.combout(N_64_i),
	.dataa(next_state[9]),
	.datab(next_state[10]),
	.datac(VCC),
	.datad(VCC)
);
defparam oe_r_RNO.lut_mask=16'heeee;
defparam oe_r_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_11_ (
	.combout(next_state_37_0_11__g0_0),
	.dataa(next_state[11]),
	.datab(next_state[12]),
	.datac(tRCD_tRP_tRSC_cntr[0]),
	.datad(wbm_cyc_o)
);
defparam next_state_RNO_11_.lut_mask=16'hce00;
defparam next_state_RNO_11_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb addr_proc_un84_current_state_i_a2_RNIL9G8 (
	.combout(dram_bank_r_0_0_0__g2_i),
	.dataa(next_state[12]),
	.datab(next_init_state[1]),
	.datac(next_init_state[5]),
	.datad(un84_current_state_i_a2)
);
defparam addr_proc_un84_current_state_i_a2_RNIL9G8.lut_mask=16'h0203;
defparam addr_proc_un84_current_state_i_a2_RNIL9G8.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb tRCD_tRP_tRSC_cntr_RNO_1_ (
	.combout(N_74_i_0_g0),
	.dataa(next_init_state[5]),
	.datab(next_state[12]),
	.datac(next_init_state[1]),
	.datad(next_state_37_2_1_1_g0_0)
);
defparam tRCD_tRP_tRSC_cntr_RNO_1_.lut_mask=16'hfffe;
defparam tRCD_tRP_tRSC_cntr_RNO_1_.sum_lutc_input="datac";
// @41:331
  cycloneii_lcell_comb init_state_proc_un22_trc_cntr_0_a2 (
	.combout(un22_trc_cntr_0_a2),
	.dataa(tRC_cntr[2]),
	.datab(tRC_cntr[3]),
	.datac(tRC_cntr[1]),
	.datad(tRC_cntr[0])
);
defparam init_state_proc_un22_trc_cntr_0_a2.lut_mask=16'h0100;
defparam init_state_proc_un22_trc_cntr_0_a2.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_0_ (
	.combout(next_state_37_2_1_1_g0),
	.dataa(cyc_i_internal),
	.datab(tRCD_tRP_tRSC_cntr[1]),
	.datac(next_state[0]),
	.datad(next_state_37_2_1_1_g0_0)
);
defparam next_state_RNO_0_.lut_mask=16'hffe0;
defparam next_state_RNO_0_.sum_lutc_input="datac";
// @41:407
  cycloneii_lcell_comb new_blen_n_RNIIIH04_8_ (
	.combout(blen_cnt_10_i_o2[8]),
	.dataa(next_state[11]),
	.datab(new_blen_n[8]),
	.datac(wbm_cyc_o),
	.datad(lt7)
);
defparam new_blen_n_RNIIIH04_8_.lut_mask=16'hffdf;
defparam new_blen_n_RNIIIH04_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb tRCD_tRP_tRSC_cntr_RNO_0_ (
	.combout(tRCD_tRP_tRSC_cntr_1_0_a2_0_0__g0),
	.dataa(next_init_state[1]),
	.datab(tRCD_tRP_tRSC_cntr[1]),
	.datac(un21_current_init_state_4_i_a2),
	.datad(VCC)
);
defparam tRCD_tRP_tRSC_cntr_RNO_0_.lut_mask=16'h4040;
defparam tRCD_tRP_tRSC_cntr_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_we_n_r_i_RNO (
	.combout(un30_current_init_state_i_a2_0_g0),
	.dataa(next_state[10]),
	.datab(next_init_state[1]),
	.datac(next_init_state[5]),
	.datad(next_state_37_2_1_1_g0_0)
);
defparam dram_we_n_r_i_RNO.lut_mask=16'hfffe;
defparam dram_we_n_r_i_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_10_ (
	.combout(dram_addr_r_1_0_10__g0),
	.dataa(address_r[18]),
	.datab(next_init_state[1]),
	.datac(next_init_state[5]),
	.datad(next_state[12])
);
defparam dram_addr_r_RNO_10_.lut_mask=16'h3230;
defparam dram_addr_r_RNO_10_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb tRC_cntr_RNITLH9_0_ (
	.combout(r_6_0_g2),
	.dataa(tRC_cntr[0]),
	.datab(tRC_cntr[1]),
	.datac(un21_current_init_state_3),
	.datad(tRC_cntrlde_i_a2_0_0)
);
defparam tRC_cntr_RNITLH9_0_.lut_mask=16'hfeff;
defparam tRC_cntr_RNITLH9_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_cas_n_r_i_RNO (
	.combout(un96_current_state_i_0_g0),
	.dataa(next_init_state[1]),
	.datab(next_init_state[3]),
	.datac(next_state[14]),
	.datad(un84_current_state_i_a2)
);
defparam dram_cas_n_r_i_RNO.lut_mask=16'hfeff;
defparam dram_cas_n_r_i_RNO.sum_lutc_input="datac";
// @41:718
  cycloneii_lcell_comb oor_err_r_1_i_cZ (
	.combout(oor_err_r_1_i),
	.dataa(oor_r),
	.datab(tRCD_tRP_tRSC_cntr[1]),
	.datac(next_state[0]),
	.datad(next_state[8])
);
defparam oor_err_r_1_i_cZ.lut_mask=16'haa20;
defparam oor_err_r_1_i_cZ.sum_lutc_input="datac";
// @41:368
  cycloneii_lcell_comb next_state_37_0_1_i_a2_0_cZ (
	.combout(next_state_37_0_1_i_a2_0),
	.dataa(blen_cnt[4]),
	.datab(blen_cnt[8]),
	.datac(next_state_37_0_1_i_a2_0_3),
	.datad(VCC)
);
defparam next_state_37_0_1_i_a2_0_cZ.lut_mask=16'h1010;
defparam next_state_37_0_1_i_a2_0_cZ.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb init_state_proc_op_eq_next_init_state6_11 (
	.combout(next_init_state6_11),
	.dataa(wait_200us_cntr[7]),
	.datab(wait_200us_cntr[8]),
	.datac(wait_200us_cntr[4]),
	.datad(next_init_state6_11_1)
);
defparam init_state_proc_op_eq_next_init_state6_11.lut_mask=16'h0100;
defparam init_state_proc_op_eq_next_init_state6_11.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb init_state_proc_op_eq_next_init_state6_10_5 (
	.combout(next_init_state6_10_5),
	.dataa(wait_200us_cntr[2]),
	.datab(wait_200us_cntr[3]),
	.datac(next_init_state6_10_3),
	.datad(VCC)
);
defparam init_state_proc_op_eq_next_init_state6_10_5.lut_mask=16'h1010;
defparam init_state_proc_op_eq_next_init_state6_10_5.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_i_0_RNO_1_15_ (
	.combout(next_state_37_0_1_0_g0_0),
	.dataa(cyc_i_internal),
	.datab(tRCD_tRP_tRSC_cntr[1]),
	.datac(next_state[0]),
	.datad(next_state_37_0_1_a2_0)
);
defparam next_state_i_0_RNO_1_15_.lut_mask=16'h00ef;
defparam next_state_i_0_RNO_1_15_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb data_valid_r_RNO (
	.combout(data_valid_r_0_0_g0_i_o4_i),
	.dataa(next_state[9]),
	.datab(next_state[3]),
	.datac(next_state[10]),
	.datad(un42_current_state)
);
defparam data_valid_r_RNO.lut_mask=16'h0001;
defparam data_valid_r_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_ras_n_r_i_RNO (
	.combout(un21_current_init_state_i_0_g0),
	.dataa(next_init_state[3]),
	.datab(next_state[14]),
	.datac(next_init_state[1]),
	.datad(un21_current_init_state_4_i_a2)
);
defparam dram_ras_n_r_i_RNO.lut_mask=16'hfeff;
defparam dram_ras_n_r_i_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_0_0_ (
	.combout(dram_addr_r_1_0_0__g0_a),
	.dataa(address_r[8]),
	.datab(address_r[0]),
	.datac(next_init_state[5]),
	.datad(next_state[12])
);
defparam dram_addr_r_RNO_0_0_.lut_mask=16'h0a0c;
defparam dram_addr_r_RNO_0_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_0_ (
	.combout(dram_addr_r_1_0_0__g0),
	.dataa(next_init_state[1]),
	.datab(next_state[12]),
	.datac(dram_addr_r_1_0_0__g0_a),
	.datad(un84_current_state_i_a2)
);
defparam dram_addr_r_RNO_0_.lut_mask=16'heafa;
defparam dram_addr_r_RNO_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_0_2_ (
	.combout(dram_addr_r_1_0_2__g0_a),
	.dataa(address_r[10]),
	.datab(address_r[2]),
	.datac(next_init_state[5]),
	.datad(next_state[12])
);
defparam dram_addr_r_RNO_0_2_.lut_mask=16'h0a0c;
defparam dram_addr_r_RNO_0_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_2_ (
	.combout(dram_addr_r_1_0_2__g0),
	.dataa(next_init_state[1]),
	.datab(next_state[12]),
	.datac(dram_addr_r_1_0_2__g0_a),
	.datad(un84_current_state_i_a2)
);
defparam dram_addr_r_RNO_2_.lut_mask=16'heafa;
defparam dram_addr_r_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_0_3_ (
	.combout(dram_addr_r_1_0_3__g0_a),
	.dataa(address_r[11]),
	.datab(address_r[3]),
	.datac(next_init_state[5]),
	.datad(next_state[12])
);
defparam dram_addr_r_RNO_0_3_.lut_mask=16'h0a0c;
defparam dram_addr_r_RNO_0_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_3_ (
	.combout(dram_addr_r_1_0_3__g0),
	.dataa(next_init_state[1]),
	.datab(next_state[12]),
	.datac(dram_addr_r_1_0_3__g0_a),
	.datad(un84_current_state_i_a2)
);
defparam dram_addr_r_RNO_3_.lut_mask=16'h4050;
defparam dram_addr_r_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_0_4_ (
	.combout(dram_addr_r_1_0_4__g0_a),
	.dataa(address_r[12]),
	.datab(address_r[4]),
	.datac(next_init_state[5]),
	.datad(next_state[12])
);
defparam dram_addr_r_RNO_0_4_.lut_mask=16'h0a0c;
defparam dram_addr_r_RNO_0_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_4_ (
	.combout(dram_addr_r_1_0_4__g0),
	.dataa(next_init_state[1]),
	.datab(next_state[12]),
	.datac(dram_addr_r_1_0_4__g0_a),
	.datad(un84_current_state_i_a2)
);
defparam dram_addr_r_RNO_4_.lut_mask=16'heafa;
defparam dram_addr_r_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_0_6_ (
	.combout(dram_addr_r_1_0_6__g0_a),
	.dataa(address_r[14]),
	.datab(address_r[6]),
	.datac(next_init_state[5]),
	.datad(next_state[12])
);
defparam dram_addr_r_RNO_0_6_.lut_mask=16'h0a0c;
defparam dram_addr_r_RNO_0_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_6_ (
	.combout(dram_addr_r_1_0_6__g0),
	.dataa(next_init_state[1]),
	.datab(next_state[12]),
	.datac(dram_addr_r_1_0_6__g0_a),
	.datad(un84_current_state_i_a2)
);
defparam dram_addr_r_RNO_6_.lut_mask=16'h4050;
defparam dram_addr_r_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_0_7_ (
	.combout(dram_addr_r_1_0_7__g0_a),
	.dataa(address_r[15]),
	.datab(address_r[7]),
	.datac(next_init_state[5]),
	.datad(next_state[12])
);
defparam dram_addr_r_RNO_0_7_.lut_mask=16'h0a0c;
defparam dram_addr_r_RNO_0_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_7_ (
	.combout(dram_addr_r_1_0_7__g0),
	.dataa(next_init_state[1]),
	.datab(next_state[12]),
	.datac(dram_addr_r_1_0_7__g0_a),
	.datad(un84_current_state_i_a2)
);
defparam dram_addr_r_RNO_7_.lut_mask=16'h4050;
defparam dram_addr_r_RNO_7_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb cyc_i_internal_RNO (
	.combout(cyc_i_internal_0_0_g0),
	.dataa(next_state[0]),
	.datab(next_state_i_0[15]),
	.datac(cyc_i_internal),
	.datad(cmd_r_i_s)
);
defparam cyc_i_internal_RNO.lut_mask=16'h50f3;
defparam cyc_i_internal_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_ack_o_i_RNIB7M7 (
	.combout(r_255_0_g2_i),
	.dataa(wr_gnt_i_i),
	.datab(un67_wbm_cur_st_1_o3),
	.datac(wbs_ack_o_i),
	.datad(VCC)
);
defparam wbs_ack_o_i_RNIB7M7.lut_mask=16'hcdcd;
defparam wbs_ack_o_i_RNIB7M7.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wbs_ack_o_i_RNIR9P6 (
	.combout(r_274_0_g2_i),
	.dataa(wbm_cur_st_0),
	.datab(wr_gnt_i_i),
	.datac(wbs_ack_o_i),
	.datad(VCC)
);
defparam wbs_ack_o_i_RNIR9P6.lut_mask=16'habab;
defparam wbs_ack_o_i_RNIR9P6.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_0_5_ (
	.combout(dram_addr_r_1_0_5__g0_a),
	.dataa(address_r[13]),
	.datab(address_r[5]),
	.datac(next_init_state[5]),
	.datad(next_state[12])
);
defparam dram_addr_r_RNO_0_5_.lut_mask=16'h0a0c;
defparam dram_addr_r_RNO_0_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_5_ (
	.combout(dram_addr_r_1_0_5__g0),
	.dataa(next_init_state[1]),
	.datab(next_state[12]),
	.datac(dram_addr_r_1_0_5__g0_a),
	.datad(un84_current_state_i_a2)
);
defparam dram_addr_r_RNO_5_.lut_mask=16'heafa;
defparam dram_addr_r_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_0_1_ (
	.combout(dram_addr_r_1_0_1__g0_a),
	.dataa(address_r[9]),
	.datab(address_r[1]),
	.datac(next_init_state[5]),
	.datad(next_state[12])
);
defparam dram_addr_r_RNO_0_1_.lut_mask=16'h0a0c;
defparam dram_addr_r_RNO_0_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb dram_addr_r_RNO_1_ (
	.combout(dram_addr_r_1_0_1__g0),
	.dataa(next_init_state[1]),
	.datab(next_state[12]),
	.datac(dram_addr_r_1_0_1__g0_a),
	.datad(un84_current_state_i_a2)
);
defparam dram_addr_r_RNO_1_.lut_mask=16'heafa;
defparam dram_addr_r_RNO_1_.sum_lutc_input="datac";
// @41:368
  cycloneii_lcell_comb next_state_37_0_1_i_a2_1_cZ (
	.combout(next_state_37_0_1_i_a2_1),
	.dataa(blen_cnt[4]),
	.datab(blen_cnt[8]),
	.datac(blen_cnt[2]),
	.datad(next_state_37_0_1_i_a2_0_3)
);
defparam next_state_37_0_1_i_a2_1_cZ.lut_mask=16'h0100;
defparam next_state_37_0_1_i_a2_1_cZ.sum_lutc_input="datac";
// @41:521
  cycloneii_lcell_comb main_state_proc_blen_cnt62lt8 (
	.combout(blen_cnt62lt8),
	.dataa(blen_cnt[0]),
	.datab(blen_cnt[1]),
	.datac(blen_cnt62lt8_3),
	.datad(blen_cnt62lt8_4)
);
defparam main_state_proc_blen_cnt62lt8.lut_mask=16'hfffe;
defparam main_state_proc_blen_cnt62lt8.sum_lutc_input="datac";
  cycloneii_lcell_comb rfsh_int_cntr_RNI117N1_11_ (
	.combout(rfsh_int_cntrlde_i_a2_0),
	.dataa(rfsh_int_cntr[11]),
	.datab(rfsh_int_cntrlde_i_a2_0_0),
	.datac(rfsh_int_cntrlde_i_a2_0_6),
	.datad(rfsh_int_cntrlde_i_a2_0_7)
);
defparam rfsh_int_cntr_RNI117N1_11_.lut_mask=16'h4000;
defparam rfsh_int_cntr_RNI117N1_11_.sum_lutc_input="datac";
// @41:377
  cycloneii_lcell_comb next_state_2_sqmuxa_1_cZ (
	.combout(next_state_2_sqmuxa_1),
	.dataa(do_refresh),
	.datab(init_done),
	.datac(next_state_i_0[15]),
	.datad(cmd_r_i_s)
);
defparam next_state_2_sqmuxa_1_cZ.lut_mask=16'h0004;
defparam next_state_2_sqmuxa_1_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb oor_r_RNO_0 (
	.combout(oor_r_0_0_g0_i_o4_i),
	.dataa(next_state[11]),
	.datab(un109_current_state_i_a2),
	.datac(un1_next_state_8_0_a2),
	.datad(wbm_cyc_o)
);
defparam oor_r_RNO_0.lut_mask=16'h0e04;
defparam oor_r_RNO_0.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb stb_err_r_RNO (
	.combout(stb_err_r_0_0_g0_i_o4),
	.dataa(next_state_i_0[15]),
	.datab(stb_err_r_0_sqmuxa_1_0_a2),
	.datac(stb_err_r_0_sqmuxa_i),
	.datad(VCC)
);
defparam stb_err_r_RNO.lut_mask=16'hfdfd;
defparam stb_err_r_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_init_state_RNO_1_ (
	.combout(next_init_state_0_sqmuxa_4_0_a2_0_g0),
	.dataa(next_init_state[2]),
	.datab(un24_trc_cntr),
	.datac(un22_trc_cntr_0_a2),
	.datad(VCC)
);
defparam next_init_state_RNO_1_.lut_mask=16'h8080;
defparam next_init_state_RNO_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb wait_200us_cntr_RNIMAUM_0_ (
	.combout(r_21_0_g2),
	.dataa(r_21_0_g2_8),
	.datab(r_21_0_g2_9),
	.datac(r_21_0_g2_6),
	.datad(r_21_0_g2_7)
);
defparam wait_200us_cntr_RNIMAUM_0_.lut_mask=16'hfffe;
defparam wait_200us_cntr_RNIMAUM_0_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_init_state_RNO_0_3_ (
	.combout(next_init_state_15_0_0_0_3__g0_0_a3),
	.dataa(next_init_state[2]),
	.datab(un24_trc_cntr),
	.datac(un22_trc_cntr_0_a2),
	.datad(VCC)
);
defparam next_init_state_RNO_0_3_.lut_mask=16'h2020;
defparam next_init_state_RNO_0_3_.sum_lutc_input="datac";
// @41:368
  cycloneii_lcell_comb next_state_37_0_0_a2_2_1_ (
	.combout(next_state_37_0_0_a2_2[1]),
	.dataa(blen_cnt[0]),
	.datab(blen_cnt[1]),
	.datac(next_state[2]),
	.datad(next_state_37_0_1_i_a2_0)
);
defparam next_state_37_0_0_a2_2_1_.lut_mask=16'h1000;
defparam next_state_37_0_0_a2_2_1_.sum_lutc_input="datac";
// @30:118
  cycloneii_lcell_comb wbs_stallo_proc_un2_wbs_stall_o_RNIOO3D (
	.combout(wbs_stall_o_0),
	.dataa(stall_r_i),
	.datab(wr_gnt_i_i),
	.datac(un2_wbs_stall_o),
	.datad(wbm_cyc_o)
);
defparam wbs_stallo_proc_un2_wbs_stall_o_RNIOO3D.lut_mask=16'hcddd;
defparam wbs_stallo_proc_un2_wbs_stall_o_RNIOO3D.sum_lutc_input="datac";
// @41:595
  cycloneii_lcell_comb un1_current_state_6_cZ (
	.combout(un1_current_state_6),
	.dataa(next_state[3]),
	.datab(un42_current_state),
	.datac(un1_next_state_1_1_i_a2),
	.datad(data_valid_r_0_0_g2)
);
defparam un1_current_state_6_cZ.lut_mask=16'h0001;
defparam un1_current_state_6_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNICIUT1_13_ (
	.combout(r_33_0_g2),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntrlde_i_a2_0),
	.datac(VCC),
	.datad(VCC)
);
defparam next_state_RNICIUT1_13_.lut_mask=16'hbbbb;
defparam next_state_RNICIUT1_13_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_init_state_RNO_2_ (
	.combout(next_init_state_15_0_0_2__g0),
	.dataa(next_init_state[2]),
	.datab(next_init_state[3]),
	.datac(un22_trc_cntr_0_a2),
	.datad(VCC)
);
defparam next_init_state_RNO_2_.lut_mask=16'hcece;
defparam next_init_state_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_init_state_RNO_3_ (
	.combout(next_init_state_15_0_0_0_3__g0_0),
	.dataa(next_init_state[4]),
	.datab(tRCD_tRP_tRSC_cntr[0]),
	.datac(next_init_state_15_0_0_0_3__g0_0_a3),
	.datad(VCC)
);
defparam next_init_state_RNO_3_.lut_mask=16'hf8f8;
defparam next_init_state_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_13_ (
	.combout(next_state_37_0_13__g0),
	.dataa(next_state[13]),
	.datab(next_state[14]),
	.datac(un22_trc_cntr_0_a2),
	.datad(VCC)
);
defparam next_state_RNO_13_.lut_mask=16'hcece;
defparam next_state_RNO_13_.sum_lutc_input="datac";
// @5:132
  cycloneii_lcell_comb init_state_proc_op_eq_next_init_state6 (
	.combout(next_init_state6),
	.dataa(next_init_state6_10_4),
	.datab(next_init_state6_11),
	.datac(next_init_state6_10_5),
	.datad(VCC)
);
defparam init_state_proc_op_eq_next_init_state6.lut_mask=16'h8080;
defparam init_state_proc_op_eq_next_init_state6.sum_lutc_input="datac";
// @41:479
  cycloneii_lcell_comb next_state_1_sqmuxa_10_i_a2_cZ (
	.combout(next_state_1_sqmuxa_10_i_a2),
	.dataa(blen_cnt[2]),
	.datab(blen_cnt[1]),
	.datac(next_state_37_0_1_i_a2_0),
	.datad(VCC)
);
defparam next_state_1_sqmuxa_10_i_a2_cZ.lut_mask=16'h1010;
defparam next_state_1_sqmuxa_10_i_a2_cZ.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_init_state_RNO_5_ (
	.combout(next_init_state_0_sqmuxa_3_0_g0),
	.dataa(next_init_state[6]),
	.datab(next_init_state6_10_4),
	.datac(next_init_state6_11),
	.datad(next_init_state6_10_5)
);
defparam next_init_state_RNO_5_.lut_mask=16'h8000;
defparam next_init_state_RNO_5_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_i_0_RNO_0_15_ (
	.combout(next_state_37_0_1_0_g0_2),
	.dataa(next_state[13]),
	.datab(un22_trc_cntr_0_a2),
	.datac(next_state_37_0_1_0_g0_0),
	.datad(next_state_37_0_1_6_a2)
);
defparam next_state_i_0_RNO_0_15_.lut_mask=16'h0070;
defparam next_state_i_0_RNO_0_15_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb stall_r_i_RNO (
	.combout(stall_r_0_0_g0),
	.dataa(next_state[3]),
	.datab(stall_r_i),
	.datac(un42_current_state),
	.datad(un1_current_state_6)
);
defparam stall_r_i_RNO.lut_mask=16'h00fe;
defparam stall_r_i_RNO.sum_lutc_input="datac";
// @41:368
  cycloneii_lcell_comb un1_blen_cnt_1_sqmuxa_1_cZ (
	.combout(un1_blen_cnt_1_sqmuxa_1),
	.dataa(next_state[0]),
	.datab(next_state[1]),
	.datac(blen_cnt62lt8),
	.datad(VCC)
);
defparam un1_blen_cnt_1_sqmuxa_1_cZ.lut_mask=16'he0e0;
defparam un1_blen_cnt_1_sqmuxa_1_cZ.sum_lutc_input="datac";
// @41:588
  cycloneii_lcell_comb data_proc_un55_current_state (
	.combout(un55_current_state),
	.dataa(next_state[0]),
	.datab(we_i_r),
	.datac(blen_cnt62lt8),
	.datad(VCC)
);
defparam data_proc_un55_current_state.lut_mask=16'h2020;
defparam data_proc_un55_current_state.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb do_refresh_RNO (
	.combout(do_refresh_0_0_g0),
	.dataa(next_state[13]),
	.datab(rfsh_int_cntr[0]),
	.datac(do_refresh),
	.datad(rfsh_int_cntrlde_i_a2_0)
);
defparam do_refresh_RNO.lut_mask=16'h5450;
defparam do_refresh_RNO.sum_lutc_input="datac";
// @41:368
  cycloneii_lcell_comb next_state_37_0_0_a2_1_1_ (
	.combout(next_state_37_0_0_a2_1[1]),
	.dataa(blen_cnt[2]),
	.datab(next_state[4]),
	.datac(next_state_1_sqmuxa_11_i_o2),
	.datad(next_state_37_0_1_i_a2_0)
);
defparam next_state_37_0_0_a2_1_1_.lut_mask=16'h4000;
defparam next_state_37_0_0_a2_1_1_.sum_lutc_input="datac";
// @41:368
  cycloneii_lcell_comb next_state_37_0_0_a2_0_1_ (
	.combout(next_state_37_0_0_a2_0[1]),
	.dataa(next_state[2]),
	.datab(next_state[3]),
	.datac(next_state_37_0_1_i_a2_1),
	.datad(wbm_cyc_o)
);
defparam next_state_37_0_0_a2_0_1_.lut_mask=16'he0ee;
defparam next_state_37_0_0_a2_0_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_i_0_RNO_15_ (
	.combout(next_state_37_0_1_0_g0),
	.dataa(do_refresh),
	.datab(next_state_i_0[15]),
	.datac(cmd_r_i_s),
	.datad(next_state_37_0_1_0_g0_2)
);
defparam next_state_i_0_RNO_15_.lut_mask=16'hef00;
defparam next_state_i_0_RNO_15_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_0_2_ (
	.combout(N_10_i_0_g0_a),
	.dataa(blen_cnt[0]),
	.datab(blen_cnt[1]),
	.datac(next_state[2]),
	.datad(next_state_37_0_1_i_a2_0)
);
defparam next_state_RNO_0_2_.lut_mask=16'h1f0f;
defparam next_state_RNO_0_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_2_ (
	.combout(N_10_i_0_g0),
	.dataa(next_state[3]),
	.datab(next_state_37_0_1_i_a2_1),
	.datac(wbm_cyc_o),
	.datad(N_10_i_0_g0_a)
);
defparam next_state_RNO_2_.lut_mask=16'h2030;
defparam next_state_RNO_2_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_3_ (
	.combout(N_46_i_0_g0),
	.dataa(next_state[4]),
	.datab(next_state_1_sqmuxa_11_i_o2),
	.datac(next_state_37_0_1_i_a2_1),
	.datad(wbm_cyc_o)
);
defparam next_state_RNO_3_.lut_mask=16'h2a00;
defparam next_state_RNO_3_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_4_ (
	.combout(N_48_i_0_g0),
	.dataa(blen_cnt[1]),
	.datab(next_state[5]),
	.datac(next_state_37_0_1_i_a2_1),
	.datad(wbm_cyc_o)
);
defparam next_state_RNO_4_.lut_mask=16'h8c00;
defparam next_state_RNO_4_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb rx_data_r_RNO (
	.combout(rx_data_r_0_0_g0),
	.dataa(rx_data_r),
	.datab(un1_next_state_1_1_i_a2),
	.datac(blen_cnt62lt8),
	.datad(un1_current_state_6)
);
defparam rx_data_r_RNO.lut_mask=16'hc0e2;
defparam rx_data_r_RNO.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_init_state_RNO_6_ (
	.combout(next_init_state_15_0_0_6__g0_0),
	.dataa(next_init_state_i_0[7]),
	.datab(next_init_state[6]),
	.datac(init_done),
	.datad(next_init_state6)
);
defparam next_init_state_RNO_6_.lut_mask=16'h05cd;
defparam next_init_state_RNO_6_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb data_proc_un55_current_state_RNIGLMA (
	.combout(data_valid_r_0_0_g2),
	.dataa(next_state[1]),
	.datab(next_state[2]),
	.datac(blen_cnt62lt8),
	.datad(un55_current_state)
);
defparam data_proc_un55_current_state_RNIGLMA.lut_mask=16'hffec;
defparam data_proc_un55_current_state_RNIGLMA.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_9_ (
	.combout(N_44_i_0_g0),
	.dataa(blen_cnt[0]),
	.datab(un1_next_state_1_1_i_a2),
	.datac(wbm_cyc_o),
	.datad(next_state_1_sqmuxa_10_i_a2)
);
defparam next_state_RNO_9_.lut_mask=16'h40c0;
defparam next_state_RNO_9_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_0_1_ (
	.combout(next_state_37_0_0_0_1__g0_1),
	.dataa(next_state_37_0_0_o2[1]),
	.datab(wbm_cyc_o),
	.datac(next_state_37_0_0_a2_2[1]),
	.datad(next_state_37_0_0_a2_0[1])
);
defparam next_state_RNO_0_1_.lut_mask=16'hfff2;
defparam next_state_RNO_0_1_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb un1_blen_cnt_1_sqmuxa_1_RNIKC3K (
	.combout(r_42_0_g2),
	.dataa(un1_blen_cnt_1_sqmuxa_2sel_0_s1_0_a2_0_0),
	.datab(un1_next_state_1_1_i_a2),
	.datac(wbm_cyc_o),
	.datad(un1_blen_cnt_1_sqmuxa_1)
);
defparam un1_blen_cnt_1_sqmuxa_1_RNIKC3K.lut_mask=16'hffd0;
defparam un1_blen_cnt_1_sqmuxa_1_RNIKC3K.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_8_ (
	.combout(next_state_37_0_0_8__g0),
	.dataa(blen_cnt[0]),
	.datab(un1_next_state_1_1_i_a2),
	.datac(wbm_cyc_o),
	.datad(next_state_1_sqmuxa_10_i_a2)
);
defparam next_state_RNO_8_.lut_mask=16'h8c0c;
defparam next_state_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb next_state_RNO_1_ (
	.combout(next_state_37_0_0_0_1__g0),
	.dataa(next_state[5]),
	.datab(next_state_1_sqmuxa_10_i_a2),
	.datac(next_state_37_0_0_a2_1[1]),
	.datad(next_state_37_0_0_0_1__g0_1)
);
defparam next_state_RNO_1_.lut_mask=16'hfff8;
defparam next_state_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb un1_blen_cnt_1_sqmuxa_1_RNI0I7K (
	.combout(G_4_i),
	.dataa(next_state[11]),
	.datab(G_4_i_a2_0),
	.datac(wbm_cyc_o),
	.datad(un1_blen_cnt_1_sqmuxa_1)
);
defparam un1_blen_cnt_1_sqmuxa_1_RNI0I7K.lut_mask=16'ha0ef;
defparam un1_blen_cnt_1_sqmuxa_1_RNI0I7K.sum_lutc_input="datac";
  cycloneii_lcell_comb blen_cnt_RNO_8_ (
	.combout(blen_cnt_lm8),
	.dataa(un1_blen_cnt_1_sqmuxa_22[8]),
	.datab(G_4_i),
	.datac(blen_cnt_10_i_o2[8]),
	.datad(blen_cnt_c8_combout)
);
defparam blen_cnt_RNO_8_.lut_mask=16'hb380;
defparam blen_cnt_RNO_8_.sum_lutc_input="datac";
// @55:253
  cycloneii_lcell_comb oor_r_RNO (
	.combout(oor_r_0_0_I0_i_0_337_a2),
	.dataa(next_state[11]),
	.datab(new_blen_n[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(N_8)
);
defparam oor_r_RNO.lut_mask=16'h0202;
defparam oor_r_RNO.sum_lutc_input="cin";
// @41:368
  cycloneii_lcell_comb un1_blen_cnt_1_sqmuxa_22_term_6_ (
	.combout(un1_blen_cnt_1_sqmuxa_22[8]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_blen_cnt_1_sqmuxa_22_cout[6])
);
defparam un1_blen_cnt_1_sqmuxa_22_term_6_.lut_mask=16'hf0f0;
defparam un1_blen_cnt_1_sqmuxa_22_term_6_.sum_lutc_input="cin";
// @41:399
  cycloneii_lcell_comb un6_new_blen_nd_term_6_ (
	.combout(un6_new_blen_nd[8]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un6_new_blen_nd_cout[6])
);
defparam un6_new_blen_nd_term_6_.lut_mask=16'hf0f0;
defparam un6_new_blen_nd_term_6_.sum_lutc_input="cin";
  assign  sync_rst_out_i = ~ sync_rst_out;
  assign  dat_1st_bool_i_i = ~ dat_1st_bool_i;
  assign  wr_gnt_i_i_i = ~ wr_gnt_i_i;
endmodule /* sdram_controller */

// VQM4.1+ 
module mds_top (
  dram_addr_r_11,
  dram_addr_r_10,
  dram_addr_r_9,
  dram_addr_r_8,
  dram_addr_r_7,
  dram_addr_r_6,
  dram_addr_r_5,
  dram_addr_r_4,
  dram_addr_r_3,
  dram_addr_r_2,
  dram_addr_r_1,
  dram_addr_r_0,
  dram_dq_c_15,
  dram_dq_c_14,
  dram_dq_c_13,
  dram_dq_c_12,
  dram_dq_c_11,
  dram_dq_c_10,
  dram_dq_c_9,
  dram_dq_c_8,
  dram_dq_c_7,
  dram_dq_c_6,
  dram_dq_c_5,
  dram_dq_c_4,
  dram_dq_c_3,
  dram_dq_c_2,
  dram_dq_c_1,
  dram_dq_c_0,
  dram_bank_r_1,
  dram_bank_r_0,
  dram_dq_r_15,
  dram_dq_r_14,
  dram_dq_r_13,
  dram_dq_r_12,
  dram_dq_r_11,
  dram_dq_r_10,
  dram_dq_r_9,
  dram_dq_r_8,
  dram_dq_r_7,
  dram_dq_r_6,
  dram_dq_r_5,
  dram_dq_r_4,
  dram_dq_r_3,
  dram_dq_r_2,
  dram_dq_r_1,
  dram_dq_r_0,
  reg_data_2_2,
  reg_data_2_5,
  reg_data_2_0,
  reg_data_1_4,
  reg_data_1_7,
  reg_data_1_3,
  reg_data_1_6,
  reg_data_1_1,
  reg_data_1_2,
  reg_data_1_5,
  reg_data_1_0,
  r_out_0,
  r_out_1,
  r_out_2,
  r_out_3,
  r_out_4,
  r_out_5,
  r_out_6,
  r_out_7,
  g_out_0,
  g_out_1,
  g_out_2,
  g_out_3,
  g_out_4,
  g_out_5,
  g_out_6,
  g_out_7,
  b_out_0,
  b_out_1,
  b_out_2,
  b_out_3,
  b_out_4,
  b_out_5,
  b_out_6,
  b_out_7,
  reg_data_0_3,
  reg_data_0_4,
  reg_data_0_6,
  reg_data_0_1,
  reg_data_0_7,
  reg_data_0_0,
  reg_data_0_5,
  reg_data_0_2,
  cur_wr_addr_21,
  cur_rd_addr_21,
  reg_data_i_5,
  reg_data_i_6,
  reg_data_i_3,
  reg_data_i_0,
  reg_data_i_2,
  reg_data_0,
  reg_data_1,
  reg_data_3,
  reg_data_5,
  reg_data_6,
  reg_data_4,
  reg_data_7,
  reg_data_2,
  oe_r,
  dram_cas_n_r_i_RNIK147,
  dram_udqm_i_RNI2155,
  dram_ras_n_r_i_RNI3247,
  dram_we_n_r_i_RNIV696,
  led_i,
  dout_i_RNIVB63,
  wbm_cyc_o_0,
  uart_serial_in_c,
  clk_40_c,
  sync_rst_out_1,
  blank,
  hsync,
  vsync_i,
  wr_bank_val,
  clk_133_c,
  sync_rst_out_0,
  rd_bank_val_i_RNINQB4,
  wbm_cyc_o,
  dbg_bus_taken_0,
  wbm_cyc_o_i_o2,
  clk_100,
  sync_rst_out,
  dbg_bus_taken
)
;
output dram_addr_r_11 ;
output dram_addr_r_10 ;
output dram_addr_r_9 ;
output dram_addr_r_8 ;
output dram_addr_r_7 ;
output dram_addr_r_6 ;
output dram_addr_r_5 ;
output dram_addr_r_4 ;
output dram_addr_r_3 ;
output dram_addr_r_2 ;
output dram_addr_r_1 ;
output dram_addr_r_0 ;
input dram_dq_c_15 ;
input dram_dq_c_14 ;
input dram_dq_c_13 ;
input dram_dq_c_12 ;
input dram_dq_c_11 ;
input dram_dq_c_10 ;
input dram_dq_c_9 ;
input dram_dq_c_8 ;
input dram_dq_c_7 ;
input dram_dq_c_6 ;
input dram_dq_c_5 ;
input dram_dq_c_4 ;
input dram_dq_c_3 ;
input dram_dq_c_2 ;
input dram_dq_c_1 ;
input dram_dq_c_0 ;
output dram_bank_r_1 ;
output dram_bank_r_0 ;
output dram_dq_r_15 ;
output dram_dq_r_14 ;
output dram_dq_r_13 ;
output dram_dq_r_12 ;
output dram_dq_r_11 ;
output dram_dq_r_10 ;
output dram_dq_r_9 ;
output dram_dq_r_8 ;
output dram_dq_r_7 ;
output dram_dq_r_6 ;
output dram_dq_r_5 ;
output dram_dq_r_4 ;
output dram_dq_r_3 ;
output dram_dq_r_2 ;
output dram_dq_r_1 ;
output dram_dq_r_0 ;
output reg_data_2_2 ;
output reg_data_2_5 ;
output reg_data_2_0 ;
output reg_data_1_4 ;
output reg_data_1_7 ;
output reg_data_1_3 ;
output reg_data_1_6 ;
output reg_data_1_1 ;
output reg_data_1_2 ;
output reg_data_1_5 ;
output reg_data_1_0 ;
output r_out_0 ;
output r_out_1 ;
output r_out_2 ;
output r_out_3 ;
output r_out_4 ;
output r_out_5 ;
output r_out_6 ;
output r_out_7 ;
output g_out_0 ;
output g_out_1 ;
output g_out_2 ;
output g_out_3 ;
output g_out_4 ;
output g_out_5 ;
output g_out_6 ;
output g_out_7 ;
output b_out_0 ;
output b_out_1 ;
output b_out_2 ;
output b_out_3 ;
output b_out_4 ;
output b_out_5 ;
output b_out_6 ;
output b_out_7 ;
output reg_data_0_3 ;
output reg_data_0_4 ;
output reg_data_0_6 ;
output reg_data_0_1 ;
output reg_data_0_7 ;
output reg_data_0_0 ;
output reg_data_0_5 ;
output reg_data_0_2 ;
output cur_wr_addr_21 ;
output cur_rd_addr_21 ;
output reg_data_i_5 ;
output reg_data_i_6 ;
output reg_data_i_3 ;
output reg_data_i_0 ;
output reg_data_i_2 ;
output reg_data_0 ;
output reg_data_1 ;
output reg_data_3 ;
output reg_data_5 ;
output reg_data_6 ;
output reg_data_4 ;
output reg_data_7 ;
output reg_data_2 ;
output oe_r ;
output dram_cas_n_r_i_RNIK147 ;
output dram_udqm_i_RNI2155 ;
output dram_ras_n_r_i_RNI3247 ;
output dram_we_n_r_i_RNIV696 ;
output led_i ;
output dout_i_RNIVB63 ;
output wbm_cyc_o_0 ;
input uart_serial_in_c ;
input clk_40_c ;
input sync_rst_out_1 ;
output blank ;
output hsync ;
output vsync_i ;
output wr_bank_val ;
input clk_133_c ;
input sync_rst_out_0 ;
output rd_bank_val_i_RNINQB4 ;
output wbm_cyc_o ;
output dbg_bus_taken_0 ;
output wbm_cyc_o_i_o2 ;
input clk_100 ;
input sync_rst_out ;
output dbg_bus_taken ;
wire dram_addr_r_11 ;
wire dram_addr_r_10 ;
wire dram_addr_r_9 ;
wire dram_addr_r_8 ;
wire dram_addr_r_7 ;
wire dram_addr_r_6 ;
wire dram_addr_r_5 ;
wire dram_addr_r_4 ;
wire dram_addr_r_3 ;
wire dram_addr_r_2 ;
wire dram_addr_r_1 ;
wire dram_addr_r_0 ;
wire dram_dq_c_15 ;
wire dram_dq_c_14 ;
wire dram_dq_c_13 ;
wire dram_dq_c_12 ;
wire dram_dq_c_11 ;
wire dram_dq_c_10 ;
wire dram_dq_c_9 ;
wire dram_dq_c_8 ;
wire dram_dq_c_7 ;
wire dram_dq_c_6 ;
wire dram_dq_c_5 ;
wire dram_dq_c_4 ;
wire dram_dq_c_3 ;
wire dram_dq_c_2 ;
wire dram_dq_c_1 ;
wire dram_dq_c_0 ;
wire dram_bank_r_1 ;
wire dram_bank_r_0 ;
wire dram_dq_r_15 ;
wire dram_dq_r_14 ;
wire dram_dq_r_13 ;
wire dram_dq_r_12 ;
wire dram_dq_r_11 ;
wire dram_dq_r_10 ;
wire dram_dq_r_9 ;
wire dram_dq_r_8 ;
wire dram_dq_r_7 ;
wire dram_dq_r_6 ;
wire dram_dq_r_5 ;
wire dram_dq_r_4 ;
wire dram_dq_r_3 ;
wire dram_dq_r_2 ;
wire dram_dq_r_1 ;
wire dram_dq_r_0 ;
wire reg_data_2_2 ;
wire reg_data_2_5 ;
wire reg_data_2_0 ;
wire reg_data_1_4 ;
wire reg_data_1_7 ;
wire reg_data_1_3 ;
wire reg_data_1_6 ;
wire reg_data_1_1 ;
wire reg_data_1_2 ;
wire reg_data_1_5 ;
wire reg_data_1_0 ;
wire r_out_0 ;
wire r_out_1 ;
wire r_out_2 ;
wire r_out_3 ;
wire r_out_4 ;
wire r_out_5 ;
wire r_out_6 ;
wire r_out_7 ;
wire g_out_0 ;
wire g_out_1 ;
wire g_out_2 ;
wire g_out_3 ;
wire g_out_4 ;
wire g_out_5 ;
wire g_out_6 ;
wire g_out_7 ;
wire b_out_0 ;
wire b_out_1 ;
wire b_out_2 ;
wire b_out_3 ;
wire b_out_4 ;
wire b_out_5 ;
wire b_out_6 ;
wire b_out_7 ;
wire reg_data_0_3 ;
wire reg_data_0_4 ;
wire reg_data_0_6 ;
wire reg_data_0_1 ;
wire reg_data_0_7 ;
wire reg_data_0_0 ;
wire reg_data_0_5 ;
wire reg_data_0_2 ;
wire cur_wr_addr_21 ;
wire cur_rd_addr_21 ;
wire reg_data_i_5 ;
wire reg_data_i_6 ;
wire reg_data_i_3 ;
wire reg_data_i_0 ;
wire reg_data_i_2 ;
wire reg_data_0 ;
wire reg_data_1 ;
wire reg_data_3 ;
wire reg_data_5 ;
wire reg_data_6 ;
wire reg_data_4 ;
wire reg_data_7 ;
wire reg_data_2 ;
wire oe_r ;
wire dram_cas_n_r_i_RNIK147 ;
wire dram_udqm_i_RNI2155 ;
wire dram_ras_n_r_i_RNI3247 ;
wire dram_we_n_r_i_RNIV696 ;
wire led_i ;
wire dout_i_RNIVB63 ;
wire wbm_cyc_o_0 ;
wire uart_serial_in_c ;
wire clk_40_c ;
wire sync_rst_out_1 ;
wire blank ;
wire hsync ;
wire vsync_i ;
wire wr_bank_val ;
wire clk_133_c ;
wire sync_rst_out_0 ;
wire rd_bank_val_i_RNINQB4 ;
wire wbm_cyc_o ;
wire dbg_bus_taken_0 ;
wire wbm_cyc_o_i_o2 ;
wire clk_100 ;
wire sync_rst_out ;
wire dbg_bus_taken ;
wire [6:5] wbs_reg_dout_m_0_0_3;
wire [6:5] wbs_reg_dout_m_0_0_2;
wire [7:4] wbs_reg_dout_m_0_0;
wire [7:4] wbs_reg_dout_1_3;
wire [1:1] ic_wbm_ack_i_i_0;
wire [0:0] ic_wbm_ack_i_11_u_i_m3_i_m3;
wire [0:0] ic_wbm_stall_i_i_a4_0_a2;
wire [1:1] ic_wbm_stall_i_i_a4_i;
wire [0:0] ic_wbm_ack_i_11_u_i_m3_i_m3_d;
wire [0:0] wbs_reg_dout_m_0_0_1;
wire [0:0] wbs_reg_dout_m_0_0_a2_0;
wire [6:0] wbs_reg_dout_m;
wire [3:1] wbs_reg_dout_m_0_0_0;
wire [7:0] ic_wbm_dat_i_11_0;
wire [7:7] wbs_reg_dout_m_0_0_a2_7;
wire [7:7] wbs_reg_dout_m_0_0_a2_5;
wire [3:1] upper_frame;
wire [9:7] outc1_wbm_adr_o_i;
wire [0:0] ic_wbs_stb_i_0_a4_0_a2;
wire [7:0] type_reg;
wire [4:0] wbm_cur_st;
wire [2:2] ic_wbs_tgc_i_i_0_a2;
wire [0:0] ic_wbm_ack_i_11_u_i_m3_i_m3_s;
wire [2:2] ic_wbs_we_i_0_a2_0_a3;
wire [0:0] ic_wbs_stb_i_5_i_m3_i_m3;
wire [9:0] wbm_adr_internal;
wire [20:0] cur_rd_addr;
wire [8:0] adrint_i_m3_i_m3;
wire [1:1] ic_wbm_err_i_0_a4_0_a2_0;
wire [0:0] wbm_gnt_0_0_i_0_a3;
wire [1:1] ic_wbs_cyc_i_i_0_o2;
wire [0:0] wbs_gnt_rep1;
wire [1:1] wbs_gnt_i_0_rep1;
wire [0:0] wbm_gnt_i_0_rep1;
wire [0:0] wbm_gnt_i_0_rep0;
wire [0:0] cur_st;
wire [0:0] wbm_gnt_i_0;
wire [1:1] wbs_gnt_i_0;
wire [0:0] cur_st_rep1;
wire [0:0] wbs_gnt;
wire [0:0] ic_wbm_stall_i;
wire [0:0] ic_wbm_stall_i_1;
wire [7:0] rd_wbs_dat_o;
wire [9:0] adr_internal;
wire [9:0] ic_wbs_adr_i_0;
wire [0:0] ic_wbs_cyc_i_i;
wire [0:0] ic_wbs_stb_i_0;
wire [0:0] ic_wbs_stb_i_0_a4;
wire [1:1] ic_wbm_err_i;
wire [0:0] ic_wbs_we_i;
wire [0:0] ic_wbs_stb_i_0_a2;
wire [0:0] wbm_gnt_i_0_rep1_0;
wire [0:0] cur_st_0;
wire [0:0] wbm_gnt_i_0_0;
wire [7:0] inc_wbm_dat_i;
wire [7:0] wbs_reg_dout;
wire [9:0] wbm_tga_o;
wire [9:1] outc1_wbm_tga_o_i;
wire [7:0] wbm_dat_o;
wire [15:0] dat_o_r;
wire [7:1] wbm_tga_o_1;
wire [9:0] cur_rd_addr_0;
wire [9:1] wbm_tga_o_0;
wire [15:0] ram_data_out_swap;
wire [5:1] wbm_tga_o_2;
wire [15:0] ram_1st_data;
wire [20:0] cur_wr_addr;
wire [7:1] rx_wbm_dat_o_i_i;
wire [7:0] wbm_dat_o_0;
wire [1:1] wbm_cur_st_rep1;
wire m35_m5 ;
wire d_m2_e ;
wire wr_wbs_stall_o ;
wire wbs_ack_o_u_i ;
wire wbs_reg_cyc_i_o2 ;
wire wbs_reg_cyc_i_o2_0 ;
wire wbs_reg_cyc_i_o2_0_0 ;
wire wbs_ack_o ;
wire m18 ;
wire m27 ;
wire r_m2 ;
wire un1_ic_wbm_cyc_o_i_0_a2 ;
wire un1_ic_wbm_cyc_o_i_0_a2_1 ;
wire un1_ic_wbm_cyc_o_i_0_o3_0 ;
wire un122_wbs_gnt_3_sqmuxa_i_0_0_a ;
wire ic_wbs_adr_i_1_5_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_6_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_7_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_9_1_a4_0_a2 ;
wire outc1_wbm_cyc_o ;
wire wbm_cyc_internal ;
wire neg_cyc_bool ;
wire ic_wbs_adr_i_1_2_1_a4_0_a2 ;
wire ic_wbs_adr_i_1_1_1_i_i_a2 ;
wire un1_reg_data6_0_0_a3_tz_0_a ;
wire ic_wbs_adr_i_1_3_1_i_0 ;
wire ic_wbs_adr_i_1_0_1_i_i_a2 ;
wire wr_wbs_reg_cyc ;
wire ic_wbs_adr_i_1_3_1_i_0_o2 ;
wire wbm_stb_internal ;
wire wbm_stb_internal_0 ;
wire ic_wbs_adr_i_1_2_1_a2_i ;
wire wbm_tgc_o_rep1 ;
wire ic_wbs_adr_i_1_3_1_a2_i ;
wire ic_wbs_adr_i_1_0_2_a2_i ;
wire wbs_err_o ;
wire reg_data_0_0_4__I0_i_0_1108_i_m3 ;
wire ic_wbs_dat_i_1_4_1_a4_0_a2 ;
wire reg_data_0_0_5__I0_i_0_1127_i_m3 ;
wire ic_wbs_dat_i_1_5_1_a4_0_a2 ;
wire reg_data_0_0_6__I0_i_0_1146_i_m3 ;
wire ic_wbs_dat_i_1_6_1_a4_0_a2 ;
wire reg_data_0_0_7__g2_0_1014_i_m3 ;
wire ic_wbs_dat_i_1_7_1_a4_0_a2 ;
wire reg_data_0_0_0__I0_i_0_1032_i_m3 ;
wire ic_wbs_dat_i_1_0_1_a2_0_a2 ;
wire reg_data_0_0_1__I0_i_0_1051_i_m3 ;
wire ic_wbs_dat_i_1_1_1_a2_0_a2 ;
wire reg_data_0_0_2__I0_i_0_1070_i_m3 ;
wire ic_wbs_dat_i_1_2_1_a2_0_a2 ;
wire reg_data_0_0_3__I0_i_0_1089_i_m3 ;
wire ic_wbs_dat_i_1_0_1_a4_0_a3 ;
wire ic_wbs_dat_i_1_3_1_a2_0_a2 ;
wire ic_wbs_adr_i_1_4_0_i_0_o2 ;
wire un13_ic_wbm_cyc_o_i_m3_i_m3 ;
wire rd_wbs_reg_cyc_a ;
wire rd_wbs_reg_cyc_0 ;
wire wbs_stall_o_int_i ;
wire ic_wbm_dat_i_1_0_0 ;
wire ic_wbm_dat_i_1_4_0 ;
wire ic_wbm_dat_i_1_6_0 ;
wire ic_wbm_dat_i_1_5_0 ;
wire ic_wbm_dat_i_1_2_0 ;
wire ic_wbm_dat_i_1_3_0 ;
wire ic_wbm_dat_i_1_1_0 ;
wire ic_wbm_dat_i_1_7_0 ;
wire cur_st_tr22_0_a2_0_g0_2_0 ;
wire outc0_wbm_cyc_o ;
wire cyc_internal ;
wire vsync_en ;
wire stb_internal ;
wire wbs_err_o_0 ;
wire we_internal ;
wire un2_ic_wbm_cyc_o ;
wire m36 ;
wire inc_wbm_ack_i ;
wire inc_wbm_stall_i ;
wire inc_wbm_err_i ;
wire wbm_cyc_internal_0 ;
wire neg_cyc_bool_0 ;
wire wbm_tgc_o ;
wire restart_i_i ;
wire ack_o_sr_2_0_g0_1 ;
wire ack_o_sr ;
wire wbm_stb_internal_1 ;
wire wr_gnt_i_i_RNIVHO4 ;
wire data_valid_r ;
wire rx_data_r ;
wire stall_r_i ;
wire un2_wbs_stall_o ;
wire wbs_ack_o_i ;
wire wbs_err_o_1 ;
wire wr_gnt_i_i ;
wire wbs_stall_o_0 ;
wire un67_wbm_cur_st_1_o3 ;
wire wbm_stb_internal_2 ;
wire dat_1st_bool_i ;
wire r_274_0_g2_i ;
wire r_255_0_g2_i ;
wire wr_wbs_reg_cyc_2 ;
wire m28 ;
wire m26 ;
wire un15_rd_wbs_reg_cyc_0_tz ;
wire d_m2_e_0 ;
wire rd_wbs_reg_cyc ;
wire wr_wbs_reg_cyc_rep1 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @67:751
  interconZ1 intercon_z_inst (
	.wbs_reg_dout_m_0_0_3_1(wbs_reg_dout_m_0_0_3[6]),
	.wbs_reg_dout_m_0_0_3_0(wbs_reg_dout_m_0_0_3[5]),
	.wbs_reg_dout_m_0_0_2_1(wbs_reg_dout_m_0_0_2[6]),
	.wbs_reg_dout_m_0_0_2_0(wbs_reg_dout_m_0_0_2[5]),
	.wbs_reg_dout_m_0_0_0_d0(wbs_reg_dout_m_0_0[4]),
	.wbs_reg_dout_m_0_0_3_d0(wbs_reg_dout_m_0_0[7]),
	.wbs_reg_dout_1_3_0(wbs_reg_dout_1_3[4]),
	.wbs_reg_dout_1_3_3(wbs_reg_dout_1_3[7]),
	.ic_wbm_ack_i_i_0_0(ic_wbm_ack_i_i_0[1]),
	.ic_wbm_ack_i_11_u_i_m3_i_m3_0(ic_wbm_ack_i_11_u_i_m3_i_m3[0]),
	.ic_wbm_stall_i_i_a4_0_a2_0(ic_wbm_stall_i_i_a4_0_a2[0]),
	.ic_wbm_stall_i_i_a4_i_0(ic_wbm_stall_i_i_a4_i[1]),
	.ic_wbm_ack_i_11_u_i_m3_i_m3_d_0(ic_wbm_ack_i_11_u_i_m3_i_m3_d[0]),
	.wbs_reg_dout_m_0_0_1_0(wbs_reg_dout_m_0_0_1[0]),
	.wbs_reg_dout_m_0_0_a2_0_0(wbs_reg_dout_m_0_0_a2_0[0]),
	.reg_data_0(reg_data_2),
	.wbs_reg_dout_m_6(wbs_reg_dout_m[6]),
	.wbs_reg_dout_m_5(wbs_reg_dout_m[5]),
	.wbs_reg_dout_m_0(wbs_reg_dout_m[0]),
	.wbs_reg_dout_m_2(wbs_reg_dout_m[2]),
	.wbs_reg_dout_m_3(wbs_reg_dout_m[3]),
	.wbs_reg_dout_m_1(wbs_reg_dout_m[1]),
	.wbs_reg_dout_m_0_0_0_1(wbs_reg_dout_m_0_0_0[2]),
	.wbs_reg_dout_m_0_0_0_2(wbs_reg_dout_m_0_0_0[3]),
	.wbs_reg_dout_m_0_0_0_0(wbs_reg_dout_m_0_0_0[1]),
	.ic_wbm_dat_i_11_0_4(ic_wbm_dat_i_11_0[4]),
	.ic_wbm_dat_i_11_0_6(ic_wbm_dat_i_11_0[6]),
	.ic_wbm_dat_i_11_0_5(ic_wbm_dat_i_11_0[5]),
	.ic_wbm_dat_i_11_0_7(ic_wbm_dat_i_11_0[7]),
	.ic_wbm_dat_i_11_0_0(ic_wbm_dat_i_11_0[0]),
	.ic_wbm_dat_i_11_0_2(ic_wbm_dat_i_11_0[2]),
	.ic_wbm_dat_i_11_0_3(ic_wbm_dat_i_11_0[3]),
	.ic_wbm_dat_i_11_0_1(ic_wbm_dat_i_11_0[1]),
	.wbs_reg_dout_m_0_0_a2_7_0(wbs_reg_dout_m_0_0_a2_7[7]),
	.wbs_reg_dout_m_0_0_a2_5_0(wbs_reg_dout_m_0_0_a2_5[7]),
	.reg_data_i_2(reg_data_i_2),
	.reg_data_i_0(reg_data_i_0),
	.upper_frame_1(upper_frame[2]),
	.upper_frame_2(upper_frame[3]),
	.upper_frame_0(upper_frame[1]),
	.outc1_wbm_adr_o_i_0(outc1_wbm_adr_o_i[7]),
	.outc1_wbm_adr_o_i_2(outc1_wbm_adr_o_i[9]),
	.ic_wbs_stb_i_0_a4_0_a2_0(ic_wbs_stb_i_0_a4_0_a2[0]),
	.type_reg_0(type_reg[7]),
	.wbm_cur_st_1(wbm_cur_st[1]),
	.wbm_cur_st_0(wbm_cur_st[0]),
	.ic_wbs_tgc_i_i_0_a2_0(ic_wbs_tgc_i_i_0_a2[2]),
	.ic_wbm_ack_i_11_u_i_m3_i_m3_s_0(ic_wbm_ack_i_11_u_i_m3_i_m3_s[0]),
	.ic_wbs_we_i_0_a2_0_a3_0(ic_wbs_we_i_0_a2_0_a3[2]),
	.ic_wbs_stb_i_5_i_m3_i_m3_0(ic_wbs_stb_i_5_i_m3_i_m3[0]),
	.wbm_adr_internal_6(wbm_adr_internal[6]),
	.wbm_adr_internal_7(wbm_adr_internal[7]),
	.wbm_adr_internal_9(wbm_adr_internal[9]),
	.wbm_adr_internal_5(wbm_adr_internal[5]),
	.wbm_adr_internal_1(wbm_adr_internal[1]),
	.wbm_adr_internal_0(wbm_adr_internal[0]),
	.wbm_adr_internal_2(wbm_adr_internal[2]),
	.wbm_adr_internal_3(wbm_adr_internal[3]),
	.wbm_adr_internal_4(wbm_adr_internal[4]),
	.wbm_adr_internal_8(wbm_adr_internal[8]),
	.cur_rd_addr_9(cur_rd_addr[9]),
	.cur_rd_addr_7(cur_rd_addr[7]),
	.cur_rd_addr_5(cur_rd_addr[5]),
	.cur_rd_addr_6(cur_rd_addr[6]),
	.cur_rd_addr_1(cur_rd_addr[1]),
	.cur_rd_addr_0(cur_rd_addr[0]),
	.cur_rd_addr_2(cur_rd_addr[2]),
	.cur_rd_addr_3(cur_rd_addr[3]),
	.cur_rd_addr_4(cur_rd_addr[4]),
	.cur_rd_addr_8(cur_rd_addr[8]),
	.adrint_i_m3_i_m3_1(adrint_i_m3_i_m3[1]),
	.adrint_i_m3_i_m3_4(adrint_i_m3_i_m3[4]),
	.adrint_i_m3_i_m3_2(adrint_i_m3_i_m3[2]),
	.adrint_i_m3_i_m3_8(adrint_i_m3_i_m3[8]),
	.adrint_i_m3_i_m3_3(adrint_i_m3_i_m3[3]),
	.adrint_i_m3_i_m3_0(adrint_i_m3_i_m3[0]),
	.ic_wbm_err_i_0_a4_0_a2_0_0(ic_wbm_err_i_0_a4_0_a2_0[1]),
	.wbm_gnt_0_0_i_0_a3_0(wbm_gnt_0_0_i_0_a3[0]),
	.ic_wbs_cyc_i_i_0_o2_0(ic_wbs_cyc_i_i_0_o2[1]),
	.wbs_gnt_rep1_0(wbs_gnt_rep1[0]),
	.wbs_gnt_i_0_rep1_0(wbs_gnt_i_0_rep1[1]),
	.wbm_gnt_i_0_rep1_0(wbm_gnt_i_0_rep1[0]),
	.wbm_gnt_i_0_rep0_0(wbm_gnt_i_0_rep0[0]),
	.cur_st_0(cur_st[0]),
	.wbm_gnt_i_0_0(wbm_gnt_i_0[0]),
	.wbs_gnt_i_0_0(wbs_gnt_i_0[1]),
	.cur_st_rep1_0(cur_st_rep1[0]),
	.wbs_gnt_0(wbs_gnt[0]),
	.m35_m5(m35_m5),
	.d_m2_e(d_m2_e),
	.wr_wbs_stall_o(wr_wbs_stall_o),
	.wbs_ack_o_u_i(wbs_ack_o_u_i),
	.wbs_reg_cyc_i_o2(wbs_reg_cyc_i_o2),
	.wbs_reg_cyc_i_o2_0_0(wbs_reg_cyc_i_o2_0),
	.wbs_reg_cyc_i_o2_0(wbs_reg_cyc_i_o2_0_0),
	.wbs_ack_o(wbs_ack_o),
	.m18(m18),
	.m27(m27),
	.r_m2(r_m2),
	.un1_ic_wbm_cyc_o_i_0_a2(un1_ic_wbm_cyc_o_i_0_a2),
	.un1_ic_wbm_cyc_o_i_0_a2_1(un1_ic_wbm_cyc_o_i_0_a2_1),
	.un1_ic_wbm_cyc_o_i_0_o3_0(un1_ic_wbm_cyc_o_i_0_o3_0),
	.un122_wbs_gnt_3_sqmuxa_i_0_0_a(un122_wbs_gnt_3_sqmuxa_i_0_0_a),
	.ic_wbs_adr_i_1_5_1_a4_0_a2(ic_wbs_adr_i_1_5_1_a4_0_a2),
	.ic_wbs_adr_i_1_6_1_a4_0_a2(ic_wbs_adr_i_1_6_1_a4_0_a2),
	.ic_wbs_adr_i_1_7_1_a4_0_a2(ic_wbs_adr_i_1_7_1_a4_0_a2),
	.ic_wbs_adr_i_1_9_1_a4_0_a2(ic_wbs_adr_i_1_9_1_a4_0_a2),
	.outc1_wbm_cyc_o(outc1_wbm_cyc_o),
	.wbm_cyc_internal(wbm_cyc_internal),
	.neg_cyc_bool(neg_cyc_bool),
	.ic_wbs_adr_i_1_2_1_a4_0_a2(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.ic_wbs_adr_i_1_1_1_i_i_a2(ic_wbs_adr_i_1_1_1_i_i_a2),
	.un1_reg_data6_0_0_a3_tz_0_a(un1_reg_data6_0_0_a3_tz_0_a),
	.ic_wbs_adr_i_1_3_1_i_0(ic_wbs_adr_i_1_3_1_i_0),
	.ic_wbs_adr_i_1_0_1_i_i_a2(ic_wbs_adr_i_1_0_1_i_i_a2),
	.wr_wbs_reg_cyc(wr_wbs_reg_cyc),
	.ic_wbs_adr_i_1_3_1_i_0_o2(ic_wbs_adr_i_1_3_1_i_0_o2),
	.wbm_stb_internal_0(wbm_stb_internal),
	.wbm_stb_internal(wbm_stb_internal_0),
	.ic_wbs_adr_i_1_2_1_a2_i(ic_wbs_adr_i_1_2_1_a2_i),
	.wbm_tgc_o_rep1(wbm_tgc_o_rep1),
	.ic_wbs_adr_i_1_3_1_a2_i(ic_wbs_adr_i_1_3_1_a2_i),
	.ic_wbs_adr_i_1_0_2_a2_i(ic_wbs_adr_i_1_0_2_a2_i),
	.wbs_err_o(wbs_err_o),
	.reg_data_0_0_4__I0_i_0_1108_i_m3(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.ic_wbs_dat_i_1_4_1_a4_0_a2(ic_wbs_dat_i_1_4_1_a4_0_a2),
	.reg_data_0_0_5__I0_i_0_1127_i_m3(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.ic_wbs_dat_i_1_5_1_a4_0_a2(ic_wbs_dat_i_1_5_1_a4_0_a2),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.ic_wbs_dat_i_1_6_1_a4_0_a2(ic_wbs_dat_i_1_6_1_a4_0_a2),
	.reg_data_0_0_7__g2_0_1014_i_m3(reg_data_0_0_7__g2_0_1014_i_m3),
	.ic_wbs_dat_i_1_7_1_a4_0_a2(ic_wbs_dat_i_1_7_1_a4_0_a2),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.ic_wbs_dat_i_1_0_1_a2_0_a2(ic_wbs_dat_i_1_0_1_a2_0_a2),
	.reg_data_0_0_1__I0_i_0_1051_i_m3(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.ic_wbs_dat_i_1_1_1_a2_0_a2(ic_wbs_dat_i_1_1_1_a2_0_a2),
	.reg_data_0_0_2__I0_i_0_1070_i_m3(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.ic_wbs_dat_i_1_2_1_a2_0_a2(ic_wbs_dat_i_1_2_1_a2_0_a2),
	.reg_data_0_0_3__I0_i_0_1089_i_m3(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.ic_wbs_dat_i_1_0_1_a4_0_a3(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.ic_wbs_dat_i_1_3_1_a2_0_a2(ic_wbs_dat_i_1_3_1_a2_0_a2),
	.ic_wbs_adr_i_1_4_0_i_0_o2(ic_wbs_adr_i_1_4_0_i_0_o2),
	.un13_ic_wbm_cyc_o_i_m3_i_m3(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.dbg_bus_taken(dbg_bus_taken),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @67:812
  interconZ0 intercon_y_inst (
	.ic_wbm_stall_i_0(ic_wbm_stall_i[0]),
	.ic_wbm_stall_i_1_0(ic_wbm_stall_i_1[0]),
	.rd_wbs_dat_o_0(rd_wbs_dat_o[0]),
	.rd_wbs_dat_o_4(rd_wbs_dat_o[4]),
	.rd_wbs_dat_o_6(rd_wbs_dat_o[6]),
	.rd_wbs_dat_o_5(rd_wbs_dat_o[5]),
	.rd_wbs_dat_o_2(rd_wbs_dat_o[2]),
	.rd_wbs_dat_o_3(rd_wbs_dat_o[3]),
	.rd_wbs_dat_o_1(rd_wbs_dat_o[1]),
	.rd_wbs_dat_o_7(rd_wbs_dat_o[7]),
	.adr_internal_1(adr_internal[1]),
	.adr_internal_0(adr_internal[0]),
	.adr_internal_2(adr_internal[2]),
	.adr_internal_3(adr_internal[3]),
	.adr_internal_8(adr_internal[8]),
	.adr_internal_9(adr_internal[9]),
	.adr_internal_7(adr_internal[7]),
	.adr_internal_6(adr_internal[6]),
	.adr_internal_5(adr_internal[5]),
	.adr_internal_4(adr_internal[4]),
	.cur_rd_addr_1(cur_rd_addr[1]),
	.cur_rd_addr_0(cur_rd_addr[0]),
	.cur_rd_addr_2(cur_rd_addr[2]),
	.cur_rd_addr_3(cur_rd_addr[3]),
	.cur_rd_addr_8(cur_rd_addr[8]),
	.cur_rd_addr_9(cur_rd_addr[9]),
	.cur_rd_addr_7(cur_rd_addr[7]),
	.cur_rd_addr_6(cur_rd_addr[6]),
	.cur_rd_addr_5(cur_rd_addr[5]),
	.cur_rd_addr_4(cur_rd_addr[4]),
	.ic_wbs_adr_i_0_1(ic_wbs_adr_i_0[1]),
	.ic_wbs_adr_i_0_0(ic_wbs_adr_i_0[0]),
	.ic_wbs_adr_i_0_2(ic_wbs_adr_i_0[2]),
	.ic_wbs_adr_i_0_3(ic_wbs_adr_i_0[3]),
	.ic_wbs_adr_i_0_8(ic_wbs_adr_i_0[8]),
	.ic_wbs_adr_i_0_9(ic_wbs_adr_i_0[9]),
	.ic_wbs_adr_i_0_7(ic_wbs_adr_i_0[7]),
	.ic_wbs_adr_i_0_6(ic_wbs_adr_i_0[6]),
	.ic_wbs_adr_i_0_5(ic_wbs_adr_i_0[5]),
	.ic_wbs_adr_i_0_4(ic_wbs_adr_i_0[4]),
	.ic_wbs_cyc_i_i_0(ic_wbs_cyc_i_i[0]),
	.ic_wbs_stb_i_0_0(ic_wbs_stb_i_0[0]),
	.ic_wbs_stb_i_0_a4_0(ic_wbs_stb_i_0_a4[0]),
	.ic_wbm_err_i_0(ic_wbm_err_i[1]),
	.ic_wbs_we_i_0(ic_wbs_we_i[0]),
	.ic_wbs_stb_i_0_a2_0(ic_wbs_stb_i_0_a2[0]),
	.wbm_gnt_i_0_rep1_0(wbm_gnt_i_0_rep1_0[0]),
	.cur_st_0(cur_st_0[0]),
	.wbm_gnt_i_0_0(wbm_gnt_i_0_0[0]),
	.rd_wbs_reg_cyc_a(rd_wbs_reg_cyc_a),
	.rd_wbs_reg_cyc_0(rd_wbs_reg_cyc_0),
	.wbs_stall_o_int_i(wbs_stall_o_int_i),
	.ic_wbm_dat_i_1_0_0(ic_wbm_dat_i_1_0_0),
	.ic_wbm_dat_i_1_4_0(ic_wbm_dat_i_1_4_0),
	.ic_wbm_dat_i_1_6_0(ic_wbm_dat_i_1_6_0),
	.ic_wbm_dat_i_1_5_0(ic_wbm_dat_i_1_5_0),
	.ic_wbm_dat_i_1_2_0(ic_wbm_dat_i_1_2_0),
	.ic_wbm_dat_i_1_3_0(ic_wbm_dat_i_1_3_0),
	.ic_wbm_dat_i_1_1_0(ic_wbm_dat_i_1_1_0),
	.ic_wbm_dat_i_1_7_0(ic_wbm_dat_i_1_7_0),
	.cur_st_tr22_0_a2_0_g0_2_0(cur_st_tr22_0_a2_0_g0_2_0),
	.wbm_cyc_o_i_o2(wbm_cyc_o_i_o2),
	.wbm_stb_internal(wbm_stb_internal),
	.outc0_wbm_cyc_o(outc0_wbm_cyc_o),
	.cyc_internal(cyc_internal),
	.vsync_en(vsync_en),
	.stb_internal(stb_internal),
	.wbs_err_o(wbs_err_o_0),
	.we_internal(we_internal),
	.wbm_tgc_o_rep1(wbm_tgc_o_rep1),
	.un2_ic_wbm_cyc_o(un2_ic_wbm_cyc_o),
	.dbg_bus_taken(dbg_bus_taken_0),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @67:878
  intercon_mux intercon_x_inst (
	.ic_wbm_ack_i_i_0_0(ic_wbm_ack_i_i_0[1]),
	.ic_wbm_stall_i_i_a4_i_0(ic_wbm_stall_i_i_a4_i[1]),
	.ic_wbm_stall_i_1_0(ic_wbm_stall_i_1[0]),
	.wbm_gnt_i_0_0(wbm_gnt_i_0_0[0]),
	.wbm_gnt_i_0_rep0_0(wbm_gnt_i_0_rep0[0]),
	.inc_wbm_dat_i_4(inc_wbm_dat_i[4]),
	.inc_wbm_dat_i_6(inc_wbm_dat_i[6]),
	.inc_wbm_dat_i_5(inc_wbm_dat_i[5]),
	.inc_wbm_dat_i_7(inc_wbm_dat_i[7]),
	.inc_wbm_dat_i_0(inc_wbm_dat_i[0]),
	.inc_wbm_dat_i_2(inc_wbm_dat_i[2]),
	.inc_wbm_dat_i_1(inc_wbm_dat_i[1]),
	.inc_wbm_dat_i_3(inc_wbm_dat_i[3]),
	.ic_wbm_dat_i_11_0_4(ic_wbm_dat_i_11_0[4]),
	.ic_wbm_dat_i_11_0_6(ic_wbm_dat_i_11_0[6]),
	.ic_wbm_dat_i_11_0_5(ic_wbm_dat_i_11_0[5]),
	.ic_wbm_dat_i_11_0_7(ic_wbm_dat_i_11_0[7]),
	.ic_wbm_dat_i_11_0_0(ic_wbm_dat_i_11_0[0]),
	.ic_wbm_dat_i_11_0_2(ic_wbm_dat_i_11_0[2]),
	.ic_wbm_dat_i_11_0_1(ic_wbm_dat_i_11_0[1]),
	.ic_wbm_dat_i_11_0_3(ic_wbm_dat_i_11_0[3]),
	.wbs_reg_dout_4(wbs_reg_dout[4]),
	.wbs_reg_dout_6(wbs_reg_dout[6]),
	.wbs_reg_dout_5(wbs_reg_dout[5]),
	.wbs_reg_dout_7(wbs_reg_dout[7]),
	.wbs_reg_dout_0(wbs_reg_dout[0]),
	.wbs_reg_dout_2(wbs_reg_dout[2]),
	.wbs_reg_dout_1(wbs_reg_dout[1]),
	.wbs_reg_dout_3(wbs_reg_dout[3]),
	.cur_st_0(cur_st[0]),
	.wbs_gnt_i_0_0(wbs_gnt_i_0[1]),
	.ic_wbm_err_i_0(ic_wbm_err_i[1]),
	.ic_wbm_err_i_0_a4_0_a2_0_0(ic_wbm_err_i_0_a4_0_a2_0[1]),
	.wbm_tga_o_8(wbm_tga_o[9]),
	.wbm_tga_o_7(wbm_tga_o[8]),
	.wbm_tga_o_6(wbm_tga_o[7]),
	.wbm_tga_o_5(wbm_tga_o[6]),
	.wbm_tga_o_4(wbm_tga_o[5]),
	.wbm_tga_o_3(wbm_tga_o[4]),
	.wbm_tga_o_2(wbm_tga_o[3]),
	.wbm_tga_o_1(wbm_tga_o[2]),
	.wbm_tga_o_0(wbm_tga_o[1]),
	.outc1_wbm_tga_o_i_8(outc1_wbm_tga_o_i[9]),
	.outc1_wbm_tga_o_i_7(outc1_wbm_tga_o_i[8]),
	.outc1_wbm_tga_o_i_6(outc1_wbm_tga_o_i[7]),
	.outc1_wbm_tga_o_i_5(outc1_wbm_tga_o_i[6]),
	.outc1_wbm_tga_o_i_4(outc1_wbm_tga_o_i[5]),
	.outc1_wbm_tga_o_i_3(outc1_wbm_tga_o_i[4]),
	.outc1_wbm_tga_o_i_2(outc1_wbm_tga_o_i[3]),
	.outc1_wbm_tga_o_i_1(outc1_wbm_tga_o_i[2]),
	.outc1_wbm_tga_o_i_0(outc1_wbm_tga_o_i[1]),
	.cur_rd_addr_0(cur_rd_addr[7]),
	.cur_rd_addr_2(cur_rd_addr[9]),
	.outc1_wbm_adr_o_i_0(outc1_wbm_adr_o_i[7]),
	.outc1_wbm_adr_o_i_2(outc1_wbm_adr_o_i[9]),
	.ic_wbm_dat_i_1_4_0(ic_wbm_dat_i_1_4_0),
	.ic_wbm_dat_i_1_6_0(ic_wbm_dat_i_1_6_0),
	.ic_wbm_dat_i_1_5_0(ic_wbm_dat_i_1_5_0),
	.ic_wbm_dat_i_1_7_0(ic_wbm_dat_i_1_7_0),
	.m36(m36),
	.inc_wbm_ack_i(inc_wbm_ack_i),
	.inc_wbm_stall_i(inc_wbm_stall_i),
	.ic_wbm_dat_i_1_0_0(ic_wbm_dat_i_1_0_0),
	.ic_wbm_dat_i_1_2_0(ic_wbm_dat_i_1_2_0),
	.ic_wbm_dat_i_1_1_0(ic_wbm_dat_i_1_1_0),
	.ic_wbm_dat_i_1_3_0(ic_wbm_dat_i_1_3_0),
	.ic_wbs_adr_i_1_3_1_i_0_o2(ic_wbs_adr_i_1_3_1_i_0_o2),
	.inc_wbm_err_i(inc_wbm_err_i),
	.outc0_wbm_cyc_o(outc0_wbm_cyc_o),
	.wbm_cyc_internal(wbm_cyc_internal_0),
	.neg_cyc_bool(neg_cyc_bool_0),
	.outc1_wbm_cyc_o(outc1_wbm_cyc_o),
	.wbm_tgc_o_rep1(wbm_tgc_o_rep1),
	.wbm_tgc_o(wbm_tgc_o)
);
// @67:925
  mem_mng_top mem_mng_inst (
	.wbm_dat_o_7(wbm_dat_o[7]),
	.wbm_dat_o_6(wbm_dat_o[6]),
	.wbm_dat_o_5(wbm_dat_o[5]),
	.wbm_dat_o_4(wbm_dat_o[4]),
	.wbm_dat_o_3(wbm_dat_o[3]),
	.wbm_dat_o_2(wbm_dat_o[2]),
	.wbm_dat_o_1(wbm_dat_o[1]),
	.wbm_dat_o_0(wbm_dat_o[0]),
	.dat_o_r_7(dat_o_r[7]),
	.dat_o_r_6(dat_o_r[6]),
	.dat_o_r_5(dat_o_r[5]),
	.dat_o_r_4(dat_o_r[4]),
	.dat_o_r_3(dat_o_r[3]),
	.dat_o_r_2(dat_o_r[2]),
	.dat_o_r_1(dat_o_r[1]),
	.dat_o_r_0(dat_o_r[0]),
	.dat_o_r_15(dat_o_r[15]),
	.dat_o_r_14(dat_o_r[14]),
	.dat_o_r_13(dat_o_r[13]),
	.dat_o_r_12(dat_o_r[12]),
	.dat_o_r_11(dat_o_r[11]),
	.dat_o_r_10(dat_o_r[10]),
	.dat_o_r_9(dat_o_r[9]),
	.dat_o_r_8(dat_o_r[8]),
	.ic_wbs_cyc_i_i_0(ic_wbs_cyc_i_i[0]),
	.ic_wbs_stb_i_0_0(ic_wbs_stb_i_0[0]),
	.ic_wbs_stb_i_0_a2_0(ic_wbs_stb_i_0_a2[0]),
	.wbm_tga_o_1_0_0(wbm_tga_o_1[1]),
	.wbm_tga_o_1_0_4(wbm_tga_o_1[5]),
	.cur_st_0(cur_st_0[0]),
	.wbm_tga_o_3_0(wbm_tga_o[1]),
	.wbm_tga_o_3_4(wbm_tga_o[5]),
	.wbm_tga_o_3_6(wbm_tga_o[7]),
	.wbm_tga_o_3_5(wbm_tga_o[6]),
	.wbm_tga_o_3_3(wbm_tga_o[4]),
	.wbm_tga_o_3_2(wbm_tga_o[3]),
	.wbm_tga_o_3_1(wbm_tga_o[2]),
	.cur_rd_addr_21(cur_rd_addr_21),
	.cur_rd_addr_20(cur_rd_addr[20]),
	.cur_rd_addr_19(cur_rd_addr[19]),
	.cur_rd_addr_18(cur_rd_addr[18]),
	.cur_rd_addr_17(cur_rd_addr[17]),
	.cur_rd_addr_16(cur_rd_addr[16]),
	.cur_rd_addr_15(cur_rd_addr[15]),
	.cur_rd_addr_14(cur_rd_addr[14]),
	.cur_rd_addr_13(cur_rd_addr[13]),
	.cur_rd_addr_12(cur_rd_addr[12]),
	.cur_rd_addr_11(cur_rd_addr[11]),
	.cur_rd_addr_10(cur_rd_addr[10]),
	.cur_rd_addr_9(cur_rd_addr_0[9]),
	.cur_rd_addr_8(cur_rd_addr_0[8]),
	.cur_rd_addr_7(cur_rd_addr_0[7]),
	.cur_rd_addr_6(cur_rd_addr_0[6]),
	.cur_rd_addr_5(cur_rd_addr_0[5]),
	.cur_rd_addr_4(cur_rd_addr_0[4]),
	.cur_rd_addr_3(cur_rd_addr_0[3]),
	.cur_rd_addr_2(cur_rd_addr_0[2]),
	.cur_rd_addr_1(cur_rd_addr_0[1]),
	.cur_rd_addr_0(cur_rd_addr_0[0]),
	.wbm_tga_o_1_0_d0(wbm_tga_o[0]),
	.wbm_tga_o_2_5(wbm_tga_o_0[6]),
	.wbm_tga_o_2_6(wbm_tga_o_0[7]),
	.wbm_tga_o_2_0(wbm_tga_o_0[1]),
	.wbm_tga_o_2_1(wbm_tga_o_0[2]),
	.wbm_tga_o_2_2(wbm_tga_o_0[3]),
	.wbm_tga_o_2_3(wbm_tga_o_0[4]),
	.wbm_tga_o_2_4(wbm_tga_o_0[5]),
	.ram_data_out_swap_15(ram_data_out_swap[15]),
	.ram_data_out_swap_14(ram_data_out_swap[14]),
	.ram_data_out_swap_13(ram_data_out_swap[13]),
	.ram_data_out_swap_12(ram_data_out_swap[12]),
	.ram_data_out_swap_11(ram_data_out_swap[11]),
	.ram_data_out_swap_10(ram_data_out_swap[10]),
	.ram_data_out_swap_9(ram_data_out_swap[9]),
	.ram_data_out_swap_8(ram_data_out_swap[8]),
	.ram_data_out_swap_7(ram_data_out_swap[7]),
	.ram_data_out_swap_6(ram_data_out_swap[6]),
	.ram_data_out_swap_5(ram_data_out_swap[5]),
	.ram_data_out_swap_4(ram_data_out_swap[4]),
	.ram_data_out_swap_3(ram_data_out_swap[3]),
	.ram_data_out_swap_2(ram_data_out_swap[2]),
	.ram_data_out_swap_1(ram_data_out_swap[1]),
	.ram_data_out_swap_0(ram_data_out_swap[0]),
	.ic_wbs_stb_i_5_i_m3_i_m3_0(ic_wbs_stb_i_5_i_m3_i_m3[0]),
	.wbm_cur_st_2(wbm_cur_st[4]),
	.wbm_cur_st_0(wbm_cur_st[2]),
	.wbm_tga_o_8(wbm_tga_o_0[8]),
	.wbm_tga_o_9(wbm_tga_o_0[9]),
	.wbm_tga_o_0_9(wbm_tga_o[9]),
	.wbm_tga_o_0_8(wbm_tga_o[8]),
	.wbm_tga_o_0_2(wbm_tga_o_1[2]),
	.wbm_tga_o_0_3(wbm_tga_o_1[3]),
	.wbm_tga_o_0_4(wbm_tga_o_1[4]),
	.wbm_tga_o_0_5(wbm_tga_o_2[5]),
	.wbm_tga_o_0_6(wbm_tga_o_1[6]),
	.wbm_tga_o_0_7(wbm_tga_o_1[7]),
	.wbm_tga_o_0_1(wbm_tga_o_2[1]),
	.wbm_gnt_i_0_0(wbm_gnt_i_0[0]),
	.outc1_wbm_tga_o_i_1(outc1_wbm_tga_o_i[2]),
	.outc1_wbm_tga_o_i_2(outc1_wbm_tga_o_i[3]),
	.outc1_wbm_tga_o_i_3(outc1_wbm_tga_o_i[4]),
	.outc1_wbm_tga_o_i_4(outc1_wbm_tga_o_i[5]),
	.outc1_wbm_tga_o_i_5(outc1_wbm_tga_o_i[6]),
	.outc1_wbm_tga_o_i_6(outc1_wbm_tga_o_i[7]),
	.outc1_wbm_tga_o_i_7(outc1_wbm_tga_o_i[8]),
	.outc1_wbm_tga_o_i_8(outc1_wbm_tga_o_i[9]),
	.outc1_wbm_tga_o_i_0(outc1_wbm_tga_o_i[1]),
	.ram_1st_data_0(ram_1st_data[0]),
	.ram_1st_data_1(ram_1st_data[1]),
	.ram_1st_data_2(ram_1st_data[2]),
	.ram_1st_data_3(ram_1st_data[3]),
	.ram_1st_data_4(ram_1st_data[4]),
	.ram_1st_data_5(ram_1st_data[5]),
	.ram_1st_data_6(ram_1st_data[6]),
	.ram_1st_data_7(ram_1st_data[7]),
	.ram_1st_data_8(ram_1st_data[8]),
	.ram_1st_data_9(ram_1st_data[9]),
	.ram_1st_data_10(ram_1st_data[10]),
	.ram_1st_data_11(ram_1st_data[11]),
	.ram_1st_data_12(ram_1st_data[12]),
	.ram_1st_data_13(ram_1st_data[13]),
	.ram_1st_data_14(ram_1st_data[14]),
	.ram_1st_data_15(ram_1st_data[15]),
	.cur_wr_addr_0(cur_wr_addr[0]),
	.cur_wr_addr_1(cur_wr_addr[1]),
	.cur_wr_addr_2(cur_wr_addr[2]),
	.cur_wr_addr_3(cur_wr_addr[3]),
	.cur_wr_addr_4(cur_wr_addr[4]),
	.cur_wr_addr_5(cur_wr_addr[5]),
	.cur_wr_addr_6(cur_wr_addr[6]),
	.cur_wr_addr_7(cur_wr_addr[7]),
	.cur_wr_addr_8(cur_wr_addr[8]),
	.cur_wr_addr_9(cur_wr_addr[9]),
	.cur_wr_addr_10(cur_wr_addr[10]),
	.cur_wr_addr_11(cur_wr_addr[11]),
	.cur_wr_addr_12(cur_wr_addr[12]),
	.cur_wr_addr_13(cur_wr_addr[13]),
	.cur_wr_addr_14(cur_wr_addr[14]),
	.cur_wr_addr_15(cur_wr_addr[15]),
	.cur_wr_addr_16(cur_wr_addr[16]),
	.cur_wr_addr_17(cur_wr_addr[17]),
	.cur_wr_addr_18(cur_wr_addr[18]),
	.cur_wr_addr_19(cur_wr_addr[19]),
	.cur_wr_addr_20(cur_wr_addr[20]),
	.cur_wr_addr_21(cur_wr_addr_21),
	.cur_st_rep1_0(cur_st_rep1[0]),
	.wbs_gnt_rep1_0(wbs_gnt_rep1[0]),
	.adrint_i_m3_i_m3_1(adrint_i_m3_i_m3[4]),
	.adrint_i_m3_i_m3_5(adrint_i_m3_i_m3[8]),
	.adrint_i_m3_i_m3_0(adrint_i_m3_i_m3[3]),
	.ic_wbs_tgc_i_i_0_a2_0(ic_wbs_tgc_i_i_0_a2[2]),
	.wbm_gnt_i_0_rep1_0(wbm_gnt_i_0_rep1_0[0]),
	.rd_wbs_dat_o_4(rd_wbs_dat_o[4]),
	.rd_wbs_dat_o_0(rd_wbs_dat_o[0]),
	.rd_wbs_dat_o_6(rd_wbs_dat_o[6]),
	.rd_wbs_dat_o_5(rd_wbs_dat_o[5]),
	.rd_wbs_dat_o_2(rd_wbs_dat_o[2]),
	.rd_wbs_dat_o_1(rd_wbs_dat_o[1]),
	.rd_wbs_dat_o_3(rd_wbs_dat_o[3]),
	.rd_wbs_dat_o_7(rd_wbs_dat_o[7]),
	.ic_wbs_stb_i_0_a4_0_a2_0(ic_wbs_stb_i_0_a4_0_a2[0]),
	.ic_wbs_we_i_0(ic_wbs_we_i[0]),
	.ic_wbs_stb_i_0_a4_0(ic_wbs_stb_i_0_a4[0]),
	.wbs_reg_dout_m_0(wbs_reg_dout_m[0]),
	.wbs_reg_dout_m_1(wbs_reg_dout_m[1]),
	.wbs_reg_dout_m_2(wbs_reg_dout_m[2]),
	.wbs_reg_dout_m_3(wbs_reg_dout_m[3]),
	.wbs_reg_dout_m_5(wbs_reg_dout_m[5]),
	.wbs_reg_dout_m_6(wbs_reg_dout_m[6]),
	.wbs_reg_dout_1_3_3(wbs_reg_dout_1_3[7]),
	.wbs_reg_dout_1_3_0(wbs_reg_dout_1_3[4]),
	.reg_data_0_7(reg_data_7),
	.reg_data_0_4(reg_data_4),
	.reg_data_0_6(reg_data_6),
	.reg_data_0_5(reg_data_5),
	.reg_data_0_3(reg_data_3),
	.reg_data_0_2(reg_data_0_2),
	.reg_data_0_1(reg_data_1),
	.reg_data_0_0(reg_data_0),
	.ic_wbs_adr_i_0_4(ic_wbs_adr_i_0[4]),
	.ic_wbs_adr_i_0_5(ic_wbs_adr_i_0[5]),
	.ic_wbs_adr_i_0_8(ic_wbs_adr_i_0[8]),
	.ic_wbs_adr_i_0_9(ic_wbs_adr_i_0[9]),
	.ic_wbs_adr_i_0_6(ic_wbs_adr_i_0[6]),
	.ic_wbs_adr_i_0_7(ic_wbs_adr_i_0[7]),
	.ic_wbs_adr_i_0_3(ic_wbs_adr_i_0[3]),
	.ic_wbs_adr_i_0_0(ic_wbs_adr_i_0[0]),
	.ic_wbs_adr_i_0_2(ic_wbs_adr_i_0[2]),
	.ic_wbs_adr_i_0_1(ic_wbs_adr_i_0[1]),
	.wbs_gnt_i_0_rep1_0(wbs_gnt_i_0_rep1[1]),
	.reg_data_0_0_7__g2_0_1014_i_m3(reg_data_0_0_7__g2_0_1014_i_m3),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.reg_data_0_0_5__I0_i_0_1127_i_m3(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.reg_data_0_0_4__I0_i_0_1108_i_m3(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.reg_data_0_0_3__I0_i_0_1089_i_m3(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.reg_data_0_0_2__I0_i_0_1070_i_m3(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.reg_data_0_0_1__I0_i_0_1051_i_m3(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.restart_i_i(restart_i_i),
	.wbm_stb_internal_1(wbm_stb_internal),
	.wbm_tgc_o_rep1(wbm_tgc_o_rep1),
	.ack_o_sr_2_0_g0_1(ack_o_sr_2_0_g0_1),
	.wbs_stall_o_int_i(wbs_stall_o_int_i),
	.wbs_err_o_1(wbs_err_o_0),
	.ack_o_sr(ack_o_sr),
	.wbm_stb_internal_0(wbm_stb_internal_1),
	.wr_gnt_i_i_RNIVHO4(wr_gnt_i_i_RNIVHO4),
	.wbm_cyc_o_0(wbm_cyc_o),
	.data_valid_r(data_valid_r),
	.rx_data_r(rx_data_r),
	.stall_r_i(stall_r_i),
	.un2_wbs_stall_o(un2_wbs_stall_o),
	.clk_100(clk_100),
	.sync_rst_out_0(sync_rst_out),
	.ic_wbs_dat_i_1_7_1_a4_0_a2(ic_wbs_dat_i_1_7_1_a4_0_a2),
	.ic_wbs_dat_i_1_6_1_a4_0_a2(ic_wbs_dat_i_1_6_1_a4_0_a2),
	.ic_wbs_dat_i_1_5_1_a4_0_a2(ic_wbs_dat_i_1_5_1_a4_0_a2),
	.ic_wbs_dat_i_1_4_1_a4_0_a2(ic_wbs_dat_i_1_4_1_a4_0_a2),
	.ic_wbs_dat_i_1_3_1_a2_0_a2(ic_wbs_dat_i_1_3_1_a2_0_a2),
	.ic_wbs_dat_i_1_2_1_a2_0_a2(ic_wbs_dat_i_1_2_1_a2_0_a2),
	.ic_wbs_dat_i_1_1_1_a2_0_a2(ic_wbs_dat_i_1_1_1_a2_0_a2),
	.ic_wbs_dat_i_1_0_1_a2_0_a2(ic_wbs_dat_i_1_0_1_a2_0_a2),
	.ic_wbs_adr_i_1_7_1_a4_0_a2(ic_wbs_adr_i_1_7_1_a4_0_a2),
	.ic_wbs_adr_i_1_5_1_a4_0_a2(ic_wbs_adr_i_1_5_1_a4_0_a2),
	.ic_wbs_adr_i_1_6_1_a4_0_a2(ic_wbs_adr_i_1_6_1_a4_0_a2),
	.ic_wbs_adr_i_1_9_1_a4_0_a2(ic_wbs_adr_i_1_9_1_a4_0_a2),
	.wbs_ack_o(wbs_ack_o),
	.wbs_err_o_0(wbs_err_o),
	.wbs_ack_o_i(wbs_ack_o_i),
	.wbs_err_o(wbs_err_o_1),
	.wr_gnt_i_i(wr_gnt_i_i),
	.wbs_stall_o_0(wbs_stall_o_0),
	.un67_wbm_cur_st_1_o3(un67_wbm_cur_st_1_o3),
	.wbm_stb_internal(wbm_stb_internal_2),
	.dat_1st_bool_i(dat_1st_bool_i),
	.r_274_0_g2_i(r_274_0_g2_i),
	.r_255_0_g2_i(r_255_0_g2_i),
	.r_m2(r_m2),
	.m36(m36),
	.m35_m5(m35_m5),
	.un2_ic_wbm_cyc_o(un2_ic_wbm_cyc_o),
	.cur_st_tr22_0_a2_0_g0_2_0(cur_st_tr22_0_a2_0_g0_2_0),
	.we_internal(we_internal),
	.rd_wbs_reg_cyc_a(rd_wbs_reg_cyc_a),
	.wr_wbs_reg_cyc_2(wr_wbs_reg_cyc_2),
	.m18(m18),
	.m27(m27),
	.m28(m28),
	.m26(m26),
	.un15_rd_wbs_reg_cyc_0_tz(un15_rd_wbs_reg_cyc_0_tz),
	.d_m2_e(d_m2_e),
	.ic_wbs_adr_i_1_3_1_i_0(ic_wbs_adr_i_1_3_1_i_0),
	.ic_wbs_adr_i_1_0_1_i_i_a2(ic_wbs_adr_i_1_0_1_i_i_a2),
	.ic_wbs_adr_i_1_2_1_a4_0_a2(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.wr_wbs_reg_cyc(wr_wbs_reg_cyc),
	.ic_wbs_dat_i_1_0_1_a4_0_a3(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.d_m2_e_0(d_m2_e_0),
	.un13_ic_wbm_cyc_o_i_m3_i_m3(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.ic_wbs_adr_i_1_3_1_i_0_o2(ic_wbs_adr_i_1_3_1_i_0_o2),
	.outc0_wbm_cyc_o(outc0_wbm_cyc_o),
	.wbm_cyc_o_i_o2(wbm_cyc_o_i_o2),
	.rd_wbs_reg_cyc_0(rd_wbs_reg_cyc_0),
	.rd_wbs_reg_cyc(rd_wbs_reg_cyc),
	.ic_wbs_adr_i_1_1_1_i_i_a2(ic_wbs_adr_i_1_1_1_i_i_a2),
	.wr_wbs_reg_cyc_rep1(wr_wbs_reg_cyc_rep1),
	.wr_wbs_stall_o(wr_wbs_stall_o),
	.rd_bank_val_i_RNINQB4(rd_bank_val_i_RNINQB4),
	.sync_rst_out(sync_rst_out_0),
	.clk_133_c(clk_133_c),
	.wr_bank_val(wr_bank_val)
);
// @67:980
  disp_ctrl_top disp_ctrl_inst (
	.rd_wbs_dat_o_4(rd_wbs_dat_o[4]),
	.rd_wbs_dat_o_0(rd_wbs_dat_o[0]),
	.rd_wbs_dat_o_6(rd_wbs_dat_o[6]),
	.rd_wbs_dat_o_5(rd_wbs_dat_o[5]),
	.rd_wbs_dat_o_2(rd_wbs_dat_o[2]),
	.rd_wbs_dat_o_1(rd_wbs_dat_o[1]),
	.rd_wbs_dat_o_3(rd_wbs_dat_o[3]),
	.rd_wbs_dat_o_7(rd_wbs_dat_o[7]),
	.ic_wbs_tgc_i_i_0_a2_0(ic_wbs_tgc_i_i_0_a2[2]),
	.cur_rd_addr_2(cur_rd_addr[6]),
	.cur_rd_addr_1(cur_rd_addr[5]),
	.cur_rd_addr_5(cur_rd_addr[9]),
	.cur_rd_addr_0(cur_rd_addr[4]),
	.wbm_adr_internal_2(wbm_adr_internal[6]),
	.wbm_adr_internal_1(wbm_adr_internal[5]),
	.wbm_adr_internal_3(wbm_adr_internal[7]),
	.wbm_adr_internal_5(wbm_adr_internal[9]),
	.wbm_adr_internal_0(wbm_adr_internal[4]),
	.wbm_gnt_i_0_rep0_0(wbm_gnt_i_0_rep0[0]),
	.rx_wbm_dat_o_i_i_6(rx_wbm_dat_o_i_i[7]),
	.rx_wbm_dat_o_i_i_5(rx_wbm_dat_o_i_i[6]),
	.rx_wbm_dat_o_i_i_0(rx_wbm_dat_o_i_i[1]),
	.rx_wbm_dat_o_i_i_4(rx_wbm_dat_o_i_i[5]),
	.rx_wbm_dat_o_i_i_3(rx_wbm_dat_o_i_i[4]),
	.rx_wbm_dat_o_i_i_2(rx_wbm_dat_o_i_i[3]),
	.rx_wbm_dat_o_i_i_1(rx_wbm_dat_o_i_i[2]),
	.wbm_gnt_0_0_i_0_a3_0(wbm_gnt_0_0_i_0_a3[0]),
	.ic_wbs_stb_i_5_i_m3_i_m3_0(ic_wbs_stb_i_5_i_m3_i_m3[0]),
	.b_out_0_7(b_out_7),
	.b_out_0_6(b_out_6),
	.b_out_0_5(b_out_5),
	.b_out_0_4(b_out_4),
	.b_out_0_3(b_out_3),
	.b_out_0_2(b_out_2),
	.b_out_0_1(b_out_1),
	.b_out_0_0(b_out_0),
	.g_out_0_7(g_out_7),
	.g_out_0_6(g_out_6),
	.g_out_0_5(g_out_5),
	.g_out_0_4(g_out_4),
	.g_out_0_3(g_out_3),
	.g_out_0_2(g_out_2),
	.g_out_0_1(g_out_1),
	.g_out_0_0(g_out_0),
	.r_out_0_7(r_out_7),
	.r_out_0_6(r_out_6),
	.r_out_0_5(r_out_5),
	.r_out_0_4(r_out_4),
	.r_out_0_3(r_out_3),
	.r_out_0_2(r_out_2),
	.r_out_0_1(r_out_1),
	.r_out_0_0(r_out_0),
	.wbm_dat_o_7(wbm_dat_o[7]),
	.wbm_dat_o_6(wbm_dat_o[6]),
	.wbm_dat_o_5(wbm_dat_o[5]),
	.wbm_dat_o_4(wbm_dat_o[4]),
	.wbm_dat_o_3(wbm_dat_o[3]),
	.wbm_dat_o_2(wbm_dat_o[2]),
	.wbm_dat_o_1(wbm_dat_o[1]),
	.wbm_dat_o_0(wbm_dat_o[0]),
	.wbm_tga_o_1_0(wbm_tga_o_1[1]),
	.wbm_tga_o_1_4(wbm_tga_o_1[5]),
	.adr_internal_9(adr_internal[9]),
	.adr_internal_8(adr_internal[8]),
	.adr_internal_7(adr_internal[7]),
	.adr_internal_6(adr_internal[6]),
	.adr_internal_5(adr_internal[5]),
	.adr_internal_4(adr_internal[4]),
	.adr_internal_3(adr_internal[3]),
	.adr_internal_2(adr_internal[2]),
	.adr_internal_1(adr_internal[1]),
	.adr_internal_0(adr_internal[0]),
	.wbm_gnt_i_0_0(wbm_gnt_i_0_0[0]),
	.cur_st_0_0(cur_st_0[0]),
	.ic_wbs_adr_i_0_2(ic_wbs_adr_i_0[3]),
	.ic_wbs_adr_i_0_1(ic_wbs_adr_i_0[2]),
	.ic_wbs_adr_i_0_0(ic_wbs_adr_i_0[1]),
	.ic_wbm_stall_i_1_0(ic_wbm_stall_i_1[0]),
	.ic_wbm_stall_i_0(ic_wbm_stall_i[0]),
	.wbs_reg_dout_m_0_0_0_d0(wbs_reg_dout_m_0_0[4]),
	.wbs_reg_dout_m_0_0_3_d0(wbs_reg_dout_m_0_0[7]),
	.reg_data_0_5(reg_data_0_5),
	.reg_data_i_2(reg_data_i_2),
	.reg_data_i_0(reg_data_i_0),
	.reg_data_i_3(reg_data_i_3),
	.reg_data_i_6(reg_data_i_6),
	.reg_data_i_5(reg_data_i_5),
	.wbs_reg_dout_m_0_0_3_0(wbs_reg_dout_m_0_0_3[5]),
	.wbs_reg_dout_m_0_0_3_1(wbs_reg_dout_m_0_0_3[6]),
	.wbs_reg_dout_m_0_0_2_1(wbs_reg_dout_m_0_0_2[5]),
	.wbs_reg_dout_m_0_0_2_2(wbs_reg_dout_m_0_0_2[6]),
	.ic_wbs_cyc_i_i_0_o2_0(ic_wbs_cyc_i_i_0_o2[1]),
	.wbs_reg_dout_m_0_0_a2_5_0(wbs_reg_dout_m_0_0_a2_5[7]),
	.wbs_reg_dout_m_0_0_1_0(wbs_reg_dout_m_0_0_1[0]),
	.adrint_i_m3_i_m3_0(adrint_i_m3_i_m3[1]),
	.adrint_i_m3_i_m3_1(adrint_i_m3_i_m3[2]),
	.cur_st_0(cur_st[0]),
	.wbs_gnt_0(wbs_gnt[0]),
	.wbs_reg_dout_m_0_0_0_2(wbs_reg_dout_m_0_0_0[2]),
	.wbs_reg_dout_m_0_0_0_1(wbs_reg_dout_m_0_0_0[1]),
	.wbs_reg_dout_m_0_0_0_3(wbs_reg_dout_m_0_0_0[3]),
	.reg_data_2_0(reg_data_0_0),
	.wbs_reg_dout_m_0_0_a2_7_0(wbs_reg_dout_m_0_0_a2_7[7]),
	.wbs_reg_dout_m_0_0_a2_0_0(wbs_reg_dout_m_0_0_a2_0[0]),
	.reg_data_1_2(reg_data_2),
	.reg_data_1_7(reg_data_0_7),
	.reg_data_1_1(reg_data_0_1),
	.reg_data_1_0(reg_data_1_0),
	.reg_data_1_6(reg_data_0_6),
	.reg_data_4(reg_data_0_4),
	.reg_data_3(reg_data_0_3),
	.reg_data_5(reg_data_1_5),
	.reg_data_2_d0(reg_data_1_2),
	.upper_frame_1(upper_frame[1]),
	.upper_frame_2(upper_frame[2]),
	.upper_frame_3(upper_frame[3]),
	.restart_i_i(restart_i_i),
	.d_m2_e_0(d_m2_e_0),
	.un1_reg_data6_0_0_a3_tz_0_a(un1_reg_data6_0_0_a3_tz_0_a),
	.wbm_tgc_o(wbm_tgc_o),
	.un122_wbs_gnt_3_sqmuxa_i_0_0_a(un122_wbs_gnt_3_sqmuxa_i_0_0_a),
	.un1_ic_wbm_cyc_o_i_0_a2(un1_ic_wbm_cyc_o_i_0_a2),
	.reg_data_0_0_7__g2_0_1014_i_m3(reg_data_0_0_7__g2_0_1014_i_m3),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.reg_data_0_0_5__I0_i_0_1127_i_m3(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.reg_data_0_0_4__I0_i_0_1108_i_m3(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.reg_data_0_0_3__I0_i_0_1089_i_m3(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.reg_data_0_0_2__I0_i_0_1070_i_m3(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.reg_data_0_0_1__I0_i_0_1051_i_m3(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.vsync_i(vsync_i),
	.hsync(hsync),
	.we_internal(we_internal),
	.vsync_en(vsync_en),
	.stb_internal(stb_internal),
	.cyc_internal(cyc_internal),
	.wbm_cyc_o_i_o2(wbm_cyc_o_i_o2),
	.cur_st_tr22_0_a2_0_g0_2_0(cur_st_tr22_0_a2_0_g0_2_0),
	.ack_o_sr(ack_o_sr),
	.ack_o_sr_2_0_g0_1(ack_o_sr_2_0_g0_1),
	.wbs_err_o(wbs_err_o_0),
	.wbs_stall_o_int_i(wbs_stall_o_int_i),
	.rd_wbs_reg_cyc_0(rd_wbs_reg_cyc_0),
	.rd_wbs_reg_cyc(rd_wbs_reg_cyc),
	.m35_m5(m35_m5),
	.d_m2_e(d_m2_e),
	.un15_rd_wbs_reg_cyc_0_tz(un15_rd_wbs_reg_cyc_0_tz),
	.ic_wbs_adr_i_1_2_1_a4_0_a2(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.m18(m18),
	.m27(m27),
	.m36(m36),
	.clk_100(clk_100),
	.wbs_reg_cyc_i_o2_0(wbs_reg_cyc_i_o2_0_0),
	.un1_ic_wbm_cyc_o_i_0_a2_1(un1_ic_wbm_cyc_o_i_0_a2_1),
	.un1_ic_wbm_cyc_o_i_0_o3_0(un1_ic_wbm_cyc_o_i_0_o3_0),
	.un13_ic_wbm_cyc_o_i_m3_i_m3(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.ic_wbs_adr_i_1_0_2_a2_i(ic_wbs_adr_i_1_0_2_a2_i),
	.ic_wbs_adr_i_1_2_1_a2_i(ic_wbs_adr_i_1_2_1_a2_i),
	.ic_wbs_adr_i_1_3_1_a2_i(ic_wbs_adr_i_1_3_1_a2_i),
	.sync_rst_out_0(sync_rst_out),
	.blank(blank),
	.sync_rst_out(sync_rst_out_1),
	.clk_40_c(clk_40_c)
);
// @67:1060
  rx_path rx_path_inst (
	.type_reg_7(type_reg[7]),
	.type_reg_6(type_reg[6]),
	.type_reg_5(type_reg[5]),
	.type_reg_4(type_reg[4]),
	.type_reg_3(type_reg[3]),
	.type_reg_2(type_reg[2]),
	.type_reg_1(type_reg[1]),
	.type_reg_0(type_reg[0]),
	.ic_wbm_ack_i_11_u_i_m3_i_m3_0(ic_wbm_ack_i_11_u_i_m3_i_m3[0]),
	.wbm_gnt_i_0_rep1_0(wbm_gnt_i_0_rep1[0]),
	.cur_st_rep1_0(cur_st_rep1[0]),
	.wbm_gnt_0_0_i_0_a3_0(wbm_gnt_0_0_i_0_a3[0]),
	.wbs_gnt_rep1_0(wbs_gnt_rep1[0]),
	.wbs_gnt_i_0_rep1_0(wbs_gnt_i_0_rep1[1]),
	.wbm_dat_o_0_7(wbm_dat_o_0[7]),
	.wbm_dat_o_0_6(wbm_dat_o_0[6]),
	.wbm_dat_o_0_5(wbm_dat_o_0[5]),
	.wbm_dat_o_0_4(wbm_dat_o_0[4]),
	.wbm_dat_o_0_3(wbm_dat_o_0[3]),
	.wbm_dat_o_0_2(wbm_dat_o_0[2]),
	.wbm_dat_o_0_1(wbm_dat_o_0[1]),
	.wbm_dat_o_0_0(wbm_dat_o_0[0]),
	.ic_wbm_stall_i_i_a4_0_a2_0(ic_wbm_stall_i_i_a4_0_a2[0]),
	.wbm_cur_st_rep1_0(wbm_cur_st_rep1[1]),
	.wbm_tga_o_8(wbm_tga_o_0[9]),
	.wbm_tga_o_7(wbm_tga_o_0[8]),
	.wbm_tga_o_6(wbm_tga_o_1[7]),
	.wbm_tga_o_5(wbm_tga_o_1[6]),
	.wbm_tga_o_4(wbm_tga_o_2[5]),
	.wbm_tga_o_3(wbm_tga_o_1[4]),
	.wbm_tga_o_2(wbm_tga_o_1[3]),
	.wbm_tga_o_1(wbm_tga_o_1[2]),
	.wbm_tga_o_0(wbm_tga_o_2[1]),
	.wbm_adr_internal_0(wbm_adr_internal[0]),
	.wbm_adr_internal_1(wbm_adr_internal[1]),
	.wbm_adr_internal_2(wbm_adr_internal[2]),
	.wbm_adr_internal_3(wbm_adr_internal[3]),
	.wbm_adr_internal_4(wbm_adr_internal[4]),
	.wbm_adr_internal_5(wbm_adr_internal[5]),
	.wbm_adr_internal_6(wbm_adr_internal[6]),
	.wbm_adr_internal_7(wbm_adr_internal[7]),
	.wbm_adr_internal_8(wbm_adr_internal[8]),
	.wbm_adr_internal_9(wbm_adr_internal[9]),
	.wbm_cur_st_1(wbm_cur_st[1]),
	.wbm_cur_st_0(wbm_cur_st[0]),
	.wbm_cur_st_4(wbm_cur_st[4]),
	.restart_i_i(restart_i_i),
	.uart_serial_in_c(uart_serial_in_c),
	.wbs_reg_cyc_i_o2_0_0(wbs_reg_cyc_i_o2_0_0),
	.wr_wbs_reg_cyc_2(wr_wbs_reg_cyc_2),
	.wbs_reg_cyc_i_o2_0(wbs_reg_cyc_i_o2_0),
	.wbs_reg_cyc_i_o2(wbs_reg_cyc_i_o2),
	.ic_wbs_dat_i_1_0_1_a4_0_a3(ic_wbs_dat_i_1_0_1_a4_0_a3),
	.wbs_err_o(wbs_err_o),
	.wbm_cyc_o(wbm_cyc_o_0),
	.wbm_cyc_internal(wbm_cyc_internal),
	.neg_cyc_bool(neg_cyc_bool),
	.wbm_stb_internal(wbm_stb_internal_0),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @67:1084
  tx_path tx_path_inst (
	.wbm_tga_o_8(wbm_tga_o[9]),
	.wbm_tga_o_7(wbm_tga_o[8]),
	.wbm_tga_o_6(wbm_tga_o[7]),
	.wbm_tga_o_5(wbm_tga_o[6]),
	.wbm_tga_o_4(wbm_tga_o[5]),
	.wbm_tga_o_3(wbm_tga_o[4]),
	.wbm_tga_o_2(wbm_tga_o[3]),
	.wbm_tga_o_1(wbm_tga_o[2]),
	.wbm_tga_o_0(wbm_tga_o[1]),
	.cur_rd_addr_9(cur_rd_addr[9]),
	.cur_rd_addr_8(cur_rd_addr[8]),
	.cur_rd_addr_7(cur_rd_addr[7]),
	.cur_rd_addr_6(cur_rd_addr[6]),
	.cur_rd_addr_5(cur_rd_addr[5]),
	.cur_rd_addr_4(cur_rd_addr[4]),
	.cur_rd_addr_3(cur_rd_addr[3]),
	.cur_rd_addr_2(cur_rd_addr[2]),
	.cur_rd_addr_1(cur_rd_addr[1]),
	.cur_rd_addr_0(cur_rd_addr[0]),
	.wbm_gnt_i_0_rep1_0_0(wbm_gnt_i_0_rep1_0[0]),
	.wbs_gnt_rep1_0(wbs_gnt_rep1[0]),
	.ic_wbm_ack_i_11_u_i_m3_i_m3_s_0(ic_wbm_ack_i_11_u_i_m3_i_m3_s[0]),
	.ic_wbm_ack_i_11_u_i_m3_i_m3_d_0(ic_wbm_ack_i_11_u_i_m3_i_m3_d[0]),
	.wbm_gnt_i_0_rep1_0(wbm_gnt_i_0_rep1[0]),
	.ic_wbs_stb_i_5_i_m3_i_m3_0(ic_wbs_stb_i_5_i_m3_i_m3[0]),
	.ic_wbs_we_i_0_a2_0_a3_0(ic_wbs_we_i_0_a2_0_a3[2]),
	.rx_wbm_dat_o_i_i_1(rx_wbm_dat_o_i_i[2]),
	.rx_wbm_dat_o_i_i_2(rx_wbm_dat_o_i_i[3]),
	.rx_wbm_dat_o_i_i_3(rx_wbm_dat_o_i_i[4]),
	.rx_wbm_dat_o_i_i_4(rx_wbm_dat_o_i_i[5]),
	.rx_wbm_dat_o_i_i_0(rx_wbm_dat_o_i_i[1]),
	.rx_wbm_dat_o_i_i_5(rx_wbm_dat_o_i_i[6]),
	.rx_wbm_dat_o_i_i_6(rx_wbm_dat_o_i_i[7]),
	.wbm_cur_st_0(wbm_cur_st[0]),
	.type_reg_6(type_reg[6]),
	.type_reg_5(type_reg[5]),
	.type_reg_4(type_reg[4]),
	.type_reg_3(type_reg[3]),
	.type_reg_2(type_reg[2]),
	.type_reg_1(type_reg[1]),
	.type_reg_0(type_reg[0]),
	.type_reg_7(type_reg[7]),
	.wbm_cur_st_rep1_0(wbm_cur_st_rep1[1]),
	.wbm_dat_o_0_6(wbm_dat_o_0[6]),
	.wbm_dat_o_0_5(wbm_dat_o_0[5]),
	.wbm_dat_o_0_4(wbm_dat_o_0[4]),
	.wbm_dat_o_0_3(wbm_dat_o_0[3]),
	.wbm_dat_o_0_2(wbm_dat_o_0[2]),
	.wbm_dat_o_0_1(wbm_dat_o_0[1]),
	.wbm_dat_o_0_0(wbm_dat_o_0[0]),
	.wbm_dat_o_0_7(wbm_dat_o_0[7]),
	.inc_wbm_dat_i_0(inc_wbm_dat_i[0]),
	.inc_wbm_dat_i_1(inc_wbm_dat_i[1]),
	.inc_wbm_dat_i_2(inc_wbm_dat_i[2]),
	.inc_wbm_dat_i_3(inc_wbm_dat_i[3]),
	.inc_wbm_dat_i_4(inc_wbm_dat_i[4]),
	.inc_wbm_dat_i_5(inc_wbm_dat_i[5]),
	.inc_wbm_dat_i_6(inc_wbm_dat_i[6]),
	.inc_wbm_dat_i_7(inc_wbm_dat_i[7]),
	.wbs_reg_dout_0(wbs_reg_dout[0]),
	.wbs_reg_dout_4(wbs_reg_dout[4]),
	.wbs_reg_dout_6(wbs_reg_dout[6]),
	.wbs_reg_dout_5(wbs_reg_dout[5]),
	.wbs_reg_dout_2(wbs_reg_dout[2]),
	.wbs_reg_dout_3(wbs_reg_dout[3]),
	.wbs_reg_dout_1(wbs_reg_dout[1]),
	.wbs_reg_dout_7(wbs_reg_dout[7]),
	.ic_wbs_tgc_i_i_0_a2_0(ic_wbs_tgc_i_i_0_a2[2]),
	.reg_data_0_1(reg_data_1_1),
	.reg_data_2_6(reg_data_1_6),
	.reg_data_2_0(reg_data_2_0),
	.reg_data_2_5(reg_data_2_5),
	.reg_data_2_2(reg_data_2_2),
	.reg_data_2_3(reg_data_1_3),
	.reg_data_2_7(reg_data_1_7),
	.reg_data_2_4(reg_data_1_4),
	.adrint_i_m3_i_m3_3(adrint_i_m3_i_m3[3]),
	.adrint_i_m3_i_m3_1(adrint_i_m3_i_m3[1]),
	.adrint_i_m3_i_m3_0(adrint_i_m3_i_m3[0]),
	.adrint_i_m3_i_m3_2(adrint_i_m3_i_m3[2]),
	.cur_st_rep1_0(cur_st_rep1[0]),
	.wbs_gnt_i_0_rep1_0(wbs_gnt_i_0_rep1[1]),
	.wbm_stb_internal(wbm_stb_internal),
	.wbm_tgc_o(wbm_tgc_o),
	.wbm_cyc_internal(wbm_cyc_internal_0),
	.neg_cyc_bool(neg_cyc_bool_0),
	.wbm_tgc_o_rep1(wbm_tgc_o_rep1),
	.wr_wbs_reg_cyc_rep1(wr_wbs_reg_cyc_rep1),
	.rd_wbs_reg_cyc(rd_wbs_reg_cyc),
	.ack_o_sr(ack_o_sr),
	.ack_o_sr_2_0_g0_1(ack_o_sr_2_0_g0_1),
	.inc_wbm_err_i(inc_wbm_err_i),
	.ic_wbs_adr_i_1_0_1_i_i_a2(ic_wbs_adr_i_1_0_1_i_i_a2),
	.m28(m28),
	.m26(m26),
	.ic_wbs_adr_i_1_2_1_a4_0_a2(ic_wbs_adr_i_1_2_1_a4_0_a2),
	.m18(m18),
	.m35_m5(m35_m5),
	.d_m2_e(d_m2_e),
	.inc_wbm_stall_i(inc_wbm_stall_i),
	.wbs_ack_o_u_i(wbs_ack_o_u_i),
	.reg_data_0_0_7__g2_0_1014_i_m3(reg_data_0_0_7__g2_0_1014_i_m3),
	.reg_data_0_0_6__I0_i_0_1146_i_m3(reg_data_0_0_6__I0_i_0_1146_i_m3),
	.reg_data_0_0_5__I0_i_0_1127_i_m3(reg_data_0_0_5__I0_i_0_1127_i_m3),
	.reg_data_0_0_4__I0_i_0_1108_i_m3(reg_data_0_0_4__I0_i_0_1108_i_m3),
	.reg_data_0_0_3__I0_i_0_1089_i_m3(reg_data_0_0_3__I0_i_0_1089_i_m3),
	.reg_data_0_0_2__I0_i_0_1070_i_m3(reg_data_0_0_2__I0_i_0_1070_i_m3),
	.reg_data_0_0_1__I0_i_0_1051_i_m3(reg_data_0_0_1__I0_i_0_1051_i_m3),
	.reg_data_0_0_0__I0_i_0_1032_i_m3(reg_data_0_0_0__I0_i_0_1032_i_m3),
	.restart_i_i(restart_i_i),
	.inc_wbm_ack_i(inc_wbm_ack_i),
	.dout_i_RNIVB63(dout_i_RNIVB63),
	.wbs_reg_cyc_i_o2_0(wbs_reg_cyc_i_o2_0),
	.un13_ic_wbm_cyc_o_i_m3_i_m3(un13_ic_wbm_cyc_o_i_m3_i_m3),
	.wbs_reg_cyc_i_o2(wbs_reg_cyc_i_o2),
	.ic_wbs_adr_i_1_4_0_i_0_o2(ic_wbs_adr_i_1_4_0_i_0_o2),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
// @67:1121
  led led_inst (
	.led_i(led_i),
	.sync_rst_out(sync_rst_out),
	.clk_100(clk_100)
);
  sdram_controller sdr_ctrl (
	.wbm_cur_st_0(wbm_cur_st[2]),
	.wbm_tga_o_7(wbm_tga_o_0[7]),
	.wbm_tga_o_6(wbm_tga_o_0[6]),
	.wbm_tga_o_5(wbm_tga_o_0[5]),
	.wbm_tga_o_4(wbm_tga_o_0[4]),
	.wbm_tga_o_3(wbm_tga_o_0[3]),
	.wbm_tga_o_2(wbm_tga_o_0[2]),
	.wbm_tga_o_1(wbm_tga_o_0[1]),
	.wbm_tga_o_0(wbm_tga_o[0]),
	.ram_1st_data_0(ram_1st_data[0]),
	.ram_1st_data_1(ram_1st_data[1]),
	.ram_1st_data_2(ram_1st_data[2]),
	.ram_1st_data_3(ram_1st_data[3]),
	.ram_1st_data_4(ram_1st_data[4]),
	.ram_1st_data_5(ram_1st_data[5]),
	.ram_1st_data_6(ram_1st_data[6]),
	.ram_1st_data_7(ram_1st_data[7]),
	.ram_1st_data_8(ram_1st_data[8]),
	.ram_1st_data_9(ram_1st_data[9]),
	.ram_1st_data_10(ram_1st_data[10]),
	.ram_1st_data_11(ram_1st_data[11]),
	.ram_1st_data_12(ram_1st_data[12]),
	.ram_1st_data_13(ram_1st_data[13]),
	.ram_1st_data_14(ram_1st_data[14]),
	.ram_1st_data_15(ram_1st_data[15]),
	.ram_data_out_swap_8(ram_data_out_swap[8]),
	.ram_data_out_swap_9(ram_data_out_swap[9]),
	.ram_data_out_swap_10(ram_data_out_swap[10]),
	.ram_data_out_swap_11(ram_data_out_swap[11]),
	.ram_data_out_swap_12(ram_data_out_swap[12]),
	.ram_data_out_swap_13(ram_data_out_swap[13]),
	.ram_data_out_swap_14(ram_data_out_swap[14]),
	.ram_data_out_swap_15(ram_data_out_swap[15]),
	.ram_data_out_swap_0(ram_data_out_swap[0]),
	.ram_data_out_swap_1(ram_data_out_swap[1]),
	.ram_data_out_swap_2(ram_data_out_swap[2]),
	.ram_data_out_swap_3(ram_data_out_swap[3]),
	.ram_data_out_swap_4(ram_data_out_swap[4]),
	.ram_data_out_swap_5(ram_data_out_swap[5]),
	.ram_data_out_swap_6(ram_data_out_swap[6]),
	.ram_data_out_swap_7(ram_data_out_swap[7]),
	.dram_dq_r_0(dram_dq_r_0),
	.dram_dq_r_1(dram_dq_r_1),
	.dram_dq_r_2(dram_dq_r_2),
	.dram_dq_r_3(dram_dq_r_3),
	.dram_dq_r_4(dram_dq_r_4),
	.dram_dq_r_5(dram_dq_r_5),
	.dram_dq_r_6(dram_dq_r_6),
	.dram_dq_r_7(dram_dq_r_7),
	.dram_dq_r_8(dram_dq_r_8),
	.dram_dq_r_9(dram_dq_r_9),
	.dram_dq_r_10(dram_dq_r_10),
	.dram_dq_r_11(dram_dq_r_11),
	.dram_dq_r_12(dram_dq_r_12),
	.dram_dq_r_13(dram_dq_r_13),
	.dram_dq_r_14(dram_dq_r_14),
	.dram_dq_r_15(dram_dq_r_15),
	.cur_wr_addr_0(cur_wr_addr[0]),
	.cur_wr_addr_1(cur_wr_addr[1]),
	.cur_wr_addr_2(cur_wr_addr[2]),
	.cur_wr_addr_3(cur_wr_addr[3]),
	.cur_wr_addr_4(cur_wr_addr[4]),
	.cur_wr_addr_5(cur_wr_addr[5]),
	.cur_wr_addr_6(cur_wr_addr[6]),
	.cur_wr_addr_7(cur_wr_addr[7]),
	.cur_wr_addr_8(cur_wr_addr[8]),
	.cur_wr_addr_9(cur_wr_addr[9]),
	.cur_wr_addr_10(cur_wr_addr[10]),
	.cur_wr_addr_11(cur_wr_addr[11]),
	.cur_wr_addr_12(cur_wr_addr[12]),
	.cur_wr_addr_13(cur_wr_addr[13]),
	.cur_wr_addr_14(cur_wr_addr[14]),
	.cur_wr_addr_15(cur_wr_addr[15]),
	.cur_wr_addr_16(cur_wr_addr[16]),
	.cur_wr_addr_17(cur_wr_addr[17]),
	.cur_wr_addr_18(cur_wr_addr[18]),
	.cur_wr_addr_19(cur_wr_addr[19]),
	.cur_wr_addr_20(cur_wr_addr[20]),
	.cur_wr_addr_21(cur_wr_addr_21),
	.cur_rd_addr_0(cur_rd_addr_0[0]),
	.cur_rd_addr_1(cur_rd_addr_0[1]),
	.cur_rd_addr_2(cur_rd_addr_0[2]),
	.cur_rd_addr_3(cur_rd_addr_0[3]),
	.cur_rd_addr_4(cur_rd_addr_0[4]),
	.cur_rd_addr_5(cur_rd_addr_0[5]),
	.cur_rd_addr_6(cur_rd_addr_0[6]),
	.cur_rd_addr_7(cur_rd_addr_0[7]),
	.cur_rd_addr_8(cur_rd_addr_0[8]),
	.cur_rd_addr_9(cur_rd_addr_0[9]),
	.cur_rd_addr_10(cur_rd_addr[10]),
	.cur_rd_addr_11(cur_rd_addr[11]),
	.cur_rd_addr_12(cur_rd_addr[12]),
	.cur_rd_addr_13(cur_rd_addr[13]),
	.cur_rd_addr_14(cur_rd_addr[14]),
	.cur_rd_addr_15(cur_rd_addr[15]),
	.cur_rd_addr_16(cur_rd_addr[16]),
	.cur_rd_addr_17(cur_rd_addr[17]),
	.cur_rd_addr_18(cur_rd_addr[18]),
	.cur_rd_addr_19(cur_rd_addr[19]),
	.cur_rd_addr_20(cur_rd_addr[20]),
	.cur_rd_addr_21(cur_rd_addr_21),
	.dram_bank_r_0(dram_bank_r_0),
	.dram_bank_r_1(dram_bank_r_1),
	.dram_dq_c_0(dram_dq_c_0),
	.dram_dq_c_1(dram_dq_c_1),
	.dram_dq_c_2(dram_dq_c_2),
	.dram_dq_c_3(dram_dq_c_3),
	.dram_dq_c_4(dram_dq_c_4),
	.dram_dq_c_5(dram_dq_c_5),
	.dram_dq_c_6(dram_dq_c_6),
	.dram_dq_c_7(dram_dq_c_7),
	.dram_dq_c_8(dram_dq_c_8),
	.dram_dq_c_9(dram_dq_c_9),
	.dram_dq_c_10(dram_dq_c_10),
	.dram_dq_c_11(dram_dq_c_11),
	.dram_dq_c_12(dram_dq_c_12),
	.dram_dq_c_13(dram_dq_c_13),
	.dram_dq_c_14(dram_dq_c_14),
	.dram_dq_c_15(dram_dq_c_15),
	.dat_o_r_0(dat_o_r[0]),
	.dat_o_r_1(dat_o_r[1]),
	.dat_o_r_2(dat_o_r[2]),
	.dat_o_r_3(dat_o_r[3]),
	.dat_o_r_4(dat_o_r[4]),
	.dat_o_r_5(dat_o_r[5]),
	.dat_o_r_6(dat_o_r[6]),
	.dat_o_r_7(dat_o_r[7]),
	.dat_o_r_8(dat_o_r[8]),
	.dat_o_r_9(dat_o_r[9]),
	.dat_o_r_10(dat_o_r[10]),
	.dat_o_r_11(dat_o_r[11]),
	.dat_o_r_12(dat_o_r[12]),
	.dat_o_r_13(dat_o_r[13]),
	.dat_o_r_14(dat_o_r[14]),
	.dat_o_r_15(dat_o_r[15]),
	.dram_addr_r_0(dram_addr_r_0),
	.dram_addr_r_1(dram_addr_r_1),
	.dram_addr_r_2(dram_addr_r_2),
	.dram_addr_r_3(dram_addr_r_3),
	.dram_addr_r_4(dram_addr_r_4),
	.dram_addr_r_5(dram_addr_r_5),
	.dram_addr_r_6(dram_addr_r_6),
	.dram_addr_r_7(dram_addr_r_7),
	.dram_addr_r_8(dram_addr_r_8),
	.dram_addr_r_9(dram_addr_r_9),
	.dram_addr_r_10(dram_addr_r_10),
	.dram_addr_r_11(dram_addr_r_11),
	.wbs_stall_o_0(wbs_stall_o_0),
	.r_274_0_g2_i(r_274_0_g2_i),
	.un67_wbm_cur_st_1_o3(un67_wbm_cur_st_1_o3),
	.r_255_0_g2_i(r_255_0_g2_i),
	.wbm_stb_internal_0(wbm_stb_internal_1),
	.wbm_stb_internal(wbm_stb_internal_2),
	.wbs_ack_o_i(wbs_ack_o_i),
	.wbs_err_o(wbs_err_o_1),
	.un2_wbs_stall_o(un2_wbs_stall_o),
	.wbm_cyc_o(wbm_cyc_o),
	.dram_we_n_r_i_RNIV696(dram_we_n_r_i_RNIV696),
	.dram_ras_n_r_i_RNI3247(dram_ras_n_r_i_RNI3247),
	.dram_udqm_i_RNI2155(dram_udqm_i_RNI2155),
	.dram_cas_n_r_i_RNIK147(dram_cas_n_r_i_RNIK147),
	.oe_r(oe_r),
	.stall_r_i(stall_r_i),
	.rx_data_r(rx_data_r),
	.data_valid_r(data_valid_r),
	.wr_gnt_i_i_RNIVHO4(wr_gnt_i_i_RNIVHO4),
	.dat_1st_bool_i(dat_1st_bool_i),
	.wr_gnt_i_i(wr_gnt_i_i),
	.sync_rst_out(sync_rst_out_0),
	.clk_133_c(clk_133_c)
);
endmodule /* mds_top */

// VQM4.1+ 
module top_synthesis (
  fpga_clk,
  fpga_rst,
  clk_sdram_out,
  clk_vesa_out,
  uart_serial_in,
  uart_serial_out,
  dram_addr,
  dram_bank,
  dram_cas_n,
  dram_cke,
  dram_cs_n,
  dram_dq,
  dram_ldqm,
  dram_udqm,
  dram_ras_n,
  dram_we_n,
  r_out,
  g_out,
  b_out,
  blank,
  hsync,
  vsync,
  dbg_rx_path_cyc,
  dbg_sdram_acive,
  dbg_disp_active,
  dbg_icy_bus_taken,
  dbg_icz_bus_taken,
  dbg_wr_bank_val,
  dbg_rd_bank_val,
  dbg_actual_wr_bank,
  dbg_actual_rd_bank,
  programming_indication_led,
  lsb_mem,
  msb_mem,
  lsb_disp,
  msb_disp,
  lsb_tx,
  msb_tx,
  lsb_version,
  msb_version
)
;
input fpga_clk ;
input fpga_rst ;
output clk_sdram_out ;
output clk_vesa_out ;
input uart_serial_in ;
output uart_serial_out ;
output [11:0] dram_addr ;
output [1:0] dram_bank ;
output dram_cas_n ;
output dram_cke ;
output dram_cs_n ;
inout [15:0] dram_dq /* synthesis syn_tristate = 1 */ ;
output dram_ldqm ;
output dram_udqm ;
output dram_ras_n ;
output dram_we_n ;
output [9:0] r_out ;
output [9:0] g_out ;
output [9:0] b_out ;
output blank ;
output hsync ;
output vsync ;
output dbg_rx_path_cyc ;
output dbg_sdram_acive ;
output dbg_disp_active ;
output dbg_icy_bus_taken ;
output dbg_icz_bus_taken ;
output dbg_wr_bank_val ;
output dbg_rd_bank_val ;
output dbg_actual_wr_bank ;
output dbg_actual_rd_bank ;
output programming_indication_led ;
output [6:0] lsb_mem ;
output [6:0] msb_mem ;
output [6:0] lsb_disp ;
output [6:0] msb_disp ;
output [6:0] lsb_tx ;
output [6:0] msb_tx ;
output [6:0] lsb_version ;
output [6:0] msb_version ;
wire fpga_clk ;
wire fpga_rst ;
wire clk_sdram_out ;
wire clk_vesa_out ;
wire uart_serial_in ;
wire uart_serial_out ;
wire dram_cas_n ;
wire dram_cke ;
wire dram_cs_n ;
wire dram_ldqm ;
wire dram_udqm ;
wire dram_ras_n ;
wire dram_we_n ;
wire blank ;
wire hsync ;
wire vsync ;
wire dbg_rx_path_cyc ;
wire dbg_sdram_acive ;
wire dbg_disp_active ;
wire dbg_icy_bus_taken ;
wire dbg_icz_bus_taken ;
wire dbg_wr_bank_val ;
wire dbg_rd_bank_val ;
wire dbg_actual_wr_bank ;
wire dbg_actual_rd_bank ;
wire programming_indication_led ;
wire [7:0] mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data;
wire [7:0] mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data;
wire [7:0] mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data;
wire [5:0] mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data;
wire [15:0] mds_top_inst_sdr_ctrl_dram_dq_r;
wire [7:1] mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data_i;
wire [15:0] dram_dq_tri_dffdataout;
wire [15:0] dram_dq_c;
wire [11:0] mds_top_inst_sdr_ctrl_dram_addr_r;
wire [1:0] mds_top_inst_sdr_ctrl_dram_bank_r;
wire [1:0] r_out_tri_dffdataout;
wire [7:0] mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out;
wire [1:0] g_out_tri_dffdataout;
wire [7:0] mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out;
wire [1:0] b_out_tri_dffdataout;
wire [7:0] mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out;
wire [21:21] mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_cur_wr_addr;
wire [21:21] mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_cur_rd_addr;
wire clk_100 ;
wire global_nets_inst_reset_blk_inst_sync_rst_sdram_inst_sync_rst_out ;
wire global_nets_inst_reset_blk_inst_sync_rst_sys_inst_sync_rst_out ;
wire global_nets_inst_reset_blk_inst_sync_rst_vesa_inst_sync_rst_out ;
wire VCC ;
wire GND ;
wire mds_top_inst_sdr_ctrl_oe_r ;
wire mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_wbm_cyc_o_i_o2 ;
wire clk_133_c ;
wire clk_40_c ;
wire dram_cke_tri_dffdataout ;
wire dram_cs_n_tri_dffdataout ;
wire mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_blank ;
wire mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hsync ;
wire mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vsync_i ;
wire mds_top_inst_rx_path_inst_wbm_cyc_o ;
wire mds_top_inst_intercon_y_inst_dbg_bus_taken ;
wire mds_top_inst_intercon_z_inst_dbg_bus_taken ;
wire mds_top_inst_mem_mng_inst_wr_bank_val ;
wire mds_top_inst_led_inst_led_i ;
wire lsb_mem_hexss_inst_ss_1_6_0__rom ;
wire lsb_mem_hexss_inst_ss_1_6_0__rom_0 ;
wire lsb_mem_hexss_inst_ss_1_6_0__rom_1 ;
wire lsb_mem_hexss_inst_ss_1_6_0__rom_2 ;
wire lsb_mem_hexss_inst_ss_1_6_0__rom_3 ;
wire lsb_mem_hexss_inst_ss_1_6_0__rom_4 ;
wire lsb_mem_hexss_inst_ss_1_6_0__rom_5 ;
wire msb_mem_hexss_inst_ss_1_6_0__rom ;
wire msb_mem_hexss_inst_ss_1_6_0__rom_0 ;
wire msb_mem_hexss_inst_ss_1_6_0__rom_1 ;
wire msb_mem_hexss_inst_ss_1_6_0__rom_2 ;
wire msb_mem_hexss_inst_ss_1_6_0__rom_3 ;
wire msb_mem_hexss_inst_ss_1_6_0__rom_4 ;
wire msb_mem_hexss_inst_ss_1_6_0__rom_5 ;
wire lsb_disp_hexss_inst_ss_1_6_0__rom ;
wire lsb_disp_hexss_inst_ss_1_6_0__rom_0 ;
wire lsb_disp_hexss_inst_ss_1_6_0__rom_1 ;
wire lsb_disp_hexss_inst_ss_1_6_0__rom_2 ;
wire lsb_disp_hexss_inst_ss_1_6_0__rom_3 ;
wire lsb_disp_hexss_inst_ss_1_6_0__rom_4 ;
wire lsb_disp_hexss_inst_ss_1_6_0__rom_5 ;
wire msb_disp_hexss_inst_ss_1_6_0__rom ;
wire msb_disp_hexss_inst_ss_1_6_0__rom_0 ;
wire msb_disp_hexss_inst_ss_1_6_0__rom_1 ;
wire msb_disp_hexss_inst_ss_1_6_0__rom_2 ;
wire msb_disp_hexss_inst_ss_1_6_0__rom_3 ;
wire msb_disp_hexss_inst_ss_1_6_0__rom_4 ;
wire msb_disp_hexss_inst_ss_1_6_0__rom_5 ;
wire lsb_tx_hexss_inst_ss_1_6_0__rom ;
wire lsb_tx_hexss_inst_ss_1_6_0__rom_0 ;
wire lsb_tx_hexss_inst_ss_1_6_0__rom_1 ;
wire lsb_tx_hexss_inst_ss_1_6_0__rom_2 ;
wire lsb_tx_hexss_inst_ss_1_6_0__rom_3 ;
wire lsb_tx_hexss_inst_ss_1_6_0__rom_4 ;
wire lsb_tx_hexss_inst_ss_1_6_0__rom_5 ;
wire msb_tx_hexss_inst_ss_1_6_0__rom ;
wire msb_tx_hexss_inst_ss_1_6_0__rom_0 ;
wire msb_tx_hexss_inst_ss_1_6_0__rom_1 ;
wire msb_tx_hexss_inst_ss_1_6_0__rom_2 ;
wire msb_tx_hexss_inst_ss_1_6_0__rom_3 ;
wire msb_tx_hexss_inst_ss_1_6_0__rom_4 ;
wire msb_tx_hexss_inst_ss_1_6_0__rom_5 ;
wire lsb_version_hexss_inst_ss_1_6_0__rom ;
wire lsb_version_hexss_inst_ss_1_6_0__rom_0 ;
wire lsb_version_hexss_inst_ss_1_6_0__rom_1 ;
wire lsb_version_hexss_inst_ss_1_6_0__rom_2 ;
wire lsb_version_hexss_inst_ss_1_6_0__rom_3 ;
wire lsb_version_hexss_inst_ss_1_6_0__rom_4 ;
wire lsb_version_hexss_inst_ss_1_6_0__rom_5 ;
wire msb_version_hexss_inst_ss_1_6_0__rom ;
wire msb_version_hexss_inst_ss_1_6_0__rom_0 ;
wire msb_version_hexss_inst_ss_1_6_0__rom_1 ;
wire msb_version_hexss_inst_ss_1_6_0__rom_2 ;
wire msb_version_hexss_inst_ss_1_6_0__rom_3 ;
wire msb_version_hexss_inst_ss_1_6_0__rom_4 ;
wire msb_version_hexss_inst_ss_1_6_0__rom_5 ;
wire fpga_clk_c ;
wire fpga_rst_c ;
wire uart_serial_in_c ;
wire mds_top_inst_mem_mng_inst_arbiter_inst_wbm_cyc_o ;
wire dram_we_n_r_i_RNIV696 ;
wire dram_ras_n_r_i_RNI3247 ;
wire dram_udqm_i_RNI2155 ;
wire dram_cas_n_r_i_RNIK147 ;
wire dout_i_RNIVB63 ;
wire rd_bank_val_i_RNINQB4 ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @69:42
  cycloneii_io uart_serial_in_in (
	.padio(uart_serial_in),
	.combout(uart_serial_in_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam uart_serial_in_in.operation_mode = "input";
// @69:35
  cycloneii_io fpga_rst_in (
	.padio(fpga_rst),
	.combout(fpga_rst_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam fpga_rst_in.operation_mode = "input";
// @69:34
  cycloneii_io fpga_clk_in (
	.padio(fpga_clk),
	.combout(fpga_clk_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam fpga_clk_in.operation_mode = "input";
// @69:89
  cycloneii_io msb_version_out_6_ (
	.padio(msb_version[6]),
	.datain(msb_version_hexss_inst_ss_1_6_0__rom_5),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_version_out_6_.operation_mode = "output";
// @69:89
  cycloneii_io msb_version_out_5_ (
	.padio(msb_version[5]),
	.datain(msb_version_hexss_inst_ss_1_6_0__rom_4),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_version_out_5_.operation_mode = "output";
// @69:89
  cycloneii_io msb_version_out_4_ (
	.padio(msb_version[4]),
	.datain(msb_version_hexss_inst_ss_1_6_0__rom_3),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_version_out_4_.operation_mode = "output";
// @69:89
  cycloneii_io msb_version_out_3_ (
	.padio(msb_version[3]),
	.datain(msb_version_hexss_inst_ss_1_6_0__rom_2),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_version_out_3_.operation_mode = "output";
// @69:89
  cycloneii_io msb_version_out_2_ (
	.padio(msb_version[2]),
	.datain(msb_version_hexss_inst_ss_1_6_0__rom_1),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_version_out_2_.operation_mode = "output";
// @69:89
  cycloneii_io msb_version_out_1_ (
	.padio(msb_version[1]),
	.datain(msb_version_hexss_inst_ss_1_6_0__rom_0),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_version_out_1_.operation_mode = "output";
// @69:89
  cycloneii_io msb_version_out_0_ (
	.padio(msb_version[0]),
	.datain(msb_version_hexss_inst_ss_1_6_0__rom),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_version_out_0_.operation_mode = "output";
// @69:88
  cycloneii_io lsb_version_out_6_ (
	.padio(lsb_version[6]),
	.datain(lsb_version_hexss_inst_ss_1_6_0__rom_5),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_version_out_6_.operation_mode = "output";
// @69:88
  cycloneii_io lsb_version_out_5_ (
	.padio(lsb_version[5]),
	.datain(lsb_version_hexss_inst_ss_1_6_0__rom_4),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_version_out_5_.operation_mode = "output";
// @69:88
  cycloneii_io lsb_version_out_4_ (
	.padio(lsb_version[4]),
	.datain(lsb_version_hexss_inst_ss_1_6_0__rom_3),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_version_out_4_.operation_mode = "output";
// @69:88
  cycloneii_io lsb_version_out_3_ (
	.padio(lsb_version[3]),
	.datain(lsb_version_hexss_inst_ss_1_6_0__rom_2),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_version_out_3_.operation_mode = "output";
// @69:88
  cycloneii_io lsb_version_out_2_ (
	.padio(lsb_version[2]),
	.datain(lsb_version_hexss_inst_ss_1_6_0__rom_1),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_version_out_2_.operation_mode = "output";
// @69:88
  cycloneii_io lsb_version_out_1_ (
	.padio(lsb_version[1]),
	.datain(lsb_version_hexss_inst_ss_1_6_0__rom_0),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_version_out_1_.operation_mode = "output";
// @69:88
  cycloneii_io lsb_version_out_0_ (
	.padio(lsb_version[0]),
	.datain(lsb_version_hexss_inst_ss_1_6_0__rom),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_version_out_0_.operation_mode = "output";
// @69:87
  cycloneii_io msb_tx_out_6_ (
	.padio(msb_tx[6]),
	.datain(msb_tx_hexss_inst_ss_1_6_0__rom_5),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_tx_out_6_.operation_mode = "output";
// @69:87
  cycloneii_io msb_tx_out_5_ (
	.padio(msb_tx[5]),
	.datain(msb_tx_hexss_inst_ss_1_6_0__rom_4),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_tx_out_5_.operation_mode = "output";
// @69:87
  cycloneii_io msb_tx_out_4_ (
	.padio(msb_tx[4]),
	.datain(msb_tx_hexss_inst_ss_1_6_0__rom_3),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_tx_out_4_.operation_mode = "output";
// @69:87
  cycloneii_io msb_tx_out_3_ (
	.padio(msb_tx[3]),
	.datain(msb_tx_hexss_inst_ss_1_6_0__rom_2),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_tx_out_3_.operation_mode = "output";
// @69:87
  cycloneii_io msb_tx_out_2_ (
	.padio(msb_tx[2]),
	.datain(msb_tx_hexss_inst_ss_1_6_0__rom_1),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_tx_out_2_.operation_mode = "output";
// @69:87
  cycloneii_io msb_tx_out_1_ (
	.padio(msb_tx[1]),
	.datain(msb_tx_hexss_inst_ss_1_6_0__rom_0),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_tx_out_1_.operation_mode = "output";
// @69:87
  cycloneii_io msb_tx_out_0_ (
	.padio(msb_tx[0]),
	.datain(msb_tx_hexss_inst_ss_1_6_0__rom),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_tx_out_0_.operation_mode = "output";
// @69:86
  cycloneii_io lsb_tx_out_6_ (
	.padio(lsb_tx[6]),
	.datain(lsb_tx_hexss_inst_ss_1_6_0__rom_5),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_tx_out_6_.operation_mode = "output";
// @69:86
  cycloneii_io lsb_tx_out_5_ (
	.padio(lsb_tx[5]),
	.datain(lsb_tx_hexss_inst_ss_1_6_0__rom_4),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_tx_out_5_.operation_mode = "output";
// @69:86
  cycloneii_io lsb_tx_out_4_ (
	.padio(lsb_tx[4]),
	.datain(lsb_tx_hexss_inst_ss_1_6_0__rom_3),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_tx_out_4_.operation_mode = "output";
// @69:86
  cycloneii_io lsb_tx_out_3_ (
	.padio(lsb_tx[3]),
	.datain(lsb_tx_hexss_inst_ss_1_6_0__rom_2),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_tx_out_3_.operation_mode = "output";
// @69:86
  cycloneii_io lsb_tx_out_2_ (
	.padio(lsb_tx[2]),
	.datain(lsb_tx_hexss_inst_ss_1_6_0__rom_1),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_tx_out_2_.operation_mode = "output";
// @69:86
  cycloneii_io lsb_tx_out_1_ (
	.padio(lsb_tx[1]),
	.datain(lsb_tx_hexss_inst_ss_1_6_0__rom_0),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_tx_out_1_.operation_mode = "output";
// @69:86
  cycloneii_io lsb_tx_out_0_ (
	.padio(lsb_tx[0]),
	.datain(lsb_tx_hexss_inst_ss_1_6_0__rom),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_tx_out_0_.operation_mode = "output";
// @69:85
  cycloneii_io msb_disp_out_6_ (
	.padio(msb_disp[6]),
	.datain(msb_disp_hexss_inst_ss_1_6_0__rom_5),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_disp_out_6_.operation_mode = "output";
// @69:85
  cycloneii_io msb_disp_out_5_ (
	.padio(msb_disp[5]),
	.datain(msb_disp_hexss_inst_ss_1_6_0__rom_4),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_disp_out_5_.operation_mode = "output";
// @69:85
  cycloneii_io msb_disp_out_4_ (
	.padio(msb_disp[4]),
	.datain(msb_disp_hexss_inst_ss_1_6_0__rom_3),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_disp_out_4_.operation_mode = "output";
// @69:85
  cycloneii_io msb_disp_out_3_ (
	.padio(msb_disp[3]),
	.datain(msb_disp_hexss_inst_ss_1_6_0__rom_2),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_disp_out_3_.operation_mode = "output";
// @69:85
  cycloneii_io msb_disp_out_2_ (
	.padio(msb_disp[2]),
	.datain(msb_disp_hexss_inst_ss_1_6_0__rom_1),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_disp_out_2_.operation_mode = "output";
// @69:85
  cycloneii_io msb_disp_out_1_ (
	.padio(msb_disp[1]),
	.datain(msb_disp_hexss_inst_ss_1_6_0__rom_0),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_disp_out_1_.operation_mode = "output";
// @69:85
  cycloneii_io msb_disp_out_0_ (
	.padio(msb_disp[0]),
	.datain(msb_disp_hexss_inst_ss_1_6_0__rom),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_disp_out_0_.operation_mode = "output";
// @69:84
  cycloneii_io lsb_disp_out_6_ (
	.padio(lsb_disp[6]),
	.datain(lsb_disp_hexss_inst_ss_1_6_0__rom_5),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_disp_out_6_.operation_mode = "output";
// @69:84
  cycloneii_io lsb_disp_out_5_ (
	.padio(lsb_disp[5]),
	.datain(lsb_disp_hexss_inst_ss_1_6_0__rom_4),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_disp_out_5_.operation_mode = "output";
// @69:84
  cycloneii_io lsb_disp_out_4_ (
	.padio(lsb_disp[4]),
	.datain(lsb_disp_hexss_inst_ss_1_6_0__rom_3),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_disp_out_4_.operation_mode = "output";
// @69:84
  cycloneii_io lsb_disp_out_3_ (
	.padio(lsb_disp[3]),
	.datain(lsb_disp_hexss_inst_ss_1_6_0__rom_2),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_disp_out_3_.operation_mode = "output";
// @69:84
  cycloneii_io lsb_disp_out_2_ (
	.padio(lsb_disp[2]),
	.datain(lsb_disp_hexss_inst_ss_1_6_0__rom_1),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_disp_out_2_.operation_mode = "output";
// @69:84
  cycloneii_io lsb_disp_out_1_ (
	.padio(lsb_disp[1]),
	.datain(lsb_disp_hexss_inst_ss_1_6_0__rom_0),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_disp_out_1_.operation_mode = "output";
// @69:84
  cycloneii_io lsb_disp_out_0_ (
	.padio(lsb_disp[0]),
	.datain(lsb_disp_hexss_inst_ss_1_6_0__rom),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_disp_out_0_.operation_mode = "output";
// @69:83
  cycloneii_io msb_mem_out_6_ (
	.padio(msb_mem[6]),
	.datain(msb_mem_hexss_inst_ss_1_6_0__rom_5),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_mem_out_6_.operation_mode = "output";
// @69:83
  cycloneii_io msb_mem_out_5_ (
	.padio(msb_mem[5]),
	.datain(msb_mem_hexss_inst_ss_1_6_0__rom_4),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_mem_out_5_.operation_mode = "output";
// @69:83
  cycloneii_io msb_mem_out_4_ (
	.padio(msb_mem[4]),
	.datain(msb_mem_hexss_inst_ss_1_6_0__rom_3),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_mem_out_4_.operation_mode = "output";
// @69:83
  cycloneii_io msb_mem_out_3_ (
	.padio(msb_mem[3]),
	.datain(msb_mem_hexss_inst_ss_1_6_0__rom_2),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_mem_out_3_.operation_mode = "output";
// @69:83
  cycloneii_io msb_mem_out_2_ (
	.padio(msb_mem[2]),
	.datain(msb_mem_hexss_inst_ss_1_6_0__rom_1),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_mem_out_2_.operation_mode = "output";
// @69:83
  cycloneii_io msb_mem_out_1_ (
	.padio(msb_mem[1]),
	.datain(msb_mem_hexss_inst_ss_1_6_0__rom_0),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_mem_out_1_.operation_mode = "output";
// @69:83
  cycloneii_io msb_mem_out_0_ (
	.padio(msb_mem[0]),
	.datain(msb_mem_hexss_inst_ss_1_6_0__rom),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam msb_mem_out_0_.operation_mode = "output";
// @69:82
  cycloneii_io lsb_mem_out_6_ (
	.padio(lsb_mem[6]),
	.datain(lsb_mem_hexss_inst_ss_1_6_0__rom_5),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_mem_out_6_.operation_mode = "output";
// @69:82
  cycloneii_io lsb_mem_out_5_ (
	.padio(lsb_mem[5]),
	.datain(lsb_mem_hexss_inst_ss_1_6_0__rom_4),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_mem_out_5_.operation_mode = "output";
// @69:82
  cycloneii_io lsb_mem_out_4_ (
	.padio(lsb_mem[4]),
	.datain(lsb_mem_hexss_inst_ss_1_6_0__rom_3),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_mem_out_4_.operation_mode = "output";
// @69:82
  cycloneii_io lsb_mem_out_3_ (
	.padio(lsb_mem[3]),
	.datain(lsb_mem_hexss_inst_ss_1_6_0__rom_2),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_mem_out_3_.operation_mode = "output";
// @69:82
  cycloneii_io lsb_mem_out_2_ (
	.padio(lsb_mem[2]),
	.datain(lsb_mem_hexss_inst_ss_1_6_0__rom_1),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_mem_out_2_.operation_mode = "output";
// @69:82
  cycloneii_io lsb_mem_out_1_ (
	.padio(lsb_mem[1]),
	.datain(lsb_mem_hexss_inst_ss_1_6_0__rom_0),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_mem_out_1_.operation_mode = "output";
// @69:82
  cycloneii_io lsb_mem_out_0_ (
	.padio(lsb_mem[0]),
	.datain(lsb_mem_hexss_inst_ss_1_6_0__rom),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lsb_mem_out_0_.operation_mode = "output";
// @69:81
  cycloneii_io programming_indication_led_out (
	.padio(programming_indication_led),
	.datain(mds_top_inst_led_inst_led_i),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam programming_indication_led_out.operation_mode = "output";
// @69:80
  cycloneii_io dbg_actual_rd_bank_out (
	.padio(dbg_actual_rd_bank),
	.datain(mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_cur_rd_addr[21]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dbg_actual_rd_bank_out.operation_mode = "output";
// @69:79
  cycloneii_io dbg_actual_wr_bank_out (
	.padio(dbg_actual_wr_bank),
	.datain(mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_cur_wr_addr[21]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dbg_actual_wr_bank_out.operation_mode = "output";
// @69:78
  cycloneii_io dbg_rd_bank_val_out (
	.padio(dbg_rd_bank_val),
	.datain(rd_bank_val_i_RNINQB4),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dbg_rd_bank_val_out.operation_mode = "output";
// @69:77
  cycloneii_io dbg_wr_bank_val_out (
	.padio(dbg_wr_bank_val),
	.datain(mds_top_inst_mem_mng_inst_wr_bank_val),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dbg_wr_bank_val_out.operation_mode = "output";
// @69:76
  cycloneii_io dbg_icz_bus_taken_out (
	.padio(dbg_icz_bus_taken),
	.datain(mds_top_inst_intercon_z_inst_dbg_bus_taken),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dbg_icz_bus_taken_out.operation_mode = "output";
// @69:75
  cycloneii_io dbg_icy_bus_taken_out (
	.padio(dbg_icy_bus_taken),
	.datain(mds_top_inst_intercon_y_inst_dbg_bus_taken),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dbg_icy_bus_taken_out.operation_mode = "output";
// @69:74
  cycloneii_io dbg_disp_active_out (
	.padio(dbg_disp_active),
	.datain(mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_wbm_cyc_o_i_o2),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dbg_disp_active_out.operation_mode = "output";
// @69:73
  cycloneii_io dbg_sdram_acive_out (
	.padio(dbg_sdram_acive),
	.datain(mds_top_inst_mem_mng_inst_arbiter_inst_wbm_cyc_o),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dbg_sdram_acive_out.operation_mode = "output";
// @69:69
  cycloneii_io dbg_rx_path_cyc_out (
	.padio(dbg_rx_path_cyc),
	.datain(mds_top_inst_rx_path_inst_wbm_cyc_o),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dbg_rx_path_cyc_out.operation_mode = "output";
// @69:66
  cycloneii_io vsync_out (
	.padio(vsync),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vsync_i),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vsync_out.operation_mode = "output";
// @69:65
  cycloneii_io hsync_out (
	.padio(hsync),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hsync),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hsync_out.operation_mode = "output";
// @69:63
  cycloneii_io blank_out (
	.padio(blank),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_blank),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam blank_out.operation_mode = "output";
// @69:61
  cycloneii_io b_out_out_9_ (
	.padio(b_out[9]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[7]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam b_out_out_9_.operation_mode = "output";
// @69:61
  cycloneii_io b_out_out_8_ (
	.padio(b_out[8]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[6]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam b_out_out_8_.operation_mode = "output";
// @69:61
  cycloneii_io b_out_out_7_ (
	.padio(b_out[7]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[5]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam b_out_out_7_.operation_mode = "output";
// @69:61
  cycloneii_io b_out_out_6_ (
	.padio(b_out[6]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[4]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam b_out_out_6_.operation_mode = "output";
// @69:61
  cycloneii_io b_out_out_5_ (
	.padio(b_out[5]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[3]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam b_out_out_5_.operation_mode = "output";
// @69:61
  cycloneii_io b_out_out_4_ (
	.padio(b_out[4]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[2]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam b_out_out_4_.operation_mode = "output";
// @69:61
  cycloneii_io b_out_out_3_ (
	.padio(b_out[3]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[1]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam b_out_out_3_.operation_mode = "output";
// @69:61
  cycloneii_io b_out_out_2_ (
	.padio(b_out[2]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[0]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam b_out_out_2_.operation_mode = "output";
// @69:61
  cycloneii_io b_out_tri_1_ (
	.padio(b_out[1]),
	.datain(GND),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam b_out_tri_1_.operation_mode = "output";
// @69:61
  cycloneii_io b_out_tri_0_ (
	.padio(b_out[0]),
	.datain(GND),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam b_out_tri_0_.operation_mode = "output";
// @69:60
  cycloneii_io g_out_out_9_ (
	.padio(g_out[9]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[7]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam g_out_out_9_.operation_mode = "output";
// @69:60
  cycloneii_io g_out_out_8_ (
	.padio(g_out[8]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[6]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam g_out_out_8_.operation_mode = "output";
// @69:60
  cycloneii_io g_out_out_7_ (
	.padio(g_out[7]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[5]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam g_out_out_7_.operation_mode = "output";
// @69:60
  cycloneii_io g_out_out_6_ (
	.padio(g_out[6]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[4]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam g_out_out_6_.operation_mode = "output";
// @69:60
  cycloneii_io g_out_out_5_ (
	.padio(g_out[5]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[3]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam g_out_out_5_.operation_mode = "output";
// @69:60
  cycloneii_io g_out_out_4_ (
	.padio(g_out[4]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[2]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam g_out_out_4_.operation_mode = "output";
// @69:60
  cycloneii_io g_out_out_3_ (
	.padio(g_out[3]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[1]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam g_out_out_3_.operation_mode = "output";
// @69:60
  cycloneii_io g_out_out_2_ (
	.padio(g_out[2]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[0]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam g_out_out_2_.operation_mode = "output";
// @69:60
  cycloneii_io g_out_tri_1_ (
	.padio(g_out[1]),
	.datain(GND),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam g_out_tri_1_.operation_mode = "output";
// @69:60
  cycloneii_io g_out_tri_0_ (
	.padio(g_out[0]),
	.datain(GND),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam g_out_tri_0_.operation_mode = "output";
// @69:59
  cycloneii_io r_out_out_9_ (
	.padio(r_out[9]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[7]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam r_out_out_9_.operation_mode = "output";
// @69:59
  cycloneii_io r_out_out_8_ (
	.padio(r_out[8]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[6]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam r_out_out_8_.operation_mode = "output";
// @69:59
  cycloneii_io r_out_out_7_ (
	.padio(r_out[7]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[5]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam r_out_out_7_.operation_mode = "output";
// @69:59
  cycloneii_io r_out_out_6_ (
	.padio(r_out[6]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[4]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam r_out_out_6_.operation_mode = "output";
// @69:59
  cycloneii_io r_out_out_5_ (
	.padio(r_out[5]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[3]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam r_out_out_5_.operation_mode = "output";
// @69:59
  cycloneii_io r_out_out_4_ (
	.padio(r_out[4]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[2]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam r_out_out_4_.operation_mode = "output";
// @69:59
  cycloneii_io r_out_out_3_ (
	.padio(r_out[3]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[1]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam r_out_out_3_.operation_mode = "output";
// @69:59
  cycloneii_io r_out_out_2_ (
	.padio(r_out[2]),
	.datain(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[0]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam r_out_out_2_.operation_mode = "output";
// @69:59
  cycloneii_io r_out_tri_1_ (
	.padio(r_out[1]),
	.datain(GND),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam r_out_tri_1_.operation_mode = "output";
// @69:59
  cycloneii_io r_out_tri_0_ (
	.padio(r_out[0]),
	.datain(GND),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam r_out_tri_0_.operation_mode = "output";
// @69:55
  cycloneii_io dram_we_n_out (
	.padio(dram_we_n),
	.datain(dram_we_n_r_i_RNIV696),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_we_n_out.operation_mode = "output";
// @69:54
  cycloneii_io dram_ras_n_out (
	.padio(dram_ras_n),
	.datain(dram_ras_n_r_i_RNI3247),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_ras_n_out.operation_mode = "output";
// @69:53
  cycloneii_io dram_udqm_out (
	.padio(dram_udqm),
	.datain(dram_udqm_i_RNI2155),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_udqm_out.operation_mode = "output";
// @69:52
  cycloneii_io dram_ldqm_out (
	.padio(dram_ldqm),
	.datain(dram_udqm_i_RNI2155),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_ldqm_out.operation_mode = "output";
// @69:50
  cycloneii_io dram_cs_n_tri (
	.padio(dram_cs_n),
	.datain(GND),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_cs_n_tri.operation_mode = "output";
// @69:49
  cycloneii_io dram_cke_tri (
	.padio(dram_cke),
	.datain(VCC),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_cke_tri.operation_mode = "output";
// @69:48
  cycloneii_io dram_cas_n_out (
	.padio(dram_cas_n),
	.datain(dram_cas_n_r_i_RNIK147),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_cas_n_out.operation_mode = "output";
// @69:47
  cycloneii_io dram_bank_out_1_ (
	.padio(dram_bank[1]),
	.datain(mds_top_inst_sdr_ctrl_dram_bank_r[1]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_bank_out_1_.operation_mode = "output";
// @69:47
  cycloneii_io dram_bank_out_0_ (
	.padio(dram_bank[0]),
	.datain(mds_top_inst_sdr_ctrl_dram_bank_r[0]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_bank_out_0_.operation_mode = "output";
// @69:46
  cycloneii_io dram_addr_out_11_ (
	.padio(dram_addr[11]),
	.datain(mds_top_inst_sdr_ctrl_dram_addr_r[11]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_addr_out_11_.operation_mode = "output";
// @69:46
  cycloneii_io dram_addr_out_10_ (
	.padio(dram_addr[10]),
	.datain(mds_top_inst_sdr_ctrl_dram_addr_r[10]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_addr_out_10_.operation_mode = "output";
// @69:46
  cycloneii_io dram_addr_out_9_ (
	.padio(dram_addr[9]),
	.datain(mds_top_inst_sdr_ctrl_dram_addr_r[9]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_addr_out_9_.operation_mode = "output";
// @69:46
  cycloneii_io dram_addr_out_8_ (
	.padio(dram_addr[8]),
	.datain(mds_top_inst_sdr_ctrl_dram_addr_r[8]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_addr_out_8_.operation_mode = "output";
// @69:46
  cycloneii_io dram_addr_out_7_ (
	.padio(dram_addr[7]),
	.datain(mds_top_inst_sdr_ctrl_dram_addr_r[7]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_addr_out_7_.operation_mode = "output";
// @69:46
  cycloneii_io dram_addr_out_6_ (
	.padio(dram_addr[6]),
	.datain(mds_top_inst_sdr_ctrl_dram_addr_r[6]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_addr_out_6_.operation_mode = "output";
// @69:46
  cycloneii_io dram_addr_out_5_ (
	.padio(dram_addr[5]),
	.datain(mds_top_inst_sdr_ctrl_dram_addr_r[5]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_addr_out_5_.operation_mode = "output";
// @69:46
  cycloneii_io dram_addr_out_4_ (
	.padio(dram_addr[4]),
	.datain(mds_top_inst_sdr_ctrl_dram_addr_r[4]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_addr_out_4_.operation_mode = "output";
// @69:46
  cycloneii_io dram_addr_out_3_ (
	.padio(dram_addr[3]),
	.datain(mds_top_inst_sdr_ctrl_dram_addr_r[3]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_addr_out_3_.operation_mode = "output";
// @69:46
  cycloneii_io dram_addr_out_2_ (
	.padio(dram_addr[2]),
	.datain(mds_top_inst_sdr_ctrl_dram_addr_r[2]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_addr_out_2_.operation_mode = "output";
// @69:46
  cycloneii_io dram_addr_out_1_ (
	.padio(dram_addr[1]),
	.datain(mds_top_inst_sdr_ctrl_dram_addr_r[1]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_addr_out_1_.operation_mode = "output";
// @69:46
  cycloneii_io dram_addr_out_0_ (
	.padio(dram_addr[0]),
	.datain(mds_top_inst_sdr_ctrl_dram_addr_r[0]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_addr_out_0_.operation_mode = "output";
// @69:43
  cycloneii_io uart_serial_out_out (
	.padio(uart_serial_out),
	.datain(dout_i_RNIVB63),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam uart_serial_out_out.operation_mode = "output";
// @69:39
  cycloneii_io clk_vesa_out_out (
	.padio(clk_vesa_out),
	.datain(clk_40_c),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam clk_vesa_out_out.operation_mode = "output";
// @69:38
  cycloneii_io clk_sdram_out_out (
	.padio(clk_sdram_out),
	.datain(clk_133_c),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam clk_sdram_out_out.operation_mode = "output";
// @69:51
  cycloneii_io dram_dq_tri_15_ (
	.padio(dram_dq[15]),
	.combout(dram_dq_c[15]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[15]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_15_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_14_ (
	.padio(dram_dq[14]),
	.combout(dram_dq_c[14]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[14]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_14_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_13_ (
	.padio(dram_dq[13]),
	.combout(dram_dq_c[13]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[13]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_13_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_12_ (
	.padio(dram_dq[12]),
	.combout(dram_dq_c[12]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[12]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_12_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_11_ (
	.padio(dram_dq[11]),
	.combout(dram_dq_c[11]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[11]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_11_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_10_ (
	.padio(dram_dq[10]),
	.combout(dram_dq_c[10]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[10]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_10_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_9_ (
	.padio(dram_dq[9]),
	.combout(dram_dq_c[9]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[9]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_9_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_8_ (
	.padio(dram_dq[8]),
	.combout(dram_dq_c[8]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[8]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_8_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_7_ (
	.padio(dram_dq[7]),
	.combout(dram_dq_c[7]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[7]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_7_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_6_ (
	.padio(dram_dq[6]),
	.combout(dram_dq_c[6]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[6]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_6_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_5_ (
	.padio(dram_dq[5]),
	.combout(dram_dq_c[5]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[5]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_5_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_4_ (
	.padio(dram_dq[4]),
	.combout(dram_dq_c[4]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[4]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_4_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_3_ (
	.padio(dram_dq[3]),
	.combout(dram_dq_c[3]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[3]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_3_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_2_ (
	.padio(dram_dq[2]),
	.combout(dram_dq_c[2]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[2]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_2_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_1_ (
	.padio(dram_dq[1]),
	.combout(dram_dq_c[1]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[1]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_1_.operation_mode = "bidir";
// @69:51
  cycloneii_io dram_dq_tri_0_ (
	.padio(dram_dq[0]),
	.combout(dram_dq_c[0]),
	.datain(mds_top_inst_sdr_ctrl_dram_dq_r[0]),
	.oe(mds_top_inst_sdr_ctrl_oe_r),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dram_dq_tri_0_.operation_mode = "bidir";
// @69:205
  global_nets_top global_nets_inst (
	.fpga_rst_c(fpga_rst_c),
	.sync_rst_out_1(global_nets_inst_reset_blk_inst_sync_rst_sdram_inst_sync_rst_out),
	.sync_rst_out_0(global_nets_inst_reset_blk_inst_sync_rst_sys_inst_sync_rst_out),
	.sync_rst_out(global_nets_inst_reset_blk_inst_sync_rst_vesa_inst_sync_rst_out),
	.fpga_clk_c(fpga_clk_c),
	.clk_133_c(clk_133_c),
	.clk_100(clk_100),
	.clk_40_c(clk_40_c)
);
// @69:270
  hexss lsb_mem_hexss_inst (
	.reg_data_0(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[0]),
	.reg_data_1(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[1]),
	.reg_data_2(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[2]),
	.reg_data_3(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[3]),
	.ss_1_6_0__rom_5(lsb_mem_hexss_inst_ss_1_6_0__rom_5),
	.ss_1_6_0__rom_4(lsb_mem_hexss_inst_ss_1_6_0__rom_4),
	.ss_1_6_0__rom_3(lsb_mem_hexss_inst_ss_1_6_0__rom_3),
	.ss_1_6_0__rom_2(lsb_mem_hexss_inst_ss_1_6_0__rom_2),
	.ss_1_6_0__rom_1(lsb_mem_hexss_inst_ss_1_6_0__rom_1),
	.ss_1_6_0__rom_0(lsb_mem_hexss_inst_ss_1_6_0__rom_0),
	.ss_1_6_0__rom(lsb_mem_hexss_inst_ss_1_6_0__rom)
);
// @69:275
  hexss_1 msb_mem_hexss_inst (
	.reg_data_0(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[4]),
	.reg_data_1(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[5]),
	.reg_data_2(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[6]),
	.reg_data_3(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[7]),
	.ss_1_6_0__rom_5(msb_mem_hexss_inst_ss_1_6_0__rom_5),
	.ss_1_6_0__rom_4(msb_mem_hexss_inst_ss_1_6_0__rom_4),
	.ss_1_6_0__rom_3(msb_mem_hexss_inst_ss_1_6_0__rom_3),
	.ss_1_6_0__rom_2(msb_mem_hexss_inst_ss_1_6_0__rom_2),
	.ss_1_6_0__rom_1(msb_mem_hexss_inst_ss_1_6_0__rom_1),
	.ss_1_6_0__rom_0(msb_mem_hexss_inst_ss_1_6_0__rom_0),
	.ss_1_6_0__rom(msb_mem_hexss_inst_ss_1_6_0__rom)
);
// @69:282
  hexss_2 lsb_disp_hexss_inst (
	.reg_data_0(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[0]),
	.reg_data_1(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[1]),
	.reg_data_2(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[2]),
	.reg_data_3(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[3]),
	.ss_1_6_0__rom_5(lsb_disp_hexss_inst_ss_1_6_0__rom_5),
	.ss_1_6_0__rom_4(lsb_disp_hexss_inst_ss_1_6_0__rom_4),
	.ss_1_6_0__rom_3(lsb_disp_hexss_inst_ss_1_6_0__rom_3),
	.ss_1_6_0__rom_2(lsb_disp_hexss_inst_ss_1_6_0__rom_2),
	.ss_1_6_0__rom_1(lsb_disp_hexss_inst_ss_1_6_0__rom_1),
	.ss_1_6_0__rom_0(lsb_disp_hexss_inst_ss_1_6_0__rom_0),
	.ss_1_6_0__rom(lsb_disp_hexss_inst_ss_1_6_0__rom)
);
// @69:287
  hexss_3 msb_disp_hexss_inst (
	.reg_data_0(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[4]),
	.reg_data_1(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[5]),
	.reg_data_2(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[6]),
	.reg_data_3(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[7]),
	.ss_1_6_0__rom_5(msb_disp_hexss_inst_ss_1_6_0__rom_5),
	.ss_1_6_0__rom_4(msb_disp_hexss_inst_ss_1_6_0__rom_4),
	.ss_1_6_0__rom_3(msb_disp_hexss_inst_ss_1_6_0__rom_3),
	.ss_1_6_0__rom_2(msb_disp_hexss_inst_ss_1_6_0__rom_2),
	.ss_1_6_0__rom_1(msb_disp_hexss_inst_ss_1_6_0__rom_1),
	.ss_1_6_0__rom_0(msb_disp_hexss_inst_ss_1_6_0__rom_0),
	.ss_1_6_0__rom(msb_disp_hexss_inst_ss_1_6_0__rom)
);
// @69:294
  hexss_4 lsb_tx_hexss_inst (
	.reg_data_0(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[0]),
	.reg_data_1(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[1]),
	.reg_data_2(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[2]),
	.reg_data_3(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[3]),
	.ss_1_6_0__rom_5(lsb_tx_hexss_inst_ss_1_6_0__rom_5),
	.ss_1_6_0__rom_4(lsb_tx_hexss_inst_ss_1_6_0__rom_4),
	.ss_1_6_0__rom_3(lsb_tx_hexss_inst_ss_1_6_0__rom_3),
	.ss_1_6_0__rom_2(lsb_tx_hexss_inst_ss_1_6_0__rom_2),
	.ss_1_6_0__rom_1(lsb_tx_hexss_inst_ss_1_6_0__rom_1),
	.ss_1_6_0__rom_0(lsb_tx_hexss_inst_ss_1_6_0__rom_0),
	.ss_1_6_0__rom(lsb_tx_hexss_inst_ss_1_6_0__rom)
);
// @69:299
  hexss_5 msb_tx_hexss_inst (
	.reg_data_0(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[4]),
	.reg_data_1(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[5]),
	.reg_data_2(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[6]),
	.reg_data_3(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[7]),
	.ss_1_6_0__rom_5(msb_tx_hexss_inst_ss_1_6_0__rom_5),
	.ss_1_6_0__rom_4(msb_tx_hexss_inst_ss_1_6_0__rom_4),
	.ss_1_6_0__rom_3(msb_tx_hexss_inst_ss_1_6_0__rom_3),
	.ss_1_6_0__rom_2(msb_tx_hexss_inst_ss_1_6_0__rom_2),
	.ss_1_6_0__rom_1(msb_tx_hexss_inst_ss_1_6_0__rom_1),
	.ss_1_6_0__rom_0(msb_tx_hexss_inst_ss_1_6_0__rom_0),
	.ss_1_6_0__rom(msb_tx_hexss_inst_ss_1_6_0__rom)
);
// @69:306
  hexss_6 lsb_version_hexss_inst (
	.reg_data_0(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data[0]),
	.reg_data_2(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data[2]),
	.reg_data_i_0(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data_i[1]),
	.reg_data_i_2(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data_i[3]),
	.ss_1_6_0__rom_5(lsb_version_hexss_inst_ss_1_6_0__rom_5),
	.ss_1_6_0__rom_4(lsb_version_hexss_inst_ss_1_6_0__rom_4),
	.ss_1_6_0__rom_3(lsb_version_hexss_inst_ss_1_6_0__rom_3),
	.ss_1_6_0__rom_2(lsb_version_hexss_inst_ss_1_6_0__rom_2),
	.ss_1_6_0__rom_1(lsb_version_hexss_inst_ss_1_6_0__rom_1),
	.ss_1_6_0__rom_0(lsb_version_hexss_inst_ss_1_6_0__rom_0),
	.ss_1_6_0__rom(lsb_version_hexss_inst_ss_1_6_0__rom)
);
// @69:311
  hexss_7 msb_version_hexss_inst (
	.reg_data_0(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data[5]),
	.reg_data_i_0(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data_i[4]),
	.reg_data_i_2(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data_i[6]),
	.reg_data_i_3(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data_i[7]),
	.ss_1_6_0__rom_5(msb_version_hexss_inst_ss_1_6_0__rom_5),
	.ss_1_6_0__rom_4(msb_version_hexss_inst_ss_1_6_0__rom_4),
	.ss_1_6_0__rom_3(msb_version_hexss_inst_ss_1_6_0__rom_3),
	.ss_1_6_0__rom_2(msb_version_hexss_inst_ss_1_6_0__rom_2),
	.ss_1_6_0__rom_1(msb_version_hexss_inst_ss_1_6_0__rom_1),
	.ss_1_6_0__rom_0(msb_version_hexss_inst_ss_1_6_0__rom_0),
	.ss_1_6_0__rom(msb_version_hexss_inst_ss_1_6_0__rom)
);
  mds_top mds_top_inst (
	.dram_addr_r_11(mds_top_inst_sdr_ctrl_dram_addr_r[11]),
	.dram_addr_r_10(mds_top_inst_sdr_ctrl_dram_addr_r[10]),
	.dram_addr_r_9(mds_top_inst_sdr_ctrl_dram_addr_r[9]),
	.dram_addr_r_8(mds_top_inst_sdr_ctrl_dram_addr_r[8]),
	.dram_addr_r_7(mds_top_inst_sdr_ctrl_dram_addr_r[7]),
	.dram_addr_r_6(mds_top_inst_sdr_ctrl_dram_addr_r[6]),
	.dram_addr_r_5(mds_top_inst_sdr_ctrl_dram_addr_r[5]),
	.dram_addr_r_4(mds_top_inst_sdr_ctrl_dram_addr_r[4]),
	.dram_addr_r_3(mds_top_inst_sdr_ctrl_dram_addr_r[3]),
	.dram_addr_r_2(mds_top_inst_sdr_ctrl_dram_addr_r[2]),
	.dram_addr_r_1(mds_top_inst_sdr_ctrl_dram_addr_r[1]),
	.dram_addr_r_0(mds_top_inst_sdr_ctrl_dram_addr_r[0]),
	.dram_dq_c_15(dram_dq_c[15]),
	.dram_dq_c_14(dram_dq_c[14]),
	.dram_dq_c_13(dram_dq_c[13]),
	.dram_dq_c_12(dram_dq_c[12]),
	.dram_dq_c_11(dram_dq_c[11]),
	.dram_dq_c_10(dram_dq_c[10]),
	.dram_dq_c_9(dram_dq_c[9]),
	.dram_dq_c_8(dram_dq_c[8]),
	.dram_dq_c_7(dram_dq_c[7]),
	.dram_dq_c_6(dram_dq_c[6]),
	.dram_dq_c_5(dram_dq_c[5]),
	.dram_dq_c_4(dram_dq_c[4]),
	.dram_dq_c_3(dram_dq_c[3]),
	.dram_dq_c_2(dram_dq_c[2]),
	.dram_dq_c_1(dram_dq_c[1]),
	.dram_dq_c_0(dram_dq_c[0]),
	.dram_bank_r_1(mds_top_inst_sdr_ctrl_dram_bank_r[1]),
	.dram_bank_r_0(mds_top_inst_sdr_ctrl_dram_bank_r[0]),
	.dram_dq_r_15(mds_top_inst_sdr_ctrl_dram_dq_r[15]),
	.dram_dq_r_14(mds_top_inst_sdr_ctrl_dram_dq_r[14]),
	.dram_dq_r_13(mds_top_inst_sdr_ctrl_dram_dq_r[13]),
	.dram_dq_r_12(mds_top_inst_sdr_ctrl_dram_dq_r[12]),
	.dram_dq_r_11(mds_top_inst_sdr_ctrl_dram_dq_r[11]),
	.dram_dq_r_10(mds_top_inst_sdr_ctrl_dram_dq_r[10]),
	.dram_dq_r_9(mds_top_inst_sdr_ctrl_dram_dq_r[9]),
	.dram_dq_r_8(mds_top_inst_sdr_ctrl_dram_dq_r[8]),
	.dram_dq_r_7(mds_top_inst_sdr_ctrl_dram_dq_r[7]),
	.dram_dq_r_6(mds_top_inst_sdr_ctrl_dram_dq_r[6]),
	.dram_dq_r_5(mds_top_inst_sdr_ctrl_dram_dq_r[5]),
	.dram_dq_r_4(mds_top_inst_sdr_ctrl_dram_dq_r[4]),
	.dram_dq_r_3(mds_top_inst_sdr_ctrl_dram_dq_r[3]),
	.dram_dq_r_2(mds_top_inst_sdr_ctrl_dram_dq_r[2]),
	.dram_dq_r_1(mds_top_inst_sdr_ctrl_dram_dq_r[1]),
	.dram_dq_r_0(mds_top_inst_sdr_ctrl_dram_dq_r[0]),
	.reg_data_2_2(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[2]),
	.reg_data_2_5(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[5]),
	.reg_data_2_0(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[0]),
	.reg_data_1_4(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[4]),
	.reg_data_1_7(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[7]),
	.reg_data_1_3(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[3]),
	.reg_data_1_6(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[6]),
	.reg_data_1_1(mds_top_inst_tx_path_inst_gen_reg_type_inst_reg_data[1]),
	.reg_data_1_2(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[2]),
	.reg_data_1_5(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[5]),
	.reg_data_1_0(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data[0]),
	.r_out_0(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[0]),
	.r_out_1(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[1]),
	.r_out_2(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[2]),
	.r_out_3(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[3]),
	.r_out_4(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[4]),
	.r_out_5(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[5]),
	.r_out_6(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[6]),
	.r_out_7(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_r_out[7]),
	.g_out_0(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[0]),
	.g_out_1(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[1]),
	.g_out_2(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[2]),
	.g_out_3(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[3]),
	.g_out_4(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[4]),
	.g_out_5(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[5]),
	.g_out_6(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[6]),
	.g_out_7(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_g_out[7]),
	.b_out_0(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[0]),
	.b_out_1(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[1]),
	.b_out_2(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[2]),
	.b_out_3(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[3]),
	.b_out_4(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[4]),
	.b_out_5(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[5]),
	.b_out_6(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[6]),
	.b_out_7(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_b_out[7]),
	.reg_data_0_3(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[3]),
	.reg_data_0_4(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[4]),
	.reg_data_0_6(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[6]),
	.reg_data_0_1(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[1]),
	.reg_data_0_7(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[7]),
	.reg_data_0_0(mds_top_inst_disp_ctrl_inst_gen_reg_type_inst_reg_data[0]),
	.reg_data_0_5(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data[5]),
	.reg_data_0_2(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[2]),
	.cur_wr_addr_21(mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_cur_wr_addr[21]),
	.cur_rd_addr_21(mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_cur_rd_addr[21]),
	.reg_data_i_5(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data_i[6]),
	.reg_data_i_6(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data_i[7]),
	.reg_data_i_3(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data_i[4]),
	.reg_data_i_0(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data_i[1]),
	.reg_data_i_2(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data_i[3]),
	.reg_data_0(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[0]),
	.reg_data_1(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[1]),
	.reg_data_3(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[3]),
	.reg_data_5(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[5]),
	.reg_data_6(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[6]),
	.reg_data_4(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[4]),
	.reg_data_7(mds_top_inst_mem_mng_inst_gen_reg_type_inst_reg_data[7]),
	.reg_data_2(mds_top_inst_disp_ctrl_inst_gen_reg_version_inst_reg_data[2]),
	.oe_r(mds_top_inst_sdr_ctrl_oe_r),
	.dram_cas_n_r_i_RNIK147(dram_cas_n_r_i_RNIK147),
	.dram_udqm_i_RNI2155(dram_udqm_i_RNI2155),
	.dram_ras_n_r_i_RNI3247(dram_ras_n_r_i_RNI3247),
	.dram_we_n_r_i_RNIV696(dram_we_n_r_i_RNIV696),
	.led_i(mds_top_inst_led_inst_led_i),
	.dout_i_RNIVB63(dout_i_RNIVB63),
	.wbm_cyc_o_0(mds_top_inst_rx_path_inst_wbm_cyc_o),
	.uart_serial_in_c(uart_serial_in_c),
	.clk_40_c(clk_40_c),
	.sync_rst_out_1(global_nets_inst_reset_blk_inst_sync_rst_vesa_inst_sync_rst_out),
	.blank(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_blank),
	.hsync(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hsync),
	.vsync_i(mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vsync_i),
	.wr_bank_val(mds_top_inst_mem_mng_inst_wr_bank_val),
	.clk_133_c(clk_133_c),
	.sync_rst_out_0(global_nets_inst_reset_blk_inst_sync_rst_sdram_inst_sync_rst_out),
	.rd_bank_val_i_RNINQB4(rd_bank_val_i_RNINQB4),
	.wbm_cyc_o(mds_top_inst_mem_mng_inst_arbiter_inst_wbm_cyc_o),
	.dbg_bus_taken_0(mds_top_inst_intercon_y_inst_dbg_bus_taken),
	.wbm_cyc_o_i_o2(mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_wbm_cyc_o_i_o2),
	.clk_100(clk_100),
	.sync_rst_out(global_nets_inst_reset_blk_inst_sync_rst_sys_inst_sync_rst_out),
	.dbg_bus_taken(mds_top_inst_intercon_z_inst_dbg_bus_taken)
);
endmodule /* top_synthesis */

