read_file -format sverilog {UART_tx.sv UART_rx.sv UART.v UART_wrapper.sv}
set current_design UART_wrapper

create_clock -name “clk” -period 3 -waveform {0 1} {clk}
set_dont_touch_network [find port clk]

set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
set_input_delay -clock clk 0.4 $prim_inputs

set_driving_cell -lib_cell NAND2X2_LVT -library saed32lvt_tt0p85v25c $prim_inputs
set_output_delay -clock clk 0.4 [all_outputs]
set_load 0.10 [all_outputs]
set_max_transition 0.15 [current_design]
set_wire_load_model -name 16000 -library saed32rvt_tt0p85v25c
compile -map_effort medium

set_clock_uncertainty 0.15 clk
set_fix_hold clk
compile -map_effort medium

ungroup -all -flatten
compile -map_effort medium

report_timing -delay max
report_timing -delay min

report_area
report_area > UART_area.txt

write -format verilog UART_wrapper -output UART.vg
