<stg><name>top_kernel_Pipeline_VITIS_LOOP_48_5</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:2 %zext_ln50_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln50

]]></Node>
<StgValue><ssdm name="zext_ln50_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln48 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i24 0, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body33:0 %j_2 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body33:1 %icmp_ln48 = icmp_eq  i7 %j_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body33:2 %add_ln48 = add i7 %j_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body33:3 %br_ln48 = br i1 %icmp_ln48, void %for.body33.split, void %for.end42.exitStub

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="7">
<![CDATA[
for.body33.split:0 %zext_ln50_1 = zext i7 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body33.split:1 %add_ln50 = add i14 %zext_ln50_read, i14 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="14">
<![CDATA[
for.body33.split:2 %zext_ln50_2 = zext i14 %add_ln50

]]></Node>
<StgValue><ssdm name="zext_ln50_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:3 %A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln50_2

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="7">
<![CDATA[
for.body33.split:4 %trunc_ln48 = trunc i7 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body33.split:8 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j_2, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="14">
<![CDATA[
for.body33.split:10 %a = load i14 %A_1_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.body33.split:19 %switch_ln51 = switch i3 %trunc_ln48, void %arrayidx39.case.7, i3 0, void %arrayidx39.case.0, i3 1, void %arrayidx39.case.1, i3 2, void %arrayidx39.case.2, i3 3, void %arrayidx39.case.3, i3 4, void %arrayidx39.case.4, i3 5, void %arrayidx39.case.5, i3 6, void %arrayidx39.case.6

]]></Node>
<StgValue><ssdm name="switch_ln51"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx39.exit:12 %store_ln48 = store i7 %add_ln48, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.end42.exitStub:0 %p_load6 = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load6"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.end42.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load6

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
for.end42.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body33.split:5 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body33.split:6 %speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln48"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body33.split:7 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="3">
<![CDATA[
for.body33.split:9 %zext_ln48 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="14">
<![CDATA[
for.body33.split:10 %a = load i14 %A_1_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:11 %row_buf_addr = getelementptr i24 %row_buf, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:12 %row_buf_1_addr = getelementptr i24 %row_buf_1, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:13 %row_buf_2_addr = getelementptr i24 %row_buf_2, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:14 %row_buf_3_addr = getelementptr i24 %row_buf_3, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_3_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:15 %row_buf_4_addr = getelementptr i24 %row_buf_4, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_4_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:16 %row_buf_5_addr = getelementptr i24 %row_buf_5, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_5_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:17 %row_buf_6_addr = getelementptr i24 %row_buf_6, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_6_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:18 %row_buf_7_addr = getelementptr i24 %row_buf_7, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_7_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.6:0 %store_ln51 = store i24 %a, i3 %row_buf_6_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.6:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.5:0 %store_ln51 = store i24 %a, i3 %row_buf_5_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.5:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.4:0 %store_ln51 = store i24 %a, i3 %row_buf_4_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.4:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.3:0 %store_ln51 = store i24 %a, i3 %row_buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.3:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.2:0 %store_ln51 = store i24 %a, i3 %row_buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.2:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.1:0 %store_ln51 = store i24 %a, i3 %row_buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.1:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.0:0 %store_ln51 = store i24 %a, i3 %row_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.0:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.7:0 %store_ln51 = store i24 %a, i3 %row_buf_7_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.7:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
arrayidx39.exit:0 %p_load = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="24">
<![CDATA[
arrayidx39.exit:1 %sext_ln52 = sext i24 %p_load

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="25" op_0_bw="24">
<![CDATA[
arrayidx39.exit:2 %sext_ln52_1 = sext i24 %a

]]></Node>
<StgValue><ssdm name="sext_ln52_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx39.exit:3 %add_ln52 = add i24 %a, i24 %p_load

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx39.exit:4 %add_ln52_1 = add i25 %sext_ln52_1, i25 %sext_ln52

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx39.exit:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln52_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
arrayidx39.exit:6 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln52, i32 23

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx39.exit:7 %xor_ln52 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx39.exit:8 %and_ln52 = and i1 %tmp_112, i1 %xor_ln52

]]></Node>
<StgValue><ssdm name="and_ln52"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx39.exit:9 %xor_ln52_1 = xor i1 %tmp, i1 %tmp_112

]]></Node>
<StgValue><ssdm name="xor_ln52_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx39.exit:10 %select_ln52 = select i1 %and_ln52, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx39.exit:11 %select_ln52_1 = select i1 %xor_ln52_1, i24 %select_ln52, i24 %add_ln52

]]></Node>
<StgValue><ssdm name="select_ln52_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx39.exit:13 %store_ln52 = store i24 %select_ln52_1, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.exit:14 %br_ln48 = br void %for.body33

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="80" name="zext_ln50" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln50"/></StgValue>
</port>
<port id="81" name="A_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="row_buf_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="row_buf_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="row_buf_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="row_buf_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="row_buf_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="row_buf_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="row_buf_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="row_buf" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="p_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="92" from="StgValue_91" to="empty" fromId="91" toId="5">
</dataflow>
<dataflow id="93" from="StgValue_91" to="j" fromId="91" toId="6">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.ap_auto.i14" to="zext_ln50_read" fromId="94" toId="7">
</dataflow>
<dataflow id="96" from="zext_ln50" to="zext_ln50_read" fromId="80" toId="7">
</dataflow>
<dataflow id="98" from="StgValue_97" to="store_ln48" fromId="97" toId="8">
</dataflow>
<dataflow id="99" from="j" to="store_ln48" fromId="6" toId="8">
</dataflow>
<dataflow id="101" from="StgValue_100" to="store_ln0" fromId="100" toId="9">
</dataflow>
<dataflow id="102" from="empty" to="store_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="103" from="j" to="j_2" fromId="6" toId="11">
</dataflow>
<dataflow id="104" from="j_2" to="icmp_ln48" fromId="11" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_105" to="icmp_ln48" fromId="105" toId="12">
</dataflow>
<dataflow id="107" from="j_2" to="add_ln48" fromId="11" toId="13">
</dataflow>
<dataflow id="109" from="StgValue_108" to="add_ln48" fromId="108" toId="13">
</dataflow>
<dataflow id="110" from="icmp_ln48" to="br_ln48" fromId="12" toId="14">
</dataflow>
<dataflow id="111" from="j_2" to="zext_ln50_1" fromId="11" toId="15">
</dataflow>
<dataflow id="112" from="zext_ln50_read" to="add_ln50" fromId="7" toId="16">
</dataflow>
<dataflow id="113" from="zext_ln50_1" to="add_ln50" fromId="15" toId="16">
</dataflow>
<dataflow id="114" from="add_ln50" to="zext_ln50_2" fromId="16" toId="17">
</dataflow>
<dataflow id="115" from="A_1" to="A_1_addr" fromId="81" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_116" to="A_1_addr" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="zext_ln50_2" to="A_1_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="119" from="j_2" to="trunc_ln48" fromId="11" toId="19">
</dataflow>
<dataflow id="121" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="lshr_ln" fromId="120" toId="20">
</dataflow>
<dataflow id="122" from="j_2" to="lshr_ln" fromId="11" toId="20">
</dataflow>
<dataflow id="124" from="StgValue_123" to="lshr_ln" fromId="123" toId="20">
</dataflow>
<dataflow id="126" from="StgValue_125" to="lshr_ln" fromId="125" toId="20">
</dataflow>
<dataflow id="127" from="A_1_addr" to="a" fromId="18" toId="21">
</dataflow>
<dataflow id="128" from="trunc_ln48" to="switch_ln51" fromId="19" toId="22">
</dataflow>
<dataflow id="130" from="StgValue_129" to="switch_ln51" fromId="129" toId="22">
</dataflow>
<dataflow id="132" from="StgValue_131" to="switch_ln51" fromId="131" toId="22">
</dataflow>
<dataflow id="134" from="StgValue_133" to="switch_ln51" fromId="133" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_135" to="switch_ln51" fromId="135" toId="22">
</dataflow>
<dataflow id="138" from="StgValue_137" to="switch_ln51" fromId="137" toId="22">
</dataflow>
<dataflow id="140" from="StgValue_139" to="switch_ln51" fromId="139" toId="22">
</dataflow>
<dataflow id="142" from="StgValue_141" to="switch_ln51" fromId="141" toId="22">
</dataflow>
<dataflow id="143" from="add_ln48" to="store_ln48" fromId="13" toId="23">
</dataflow>
<dataflow id="144" from="j" to="store_ln48" fromId="6" toId="23">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecPipeline" to="specpipeline_ln49" fromId="145" toId="24">
</dataflow>
<dataflow id="147" from="StgValue_91" to="specpipeline_ln49" fromId="91" toId="24">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specpipeline_ln49" fromId="148" toId="24">
</dataflow>
<dataflow id="150" from="StgValue_148" to="specpipeline_ln49" fromId="148" toId="24">
</dataflow>
<dataflow id="151" from="StgValue_148" to="specpipeline_ln49" fromId="148" toId="24">
</dataflow>
<dataflow id="153" from="empty_11" to="specpipeline_ln49" fromId="152" toId="24">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln48" fromId="154" toId="25">
</dataflow>
<dataflow id="157" from="StgValue_156" to="speclooptripcount_ln48" fromId="156" toId="25">
</dataflow>
<dataflow id="158" from="StgValue_156" to="speclooptripcount_ln48" fromId="156" toId="25">
</dataflow>
<dataflow id="159" from="StgValue_156" to="speclooptripcount_ln48" fromId="156" toId="25">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecLoopName" to="specloopname_ln48" fromId="160" toId="26">
</dataflow>
<dataflow id="163" from="empty_14" to="specloopname_ln48" fromId="162" toId="26">
</dataflow>
<dataflow id="164" from="lshr_ln" to="zext_ln48" fromId="20" toId="27">
</dataflow>
<dataflow id="165" from="A_1_addr" to="a" fromId="18" toId="28">
</dataflow>
<dataflow id="166" from="row_buf" to="row_buf_addr" fromId="89" toId="29">
</dataflow>
<dataflow id="167" from="StgValue_116" to="row_buf_addr" fromId="116" toId="29">
</dataflow>
<dataflow id="168" from="zext_ln48" to="row_buf_addr" fromId="27" toId="29">
</dataflow>
<dataflow id="169" from="row_buf_1" to="row_buf_1_addr" fromId="88" toId="30">
</dataflow>
<dataflow id="170" from="StgValue_116" to="row_buf_1_addr" fromId="116" toId="30">
</dataflow>
<dataflow id="171" from="zext_ln48" to="row_buf_1_addr" fromId="27" toId="30">
</dataflow>
<dataflow id="172" from="row_buf_2" to="row_buf_2_addr" fromId="87" toId="31">
</dataflow>
<dataflow id="173" from="StgValue_116" to="row_buf_2_addr" fromId="116" toId="31">
</dataflow>
<dataflow id="174" from="zext_ln48" to="row_buf_2_addr" fromId="27" toId="31">
</dataflow>
<dataflow id="175" from="row_buf_3" to="row_buf_3_addr" fromId="86" toId="32">
</dataflow>
<dataflow id="176" from="StgValue_116" to="row_buf_3_addr" fromId="116" toId="32">
</dataflow>
<dataflow id="177" from="zext_ln48" to="row_buf_3_addr" fromId="27" toId="32">
</dataflow>
<dataflow id="178" from="row_buf_4" to="row_buf_4_addr" fromId="85" toId="33">
</dataflow>
<dataflow id="179" from="StgValue_116" to="row_buf_4_addr" fromId="116" toId="33">
</dataflow>
<dataflow id="180" from="zext_ln48" to="row_buf_4_addr" fromId="27" toId="33">
</dataflow>
<dataflow id="181" from="row_buf_5" to="row_buf_5_addr" fromId="84" toId="34">
</dataflow>
<dataflow id="182" from="StgValue_116" to="row_buf_5_addr" fromId="116" toId="34">
</dataflow>
<dataflow id="183" from="zext_ln48" to="row_buf_5_addr" fromId="27" toId="34">
</dataflow>
<dataflow id="184" from="row_buf_6" to="row_buf_6_addr" fromId="83" toId="35">
</dataflow>
<dataflow id="185" from="StgValue_116" to="row_buf_6_addr" fromId="116" toId="35">
</dataflow>
<dataflow id="186" from="zext_ln48" to="row_buf_6_addr" fromId="27" toId="35">
</dataflow>
<dataflow id="187" from="row_buf_7" to="row_buf_7_addr" fromId="82" toId="36">
</dataflow>
<dataflow id="188" from="StgValue_116" to="row_buf_7_addr" fromId="116" toId="36">
</dataflow>
<dataflow id="189" from="zext_ln48" to="row_buf_7_addr" fromId="27" toId="36">
</dataflow>
<dataflow id="190" from="a" to="store_ln51" fromId="28" toId="37">
</dataflow>
<dataflow id="191" from="row_buf_6_addr" to="store_ln51" fromId="35" toId="37">
</dataflow>
<dataflow id="192" from="a" to="store_ln51" fromId="28" toId="39">
</dataflow>
<dataflow id="193" from="row_buf_5_addr" to="store_ln51" fromId="34" toId="39">
</dataflow>
<dataflow id="194" from="a" to="store_ln51" fromId="28" toId="41">
</dataflow>
<dataflow id="195" from="row_buf_4_addr" to="store_ln51" fromId="33" toId="41">
</dataflow>
<dataflow id="196" from="a" to="store_ln51" fromId="28" toId="43">
</dataflow>
<dataflow id="197" from="row_buf_3_addr" to="store_ln51" fromId="32" toId="43">
</dataflow>
<dataflow id="198" from="a" to="store_ln51" fromId="28" toId="45">
</dataflow>
<dataflow id="199" from="row_buf_2_addr" to="store_ln51" fromId="31" toId="45">
</dataflow>
<dataflow id="200" from="a" to="store_ln51" fromId="28" toId="47">
</dataflow>
<dataflow id="201" from="row_buf_1_addr" to="store_ln51" fromId="30" toId="47">
</dataflow>
<dataflow id="202" from="a" to="store_ln51" fromId="28" toId="49">
</dataflow>
<dataflow id="203" from="row_buf_addr" to="store_ln51" fromId="29" toId="49">
</dataflow>
<dataflow id="204" from="a" to="store_ln51" fromId="28" toId="51">
</dataflow>
<dataflow id="205" from="row_buf_7_addr" to="store_ln51" fromId="36" toId="51">
</dataflow>
<dataflow id="206" from="empty" to="p_load" fromId="5" toId="53">
</dataflow>
<dataflow id="207" from="p_load" to="sext_ln52" fromId="53" toId="54">
</dataflow>
<dataflow id="208" from="a" to="sext_ln52_1" fromId="28" toId="55">
</dataflow>
<dataflow id="209" from="a" to="add_ln52" fromId="28" toId="56">
</dataflow>
<dataflow id="210" from="p_load" to="add_ln52" fromId="53" toId="56">
</dataflow>
<dataflow id="211" from="sext_ln52_1" to="add_ln52_1" fromId="55" toId="57">
</dataflow>
<dataflow id="212" from="sext_ln52" to="add_ln52_1" fromId="54" toId="57">
</dataflow>
<dataflow id="214" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp" fromId="213" toId="58">
</dataflow>
<dataflow id="215" from="add_ln52_1" to="tmp" fromId="57" toId="58">
</dataflow>
<dataflow id="217" from="StgValue_216" to="tmp" fromId="216" toId="58">
</dataflow>
<dataflow id="219" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_112" fromId="218" toId="59">
</dataflow>
<dataflow id="220" from="add_ln52" to="tmp_112" fromId="56" toId="59">
</dataflow>
<dataflow id="222" from="StgValue_221" to="tmp_112" fromId="221" toId="59">
</dataflow>
<dataflow id="223" from="tmp" to="xor_ln52" fromId="58" toId="60">
</dataflow>
<dataflow id="225" from="StgValue_224" to="xor_ln52" fromId="224" toId="60">
</dataflow>
<dataflow id="226" from="tmp_112" to="and_ln52" fromId="59" toId="61">
</dataflow>
<dataflow id="227" from="xor_ln52" to="and_ln52" fromId="60" toId="61">
</dataflow>
<dataflow id="228" from="tmp" to="xor_ln52_1" fromId="58" toId="62">
</dataflow>
<dataflow id="229" from="tmp_112" to="xor_ln52_1" fromId="59" toId="62">
</dataflow>
<dataflow id="230" from="and_ln52" to="select_ln52" fromId="61" toId="63">
</dataflow>
<dataflow id="232" from="StgValue_231" to="select_ln52" fromId="231" toId="63">
</dataflow>
<dataflow id="234" from="StgValue_233" to="select_ln52" fromId="233" toId="63">
</dataflow>
<dataflow id="235" from="xor_ln52_1" to="select_ln52_1" fromId="62" toId="64">
</dataflow>
<dataflow id="236" from="select_ln52" to="select_ln52_1" fromId="63" toId="64">
</dataflow>
<dataflow id="237" from="add_ln52" to="select_ln52_1" fromId="56" toId="64">
</dataflow>
<dataflow id="238" from="select_ln52_1" to="store_ln52" fromId="64" toId="65">
</dataflow>
<dataflow id="239" from="empty" to="store_ln52" fromId="5" toId="65">
</dataflow>
<dataflow id="240" from="empty" to="p_load6" fromId="5" toId="67">
</dataflow>
<dataflow id="242" from="_ssdm_op_Write.ap_auto.i24P0A" to="write_ln0" fromId="241" toId="68">
</dataflow>
<dataflow id="243" from="p_out" to="write_ln0" fromId="90" toId="68">
</dataflow>
<dataflow id="244" from="p_load6" to="write_ln0" fromId="67" toId="68">
</dataflow>
<dataflow id="245" from="icmp_ln48" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="246" from="trunc_ln48" to="StgValue_3" fromId="19" toId="3">
</dataflow>
</dataflows>


</stg>
