
p_sterownik.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1e0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  0800a380  0800a380  0001a380  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a77c  0800a77c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a77c  0800a77c  0001a77c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a784  0800a784  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a784  0800a784  0001a784  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a788  0800a788  0001a788  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a78c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  200001e4  0800a970  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e0  0800a970  000204e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c0f  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002393  00000000  00000000  00032e23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001160  00000000  00000000  000351b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010a0  00000000  00000000  00036318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000316d  00000000  00000000  000373b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013c27  00000000  00000000  0003a525  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e8ad  00000000  00000000  0004e14c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ec9f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ac8  00000000  00000000  000eca4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a368 	.word	0x0800a368

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	0800a368 	.word	0x0800a368

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <stop>:
float direction = 359.5;


//Zatrzymanie silnik√≥w
void stop()
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	2110      	movs	r1, #16
 8000ec4:	480a      	ldr	r0, [pc, #40]	; (8000ef0 <stop+0x34>)
 8000ec6:	f002 faf7 	bl	80034b8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ed0:	4808      	ldr	r0, [pc, #32]	; (8000ef4 <stop+0x38>)
 8000ed2:	f002 faf1 	bl	80034b8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000edc:	4806      	ldr	r0, [pc, #24]	; (8000ef8 <stop+0x3c>)
 8000ede:	f002 faeb 	bl	80034b8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2108      	movs	r1, #8
 8000ee6:	4804      	ldr	r0, [pc, #16]	; (8000ef8 <stop+0x3c>)
 8000ee8:	f002 fae6 	bl	80034b8 <HAL_GPIO_WritePin>
}
 8000eec:	bf00      	nop
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40020800 	.word	0x40020800
 8000ef4:	40020000 	.word	0x40020000
 8000ef8:	40020400 	.word	0x40020400

08000efc <move_forward_1>:




void move_forward_1()
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	2110      	movs	r1, #16
 8000f04:	480a      	ldr	r0, [pc, #40]	; (8000f30 <move_forward_1+0x34>)
 8000f06:	f002 fad7 	bl	80034b8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f10:	4808      	ldr	r0, [pc, #32]	; (8000f34 <move_forward_1+0x38>)
 8000f12:	f002 fad1 	bl	80034b8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 8000f16:	2201      	movs	r2, #1
 8000f18:	2108      	movs	r1, #8
 8000f1a:	4806      	ldr	r0, [pc, #24]	; (8000f34 <move_forward_1+0x38>)
 8000f1c:	f002 facc 	bl	80034b8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f26:	4804      	ldr	r0, [pc, #16]	; (8000f38 <move_forward_1+0x3c>)
 8000f28:	f002 fac6 	bl	80034b8 <HAL_GPIO_WritePin>

   // HAL_Delay(time);
  //  stop();
}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40020800 	.word	0x40020800
 8000f34:	40020400 	.word	0x40020400
 8000f38:	40020000 	.word	0x40020000

08000f3c <move_>:



void move_(float x){
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	ed87 0a01 	vstr	s0, [r7, #4]

	  move_forward_1();
 8000f46:	f7ff ffd9 	bl	8000efc <move_forward_1>


	while(TIM2->CNT*k<=x){
 8000f4a:	e01d      	b.n	8000f88 <move_+0x4c>
		if(x>c && TIM2->CNT==3839){
 8000f4c:	4b25      	ldr	r3, [pc, #148]	; (8000fe4 <move_+0xa8>)
 8000f4e:	edd3 7a00 	vldr	s15, [r3]
 8000f52:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f5e:	dc00      	bgt.n	8000f62 <move_+0x26>
 8000f60:	e012      	b.n	8000f88 <move_+0x4c>
 8000f62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f68:	f640 62ff 	movw	r2, #3839	; 0xeff
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d10b      	bne.n	8000f88 <move_+0x4c>
			x=x-c;
 8000f70:	4b1c      	ldr	r3, [pc, #112]	; (8000fe4 <move_+0xa8>)
 8000f72:	edd3 7a00 	vldr	s15, [r3]
 8000f76:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f7e:	edc7 7a01 	vstr	s15, [r7, #4]
			HAL_Delay(1);
 8000f82:	2001      	movs	r0, #1
 8000f84:	f001 fc54 	bl	8002830 <HAL_Delay>
	while(TIM2->CNT*k<=x){
 8000f88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f8e:	ee07 3a90 	vmov	s15, r3
 8000f92:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f96:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <move_+0xac>)
 8000f98:	edd3 7a00 	vldr	s15, [r3]
 8000f9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fa0:	ed97 7a01 	vldr	s14, [r7, #4]
 8000fa4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fac:	dace      	bge.n	8000f4c <move_+0x10>
			}

	}

	if(TIM2->CNT*k>=x)
 8000fae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb4:	ee07 3a90 	vmov	s15, r3
 8000fb8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fbc:	4b0a      	ldr	r3, [pc, #40]	; (8000fe8 <move_+0xac>)
 8000fbe:	edd3 7a00 	vldr	s15, [r3]
 8000fc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fc6:	ed97 7a01 	vldr	s14, [r7, #4]
 8000fca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd2:	d900      	bls.n	8000fd6 <move_+0x9a>
		stop();

}
 8000fd4:	e001      	b.n	8000fda <move_+0x9e>
		stop();
 8000fd6:	f7ff ff71 	bl	8000ebc <stop>
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000000 	.word	0x20000000
 8000fe8:	20000004 	.word	0x20000004

08000fec <lights>:



void lights(){
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0

	 // Start ADC Conversion
	    	        HAL_ADC_Start(&hadc1);
 8000ff0:	4812      	ldr	r0, [pc, #72]	; (800103c <lights+0x50>)
 8000ff2:	f000 fc77 	bl	80018e4 <HAL_ADC_Start>
	    	       // Poll ADC1 Perihperal & TimeOut = 1mSec
	    	        HAL_ADC_PollForConversion(&hadc1, 1);
 8000ff6:	2101      	movs	r1, #1
 8000ff8:	4810      	ldr	r0, [pc, #64]	; (800103c <lights+0x50>)
 8000ffa:	f000 fd27 	bl	8001a4c <HAL_ADC_PollForConversion>
	    	       // Read The ADC Conversion Result & Map It To PWM DutyCycle
	    	        AD_RES = HAL_ADC_GetValue(&hadc1);
 8000ffe:	480f      	ldr	r0, [pc, #60]	; (800103c <lights+0x50>)
 8001000:	f000 fdaf 	bl	8001b62 <HAL_ADC_GetValue>
 8001004:	4603      	mov	r3, r0
 8001006:	b29a      	uxth	r2, r3
 8001008:	4b0d      	ldr	r3, [pc, #52]	; (8001040 <lights+0x54>)
 800100a:	801a      	strh	r2, [r3, #0]

	if(AD_RES<310)
 800100c:	4b0c      	ldr	r3, [pc, #48]	; (8001040 <lights+0x54>)
 800100e:	881b      	ldrh	r3, [r3, #0]
 8001010:	b29b      	uxth	r3, r3
 8001012:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 8001016:	d204      	bcs.n	8001022 <lights+0x36>
	   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001018:	2201      	movs	r2, #1
 800101a:	2120      	movs	r1, #32
 800101c:	4809      	ldr	r0, [pc, #36]	; (8001044 <lights+0x58>)
 800101e:	f002 fa4b 	bl	80034b8 <HAL_GPIO_WritePin>



	if(AD_RES>310)
 8001022:	4b07      	ldr	r3, [pc, #28]	; (8001040 <lights+0x54>)
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	b29b      	uxth	r3, r3
 8001028:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 800102c:	d904      	bls.n	8001038 <lights+0x4c>
	   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	2120      	movs	r1, #32
 8001032:	4804      	ldr	r0, [pc, #16]	; (8001044 <lights+0x58>)
 8001034:	f002 fa40 	bl	80034b8 <HAL_GPIO_WritePin>


	}
 8001038:	bf00      	nop
 800103a:	bd80      	pop	{r7, pc}
 800103c:	20000200 	.word	0x20000200
 8001040:	200004c0 	.word	0x200004c0
 8001044:	40020000 	.word	0x40020000

08001048 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM10){ // Je≈ºeli przerwanie pochodzi od timera 10
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a04      	ldr	r2, [pc, #16]	; (8001068 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d101      	bne.n	800105e <HAL_TIM_PeriodElapsedCallback+0x16>
		lights();
 800105a:	f7ff ffc7 	bl	8000fec <lights>
	}
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40014400 	.word	0x40014400

0800106c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001072:	f001 fb6b 	bl	800274c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001076:	f000 f8a7 	bl	80011c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800107a:	f000 fb35 	bl	80016e8 <MX_GPIO_Init>
  MX_TIM1_Init();
 800107e:	f000 f98b 	bl	8001398 <MX_TIM1_Init>
  MX_DMA_Init();
 8001082:	f000 fb09 	bl	8001698 <MX_DMA_Init>
  MX_I2C1_Init();
 8001086:	f000 f959 	bl	800133c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800108a:	f000 fadb 	bl	8001644 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800108e:	f000 fa67 	bl	8001560 <MX_TIM3_Init>
  MX_TIM2_Init();
 8001092:	f000 fa11 	bl	80014b8 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001096:	f000 f8ff 	bl	8001298 <MX_ADC1_Init>
  MX_TIM10_Init();
 800109a:	f000 faaf 	bl	80015fc <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
   __HAL_RCC_I2C1_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]
 80010a2:	4b41      	ldr	r3, [pc, #260]	; (80011a8 <main+0x13c>)
 80010a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a6:	4a40      	ldr	r2, [pc, #256]	; (80011a8 <main+0x13c>)
 80010a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010ac:	6413      	str	r3, [r2, #64]	; 0x40
 80010ae:	4b3e      	ldr	r3, [pc, #248]	; (80011a8 <main+0x13c>)
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010b6:	617b      	str	r3, [r7, #20]
 80010b8:	697b      	ldr	r3, [r7, #20]
   __I2C1_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	613b      	str	r3, [r7, #16]
 80010be:	4b3a      	ldr	r3, [pc, #232]	; (80011a8 <main+0x13c>)
 80010c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c2:	4a39      	ldr	r2, [pc, #228]	; (80011a8 <main+0x13c>)
 80010c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010c8:	6413      	str	r3, [r2, #64]	; 0x40
 80010ca:	4b37      	ldr	r3, [pc, #220]	; (80011a8 <main+0x13c>)
 80010cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010d2:	613b      	str	r3, [r7, #16]
 80010d4:	693b      	ldr	r3, [r7, #16]
   __HAL_RCC_USART2_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	4b33      	ldr	r3, [pc, #204]	; (80011a8 <main+0x13c>)
 80010dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010de:	4a32      	ldr	r2, [pc, #200]	; (80011a8 <main+0x13c>)
 80010e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010e4:	6413      	str	r3, [r2, #64]	; 0x40
 80010e6:	4b30      	ldr	r3, [pc, #192]	; (80011a8 <main+0x13c>)
 80010e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	68fb      	ldr	r3, [r7, #12]
   HAL_TIM_Base_Start_IT(&htim1);
 80010f2:	482e      	ldr	r0, [pc, #184]	; (80011ac <main+0x140>)
 80010f4:	f004 fbec 	bl	80058d0 <HAL_TIM_Base_Start_IT>
   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80010f8:	2100      	movs	r1, #0
 80010fa:	482c      	ldr	r0, [pc, #176]	; (80011ac <main+0x140>)
 80010fc:	f004 fc9a 	bl	8005a34 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001100:	2104      	movs	r1, #4
 8001102:	482a      	ldr	r0, [pc, #168]	; (80011ac <main+0x140>)
 8001104:	f004 fc96 	bl	8005a34 <HAL_TIM_PWM_Start>
   HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001108:	213c      	movs	r1, #60	; 0x3c
 800110a:	4829      	ldr	r0, [pc, #164]	; (80011b0 <main+0x144>)
 800110c:	f004 fde8 	bl	8005ce0 <HAL_TIM_Encoder_Start>

   __HAL_RCC_GPIOA_CLK_ENABLE();
 8001110:	2300      	movs	r3, #0
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	4b24      	ldr	r3, [pc, #144]	; (80011a8 <main+0x13c>)
 8001116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001118:	4a23      	ldr	r2, [pc, #140]	; (80011a8 <main+0x13c>)
 800111a:	f043 0301 	orr.w	r3, r3, #1
 800111e:	6313      	str	r3, [r2, #48]	; 0x30
 8001120:	4b21      	ldr	r3, [pc, #132]	; (80011a8 <main+0x13c>)
 8001122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	60bb      	str	r3, [r7, #8]
 800112a:	68bb      	ldr	r3, [r7, #8]
   	__HAL_RCC_USART2_CLK_ENABLE();
 800112c:	2300      	movs	r3, #0
 800112e:	607b      	str	r3, [r7, #4]
 8001130:	4b1d      	ldr	r3, [pc, #116]	; (80011a8 <main+0x13c>)
 8001132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001134:	4a1c      	ldr	r2, [pc, #112]	; (80011a8 <main+0x13c>)
 8001136:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800113a:	6413      	str	r3, [r2, #64]	; 0x40
 800113c:	4b1a      	ldr	r3, [pc, #104]	; (80011a8 <main+0x13c>)
 800113e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001140:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001144:	607b      	str	r3, [r7, #4]
 8001146:	687b      	ldr	r3, [r7, #4]
   	__HAL_RCC_ADC1_CLK_ENABLE();
 8001148:	2300      	movs	r3, #0
 800114a:	603b      	str	r3, [r7, #0]
 800114c:	4b16      	ldr	r3, [pc, #88]	; (80011a8 <main+0x13c>)
 800114e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001150:	4a15      	ldr	r2, [pc, #84]	; (80011a8 <main+0x13c>)
 8001152:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001156:	6453      	str	r3, [r2, #68]	; 0x44
 8001158:	4b13      	ldr	r3, [pc, #76]	; (80011a8 <main+0x13c>)
 800115a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800115c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001160:	603b      	str	r3, [r7, #0]
 8001162:	683b      	ldr	r3, [r7, #0]
   //	HAL_ADCEx_Calibration_Start(&hadc1);

    HAL_ADC_Start(&hadc1);
 8001164:	4813      	ldr	r0, [pc, #76]	; (80011b4 <main+0x148>)
 8001166:	f000 fbbd 	bl	80018e4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 1);
 800116a:	2101      	movs	r1, #1
 800116c:	4811      	ldr	r0, [pc, #68]	; (80011b4 <main+0x148>)
 800116e:	f000 fc6d 	bl	8001a4c <HAL_ADC_PollForConversion>
    Vamb = HAL_ADC_GetValue(&hadc1);
 8001172:	4810      	ldr	r0, [pc, #64]	; (80011b4 <main+0x148>)
 8001174:	f000 fcf5 	bl	8001b62 <HAL_ADC_GetValue>
 8001178:	4603      	mov	r3, r0
 800117a:	b29a      	uxth	r2, r3
 800117c:	4b0e      	ldr	r3, [pc, #56]	; (80011b8 <main+0x14c>)
 800117e:	801a      	strh	r2, [r3, #0]
    DC_Multiplier = 65535/(4096-Vamb);
 8001180:	4b0d      	ldr	r3, [pc, #52]	; (80011b8 <main+0x14c>)
 8001182:	881b      	ldrh	r3, [r3, #0]
 8001184:	b29b      	uxth	r3, r3
 8001186:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 800118a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800118e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001192:	b29a      	uxth	r2, r3
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <main+0x150>)
 8001196:	801a      	strh	r2, [r3, #0]

    HAL_TIM_Base_Start_IT(&htim10);
 8001198:	4809      	ldr	r0, [pc, #36]	; (80011c0 <main+0x154>)
 800119a:	f004 fb99 	bl	80058d0 <HAL_TIM_Base_Start_IT>
  //  magnetometer_init();
  //  calibrate();
 //  HAL_Delay(1000);


     move_(88);
 800119e:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80011c4 <main+0x158>
 80011a2:	f7ff fecb 	bl	8000f3c <move_>


    while(1){
 80011a6:	e7fe      	b.n	80011a6 <main+0x13a>
 80011a8:	40023800 	.word	0x40023800
 80011ac:	2000029c 	.word	0x2000029c
 80011b0:	200002e4 	.word	0x200002e4
 80011b4:	20000200 	.word	0x20000200
 80011b8:	200004c2 	.word	0x200004c2
 80011bc:	200004c4 	.word	0x200004c4
 80011c0:	20000374 	.word	0x20000374
 80011c4:	42b00000 	.word	0x42b00000

080011c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b094      	sub	sp, #80	; 0x50
 80011cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ce:	f107 0320 	add.w	r3, r7, #32
 80011d2:	2230      	movs	r2, #48	; 0x30
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f006 fba8 	bl	800792c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
 80011ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ec:	2300      	movs	r3, #0
 80011ee:	60bb      	str	r3, [r7, #8]
 80011f0:	4b27      	ldr	r3, [pc, #156]	; (8001290 <SystemClock_Config+0xc8>)
 80011f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f4:	4a26      	ldr	r2, [pc, #152]	; (8001290 <SystemClock_Config+0xc8>)
 80011f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011fa:	6413      	str	r3, [r2, #64]	; 0x40
 80011fc:	4b24      	ldr	r3, [pc, #144]	; (8001290 <SystemClock_Config+0xc8>)
 80011fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001204:	60bb      	str	r3, [r7, #8]
 8001206:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001208:	2300      	movs	r3, #0
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	4b21      	ldr	r3, [pc, #132]	; (8001294 <SystemClock_Config+0xcc>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a20      	ldr	r2, [pc, #128]	; (8001294 <SystemClock_Config+0xcc>)
 8001212:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001216:	6013      	str	r3, [r2, #0]
 8001218:	4b1e      	ldr	r3, [pc, #120]	; (8001294 <SystemClock_Config+0xcc>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001220:	607b      	str	r3, [r7, #4]
 8001222:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001224:	2301      	movs	r3, #1
 8001226:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001228:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800122c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800122e:	2302      	movs	r3, #2
 8001230:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001232:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001236:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001238:	2308      	movs	r3, #8
 800123a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 800123c:	23a0      	movs	r3, #160	; 0xa0
 800123e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001240:	2302      	movs	r3, #2
 8001242:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001244:	2304      	movs	r3, #4
 8001246:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001248:	f107 0320 	add.w	r3, r7, #32
 800124c:	4618      	mov	r0, r3
 800124e:	f003 fe57 	bl	8004f00 <HAL_RCC_OscConfig>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001258:	f000 fafc 	bl	8001854 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800125c:	230f      	movs	r3, #15
 800125e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001260:	2302      	movs	r3, #2
 8001262:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001264:	2300      	movs	r3, #0
 8001266:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001268:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800126c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800126e:	2300      	movs	r3, #0
 8001270:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001272:	f107 030c 	add.w	r3, r7, #12
 8001276:	2102      	movs	r1, #2
 8001278:	4618      	mov	r0, r3
 800127a:	f004 f8b9 	bl	80053f0 <HAL_RCC_ClockConfig>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001284:	f000 fae6 	bl	8001854 <Error_Handler>
  }
}
 8001288:	bf00      	nop
 800128a:	3750      	adds	r7, #80	; 0x50
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40023800 	.word	0x40023800
 8001294:	40007000 	.word	0x40007000

08001298 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800129e:	463b      	mov	r3, r7
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012aa:	4b21      	ldr	r3, [pc, #132]	; (8001330 <MX_ADC1_Init+0x98>)
 80012ac:	4a21      	ldr	r2, [pc, #132]	; (8001334 <MX_ADC1_Init+0x9c>)
 80012ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012b0:	4b1f      	ldr	r3, [pc, #124]	; (8001330 <MX_ADC1_Init+0x98>)
 80012b2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012b6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012b8:	4b1d      	ldr	r3, [pc, #116]	; (8001330 <MX_ADC1_Init+0x98>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012be:	4b1c      	ldr	r3, [pc, #112]	; (8001330 <MX_ADC1_Init+0x98>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012c4:	4b1a      	ldr	r3, [pc, #104]	; (8001330 <MX_ADC1_Init+0x98>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012ca:	4b19      	ldr	r3, [pc, #100]	; (8001330 <MX_ADC1_Init+0x98>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012d2:	4b17      	ldr	r3, [pc, #92]	; (8001330 <MX_ADC1_Init+0x98>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012d8:	4b15      	ldr	r3, [pc, #84]	; (8001330 <MX_ADC1_Init+0x98>)
 80012da:	4a17      	ldr	r2, [pc, #92]	; (8001338 <MX_ADC1_Init+0xa0>)
 80012dc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012de:	4b14      	ldr	r3, [pc, #80]	; (8001330 <MX_ADC1_Init+0x98>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012e4:	4b12      	ldr	r3, [pc, #72]	; (8001330 <MX_ADC1_Init+0x98>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012ea:	4b11      	ldr	r3, [pc, #68]	; (8001330 <MX_ADC1_Init+0x98>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012f2:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <MX_ADC1_Init+0x98>)
 80012f4:	2201      	movs	r2, #1
 80012f6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012f8:	480d      	ldr	r0, [pc, #52]	; (8001330 <MX_ADC1_Init+0x98>)
 80012fa:	f000 fab0 	bl	800185e <HAL_ADC_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001304:	f000 faa6 	bl	8001854 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001308:	2300      	movs	r3, #0
 800130a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800130c:	2301      	movs	r3, #1
 800130e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001314:	463b      	mov	r3, r7
 8001316:	4619      	mov	r1, r3
 8001318:	4805      	ldr	r0, [pc, #20]	; (8001330 <MX_ADC1_Init+0x98>)
 800131a:	f000 fc2f 	bl	8001b7c <HAL_ADC_ConfigChannel>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001324:	f000 fa96 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001328:	bf00      	nop
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20000200 	.word	0x20000200
 8001334:	40012000 	.word	0x40012000
 8001338:	0f000001 	.word	0x0f000001

0800133c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001340:	4b12      	ldr	r3, [pc, #72]	; (800138c <MX_I2C1_Init+0x50>)
 8001342:	4a13      	ldr	r2, [pc, #76]	; (8001390 <MX_I2C1_Init+0x54>)
 8001344:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001346:	4b11      	ldr	r3, [pc, #68]	; (800138c <MX_I2C1_Init+0x50>)
 8001348:	4a12      	ldr	r2, [pc, #72]	; (8001394 <MX_I2C1_Init+0x58>)
 800134a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800134c:	4b0f      	ldr	r3, [pc, #60]	; (800138c <MX_I2C1_Init+0x50>)
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001352:	4b0e      	ldr	r3, [pc, #56]	; (800138c <MX_I2C1_Init+0x50>)
 8001354:	2200      	movs	r2, #0
 8001356:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001358:	4b0c      	ldr	r3, [pc, #48]	; (800138c <MX_I2C1_Init+0x50>)
 800135a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800135e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001360:	4b0a      	ldr	r3, [pc, #40]	; (800138c <MX_I2C1_Init+0x50>)
 8001362:	2200      	movs	r2, #0
 8001364:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001366:	4b09      	ldr	r3, [pc, #36]	; (800138c <MX_I2C1_Init+0x50>)
 8001368:	2200      	movs	r2, #0
 800136a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800136c:	4b07      	ldr	r3, [pc, #28]	; (800138c <MX_I2C1_Init+0x50>)
 800136e:	2200      	movs	r2, #0
 8001370:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001372:	4b06      	ldr	r3, [pc, #24]	; (800138c <MX_I2C1_Init+0x50>)
 8001374:	2200      	movs	r2, #0
 8001376:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001378:	4804      	ldr	r0, [pc, #16]	; (800138c <MX_I2C1_Init+0x50>)
 800137a:	f002 f8b7 	bl	80034ec <HAL_I2C_Init>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001384:	f000 fa66 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001388:	bf00      	nop
 800138a:	bd80      	pop	{r7, pc}
 800138c:	20000248 	.word	0x20000248
 8001390:	40005400 	.word	0x40005400
 8001394:	000186a0 	.word	0x000186a0

08001398 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b092      	sub	sp, #72	; 0x48
 800139c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800139e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
 80013b4:	60da      	str	r2, [r3, #12]
 80013b6:	611a      	str	r2, [r3, #16]
 80013b8:	615a      	str	r2, [r3, #20]
 80013ba:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	2220      	movs	r2, #32
 80013c0:	2100      	movs	r1, #0
 80013c2:	4618      	mov	r0, r3
 80013c4:	f006 fab2 	bl	800792c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013c8:	4b39      	ldr	r3, [pc, #228]	; (80014b0 <MX_TIM1_Init+0x118>)
 80013ca:	4a3a      	ldr	r2, [pc, #232]	; (80014b4 <MX_TIM1_Init+0x11c>)
 80013cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1-1;
 80013ce:	4b38      	ldr	r3, [pc, #224]	; (80014b0 <MX_TIM1_Init+0x118>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d4:	4b36      	ldr	r3, [pc, #216]	; (80014b0 <MX_TIM1_Init+0x118>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80013da:	4b35      	ldr	r3, [pc, #212]	; (80014b0 <MX_TIM1_Init+0x118>)
 80013dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e2:	4b33      	ldr	r3, [pc, #204]	; (80014b0 <MX_TIM1_Init+0x118>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013e8:	4b31      	ldr	r3, [pc, #196]	; (80014b0 <MX_TIM1_Init+0x118>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ee:	4b30      	ldr	r3, [pc, #192]	; (80014b0 <MX_TIM1_Init+0x118>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80013f4:	482e      	ldr	r0, [pc, #184]	; (80014b0 <MX_TIM1_Init+0x118>)
 80013f6:	f004 facd 	bl	8005994 <HAL_TIM_PWM_Init>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001400:	f000 fa28 	bl	8001854 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001404:	2300      	movs	r3, #0
 8001406:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001408:	2300      	movs	r3, #0
 800140a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800140c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001410:	4619      	mov	r1, r3
 8001412:	4827      	ldr	r0, [pc, #156]	; (80014b0 <MX_TIM1_Init+0x118>)
 8001414:	f005 fa78 	bl	8006908 <HAL_TIMEx_MasterConfigSynchronization>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800141e:	f000 fa19 	bl	8001854 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001422:	2360      	movs	r3, #96	; 0x60
 8001424:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 300;
 8001426:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800142a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800142c:	2300      	movs	r3, #0
 800142e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001430:	2300      	movs	r3, #0
 8001432:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001434:	2300      	movs	r3, #0
 8001436:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001438:	2300      	movs	r3, #0
 800143a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800143c:	2300      	movs	r3, #0
 800143e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001440:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001444:	2200      	movs	r2, #0
 8001446:	4619      	mov	r1, r3
 8001448:	4819      	ldr	r0, [pc, #100]	; (80014b0 <MX_TIM1_Init+0x118>)
 800144a:	f004 fddf 	bl	800600c <HAL_TIM_PWM_ConfigChannel>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8001454:	f000 f9fe 	bl	8001854 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001458:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800145c:	2204      	movs	r2, #4
 800145e:	4619      	mov	r1, r3
 8001460:	4813      	ldr	r0, [pc, #76]	; (80014b0 <MX_TIM1_Init+0x118>)
 8001462:	f004 fdd3 	bl	800600c <HAL_TIM_PWM_ConfigChannel>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 800146c:	f000 f9f2 	bl	8001854 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001470:	2300      	movs	r3, #0
 8001472:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001474:	2300      	movs	r3, #0
 8001476:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001478:	2300      	movs	r3, #0
 800147a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001480:	2300      	movs	r3, #0
 8001482:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001484:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001488:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800148a:	2300      	movs	r3, #0
 800148c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800148e:	1d3b      	adds	r3, r7, #4
 8001490:	4619      	mov	r1, r3
 8001492:	4807      	ldr	r0, [pc, #28]	; (80014b0 <MX_TIM1_Init+0x118>)
 8001494:	f005 faa6 	bl	80069e4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 800149e:	f000 f9d9 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80014a2:	4803      	ldr	r0, [pc, #12]	; (80014b0 <MX_TIM1_Init+0x118>)
 80014a4:	f000 ff00 	bl	80022a8 <HAL_TIM_MspPostInit>

}
 80014a8:	bf00      	nop
 80014aa:	3748      	adds	r7, #72	; 0x48
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	2000029c 	.word	0x2000029c
 80014b4:	40010000 	.word	0x40010000

080014b8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08c      	sub	sp, #48	; 0x30
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80014be:	f107 030c 	add.w	r3, r7, #12
 80014c2:	2224      	movs	r2, #36	; 0x24
 80014c4:	2100      	movs	r1, #0
 80014c6:	4618      	mov	r0, r3
 80014c8:	f006 fa30 	bl	800792c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014cc:	1d3b      	adds	r3, r7, #4
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014d4:	4b21      	ldr	r3, [pc, #132]	; (800155c <MX_TIM2_Init+0xa4>)
 80014d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80014dc:	4b1f      	ldr	r3, [pc, #124]	; (800155c <MX_TIM2_Init+0xa4>)
 80014de:	2200      	movs	r2, #0
 80014e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e2:	4b1e      	ldr	r3, [pc, #120]	; (800155c <MX_TIM2_Init+0xa4>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3839;
 80014e8:	4b1c      	ldr	r3, [pc, #112]	; (800155c <MX_TIM2_Init+0xa4>)
 80014ea:	f640 62ff 	movw	r2, #3839	; 0xeff
 80014ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f0:	4b1a      	ldr	r3, [pc, #104]	; (800155c <MX_TIM2_Init+0xa4>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014f6:	4b19      	ldr	r3, [pc, #100]	; (800155c <MX_TIM2_Init+0xa4>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014fc:	2303      	movs	r3, #3
 80014fe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001500:	2300      	movs	r3, #0
 8001502:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001504:	2301      	movs	r3, #1
 8001506:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001508:	2300      	movs	r3, #0
 800150a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800150c:	230f      	movs	r3, #15
 800150e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001510:	2300      	movs	r3, #0
 8001512:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001514:	2301      	movs	r3, #1
 8001516:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001518:	2300      	movs	r3, #0
 800151a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 800151c:	230f      	movs	r3, #15
 800151e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001520:	f107 030c 	add.w	r3, r7, #12
 8001524:	4619      	mov	r1, r3
 8001526:	480d      	ldr	r0, [pc, #52]	; (800155c <MX_TIM2_Init+0xa4>)
 8001528:	f004 fb34 	bl	8005b94 <HAL_TIM_Encoder_Init>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001532:	f000 f98f 	bl	8001854 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001536:	2300      	movs	r3, #0
 8001538:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800153a:	2300      	movs	r3, #0
 800153c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800153e:	1d3b      	adds	r3, r7, #4
 8001540:	4619      	mov	r1, r3
 8001542:	4806      	ldr	r0, [pc, #24]	; (800155c <MX_TIM2_Init+0xa4>)
 8001544:	f005 f9e0 	bl	8006908 <HAL_TIMEx_MasterConfigSynchronization>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800154e:	f000 f981 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001552:	bf00      	nop
 8001554:	3730      	adds	r7, #48	; 0x30
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	200002e4 	.word	0x200002e4

08001560 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001566:	f107 0308 	add.w	r3, r7, #8
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001574:	463b      	mov	r3, r7
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800157c:	4b1d      	ldr	r3, [pc, #116]	; (80015f4 <MX_TIM3_Init+0x94>)
 800157e:	4a1e      	ldr	r2, [pc, #120]	; (80015f8 <MX_TIM3_Init+0x98>)
 8001580:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64000;
 8001582:	4b1c      	ldr	r3, [pc, #112]	; (80015f4 <MX_TIM3_Init+0x94>)
 8001584:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8001588:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800158a:	4b1a      	ldr	r3, [pc, #104]	; (80015f4 <MX_TIM3_Init+0x94>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 8001590:	4b18      	ldr	r3, [pc, #96]	; (80015f4 <MX_TIM3_Init+0x94>)
 8001592:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001596:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001598:	4b16      	ldr	r3, [pc, #88]	; (80015f4 <MX_TIM3_Init+0x94>)
 800159a:	2200      	movs	r2, #0
 800159c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800159e:	4b15      	ldr	r3, [pc, #84]	; (80015f4 <MX_TIM3_Init+0x94>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015a4:	4813      	ldr	r0, [pc, #76]	; (80015f4 <MX_TIM3_Init+0x94>)
 80015a6:	f004 f943 	bl	8005830 <HAL_TIM_Base_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80015b0:	f000 f950 	bl	8001854 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015ba:	f107 0308 	add.w	r3, r7, #8
 80015be:	4619      	mov	r1, r3
 80015c0:	480c      	ldr	r0, [pc, #48]	; (80015f4 <MX_TIM3_Init+0x94>)
 80015c2:	f004 fde5 	bl	8006190 <HAL_TIM_ConfigClockSource>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80015cc:	f000 f942 	bl	8001854 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d0:	2300      	movs	r3, #0
 80015d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015d8:	463b      	mov	r3, r7
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <MX_TIM3_Init+0x94>)
 80015de:	f005 f993 	bl	8006908 <HAL_TIMEx_MasterConfigSynchronization>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80015e8:	f000 f934 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015ec:	bf00      	nop
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	2000032c 	.word	0x2000032c
 80015f8:	40000400 	.word	0x40000400

080015fc <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001600:	4b0e      	ldr	r3, [pc, #56]	; (800163c <MX_TIM10_Init+0x40>)
 8001602:	4a0f      	ldr	r2, [pc, #60]	; (8001640 <MX_TIM10_Init+0x44>)
 8001604:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9999;
 8001606:	4b0d      	ldr	r3, [pc, #52]	; (800163c <MX_TIM10_Init+0x40>)
 8001608:	f242 720f 	movw	r2, #9999	; 0x270f
 800160c:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800160e:	4b0b      	ldr	r3, [pc, #44]	; (800163c <MX_TIM10_Init+0x40>)
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 80;
 8001614:	4b09      	ldr	r3, [pc, #36]	; (800163c <MX_TIM10_Init+0x40>)
 8001616:	2250      	movs	r2, #80	; 0x50
 8001618:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800161a:	4b08      	ldr	r3, [pc, #32]	; (800163c <MX_TIM10_Init+0x40>)
 800161c:	2200      	movs	r2, #0
 800161e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001620:	4b06      	ldr	r3, [pc, #24]	; (800163c <MX_TIM10_Init+0x40>)
 8001622:	2200      	movs	r2, #0
 8001624:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001626:	4805      	ldr	r0, [pc, #20]	; (800163c <MX_TIM10_Init+0x40>)
 8001628:	f004 f902 	bl	8005830 <HAL_TIM_Base_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001632:	f000 f90f 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000374 	.word	0x20000374
 8001640:	40014400 	.word	0x40014400

08001644 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001648:	4b11      	ldr	r3, [pc, #68]	; (8001690 <MX_USART2_UART_Init+0x4c>)
 800164a:	4a12      	ldr	r2, [pc, #72]	; (8001694 <MX_USART2_UART_Init+0x50>)
 800164c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800164e:	4b10      	ldr	r3, [pc, #64]	; (8001690 <MX_USART2_UART_Init+0x4c>)
 8001650:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001654:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001656:	4b0e      	ldr	r3, [pc, #56]	; (8001690 <MX_USART2_UART_Init+0x4c>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800165c:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <MX_USART2_UART_Init+0x4c>)
 800165e:	2200      	movs	r2, #0
 8001660:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001662:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <MX_USART2_UART_Init+0x4c>)
 8001664:	2200      	movs	r2, #0
 8001666:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001668:	4b09      	ldr	r3, [pc, #36]	; (8001690 <MX_USART2_UART_Init+0x4c>)
 800166a:	220c      	movs	r2, #12
 800166c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800166e:	4b08      	ldr	r3, [pc, #32]	; (8001690 <MX_USART2_UART_Init+0x4c>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001674:	4b06      	ldr	r3, [pc, #24]	; (8001690 <MX_USART2_UART_Init+0x4c>)
 8001676:	2200      	movs	r2, #0
 8001678:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800167a:	4805      	ldr	r0, [pc, #20]	; (8001690 <MX_USART2_UART_Init+0x4c>)
 800167c:	f005 fa18 	bl	8006ab0 <HAL_UART_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001686:	f000 f8e5 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	200003bc 	.word	0x200003bc
 8001694:	40004400 	.word	0x40004400

08001698 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	607b      	str	r3, [r7, #4]
 80016a2:	4b10      	ldr	r3, [pc, #64]	; (80016e4 <MX_DMA_Init+0x4c>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	4a0f      	ldr	r2, [pc, #60]	; (80016e4 <MX_DMA_Init+0x4c>)
 80016a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016ac:	6313      	str	r3, [r2, #48]	; 0x30
 80016ae:	4b0d      	ldr	r3, [pc, #52]	; (80016e4 <MX_DMA_Init+0x4c>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	2100      	movs	r1, #0
 80016be:	2010      	movs	r0, #16
 80016c0:	f001 f9b5 	bl	8002a2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80016c4:	2010      	movs	r0, #16
 80016c6:	f001 f9ce 	bl	8002a66 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80016ca:	2200      	movs	r2, #0
 80016cc:	2100      	movs	r1, #0
 80016ce:	2011      	movs	r0, #17
 80016d0:	f001 f9ad 	bl	8002a2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80016d4:	2011      	movs	r0, #17
 80016d6:	f001 f9c6 	bl	8002a66 <HAL_NVIC_EnableIRQ>

}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800

080016e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08a      	sub	sp, #40	; 0x28
 80016ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 80016fa:	60da      	str	r2, [r3, #12]
 80016fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	613b      	str	r3, [r7, #16]
 8001702:	4b50      	ldr	r3, [pc, #320]	; (8001844 <MX_GPIO_Init+0x15c>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	4a4f      	ldr	r2, [pc, #316]	; (8001844 <MX_GPIO_Init+0x15c>)
 8001708:	f043 0304 	orr.w	r3, r3, #4
 800170c:	6313      	str	r3, [r2, #48]	; 0x30
 800170e:	4b4d      	ldr	r3, [pc, #308]	; (8001844 <MX_GPIO_Init+0x15c>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	f003 0304 	and.w	r3, r3, #4
 8001716:	613b      	str	r3, [r7, #16]
 8001718:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	4b49      	ldr	r3, [pc, #292]	; (8001844 <MX_GPIO_Init+0x15c>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001722:	4a48      	ldr	r2, [pc, #288]	; (8001844 <MX_GPIO_Init+0x15c>)
 8001724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001728:	6313      	str	r3, [r2, #48]	; 0x30
 800172a:	4b46      	ldr	r3, [pc, #280]	; (8001844 <MX_GPIO_Init+0x15c>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60bb      	str	r3, [r7, #8]
 800173a:	4b42      	ldr	r3, [pc, #264]	; (8001844 <MX_GPIO_Init+0x15c>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	4a41      	ldr	r2, [pc, #260]	; (8001844 <MX_GPIO_Init+0x15c>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	4b3f      	ldr	r3, [pc, #252]	; (8001844 <MX_GPIO_Init+0x15c>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	60bb      	str	r3, [r7, #8]
 8001750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	607b      	str	r3, [r7, #4]
 8001756:	4b3b      	ldr	r3, [pc, #236]	; (8001844 <MX_GPIO_Init+0x15c>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	4a3a      	ldr	r2, [pc, #232]	; (8001844 <MX_GPIO_Init+0x15c>)
 800175c:	f043 0302 	orr.w	r3, r3, #2
 8001760:	6313      	str	r3, [r2, #48]	; 0x30
 8001762:	4b38      	ldr	r3, [pc, #224]	; (8001844 <MX_GPIO_Init+0x15c>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	607b      	str	r3, [r7, #4]
 800176c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 800176e:	2200      	movs	r2, #0
 8001770:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8001774:	4834      	ldr	r0, [pc, #208]	; (8001848 <MX_GPIO_Init+0x160>)
 8001776:	f001 fe9f 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 800177a:	2200      	movs	r2, #0
 800177c:	2110      	movs	r1, #16
 800177e:	4833      	ldr	r0, [pc, #204]	; (800184c <MX_GPIO_Init+0x164>)
 8001780:	f001 fe9a 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_3, GPIO_PIN_RESET);
 8001784:	2200      	movs	r2, #0
 8001786:	f242 0108 	movw	r1, #8200	; 0x2008
 800178a:	4831      	ldr	r0, [pc, #196]	; (8001850 <MX_GPIO_Init+0x168>)
 800178c:	f001 fe94 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001790:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001794:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001796:	2300      	movs	r3, #0
 8001798:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179a:	2300      	movs	r3, #0
 800179c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800179e:	f107 0314 	add.w	r3, r7, #20
 80017a2:	4619      	mov	r1, r3
 80017a4:	4829      	ldr	r0, [pc, #164]	; (800184c <MX_GPIO_Init+0x164>)
 80017a6:	f001 fd03 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80017aa:	2320      	movs	r3, #32
 80017ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ae:	2301      	movs	r3, #1
 80017b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017b6:	2302      	movs	r3, #2
 80017b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80017ba:	f107 0314 	add.w	r3, r7, #20
 80017be:	4619      	mov	r1, r3
 80017c0:	4821      	ldr	r0, [pc, #132]	; (8001848 <MX_GPIO_Init+0x160>)
 80017c2:	f001 fcf5 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80017c6:	2310      	movs	r3, #16
 80017c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ca:	2301      	movs	r3, #1
 80017cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d2:	2300      	movs	r3, #0
 80017d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017d6:	f107 0314 	add.w	r3, r7, #20
 80017da:	4619      	mov	r1, r3
 80017dc:	481b      	ldr	r0, [pc, #108]	; (800184c <MX_GPIO_Init+0x164>)
 80017de:	f001 fce7 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80017e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e8:	2301      	movs	r3, #1
 80017ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ec:	2301      	movs	r3, #1
 80017ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f0:	2300      	movs	r3, #0
 80017f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	4619      	mov	r1, r3
 80017fa:	4815      	ldr	r0, [pc, #84]	; (8001850 <MX_GPIO_Init+0x168>)
 80017fc:	f001 fcd8 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001800:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001804:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001806:	2301      	movs	r3, #1
 8001808:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180e:	2300      	movs	r3, #0
 8001810:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001812:	f107 0314 	add.w	r3, r7, #20
 8001816:	4619      	mov	r1, r3
 8001818:	480b      	ldr	r0, [pc, #44]	; (8001848 <MX_GPIO_Init+0x160>)
 800181a:	f001 fcc9 	bl	80031b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800181e:	2308      	movs	r3, #8
 8001820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001822:	2301      	movs	r3, #1
 8001824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182a:	2300      	movs	r3, #0
 800182c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182e:	f107 0314 	add.w	r3, r7, #20
 8001832:	4619      	mov	r1, r3
 8001834:	4806      	ldr	r0, [pc, #24]	; (8001850 <MX_GPIO_Init+0x168>)
 8001836:	f001 fcbb 	bl	80031b0 <HAL_GPIO_Init>

}
 800183a:	bf00      	nop
 800183c:	3728      	adds	r7, #40	; 0x28
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40023800 	.word	0x40023800
 8001848:	40020000 	.word	0x40020000
 800184c:	40020800 	.word	0x40020800
 8001850:	40020400 	.word	0x40020400

08001854 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001858:	b672      	cpsid	i
}
 800185a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 800185c:	e7fe      	b.n	800185c <Error_Handler+0x8>

0800185e <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b084      	sub	sp, #16
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001866:	2300      	movs	r3, #0
 8001868:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if(hadc == NULL)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d101      	bne.n	8001874 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e033      	b.n	80018dc <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001878:	2b00      	cmp	r3, #0
 800187a:	d109      	bne.n	8001890 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f000 fbd3 	bl	8002028 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2200      	movs	r2, #0
 800188c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001894:	f003 0310 	and.w	r3, r3, #16
 8001898:	2b00      	cmp	r3, #0
 800189a:	d118      	bne.n	80018ce <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80018a4:	f023 0302 	bic.w	r3, r3, #2
 80018a8:	f043 0202 	orr.w	r2, r3, #2
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f000 fa95 	bl	8001de0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c0:	f023 0303 	bic.w	r3, r3, #3
 80018c4:	f043 0201 	orr.w	r2, r3, #1
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	641a      	str	r2, [r3, #64]	; 0x40
 80018cc:	e001      	b.n	80018d2 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80018da:	7bfb      	ldrb	r3, [r7, #15]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80018ec:	2300      	movs	r3, #0
 80018ee:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d101      	bne.n	80018fe <HAL_ADC_Start+0x1a>
 80018fa:	2302      	movs	r3, #2
 80018fc:	e097      	b.n	8001a2e <HAL_ADC_Start+0x14a>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2201      	movs	r2, #1
 8001902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f003 0301 	and.w	r3, r3, #1
 8001910:	2b01      	cmp	r3, #1
 8001912:	d018      	beq.n	8001946 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f042 0201 	orr.w	r2, r2, #1
 8001922:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001924:	4b45      	ldr	r3, [pc, #276]	; (8001a3c <HAL_ADC_Start+0x158>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a45      	ldr	r2, [pc, #276]	; (8001a40 <HAL_ADC_Start+0x15c>)
 800192a:	fba2 2303 	umull	r2, r3, r2, r3
 800192e:	0c9a      	lsrs	r2, r3, #18
 8001930:	4613      	mov	r3, r2
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	4413      	add	r3, r2
 8001936:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001938:	e002      	b.n	8001940 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	3b01      	subs	r3, #1
 800193e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d1f9      	bne.n	800193a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	2b01      	cmp	r3, #1
 8001952:	d15f      	bne.n	8001a14 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001958:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800195c:	f023 0301 	bic.w	r3, r3, #1
 8001960:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001972:	2b00      	cmp	r3, #0
 8001974:	d007      	beq.n	8001986 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800197e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800198e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001992:	d106      	bne.n	80019a2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001998:	f023 0206 	bic.w	r2, r3, #6
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	645a      	str	r2, [r3, #68]	; 0x44
 80019a0:	e002      	b.n	80019a8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2200      	movs	r2, #0
 80019ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019b0:	4b24      	ldr	r3, [pc, #144]	; (8001a44 <HAL_ADC_Start+0x160>)
 80019b2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80019bc:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f003 031f 	and.w	r3, r3, #31
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d10f      	bne.n	80019ea <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	689b      	ldr	r3, [r3, #8]
 80019d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d129      	bne.n	8001a2c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	689a      	ldr	r2, [r3, #8]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	e020      	b.n	8001a2c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a16      	ldr	r2, [pc, #88]	; (8001a48 <HAL_ADC_Start+0x164>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d11b      	bne.n	8001a2c <HAL_ADC_Start+0x148>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d114      	bne.n	8001a2c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	689a      	ldr	r2, [r3, #8]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001a10:	609a      	str	r2, [r3, #8]
 8001a12:	e00b      	b.n	8001a2c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a18:	f043 0210 	orr.w	r2, r3, #16
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a24:	f043 0201 	orr.w	r2, r3, #1
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001a2c:	2300      	movs	r3, #0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3714      	adds	r7, #20
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	20000008 	.word	0x20000008
 8001a40:	431bde83 	.word	0x431bde83
 8001a44:	40012300 	.word	0x40012300
 8001a48:	40012000 	.word	0x40012000

08001a4c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a68:	d113      	bne.n	8001a92 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001a74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a78:	d10b      	bne.n	8001a92 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7e:	f043 0220 	orr.w	r2, r3, #32
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e063      	b.n	8001b5a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a92:	f000 fec1 	bl	8002818 <HAL_GetTick>
 8001a96:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001a98:	e021      	b.n	8001ade <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aa0:	d01d      	beq.n	8001ade <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d007      	beq.n	8001ab8 <HAL_ADC_PollForConversion+0x6c>
 8001aa8:	f000 feb6 	bl	8002818 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d212      	bcs.n	8001ade <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d00b      	beq.n	8001ade <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	f043 0204 	orr.w	r2, r3, #4
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e03d      	b.n	8001b5a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 0302 	and.w	r3, r3, #2
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d1d6      	bne.n	8001a9a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f06f 0212 	mvn.w	r2, #18
 8001af4:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d123      	bne.n	8001b58 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d11f      	bne.n	8001b58 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b1e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d006      	beq.n	8001b34 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d111      	bne.n	8001b58 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b38:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d105      	bne.n	8001b58 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b50:	f043 0201 	orr.w	r2, r3, #1
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3710      	adds	r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001b62:	b480      	push	{r7}
 8001b64:	b083      	sub	sp, #12
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001b86:	2300      	movs	r3, #0
 8001b88:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d101      	bne.n	8001b98 <HAL_ADC_ConfigChannel+0x1c>
 8001b94:	2302      	movs	r3, #2
 8001b96:	e113      	b.n	8001dc0 <HAL_ADC_ConfigChannel+0x244>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2b09      	cmp	r3, #9
 8001ba6:	d925      	bls.n	8001bf4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	68d9      	ldr	r1, [r3, #12]
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	4413      	add	r3, r2
 8001bbc:	3b1e      	subs	r3, #30
 8001bbe:	2207      	movs	r2, #7
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	43da      	mvns	r2, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	400a      	ands	r2, r1
 8001bcc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	68d9      	ldr	r1, [r3, #12]
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	689a      	ldr	r2, [r3, #8]
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	b29b      	uxth	r3, r3
 8001bde:	4618      	mov	r0, r3
 8001be0:	4603      	mov	r3, r0
 8001be2:	005b      	lsls	r3, r3, #1
 8001be4:	4403      	add	r3, r0
 8001be6:	3b1e      	subs	r3, #30
 8001be8:	409a      	lsls	r2, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	430a      	orrs	r2, r1
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	e022      	b.n	8001c3a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	6919      	ldr	r1, [r3, #16]
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	461a      	mov	r2, r3
 8001c02:	4613      	mov	r3, r2
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	4413      	add	r3, r2
 8001c08:	2207      	movs	r2, #7
 8001c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0e:	43da      	mvns	r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	400a      	ands	r2, r1
 8001c16:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	6919      	ldr	r1, [r3, #16]
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	689a      	ldr	r2, [r3, #8]
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	4618      	mov	r0, r3
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	4403      	add	r3, r0
 8001c30:	409a      	lsls	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	430a      	orrs	r2, r1
 8001c38:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	2b06      	cmp	r3, #6
 8001c40:	d824      	bhi.n	8001c8c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685a      	ldr	r2, [r3, #4]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	4413      	add	r3, r2
 8001c52:	3b05      	subs	r3, #5
 8001c54:	221f      	movs	r2, #31
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	43da      	mvns	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	400a      	ands	r2, r1
 8001c62:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	4618      	mov	r0, r3
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685a      	ldr	r2, [r3, #4]
 8001c76:	4613      	mov	r3, r2
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	4413      	add	r3, r2
 8001c7c:	3b05      	subs	r3, #5
 8001c7e:	fa00 f203 	lsl.w	r2, r0, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	430a      	orrs	r2, r1
 8001c88:	635a      	str	r2, [r3, #52]	; 0x34
 8001c8a:	e04c      	b.n	8001d26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	2b0c      	cmp	r3, #12
 8001c92:	d824      	bhi.n	8001cde <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685a      	ldr	r2, [r3, #4]
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	4413      	add	r3, r2
 8001ca4:	3b23      	subs	r3, #35	; 0x23
 8001ca6:	221f      	movs	r2, #31
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	43da      	mvns	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	400a      	ands	r2, r1
 8001cb4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685a      	ldr	r2, [r3, #4]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	4413      	add	r3, r2
 8001cce:	3b23      	subs	r3, #35	; 0x23
 8001cd0:	fa00 f203 	lsl.w	r2, r0, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	631a      	str	r2, [r3, #48]	; 0x30
 8001cdc:	e023      	b.n	8001d26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4413      	add	r3, r2
 8001cee:	3b41      	subs	r3, #65	; 0x41
 8001cf0:	221f      	movs	r2, #31
 8001cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf6:	43da      	mvns	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	400a      	ands	r2, r1
 8001cfe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685a      	ldr	r2, [r3, #4]
 8001d12:	4613      	mov	r3, r2
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	4413      	add	r3, r2
 8001d18:	3b41      	subs	r3, #65	; 0x41
 8001d1a:	fa00 f203 	lsl.w	r2, r0, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	430a      	orrs	r2, r1
 8001d24:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d26:	4b29      	ldr	r3, [pc, #164]	; (8001dcc <HAL_ADC_ConfigChannel+0x250>)
 8001d28:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a28      	ldr	r2, [pc, #160]	; (8001dd0 <HAL_ADC_ConfigChannel+0x254>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d10f      	bne.n	8001d54 <HAL_ADC_ConfigChannel+0x1d8>
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2b12      	cmp	r3, #18
 8001d3a:	d10b      	bne.n	8001d54 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a1d      	ldr	r2, [pc, #116]	; (8001dd0 <HAL_ADC_ConfigChannel+0x254>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d12b      	bne.n	8001db6 <HAL_ADC_ConfigChannel+0x23a>
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a1c      	ldr	r2, [pc, #112]	; (8001dd4 <HAL_ADC_ConfigChannel+0x258>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d003      	beq.n	8001d70 <HAL_ADC_ConfigChannel+0x1f4>
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2b11      	cmp	r3, #17
 8001d6e:	d122      	bne.n	8001db6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	605a      	str	r2, [r3, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a11      	ldr	r2, [pc, #68]	; (8001dd4 <HAL_ADC_ConfigChannel+0x258>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d111      	bne.n	8001db6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d92:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <HAL_ADC_ConfigChannel+0x25c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a11      	ldr	r2, [pc, #68]	; (8001ddc <HAL_ADC_ConfigChannel+0x260>)
 8001d98:	fba2 2303 	umull	r2, r3, r2, r3
 8001d9c:	0c9a      	lsrs	r2, r3, #18
 8001d9e:	4613      	mov	r3, r2
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	4413      	add	r3, r2
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001da8:	e002      	b.n	8001db0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	3b01      	subs	r3, #1
 8001dae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d1f9      	bne.n	8001daa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	40012300 	.word	0x40012300
 8001dd0:	40012000 	.word	0x40012000
 8001dd4:	10000012 	.word	0x10000012
 8001dd8:	20000008 	.word	0x20000008
 8001ddc:	431bde83 	.word	0x431bde83

08001de0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001de8:	4b79      	ldr	r3, [pc, #484]	; (8001fd0 <ADC_Init+0x1f0>)
 8001dea:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	685a      	ldr	r2, [r3, #4]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	431a      	orrs	r2, r3
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	685a      	ldr	r2, [r3, #4]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6859      	ldr	r1, [r3, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	021a      	lsls	r2, r3, #8
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	430a      	orrs	r2, r1
 8001e28:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	685a      	ldr	r2, [r3, #4]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001e38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	6859      	ldr	r1, [r3, #4]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689a      	ldr	r2, [r3, #8]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	6899      	ldr	r1, [r3, #8]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	68da      	ldr	r2, [r3, #12]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	430a      	orrs	r2, r1
 8001e6c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e72:	4a58      	ldr	r2, [pc, #352]	; (8001fd4 <ADC_Init+0x1f4>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d022      	beq.n	8001ebe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689a      	ldr	r2, [r3, #8]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001e86:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6899      	ldr	r1, [r3, #8]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	430a      	orrs	r2, r1
 8001e98:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ea8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	6899      	ldr	r1, [r3, #8]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	e00f      	b.n	8001ede <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ecc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001edc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	689a      	ldr	r2, [r3, #8]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f022 0202 	bic.w	r2, r2, #2
 8001eec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	6899      	ldr	r1, [r3, #8]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	7e1b      	ldrb	r3, [r3, #24]
 8001ef8:	005a      	lsls	r2, r3, #1
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	430a      	orrs	r2, r1
 8001f00:	609a      	str	r2, [r3, #8]

  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d01b      	beq.n	8001f44 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f1a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	685a      	ldr	r2, [r3, #4]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001f2a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	6859      	ldr	r1, [r3, #4]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f36:	3b01      	subs	r3, #1
 8001f38:	035a      	lsls	r2, r3, #13
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	605a      	str	r2, [r3, #4]
 8001f42:	e007      	b.n	8001f54 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	685a      	ldr	r2, [r3, #4]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f52:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001f62:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	69db      	ldr	r3, [r3, #28]
 8001f6e:	3b01      	subs	r3, #1
 8001f70:	051a      	lsls	r2, r3, #20
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	430a      	orrs	r2, r1
 8001f78:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	689a      	ldr	r2, [r3, #8]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001f88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	6899      	ldr	r1, [r3, #8]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001f96:	025a      	lsls	r2, r3, #9
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689a      	ldr	r2, [r3, #8]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001fae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	6899      	ldr	r1, [r3, #8]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	695b      	ldr	r3, [r3, #20]
 8001fba:	029a      	lsls	r2, r3, #10
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	430a      	orrs	r2, r1
 8001fc2:	609a      	str	r2, [r3, #8]
}
 8001fc4:	bf00      	nop
 8001fc6:	3714      	adds	r7, #20
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	40012300 	.word	0x40012300
 8001fd4:	0f000001 	.word	0x0f000001

08001fd8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	607b      	str	r3, [r7, #4]
 8001fe2:	4b10      	ldr	r3, [pc, #64]	; (8002024 <HAL_MspInit+0x4c>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe6:	4a0f      	ldr	r2, [pc, #60]	; (8002024 <HAL_MspInit+0x4c>)
 8001fe8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fec:	6453      	str	r3, [r2, #68]	; 0x44
 8001fee:	4b0d      	ldr	r3, [pc, #52]	; (8002024 <HAL_MspInit+0x4c>)
 8001ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ff6:	607b      	str	r3, [r7, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	603b      	str	r3, [r7, #0]
 8001ffe:	4b09      	ldr	r3, [pc, #36]	; (8002024 <HAL_MspInit+0x4c>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002002:	4a08      	ldr	r2, [pc, #32]	; (8002024 <HAL_MspInit+0x4c>)
 8002004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002008:	6413      	str	r3, [r2, #64]	; 0x40
 800200a:	4b06      	ldr	r3, [pc, #24]	; (8002024 <HAL_MspInit+0x4c>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002012:	603b      	str	r3, [r7, #0]
 8002014:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002016:	bf00      	nop
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	40023800 	.word	0x40023800

08002028 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08a      	sub	sp, #40	; 0x28
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002030:	f107 0314 	add.w	r3, r7, #20
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a17      	ldr	r2, [pc, #92]	; (80020a4 <HAL_ADC_MspInit+0x7c>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d127      	bne.n	800209a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
 800204e:	4b16      	ldr	r3, [pc, #88]	; (80020a8 <HAL_ADC_MspInit+0x80>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002052:	4a15      	ldr	r2, [pc, #84]	; (80020a8 <HAL_ADC_MspInit+0x80>)
 8002054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002058:	6453      	str	r3, [r2, #68]	; 0x44
 800205a:	4b13      	ldr	r3, [pc, #76]	; (80020a8 <HAL_ADC_MspInit+0x80>)
 800205c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002062:	613b      	str	r3, [r7, #16]
 8002064:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	4b0f      	ldr	r3, [pc, #60]	; (80020a8 <HAL_ADC_MspInit+0x80>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	4a0e      	ldr	r2, [pc, #56]	; (80020a8 <HAL_ADC_MspInit+0x80>)
 8002070:	f043 0301 	orr.w	r3, r3, #1
 8002074:	6313      	str	r3, [r2, #48]	; 0x30
 8002076:	4b0c      	ldr	r3, [pc, #48]	; (80020a8 <HAL_ADC_MspInit+0x80>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002082:	2301      	movs	r3, #1
 8002084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002086:	2303      	movs	r3, #3
 8002088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800208e:	f107 0314 	add.w	r3, r7, #20
 8002092:	4619      	mov	r1, r3
 8002094:	4805      	ldr	r0, [pc, #20]	; (80020ac <HAL_ADC_MspInit+0x84>)
 8002096:	f001 f88b 	bl	80031b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800209a:	bf00      	nop
 800209c:	3728      	adds	r7, #40	; 0x28
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	40012000 	.word	0x40012000
 80020a8:	40023800 	.word	0x40023800
 80020ac:	40020000 	.word	0x40020000

080020b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08a      	sub	sp, #40	; 0x28
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	60da      	str	r2, [r3, #12]
 80020c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a1d      	ldr	r2, [pc, #116]	; (8002144 <HAL_I2C_MspInit+0x94>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d133      	bne.n	800213a <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	613b      	str	r3, [r7, #16]
 80020d6:	4b1c      	ldr	r3, [pc, #112]	; (8002148 <HAL_I2C_MspInit+0x98>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	4a1b      	ldr	r2, [pc, #108]	; (8002148 <HAL_I2C_MspInit+0x98>)
 80020dc:	f043 0302 	orr.w	r3, r3, #2
 80020e0:	6313      	str	r3, [r2, #48]	; 0x30
 80020e2:	4b19      	ldr	r3, [pc, #100]	; (8002148 <HAL_I2C_MspInit+0x98>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020ee:	23c0      	movs	r3, #192	; 0xc0
 80020f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020f2:	2312      	movs	r3, #18
 80020f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f6:	2300      	movs	r3, #0
 80020f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020fa:	2303      	movs	r3, #3
 80020fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020fe:	2304      	movs	r3, #4
 8002100:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002102:	f107 0314 	add.w	r3, r7, #20
 8002106:	4619      	mov	r1, r3
 8002108:	4810      	ldr	r0, [pc, #64]	; (800214c <HAL_I2C_MspInit+0x9c>)
 800210a:	f001 f851 	bl	80031b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	4b0d      	ldr	r3, [pc, #52]	; (8002148 <HAL_I2C_MspInit+0x98>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002116:	4a0c      	ldr	r2, [pc, #48]	; (8002148 <HAL_I2C_MspInit+0x98>)
 8002118:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800211c:	6413      	str	r3, [r2, #64]	; 0x40
 800211e:	4b0a      	ldr	r3, [pc, #40]	; (8002148 <HAL_I2C_MspInit+0x98>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800212a:	2200      	movs	r2, #0
 800212c:	2100      	movs	r1, #0
 800212e:	201f      	movs	r0, #31
 8002130:	f000 fc7d 	bl	8002a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002134:	201f      	movs	r0, #31
 8002136:	f000 fc96 	bl	8002a66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800213a:	bf00      	nop
 800213c:	3728      	adds	r7, #40	; 0x28
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	40005400 	.word	0x40005400
 8002148:	40023800 	.word	0x40023800
 800214c:	40020400 	.word	0x40020400

08002150 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a0e      	ldr	r2, [pc, #56]	; (8002198 <HAL_TIM_PWM_MspInit+0x48>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d115      	bne.n	800218e <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	60fb      	str	r3, [r7, #12]
 8002166:	4b0d      	ldr	r3, [pc, #52]	; (800219c <HAL_TIM_PWM_MspInit+0x4c>)
 8002168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800216a:	4a0c      	ldr	r2, [pc, #48]	; (800219c <HAL_TIM_PWM_MspInit+0x4c>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6453      	str	r3, [r2, #68]	; 0x44
 8002172:	4b0a      	ldr	r3, [pc, #40]	; (800219c <HAL_TIM_PWM_MspInit+0x4c>)
 8002174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800217e:	2200      	movs	r2, #0
 8002180:	2100      	movs	r1, #0
 8002182:	2019      	movs	r0, #25
 8002184:	f000 fc53 	bl	8002a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002188:	2019      	movs	r0, #25
 800218a:	f000 fc6c 	bl	8002a66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800218e:	bf00      	nop
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	40010000 	.word	0x40010000
 800219c:	40023800 	.word	0x40023800

080021a0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08a      	sub	sp, #40	; 0x28
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a8:	f107 0314 	add.w	r3, r7, #20
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	605a      	str	r2, [r3, #4]
 80021b2:	609a      	str	r2, [r3, #8]
 80021b4:	60da      	str	r2, [r3, #12]
 80021b6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021c0:	d12c      	bne.n	800221c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	613b      	str	r3, [r7, #16]
 80021c6:	4b17      	ldr	r3, [pc, #92]	; (8002224 <HAL_TIM_Encoder_MspInit+0x84>)
 80021c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ca:	4a16      	ldr	r2, [pc, #88]	; (8002224 <HAL_TIM_Encoder_MspInit+0x84>)
 80021cc:	f043 0301 	orr.w	r3, r3, #1
 80021d0:	6413      	str	r3, [r2, #64]	; 0x40
 80021d2:	4b14      	ldr	r3, [pc, #80]	; (8002224 <HAL_TIM_Encoder_MspInit+0x84>)
 80021d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	613b      	str	r3, [r7, #16]
 80021dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	60fb      	str	r3, [r7, #12]
 80021e2:	4b10      	ldr	r3, [pc, #64]	; (8002224 <HAL_TIM_Encoder_MspInit+0x84>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	4a0f      	ldr	r2, [pc, #60]	; (8002224 <HAL_TIM_Encoder_MspInit+0x84>)
 80021e8:	f043 0301 	orr.w	r3, r3, #1
 80021ec:	6313      	str	r3, [r2, #48]	; 0x30
 80021ee:	4b0d      	ldr	r3, [pc, #52]	; (8002224 <HAL_TIM_Encoder_MspInit+0x84>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 80021fa:	f248 0302 	movw	r3, #32770	; 0x8002
 80021fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002200:	2302      	movs	r3, #2
 8002202:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002208:	2300      	movs	r3, #0
 800220a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800220c:	2301      	movs	r3, #1
 800220e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002210:	f107 0314 	add.w	r3, r7, #20
 8002214:	4619      	mov	r1, r3
 8002216:	4804      	ldr	r0, [pc, #16]	; (8002228 <HAL_TIM_Encoder_MspInit+0x88>)
 8002218:	f000 ffca 	bl	80031b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800221c:	bf00      	nop
 800221e:	3728      	adds	r7, #40	; 0x28
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40023800 	.word	0x40023800
 8002228:	40020000 	.word	0x40020000

0800222c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a18      	ldr	r2, [pc, #96]	; (800229c <HAL_TIM_Base_MspInit+0x70>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d10e      	bne.n	800225c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	60fb      	str	r3, [r7, #12]
 8002242:	4b17      	ldr	r3, [pc, #92]	; (80022a0 <HAL_TIM_Base_MspInit+0x74>)
 8002244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002246:	4a16      	ldr	r2, [pc, #88]	; (80022a0 <HAL_TIM_Base_MspInit+0x74>)
 8002248:	f043 0302 	orr.w	r3, r3, #2
 800224c:	6413      	str	r3, [r2, #64]	; 0x40
 800224e:	4b14      	ldr	r3, [pc, #80]	; (80022a0 <HAL_TIM_Base_MspInit+0x74>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	60fb      	str	r3, [r7, #12]
 8002258:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 800225a:	e01a      	b.n	8002292 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM10)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a10      	ldr	r2, [pc, #64]	; (80022a4 <HAL_TIM_Base_MspInit+0x78>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d115      	bne.n	8002292 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002266:	2300      	movs	r3, #0
 8002268:	60bb      	str	r3, [r7, #8]
 800226a:	4b0d      	ldr	r3, [pc, #52]	; (80022a0 <HAL_TIM_Base_MspInit+0x74>)
 800226c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226e:	4a0c      	ldr	r2, [pc, #48]	; (80022a0 <HAL_TIM_Base_MspInit+0x74>)
 8002270:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002274:	6453      	str	r3, [r2, #68]	; 0x44
 8002276:	4b0a      	ldr	r3, [pc, #40]	; (80022a0 <HAL_TIM_Base_MspInit+0x74>)
 8002278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800227a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800227e:	60bb      	str	r3, [r7, #8]
 8002280:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002282:	2200      	movs	r2, #0
 8002284:	2100      	movs	r1, #0
 8002286:	2019      	movs	r0, #25
 8002288:	f000 fbd1 	bl	8002a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800228c:	2019      	movs	r0, #25
 800228e:	f000 fbea 	bl	8002a66 <HAL_NVIC_EnableIRQ>
}
 8002292:	bf00      	nop
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40000400 	.word	0x40000400
 80022a0:	40023800 	.word	0x40023800
 80022a4:	40014400 	.word	0x40014400

080022a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b088      	sub	sp, #32
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b0:	f107 030c 	add.w	r3, r7, #12
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	605a      	str	r2, [r3, #4]
 80022ba:	609a      	str	r2, [r3, #8]
 80022bc:	60da      	str	r2, [r3, #12]
 80022be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a12      	ldr	r2, [pc, #72]	; (8002310 <HAL_TIM_MspPostInit+0x68>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d11e      	bne.n	8002308 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	60bb      	str	r3, [r7, #8]
 80022ce:	4b11      	ldr	r3, [pc, #68]	; (8002314 <HAL_TIM_MspPostInit+0x6c>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	4a10      	ldr	r2, [pc, #64]	; (8002314 <HAL_TIM_MspPostInit+0x6c>)
 80022d4:	f043 0301 	orr.w	r3, r3, #1
 80022d8:	6313      	str	r3, [r2, #48]	; 0x30
 80022da:	4b0e      	ldr	r3, [pc, #56]	; (8002314 <HAL_TIM_MspPostInit+0x6c>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	60bb      	str	r3, [r7, #8]
 80022e4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80022e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80022ea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ec:	2302      	movs	r3, #2
 80022ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f0:	2300      	movs	r3, #0
 80022f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f4:	2300      	movs	r3, #0
 80022f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80022f8:	2301      	movs	r3, #1
 80022fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022fc:	f107 030c 	add.w	r3, r7, #12
 8002300:	4619      	mov	r1, r3
 8002302:	4805      	ldr	r0, [pc, #20]	; (8002318 <HAL_TIM_MspPostInit+0x70>)
 8002304:	f000 ff54 	bl	80031b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002308:	bf00      	nop
 800230a:	3720      	adds	r7, #32
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40010000 	.word	0x40010000
 8002314:	40023800 	.word	0x40023800
 8002318:	40020000 	.word	0x40020000

0800231c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b08a      	sub	sp, #40	; 0x28
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002324:	f107 0314 	add.w	r3, r7, #20
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	605a      	str	r2, [r3, #4]
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	60da      	str	r2, [r3, #12]
 8002332:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a4c      	ldr	r2, [pc, #304]	; (800246c <HAL_UART_MspInit+0x150>)
 800233a:	4293      	cmp	r3, r2
 800233c:	f040 8092 	bne.w	8002464 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002340:	2300      	movs	r3, #0
 8002342:	613b      	str	r3, [r7, #16]
 8002344:	4b4a      	ldr	r3, [pc, #296]	; (8002470 <HAL_UART_MspInit+0x154>)
 8002346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002348:	4a49      	ldr	r2, [pc, #292]	; (8002470 <HAL_UART_MspInit+0x154>)
 800234a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800234e:	6413      	str	r3, [r2, #64]	; 0x40
 8002350:	4b47      	ldr	r3, [pc, #284]	; (8002470 <HAL_UART_MspInit+0x154>)
 8002352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002358:	613b      	str	r3, [r7, #16]
 800235a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800235c:	2300      	movs	r3, #0
 800235e:	60fb      	str	r3, [r7, #12]
 8002360:	4b43      	ldr	r3, [pc, #268]	; (8002470 <HAL_UART_MspInit+0x154>)
 8002362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002364:	4a42      	ldr	r2, [pc, #264]	; (8002470 <HAL_UART_MspInit+0x154>)
 8002366:	f043 0301 	orr.w	r3, r3, #1
 800236a:	6313      	str	r3, [r2, #48]	; 0x30
 800236c:	4b40      	ldr	r3, [pc, #256]	; (8002470 <HAL_UART_MspInit+0x154>)
 800236e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002370:	f003 0301 	and.w	r3, r3, #1
 8002374:	60fb      	str	r3, [r7, #12]
 8002376:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002378:	230c      	movs	r3, #12
 800237a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237c:	2302      	movs	r3, #2
 800237e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002384:	2303      	movs	r3, #3
 8002386:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002388:	2307      	movs	r3, #7
 800238a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800238c:	f107 0314 	add.w	r3, r7, #20
 8002390:	4619      	mov	r1, r3
 8002392:	4838      	ldr	r0, [pc, #224]	; (8002474 <HAL_UART_MspInit+0x158>)
 8002394:	f000 ff0c 	bl	80031b0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002398:	4b37      	ldr	r3, [pc, #220]	; (8002478 <HAL_UART_MspInit+0x15c>)
 800239a:	4a38      	ldr	r2, [pc, #224]	; (800247c <HAL_UART_MspInit+0x160>)
 800239c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800239e:	4b36      	ldr	r3, [pc, #216]	; (8002478 <HAL_UART_MspInit+0x15c>)
 80023a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80023a4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023a6:	4b34      	ldr	r3, [pc, #208]	; (8002478 <HAL_UART_MspInit+0x15c>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023ac:	4b32      	ldr	r3, [pc, #200]	; (8002478 <HAL_UART_MspInit+0x15c>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023b2:	4b31      	ldr	r3, [pc, #196]	; (8002478 <HAL_UART_MspInit+0x15c>)
 80023b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023b8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023ba:	4b2f      	ldr	r3, [pc, #188]	; (8002478 <HAL_UART_MspInit+0x15c>)
 80023bc:	2200      	movs	r2, #0
 80023be:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023c0:	4b2d      	ldr	r3, [pc, #180]	; (8002478 <HAL_UART_MspInit+0x15c>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80023c6:	4b2c      	ldr	r3, [pc, #176]	; (8002478 <HAL_UART_MspInit+0x15c>)
 80023c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80023cc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80023ce:	4b2a      	ldr	r3, [pc, #168]	; (8002478 <HAL_UART_MspInit+0x15c>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023d4:	4b28      	ldr	r3, [pc, #160]	; (8002478 <HAL_UART_MspInit+0x15c>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80023da:	4827      	ldr	r0, [pc, #156]	; (8002478 <HAL_UART_MspInit+0x15c>)
 80023dc:	f000 fb5e 	bl	8002a9c <HAL_DMA_Init>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80023e6:	f7ff fa35 	bl	8001854 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a22      	ldr	r2, [pc, #136]	; (8002478 <HAL_UART_MspInit+0x15c>)
 80023ee:	639a      	str	r2, [r3, #56]	; 0x38
 80023f0:	4a21      	ldr	r2, [pc, #132]	; (8002478 <HAL_UART_MspInit+0x15c>)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80023f6:	4b22      	ldr	r3, [pc, #136]	; (8002480 <HAL_UART_MspInit+0x164>)
 80023f8:	4a22      	ldr	r2, [pc, #136]	; (8002484 <HAL_UART_MspInit+0x168>)
 80023fa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80023fc:	4b20      	ldr	r3, [pc, #128]	; (8002480 <HAL_UART_MspInit+0x164>)
 80023fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002402:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002404:	4b1e      	ldr	r3, [pc, #120]	; (8002480 <HAL_UART_MspInit+0x164>)
 8002406:	2240      	movs	r2, #64	; 0x40
 8002408:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800240a:	4b1d      	ldr	r3, [pc, #116]	; (8002480 <HAL_UART_MspInit+0x164>)
 800240c:	2200      	movs	r2, #0
 800240e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002410:	4b1b      	ldr	r3, [pc, #108]	; (8002480 <HAL_UART_MspInit+0x164>)
 8002412:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002416:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002418:	4b19      	ldr	r3, [pc, #100]	; (8002480 <HAL_UART_MspInit+0x164>)
 800241a:	2200      	movs	r2, #0
 800241c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800241e:	4b18      	ldr	r3, [pc, #96]	; (8002480 <HAL_UART_MspInit+0x164>)
 8002420:	2200      	movs	r2, #0
 8002422:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8002424:	4b16      	ldr	r3, [pc, #88]	; (8002480 <HAL_UART_MspInit+0x164>)
 8002426:	f44f 7280 	mov.w	r2, #256	; 0x100
 800242a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800242c:	4b14      	ldr	r3, [pc, #80]	; (8002480 <HAL_UART_MspInit+0x164>)
 800242e:	2200      	movs	r2, #0
 8002430:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002432:	4b13      	ldr	r3, [pc, #76]	; (8002480 <HAL_UART_MspInit+0x164>)
 8002434:	2200      	movs	r2, #0
 8002436:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002438:	4811      	ldr	r0, [pc, #68]	; (8002480 <HAL_UART_MspInit+0x164>)
 800243a:	f000 fb2f 	bl	8002a9c <HAL_DMA_Init>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8002444:	f7ff fa06 	bl	8001854 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a0d      	ldr	r2, [pc, #52]	; (8002480 <HAL_UART_MspInit+0x164>)
 800244c:	635a      	str	r2, [r3, #52]	; 0x34
 800244e:	4a0c      	ldr	r2, [pc, #48]	; (8002480 <HAL_UART_MspInit+0x164>)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002454:	2200      	movs	r2, #0
 8002456:	2100      	movs	r1, #0
 8002458:	2026      	movs	r0, #38	; 0x26
 800245a:	f000 fae8 	bl	8002a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800245e:	2026      	movs	r0, #38	; 0x26
 8002460:	f000 fb01 	bl	8002a66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002464:	bf00      	nop
 8002466:	3728      	adds	r7, #40	; 0x28
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	40004400 	.word	0x40004400
 8002470:	40023800 	.word	0x40023800
 8002474:	40020000 	.word	0x40020000
 8002478:	20000400 	.word	0x20000400
 800247c:	40026088 	.word	0x40026088
 8002480:	20000460 	.word	0x20000460
 8002484:	400260a0 	.word	0x400260a0

08002488 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800248c:	e7fe      	b.n	800248c <NMI_Handler+0x4>

0800248e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002492:	e7fe      	b.n	8002492 <HardFault_Handler+0x4>

08002494 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002498:	e7fe      	b.n	8002498 <MemManage_Handler+0x4>

0800249a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800249a:	b480      	push	{r7}
 800249c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800249e:	e7fe      	b.n	800249e <BusFault_Handler+0x4>

080024a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024a4:	e7fe      	b.n	80024a4 <UsageFault_Handler+0x4>

080024a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024a6:	b480      	push	{r7}
 80024a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr

080024c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024c2:	b480      	push	{r7}
 80024c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024c6:	bf00      	nop
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024d4:	f000 f98c 	bl	80027f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024d8:	bf00      	nop
 80024da:	bd80      	pop	{r7, pc}

080024dc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80024e0:	4802      	ldr	r0, [pc, #8]	; (80024ec <DMA1_Stream5_IRQHandler+0x10>)
 80024e2:	f000 fc1b 	bl	8002d1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000400 	.word	0x20000400

080024f0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80024f4:	4802      	ldr	r0, [pc, #8]	; (8002500 <DMA1_Stream6_IRQHandler+0x10>)
 80024f6:	f000 fc11 	bl	8002d1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000460 	.word	0x20000460

08002504 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002508:	4803      	ldr	r0, [pc, #12]	; (8002518 <TIM1_UP_TIM10_IRQHandler+0x14>)
 800250a:	f003 fc77 	bl	8005dfc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 800250e:	4803      	ldr	r0, [pc, #12]	; (800251c <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002510:	f003 fc74 	bl	8005dfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002514:	bf00      	nop
 8002516:	bd80      	pop	{r7, pc}
 8002518:	2000029c 	.word	0x2000029c
 800251c:	20000374 	.word	0x20000374

08002520 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002524:	4802      	ldr	r0, [pc, #8]	; (8002530 <I2C1_EV_IRQHandler+0x10>)
 8002526:	f001 f925 	bl	8003774 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800252a:	bf00      	nop
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	20000248 	.word	0x20000248

08002534 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002538:	4802      	ldr	r0, [pc, #8]	; (8002544 <USART2_IRQHandler+0x10>)
 800253a:	f004 fb07 	bl	8006b4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	200003bc 	.word	0x200003bc

08002548 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
	return 1;
 800254c:	2301      	movs	r3, #1
}
 800254e:	4618      	mov	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <_kill>:

int _kill(int pid, int sig)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002562:	f005 f9b9 	bl	80078d8 <__errno>
 8002566:	4603      	mov	r3, r0
 8002568:	2216      	movs	r2, #22
 800256a:	601a      	str	r2, [r3, #0]
	return -1;
 800256c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002570:	4618      	mov	r0, r3
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <_exit>:

void _exit (int status)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002580:	f04f 31ff 	mov.w	r1, #4294967295
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f7ff ffe7 	bl	8002558 <_kill>
	while (1) {}		/* Make sure we hang here */
 800258a:	e7fe      	b.n	800258a <_exit+0x12>

0800258c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002598:	2300      	movs	r3, #0
 800259a:	617b      	str	r3, [r7, #20]
 800259c:	e00a      	b.n	80025b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800259e:	f3af 8000 	nop.w
 80025a2:	4601      	mov	r1, r0
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	1c5a      	adds	r2, r3, #1
 80025a8:	60ba      	str	r2, [r7, #8]
 80025aa:	b2ca      	uxtb	r2, r1
 80025ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	3301      	adds	r3, #1
 80025b2:	617b      	str	r3, [r7, #20]
 80025b4:	697a      	ldr	r2, [r7, #20]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	dbf0      	blt.n	800259e <_read+0x12>
	}

return len;
 80025bc:	687b      	ldr	r3, [r7, #4]
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3718      	adds	r7, #24
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	b086      	sub	sp, #24
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	60f8      	str	r0, [r7, #12]
 80025ce:	60b9      	str	r1, [r7, #8]
 80025d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025d2:	2300      	movs	r3, #0
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	e009      	b.n	80025ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	1c5a      	adds	r2, r3, #1
 80025dc:	60ba      	str	r2, [r7, #8]
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	4618      	mov	r0, r3
 80025e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	3301      	adds	r3, #1
 80025ea:	617b      	str	r3, [r7, #20]
 80025ec:	697a      	ldr	r2, [r7, #20]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	dbf1      	blt.n	80025d8 <_write+0x12>
	}
	return len;
 80025f4:	687b      	ldr	r3, [r7, #4]
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3718      	adds	r7, #24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <_close>:

int _close(int file)
{
 80025fe:	b480      	push	{r7}
 8002600:	b083      	sub	sp, #12
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
	return -1;
 8002606:	f04f 33ff 	mov.w	r3, #4294967295
}
 800260a:	4618      	mov	r0, r3
 800260c:	370c      	adds	r7, #12
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
 800261e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002626:	605a      	str	r2, [r3, #4]
	return 0;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <_isatty>:

int _isatty(int file)
{
 8002636:	b480      	push	{r7}
 8002638:	b083      	sub	sp, #12
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
	return 1;
 800263e:	2301      	movs	r3, #1
}
 8002640:	4618      	mov	r0, r3
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
	return 0;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3714      	adds	r7, #20
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
	...

08002668 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b086      	sub	sp, #24
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002670:	4a14      	ldr	r2, [pc, #80]	; (80026c4 <_sbrk+0x5c>)
 8002672:	4b15      	ldr	r3, [pc, #84]	; (80026c8 <_sbrk+0x60>)
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800267c:	4b13      	ldr	r3, [pc, #76]	; (80026cc <_sbrk+0x64>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d102      	bne.n	800268a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002684:	4b11      	ldr	r3, [pc, #68]	; (80026cc <_sbrk+0x64>)
 8002686:	4a12      	ldr	r2, [pc, #72]	; (80026d0 <_sbrk+0x68>)
 8002688:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800268a:	4b10      	ldr	r3, [pc, #64]	; (80026cc <_sbrk+0x64>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	4413      	add	r3, r2
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	429a      	cmp	r2, r3
 8002696:	d207      	bcs.n	80026a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002698:	f005 f91e 	bl	80078d8 <__errno>
 800269c:	4603      	mov	r3, r0
 800269e:	220c      	movs	r2, #12
 80026a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026a2:	f04f 33ff 	mov.w	r3, #4294967295
 80026a6:	e009      	b.n	80026bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026a8:	4b08      	ldr	r3, [pc, #32]	; (80026cc <_sbrk+0x64>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026ae:	4b07      	ldr	r3, [pc, #28]	; (80026cc <_sbrk+0x64>)
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4413      	add	r3, r2
 80026b6:	4a05      	ldr	r2, [pc, #20]	; (80026cc <_sbrk+0x64>)
 80026b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026ba:	68fb      	ldr	r3, [r7, #12]
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3718      	adds	r7, #24
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	20020000 	.word	0x20020000
 80026c8:	00000400 	.word	0x00000400
 80026cc:	200004c8 	.word	0x200004c8
 80026d0:	200004e0 	.word	0x200004e0

080026d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026d8:	4b06      	ldr	r3, [pc, #24]	; (80026f4 <SystemInit+0x20>)
 80026da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026de:	4a05      	ldr	r2, [pc, #20]	; (80026f4 <SystemInit+0x20>)
 80026e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026e8:	bf00      	nop
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	e000ed00 	.word	0xe000ed00

080026f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80026f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002730 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026fc:	480d      	ldr	r0, [pc, #52]	; (8002734 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80026fe:	490e      	ldr	r1, [pc, #56]	; (8002738 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002700:	4a0e      	ldr	r2, [pc, #56]	; (800273c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002702:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002704:	e002      	b.n	800270c <LoopCopyDataInit>

08002706 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002706:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002708:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800270a:	3304      	adds	r3, #4

0800270c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800270c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800270e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002710:	d3f9      	bcc.n	8002706 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002712:	4a0b      	ldr	r2, [pc, #44]	; (8002740 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002714:	4c0b      	ldr	r4, [pc, #44]	; (8002744 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002716:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002718:	e001      	b.n	800271e <LoopFillZerobss>

0800271a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800271a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800271c:	3204      	adds	r2, #4

0800271e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800271e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002720:	d3fb      	bcc.n	800271a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002722:	f7ff ffd7 	bl	80026d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002726:	f005 f8dd 	bl	80078e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800272a:	f7fe fc9f 	bl	800106c <main>
  bx  lr    
 800272e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002730:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002738:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 800273c:	0800a78c 	.word	0x0800a78c
  ldr r2, =_sbss
 8002740:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002744:	200004e0 	.word	0x200004e0

08002748 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002748:	e7fe      	b.n	8002748 <ADC_IRQHandler>
	...

0800274c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002750:	4b0e      	ldr	r3, [pc, #56]	; (800278c <HAL_Init+0x40>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a0d      	ldr	r2, [pc, #52]	; (800278c <HAL_Init+0x40>)
 8002756:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800275a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800275c:	4b0b      	ldr	r3, [pc, #44]	; (800278c <HAL_Init+0x40>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a0a      	ldr	r2, [pc, #40]	; (800278c <HAL_Init+0x40>)
 8002762:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002766:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002768:	4b08      	ldr	r3, [pc, #32]	; (800278c <HAL_Init+0x40>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a07      	ldr	r2, [pc, #28]	; (800278c <HAL_Init+0x40>)
 800276e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002772:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002774:	2003      	movs	r0, #3
 8002776:	f000 f94f 	bl	8002a18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800277a:	200f      	movs	r0, #15
 800277c:	f000 f808 	bl	8002790 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002780:	f7ff fc2a 	bl	8001fd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40023c00 	.word	0x40023c00

08002790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002798:	4b12      	ldr	r3, [pc, #72]	; (80027e4 <HAL_InitTick+0x54>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	4b12      	ldr	r3, [pc, #72]	; (80027e8 <HAL_InitTick+0x58>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	4619      	mov	r1, r3
 80027a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80027aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 f967 	bl	8002a82 <HAL_SYSTICK_Config>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e00e      	b.n	80027dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2b0f      	cmp	r3, #15
 80027c2:	d80a      	bhi.n	80027da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027c4:	2200      	movs	r2, #0
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	f04f 30ff 	mov.w	r0, #4294967295
 80027cc:	f000 f92f 	bl	8002a2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027d0:	4a06      	ldr	r2, [pc, #24]	; (80027ec <HAL_InitTick+0x5c>)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	e000      	b.n	80027dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3708      	adds	r7, #8
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	20000008 	.word	0x20000008
 80027e8:	20000010 	.word	0x20000010
 80027ec:	2000000c 	.word	0x2000000c

080027f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027f4:	4b06      	ldr	r3, [pc, #24]	; (8002810 <HAL_IncTick+0x20>)
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	461a      	mov	r2, r3
 80027fa:	4b06      	ldr	r3, [pc, #24]	; (8002814 <HAL_IncTick+0x24>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4413      	add	r3, r2
 8002800:	4a04      	ldr	r2, [pc, #16]	; (8002814 <HAL_IncTick+0x24>)
 8002802:	6013      	str	r3, [r2, #0]
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	20000010 	.word	0x20000010
 8002814:	200004cc 	.word	0x200004cc

08002818 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  return uwTick;
 800281c:	4b03      	ldr	r3, [pc, #12]	; (800282c <HAL_GetTick+0x14>)
 800281e:	681b      	ldr	r3, [r3, #0]
}
 8002820:	4618      	mov	r0, r3
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	200004cc 	.word	0x200004cc

08002830 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002838:	f7ff ffee 	bl	8002818 <HAL_GetTick>
 800283c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002848:	d005      	beq.n	8002856 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800284a:	4b0a      	ldr	r3, [pc, #40]	; (8002874 <HAL_Delay+0x44>)
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	461a      	mov	r2, r3
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	4413      	add	r3, r2
 8002854:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002856:	bf00      	nop
 8002858:	f7ff ffde 	bl	8002818 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	68fa      	ldr	r2, [r7, #12]
 8002864:	429a      	cmp	r2, r3
 8002866:	d8f7      	bhi.n	8002858 <HAL_Delay+0x28>
  {
  }
}
 8002868:	bf00      	nop
 800286a:	bf00      	nop
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	20000010 	.word	0x20000010

08002878 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f003 0307 	and.w	r3, r3, #7
 8002886:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002888:	4b0c      	ldr	r3, [pc, #48]	; (80028bc <__NVIC_SetPriorityGrouping+0x44>)
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800288e:	68ba      	ldr	r2, [r7, #8]
 8002890:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002894:	4013      	ands	r3, r2
 8002896:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028aa:	4a04      	ldr	r2, [pc, #16]	; (80028bc <__NVIC_SetPriorityGrouping+0x44>)
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	60d3      	str	r3, [r2, #12]
}
 80028b0:	bf00      	nop
 80028b2:	3714      	adds	r7, #20
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	e000ed00 	.word	0xe000ed00

080028c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028c4:	4b04      	ldr	r3, [pc, #16]	; (80028d8 <__NVIC_GetPriorityGrouping+0x18>)
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	0a1b      	lsrs	r3, r3, #8
 80028ca:	f003 0307 	and.w	r3, r3, #7
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr
 80028d8:	e000ed00 	.word	0xe000ed00

080028dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	db0b      	blt.n	8002906 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ee:	79fb      	ldrb	r3, [r7, #7]
 80028f0:	f003 021f 	and.w	r2, r3, #31
 80028f4:	4907      	ldr	r1, [pc, #28]	; (8002914 <__NVIC_EnableIRQ+0x38>)
 80028f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fa:	095b      	lsrs	r3, r3, #5
 80028fc:	2001      	movs	r0, #1
 80028fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002906:	bf00      	nop
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	e000e100 	.word	0xe000e100

08002918 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	6039      	str	r1, [r7, #0]
 8002922:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002928:	2b00      	cmp	r3, #0
 800292a:	db0a      	blt.n	8002942 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	b2da      	uxtb	r2, r3
 8002930:	490c      	ldr	r1, [pc, #48]	; (8002964 <__NVIC_SetPriority+0x4c>)
 8002932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002936:	0112      	lsls	r2, r2, #4
 8002938:	b2d2      	uxtb	r2, r2
 800293a:	440b      	add	r3, r1
 800293c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002940:	e00a      	b.n	8002958 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	b2da      	uxtb	r2, r3
 8002946:	4908      	ldr	r1, [pc, #32]	; (8002968 <__NVIC_SetPriority+0x50>)
 8002948:	79fb      	ldrb	r3, [r7, #7]
 800294a:	f003 030f 	and.w	r3, r3, #15
 800294e:	3b04      	subs	r3, #4
 8002950:	0112      	lsls	r2, r2, #4
 8002952:	b2d2      	uxtb	r2, r2
 8002954:	440b      	add	r3, r1
 8002956:	761a      	strb	r2, [r3, #24]
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr
 8002964:	e000e100 	.word	0xe000e100
 8002968:	e000ed00 	.word	0xe000ed00

0800296c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800296c:	b480      	push	{r7}
 800296e:	b089      	sub	sp, #36	; 0x24
 8002970:	af00      	add	r7, sp, #0
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f003 0307 	and.w	r3, r3, #7
 800297e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	f1c3 0307 	rsb	r3, r3, #7
 8002986:	2b04      	cmp	r3, #4
 8002988:	bf28      	it	cs
 800298a:	2304      	movcs	r3, #4
 800298c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	3304      	adds	r3, #4
 8002992:	2b06      	cmp	r3, #6
 8002994:	d902      	bls.n	800299c <NVIC_EncodePriority+0x30>
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	3b03      	subs	r3, #3
 800299a:	e000      	b.n	800299e <NVIC_EncodePriority+0x32>
 800299c:	2300      	movs	r3, #0
 800299e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029a0:	f04f 32ff 	mov.w	r2, #4294967295
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	fa02 f303 	lsl.w	r3, r2, r3
 80029aa:	43da      	mvns	r2, r3
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	401a      	ands	r2, r3
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029b4:	f04f 31ff 	mov.w	r1, #4294967295
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	fa01 f303 	lsl.w	r3, r1, r3
 80029be:	43d9      	mvns	r1, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029c4:	4313      	orrs	r3, r2
         );
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3724      	adds	r7, #36	; 0x24
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
	...

080029d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	3b01      	subs	r3, #1
 80029e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029e4:	d301      	bcc.n	80029ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029e6:	2301      	movs	r3, #1
 80029e8:	e00f      	b.n	8002a0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029ea:	4a0a      	ldr	r2, [pc, #40]	; (8002a14 <SysTick_Config+0x40>)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	3b01      	subs	r3, #1
 80029f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029f2:	210f      	movs	r1, #15
 80029f4:	f04f 30ff 	mov.w	r0, #4294967295
 80029f8:	f7ff ff8e 	bl	8002918 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029fc:	4b05      	ldr	r3, [pc, #20]	; (8002a14 <SysTick_Config+0x40>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a02:	4b04      	ldr	r3, [pc, #16]	; (8002a14 <SysTick_Config+0x40>)
 8002a04:	2207      	movs	r2, #7
 8002a06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3708      	adds	r7, #8
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	e000e010 	.word	0xe000e010

08002a18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f7ff ff29 	bl	8002878 <__NVIC_SetPriorityGrouping>
}
 8002a26:	bf00      	nop
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b086      	sub	sp, #24
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	4603      	mov	r3, r0
 8002a36:	60b9      	str	r1, [r7, #8]
 8002a38:	607a      	str	r2, [r7, #4]
 8002a3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a40:	f7ff ff3e 	bl	80028c0 <__NVIC_GetPriorityGrouping>
 8002a44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	68b9      	ldr	r1, [r7, #8]
 8002a4a:	6978      	ldr	r0, [r7, #20]
 8002a4c:	f7ff ff8e 	bl	800296c <NVIC_EncodePriority>
 8002a50:	4602      	mov	r2, r0
 8002a52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a56:	4611      	mov	r1, r2
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7ff ff5d 	bl	8002918 <__NVIC_SetPriority>
}
 8002a5e:	bf00      	nop
 8002a60:	3718      	adds	r7, #24
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b082      	sub	sp, #8
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff ff31 	bl	80028dc <__NVIC_EnableIRQ>
}
 8002a7a:	bf00      	nop
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a82:	b580      	push	{r7, lr}
 8002a84:	b082      	sub	sp, #8
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f7ff ffa2 	bl	80029d4 <SysTick_Config>
 8002a90:	4603      	mov	r3, r0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
	...

08002a9c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002aa8:	f7ff feb6 	bl	8002818 <HAL_GetTick>
 8002aac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d101      	bne.n	8002ab8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e099      	b.n	8002bec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2202      	movs	r2, #2
 8002abc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f022 0201 	bic.w	r2, r2, #1
 8002ad6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ad8:	e00f      	b.n	8002afa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ada:	f7ff fe9d 	bl	8002818 <HAL_GetTick>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	2b05      	cmp	r3, #5
 8002ae6:	d908      	bls.n	8002afa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2220      	movs	r2, #32
 8002aec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2203      	movs	r2, #3
 8002af2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e078      	b.n	8002bec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0301 	and.w	r3, r3, #1
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d1e8      	bne.n	8002ada <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b10:	697a      	ldr	r2, [r7, #20]
 8002b12:	4b38      	ldr	r3, [pc, #224]	; (8002bf4 <HAL_DMA_Init+0x158>)
 8002b14:	4013      	ands	r3, r2
 8002b16:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685a      	ldr	r2, [r3, #4]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b26:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	691b      	ldr	r3, [r3, #16]
 8002b2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b50:	2b04      	cmp	r3, #4
 8002b52:	d107      	bne.n	8002b64 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	697a      	ldr	r2, [r7, #20]
 8002b6a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	f023 0307 	bic.w	r3, r3, #7
 8002b7a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b80:	697a      	ldr	r2, [r7, #20]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8a:	2b04      	cmp	r3, #4
 8002b8c:	d117      	bne.n	8002bbe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00e      	beq.n	8002bbe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f000 fa89 	bl	80030b8 <DMA_CheckFifoParam>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d008      	beq.n	8002bbe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2240      	movs	r2, #64	; 0x40
 8002bb0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e016      	b.n	8002bec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	697a      	ldr	r2, [r7, #20]
 8002bc4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 fa40 	bl	800304c <DMA_CalcBaseAndBitshift>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd4:	223f      	movs	r2, #63	; 0x3f
 8002bd6:	409a      	lsls	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2201      	movs	r2, #1
 8002be6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3718      	adds	r7, #24
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	f010803f 	.word	0xf010803f

08002bf8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c04:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c06:	f7ff fe07 	bl	8002818 <HAL_GetTick>
 8002c0a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d008      	beq.n	8002c2a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2280      	movs	r2, #128	; 0x80
 8002c1c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e052      	b.n	8002cd0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f022 0216 	bic.w	r2, r2, #22
 8002c38:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	695a      	ldr	r2, [r3, #20]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c48:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d103      	bne.n	8002c5a <HAL_DMA_Abort+0x62>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d007      	beq.n	8002c6a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f022 0208 	bic.w	r2, r2, #8
 8002c68:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 0201 	bic.w	r2, r2, #1
 8002c78:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c7a:	e013      	b.n	8002ca4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c7c:	f7ff fdcc 	bl	8002818 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b05      	cmp	r3, #5
 8002c88:	d90c      	bls.n	8002ca4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2203      	movs	r2, #3
 8002c94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e015      	b.n	8002cd0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1e4      	bne.n	8002c7c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cb6:	223f      	movs	r2, #63	; 0x3f
 8002cb8:	409a      	lsls	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3710      	adds	r7, #16
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d004      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2280      	movs	r2, #128	; 0x80
 8002cf0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e00c      	b.n	8002d10 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2205      	movs	r2, #5
 8002cfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f022 0201 	bic.w	r2, r2, #1
 8002d0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	370c      	adds	r7, #12
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d28:	4b8e      	ldr	r3, [pc, #568]	; (8002f64 <HAL_DMA_IRQHandler+0x248>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a8e      	ldr	r2, [pc, #568]	; (8002f68 <HAL_DMA_IRQHandler+0x24c>)
 8002d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d32:	0a9b      	lsrs	r3, r3, #10
 8002d34:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d3a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d46:	2208      	movs	r2, #8
 8002d48:	409a      	lsls	r2, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d01a      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d013      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f022 0204 	bic.w	r2, r2, #4
 8002d6e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d74:	2208      	movs	r2, #8
 8002d76:	409a      	lsls	r2, r3
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d80:	f043 0201 	orr.w	r2, r3, #1
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	409a      	lsls	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	4013      	ands	r3, r2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d012      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	695b      	ldr	r3, [r3, #20]
 8002d9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00b      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002daa:	2201      	movs	r2, #1
 8002dac:	409a      	lsls	r2, r3
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002db6:	f043 0202 	orr.w	r2, r3, #2
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dc2:	2204      	movs	r2, #4
 8002dc4:	409a      	lsls	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d012      	beq.n	8002df4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00b      	beq.n	8002df4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002de0:	2204      	movs	r2, #4
 8002de2:	409a      	lsls	r2, r3
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dec:	f043 0204 	orr.w	r2, r3, #4
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df8:	2210      	movs	r2, #16
 8002dfa:	409a      	lsls	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	4013      	ands	r3, r2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d043      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0308 	and.w	r3, r3, #8
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d03c      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e16:	2210      	movs	r2, #16
 8002e18:	409a      	lsls	r2, r3
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d018      	beq.n	8002e5e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d108      	bne.n	8002e4c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d024      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	4798      	blx	r3
 8002e4a:	e01f      	b.n	8002e8c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d01b      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	4798      	blx	r3
 8002e5c:	e016      	b.n	8002e8c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d107      	bne.n	8002e7c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f022 0208 	bic.w	r2, r2, #8
 8002e7a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d003      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e90:	2220      	movs	r2, #32
 8002e92:	409a      	lsls	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	4013      	ands	r3, r2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f000 808f 	beq.w	8002fbc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0310 	and.w	r3, r3, #16
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 8087 	beq.w	8002fbc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb2:	2220      	movs	r2, #32
 8002eb4:	409a      	lsls	r2, r3
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b05      	cmp	r3, #5
 8002ec4:	d136      	bne.n	8002f34 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 0216 	bic.w	r2, r2, #22
 8002ed4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	695a      	ldr	r2, [r3, #20]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ee4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d103      	bne.n	8002ef6 <HAL_DMA_IRQHandler+0x1da>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d007      	beq.n	8002f06 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 0208 	bic.w	r2, r2, #8
 8002f04:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f0a:	223f      	movs	r2, #63	; 0x3f
 8002f0c:	409a      	lsls	r2, r3
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2201      	movs	r2, #1
 8002f16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d07e      	beq.n	8003028 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	4798      	blx	r3
        }
        return;
 8002f32:	e079      	b.n	8003028 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d01d      	beq.n	8002f7e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d10d      	bne.n	8002f6c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d031      	beq.n	8002fbc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	4798      	blx	r3
 8002f60:	e02c      	b.n	8002fbc <HAL_DMA_IRQHandler+0x2a0>
 8002f62:	bf00      	nop
 8002f64:	20000008 	.word	0x20000008
 8002f68:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d023      	beq.n	8002fbc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	4798      	blx	r3
 8002f7c:	e01e      	b.n	8002fbc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d10f      	bne.n	8002fac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f022 0210 	bic.w	r2, r2, #16
 8002f9a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d003      	beq.n	8002fbc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d032      	beq.n	800302a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc8:	f003 0301 	and.w	r3, r3, #1
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d022      	beq.n	8003016 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2205      	movs	r2, #5
 8002fd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f022 0201 	bic.w	r2, r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	3301      	adds	r3, #1
 8002fec:	60bb      	str	r3, [r7, #8]
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d307      	bcc.n	8003004 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0301 	and.w	r3, r3, #1
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d1f2      	bne.n	8002fe8 <HAL_DMA_IRQHandler+0x2cc>
 8003002:	e000      	b.n	8003006 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003004:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800301a:	2b00      	cmp	r3, #0
 800301c:	d005      	beq.n	800302a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	4798      	blx	r3
 8003026:	e000      	b.n	800302a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003028:	bf00      	nop
    }
  }
}
 800302a:	3718      	adds	r7, #24
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800303e:	b2db      	uxtb	r3, r3
}
 8003040:	4618      	mov	r0, r3
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	b2db      	uxtb	r3, r3
 800305a:	3b10      	subs	r3, #16
 800305c:	4a14      	ldr	r2, [pc, #80]	; (80030b0 <DMA_CalcBaseAndBitshift+0x64>)
 800305e:	fba2 2303 	umull	r2, r3, r2, r3
 8003062:	091b      	lsrs	r3, r3, #4
 8003064:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003066:	4a13      	ldr	r2, [pc, #76]	; (80030b4 <DMA_CalcBaseAndBitshift+0x68>)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	4413      	add	r3, r2
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	461a      	mov	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2b03      	cmp	r3, #3
 8003078:	d909      	bls.n	800308e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003082:	f023 0303 	bic.w	r3, r3, #3
 8003086:	1d1a      	adds	r2, r3, #4
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	659a      	str	r2, [r3, #88]	; 0x58
 800308c:	e007      	b.n	800309e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003096:	f023 0303 	bic.w	r3, r3, #3
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3714      	adds	r7, #20
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	aaaaaaab 	.word	0xaaaaaaab
 80030b4:	0800a398 	.word	0x0800a398

080030b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b085      	sub	sp, #20
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030c0:	2300      	movs	r3, #0
 80030c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	699b      	ldr	r3, [r3, #24]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d11f      	bne.n	8003112 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	2b03      	cmp	r3, #3
 80030d6:	d856      	bhi.n	8003186 <DMA_CheckFifoParam+0xce>
 80030d8:	a201      	add	r2, pc, #4	; (adr r2, 80030e0 <DMA_CheckFifoParam+0x28>)
 80030da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030de:	bf00      	nop
 80030e0:	080030f1 	.word	0x080030f1
 80030e4:	08003103 	.word	0x08003103
 80030e8:	080030f1 	.word	0x080030f1
 80030ec:	08003187 	.word	0x08003187
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d046      	beq.n	800318a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003100:	e043      	b.n	800318a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003106:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800310a:	d140      	bne.n	800318e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003110:	e03d      	b.n	800318e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800311a:	d121      	bne.n	8003160 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	2b03      	cmp	r3, #3
 8003120:	d837      	bhi.n	8003192 <DMA_CheckFifoParam+0xda>
 8003122:	a201      	add	r2, pc, #4	; (adr r2, 8003128 <DMA_CheckFifoParam+0x70>)
 8003124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003128:	08003139 	.word	0x08003139
 800312c:	0800313f 	.word	0x0800313f
 8003130:	08003139 	.word	0x08003139
 8003134:	08003151 	.word	0x08003151
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	73fb      	strb	r3, [r7, #15]
      break;
 800313c:	e030      	b.n	80031a0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003142:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d025      	beq.n	8003196 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800314e:	e022      	b.n	8003196 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003154:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003158:	d11f      	bne.n	800319a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800315e:	e01c      	b.n	800319a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	2b02      	cmp	r3, #2
 8003164:	d903      	bls.n	800316e <DMA_CheckFifoParam+0xb6>
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	2b03      	cmp	r3, #3
 800316a:	d003      	beq.n	8003174 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800316c:	e018      	b.n	80031a0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	73fb      	strb	r3, [r7, #15]
      break;
 8003172:	e015      	b.n	80031a0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003178:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00e      	beq.n	800319e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	73fb      	strb	r3, [r7, #15]
      break;
 8003184:	e00b      	b.n	800319e <DMA_CheckFifoParam+0xe6>
      break;
 8003186:	bf00      	nop
 8003188:	e00a      	b.n	80031a0 <DMA_CheckFifoParam+0xe8>
      break;
 800318a:	bf00      	nop
 800318c:	e008      	b.n	80031a0 <DMA_CheckFifoParam+0xe8>
      break;
 800318e:	bf00      	nop
 8003190:	e006      	b.n	80031a0 <DMA_CheckFifoParam+0xe8>
      break;
 8003192:	bf00      	nop
 8003194:	e004      	b.n	80031a0 <DMA_CheckFifoParam+0xe8>
      break;
 8003196:	bf00      	nop
 8003198:	e002      	b.n	80031a0 <DMA_CheckFifoParam+0xe8>
      break;   
 800319a:	bf00      	nop
 800319c:	e000      	b.n	80031a0 <DMA_CheckFifoParam+0xe8>
      break;
 800319e:	bf00      	nop
    }
  } 
  
  return status; 
 80031a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3714      	adds	r7, #20
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop

080031b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b089      	sub	sp, #36	; 0x24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031be:	2300      	movs	r3, #0
 80031c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031c2:	2300      	movs	r3, #0
 80031c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031c6:	2300      	movs	r3, #0
 80031c8:	61fb      	str	r3, [r7, #28]
 80031ca:	e159      	b.n	8003480 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031cc:	2201      	movs	r2, #1
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	697a      	ldr	r2, [r7, #20]
 80031dc:	4013      	ands	r3, r2
 80031de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	f040 8148 	bne.w	800347a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f003 0303 	and.w	r3, r3, #3
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d005      	beq.n	8003202 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d130      	bne.n	8003264 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	005b      	lsls	r3, r3, #1
 800320c:	2203      	movs	r2, #3
 800320e:	fa02 f303 	lsl.w	r3, r2, r3
 8003212:	43db      	mvns	r3, r3
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	4013      	ands	r3, r2
 8003218:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	68da      	ldr	r2, [r3, #12]
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	fa02 f303 	lsl.w	r3, r2, r3
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	4313      	orrs	r3, r2
 800322a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003238:	2201      	movs	r2, #1
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	fa02 f303 	lsl.w	r3, r2, r3
 8003240:	43db      	mvns	r3, r3
 8003242:	69ba      	ldr	r2, [r7, #24]
 8003244:	4013      	ands	r3, r2
 8003246:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	091b      	lsrs	r3, r3, #4
 800324e:	f003 0201 	and.w	r2, r3, #1
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	4313      	orrs	r3, r2
 800325c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f003 0303 	and.w	r3, r3, #3
 800326c:	2b03      	cmp	r3, #3
 800326e:	d017      	beq.n	80032a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	2203      	movs	r2, #3
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	43db      	mvns	r3, r3
 8003282:	69ba      	ldr	r2, [r7, #24]
 8003284:	4013      	ands	r3, r2
 8003286:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	689a      	ldr	r2, [r3, #8]
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	4313      	orrs	r3, r2
 8003298:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f003 0303 	and.w	r3, r3, #3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d123      	bne.n	80032f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	08da      	lsrs	r2, r3, #3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	3208      	adds	r2, #8
 80032b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	f003 0307 	and.w	r3, r3, #7
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	220f      	movs	r2, #15
 80032c4:	fa02 f303 	lsl.w	r3, r2, r3
 80032c8:	43db      	mvns	r3, r3
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	4013      	ands	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	691a      	ldr	r2, [r3, #16]
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	f003 0307 	and.w	r3, r3, #7
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	08da      	lsrs	r2, r3, #3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	3208      	adds	r2, #8
 80032ee:	69b9      	ldr	r1, [r7, #24]
 80032f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	2203      	movs	r2, #3
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	43db      	mvns	r3, r3
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4013      	ands	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f003 0203 	and.w	r2, r3, #3
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	4313      	orrs	r3, r2
 8003320:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 80a2 	beq.w	800347a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	4b57      	ldr	r3, [pc, #348]	; (8003498 <HAL_GPIO_Init+0x2e8>)
 800333c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333e:	4a56      	ldr	r2, [pc, #344]	; (8003498 <HAL_GPIO_Init+0x2e8>)
 8003340:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003344:	6453      	str	r3, [r2, #68]	; 0x44
 8003346:	4b54      	ldr	r3, [pc, #336]	; (8003498 <HAL_GPIO_Init+0x2e8>)
 8003348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003352:	4a52      	ldr	r2, [pc, #328]	; (800349c <HAL_GPIO_Init+0x2ec>)
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	089b      	lsrs	r3, r3, #2
 8003358:	3302      	adds	r3, #2
 800335a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800335e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	f003 0303 	and.w	r3, r3, #3
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	220f      	movs	r2, #15
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	43db      	mvns	r3, r3
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	4013      	ands	r3, r2
 8003374:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a49      	ldr	r2, [pc, #292]	; (80034a0 <HAL_GPIO_Init+0x2f0>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d019      	beq.n	80033b2 <HAL_GPIO_Init+0x202>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a48      	ldr	r2, [pc, #288]	; (80034a4 <HAL_GPIO_Init+0x2f4>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d013      	beq.n	80033ae <HAL_GPIO_Init+0x1fe>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a47      	ldr	r2, [pc, #284]	; (80034a8 <HAL_GPIO_Init+0x2f8>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d00d      	beq.n	80033aa <HAL_GPIO_Init+0x1fa>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a46      	ldr	r2, [pc, #280]	; (80034ac <HAL_GPIO_Init+0x2fc>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d007      	beq.n	80033a6 <HAL_GPIO_Init+0x1f6>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a45      	ldr	r2, [pc, #276]	; (80034b0 <HAL_GPIO_Init+0x300>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d101      	bne.n	80033a2 <HAL_GPIO_Init+0x1f2>
 800339e:	2304      	movs	r3, #4
 80033a0:	e008      	b.n	80033b4 <HAL_GPIO_Init+0x204>
 80033a2:	2307      	movs	r3, #7
 80033a4:	e006      	b.n	80033b4 <HAL_GPIO_Init+0x204>
 80033a6:	2303      	movs	r3, #3
 80033a8:	e004      	b.n	80033b4 <HAL_GPIO_Init+0x204>
 80033aa:	2302      	movs	r3, #2
 80033ac:	e002      	b.n	80033b4 <HAL_GPIO_Init+0x204>
 80033ae:	2301      	movs	r3, #1
 80033b0:	e000      	b.n	80033b4 <HAL_GPIO_Init+0x204>
 80033b2:	2300      	movs	r3, #0
 80033b4:	69fa      	ldr	r2, [r7, #28]
 80033b6:	f002 0203 	and.w	r2, r2, #3
 80033ba:	0092      	lsls	r2, r2, #2
 80033bc:	4093      	lsls	r3, r2
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033c4:	4935      	ldr	r1, [pc, #212]	; (800349c <HAL_GPIO_Init+0x2ec>)
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	089b      	lsrs	r3, r3, #2
 80033ca:	3302      	adds	r3, #2
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033d2:	4b38      	ldr	r3, [pc, #224]	; (80034b4 <HAL_GPIO_Init+0x304>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	43db      	mvns	r3, r3
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	4013      	ands	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033f6:	4a2f      	ldr	r2, [pc, #188]	; (80034b4 <HAL_GPIO_Init+0x304>)
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033fc:	4b2d      	ldr	r3, [pc, #180]	; (80034b4 <HAL_GPIO_Init+0x304>)
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	43db      	mvns	r3, r3
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	4013      	ands	r3, r2
 800340a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	4313      	orrs	r3, r2
 800341e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003420:	4a24      	ldr	r2, [pc, #144]	; (80034b4 <HAL_GPIO_Init+0x304>)
 8003422:	69bb      	ldr	r3, [r7, #24]
 8003424:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003426:	4b23      	ldr	r3, [pc, #140]	; (80034b4 <HAL_GPIO_Init+0x304>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	43db      	mvns	r3, r3
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	4013      	ands	r3, r2
 8003434:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d003      	beq.n	800344a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003442:	69ba      	ldr	r2, [r7, #24]
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	4313      	orrs	r3, r2
 8003448:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800344a:	4a1a      	ldr	r2, [pc, #104]	; (80034b4 <HAL_GPIO_Init+0x304>)
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003450:	4b18      	ldr	r3, [pc, #96]	; (80034b4 <HAL_GPIO_Init+0x304>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	43db      	mvns	r3, r3
 800345a:	69ba      	ldr	r2, [r7, #24]
 800345c:	4013      	ands	r3, r2
 800345e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d003      	beq.n	8003474 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800346c:	69ba      	ldr	r2, [r7, #24]
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	4313      	orrs	r3, r2
 8003472:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003474:	4a0f      	ldr	r2, [pc, #60]	; (80034b4 <HAL_GPIO_Init+0x304>)
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	3301      	adds	r3, #1
 800347e:	61fb      	str	r3, [r7, #28]
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	2b0f      	cmp	r3, #15
 8003484:	f67f aea2 	bls.w	80031cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003488:	bf00      	nop
 800348a:	bf00      	nop
 800348c:	3724      	adds	r7, #36	; 0x24
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	40023800 	.word	0x40023800
 800349c:	40013800 	.word	0x40013800
 80034a0:	40020000 	.word	0x40020000
 80034a4:	40020400 	.word	0x40020400
 80034a8:	40020800 	.word	0x40020800
 80034ac:	40020c00 	.word	0x40020c00
 80034b0:	40021000 	.word	0x40021000
 80034b4:	40013c00 	.word	0x40013c00

080034b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	460b      	mov	r3, r1
 80034c2:	807b      	strh	r3, [r7, #2]
 80034c4:	4613      	mov	r3, r2
 80034c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034c8:	787b      	ldrb	r3, [r7, #1]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ce:	887a      	ldrh	r2, [r7, #2]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034d4:	e003      	b.n	80034de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034d6:	887b      	ldrh	r3, [r7, #2]
 80034d8:	041a      	lsls	r2, r3, #16
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	619a      	str	r2, [r3, #24]
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
	...

080034ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d101      	bne.n	80034fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e12b      	b.n	8003756 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d106      	bne.n	8003518 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f7fe fdcc 	bl	80020b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2224      	movs	r2, #36	; 0x24
 800351c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 0201 	bic.w	r2, r2, #1
 800352e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800353e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800354e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003550:	f002 f946 	bl	80057e0 <HAL_RCC_GetPCLK1Freq>
 8003554:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	4a81      	ldr	r2, [pc, #516]	; (8003760 <HAL_I2C_Init+0x274>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d807      	bhi.n	8003570 <HAL_I2C_Init+0x84>
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	4a80      	ldr	r2, [pc, #512]	; (8003764 <HAL_I2C_Init+0x278>)
 8003564:	4293      	cmp	r3, r2
 8003566:	bf94      	ite	ls
 8003568:	2301      	movls	r3, #1
 800356a:	2300      	movhi	r3, #0
 800356c:	b2db      	uxtb	r3, r3
 800356e:	e006      	b.n	800357e <HAL_I2C_Init+0x92>
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	4a7d      	ldr	r2, [pc, #500]	; (8003768 <HAL_I2C_Init+0x27c>)
 8003574:	4293      	cmp	r3, r2
 8003576:	bf94      	ite	ls
 8003578:	2301      	movls	r3, #1
 800357a:	2300      	movhi	r3, #0
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e0e7      	b.n	8003756 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	4a78      	ldr	r2, [pc, #480]	; (800376c <HAL_I2C_Init+0x280>)
 800358a:	fba2 2303 	umull	r2, r3, r2, r3
 800358e:	0c9b      	lsrs	r3, r3, #18
 8003590:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68ba      	ldr	r2, [r7, #8]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	6a1b      	ldr	r3, [r3, #32]
 80035ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	4a6a      	ldr	r2, [pc, #424]	; (8003760 <HAL_I2C_Init+0x274>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d802      	bhi.n	80035c0 <HAL_I2C_Init+0xd4>
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	3301      	adds	r3, #1
 80035be:	e009      	b.n	80035d4 <HAL_I2C_Init+0xe8>
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80035c6:	fb02 f303 	mul.w	r3, r2, r3
 80035ca:	4a69      	ldr	r2, [pc, #420]	; (8003770 <HAL_I2C_Init+0x284>)
 80035cc:	fba2 2303 	umull	r2, r3, r2, r3
 80035d0:	099b      	lsrs	r3, r3, #6
 80035d2:	3301      	adds	r3, #1
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	6812      	ldr	r2, [r2, #0]
 80035d8:	430b      	orrs	r3, r1
 80035da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	69db      	ldr	r3, [r3, #28]
 80035e2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80035e6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	495c      	ldr	r1, [pc, #368]	; (8003760 <HAL_I2C_Init+0x274>)
 80035f0:	428b      	cmp	r3, r1
 80035f2:	d819      	bhi.n	8003628 <HAL_I2C_Init+0x13c>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	1e59      	subs	r1, r3, #1
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8003602:	1c59      	adds	r1, r3, #1
 8003604:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003608:	400b      	ands	r3, r1
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00a      	beq.n	8003624 <HAL_I2C_Init+0x138>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	1e59      	subs	r1, r3, #1
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	005b      	lsls	r3, r3, #1
 8003618:	fbb1 f3f3 	udiv	r3, r1, r3
 800361c:	3301      	adds	r3, #1
 800361e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003622:	e051      	b.n	80036c8 <HAL_I2C_Init+0x1dc>
 8003624:	2304      	movs	r3, #4
 8003626:	e04f      	b.n	80036c8 <HAL_I2C_Init+0x1dc>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d111      	bne.n	8003654 <HAL_I2C_Init+0x168>
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	1e58      	subs	r0, r3, #1
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6859      	ldr	r1, [r3, #4]
 8003638:	460b      	mov	r3, r1
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	440b      	add	r3, r1
 800363e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003642:	3301      	adds	r3, #1
 8003644:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003648:	2b00      	cmp	r3, #0
 800364a:	bf0c      	ite	eq
 800364c:	2301      	moveq	r3, #1
 800364e:	2300      	movne	r3, #0
 8003650:	b2db      	uxtb	r3, r3
 8003652:	e012      	b.n	800367a <HAL_I2C_Init+0x18e>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	1e58      	subs	r0, r3, #1
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6859      	ldr	r1, [r3, #4]
 800365c:	460b      	mov	r3, r1
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	440b      	add	r3, r1
 8003662:	0099      	lsls	r1, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	fbb0 f3f3 	udiv	r3, r0, r3
 800366a:	3301      	adds	r3, #1
 800366c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003670:	2b00      	cmp	r3, #0
 8003672:	bf0c      	ite	eq
 8003674:	2301      	moveq	r3, #1
 8003676:	2300      	movne	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <HAL_I2C_Init+0x196>
 800367e:	2301      	movs	r3, #1
 8003680:	e022      	b.n	80036c8 <HAL_I2C_Init+0x1dc>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d10e      	bne.n	80036a8 <HAL_I2C_Init+0x1bc>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	1e58      	subs	r0, r3, #1
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6859      	ldr	r1, [r3, #4]
 8003692:	460b      	mov	r3, r1
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	440b      	add	r3, r1
 8003698:	fbb0 f3f3 	udiv	r3, r0, r3
 800369c:	3301      	adds	r3, #1
 800369e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036a6:	e00f      	b.n	80036c8 <HAL_I2C_Init+0x1dc>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	1e58      	subs	r0, r3, #1
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6859      	ldr	r1, [r3, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	440b      	add	r3, r1
 80036b6:	0099      	lsls	r1, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80036be:	3301      	adds	r3, #1
 80036c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036c8:	6879      	ldr	r1, [r7, #4]
 80036ca:	6809      	ldr	r1, [r1, #0]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	69da      	ldr	r2, [r3, #28]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	431a      	orrs	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	430a      	orrs	r2, r1
 80036ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80036f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	6911      	ldr	r1, [r2, #16]
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	68d2      	ldr	r2, [r2, #12]
 8003702:	4311      	orrs	r1, r2
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6812      	ldr	r2, [r2, #0]
 8003708:	430b      	orrs	r3, r1
 800370a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	695a      	ldr	r2, [r3, #20]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	699b      	ldr	r3, [r3, #24]
 800371e:	431a      	orrs	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	430a      	orrs	r2, r1
 8003726:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f042 0201 	orr.w	r2, r2, #1
 8003736:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2220      	movs	r2, #32
 8003742:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3710      	adds	r7, #16
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	000186a0 	.word	0x000186a0
 8003764:	001e847f 	.word	0x001e847f
 8003768:	003d08ff 	.word	0x003d08ff
 800376c:	431bde83 	.word	0x431bde83
 8003770:	10624dd3 	.word	0x10624dd3

08003774 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b088      	sub	sp, #32
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800377c:	2300      	movs	r3, #0
 800377e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800378c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003794:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800379c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800379e:	7bfb      	ldrb	r3, [r7, #15]
 80037a0:	2b10      	cmp	r3, #16
 80037a2:	d003      	beq.n	80037ac <HAL_I2C_EV_IRQHandler+0x38>
 80037a4:	7bfb      	ldrb	r3, [r7, #15]
 80037a6:	2b40      	cmp	r3, #64	; 0x40
 80037a8:	f040 80c1 	bne.w	800392e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	699b      	ldr	r3, [r3, #24]
 80037b2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d10d      	bne.n	80037e2 <HAL_I2C_EV_IRQHandler+0x6e>
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80037cc:	d003      	beq.n	80037d6 <HAL_I2C_EV_IRQHandler+0x62>
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80037d4:	d101      	bne.n	80037da <HAL_I2C_EV_IRQHandler+0x66>
 80037d6:	2301      	movs	r3, #1
 80037d8:	e000      	b.n	80037dc <HAL_I2C_EV_IRQHandler+0x68>
 80037da:	2300      	movs	r3, #0
 80037dc:	2b01      	cmp	r3, #1
 80037de:	f000 8132 	beq.w	8003a46 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d00c      	beq.n	8003806 <HAL_I2C_EV_IRQHandler+0x92>
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	0a5b      	lsrs	r3, r3, #9
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d006      	beq.n	8003806 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f001 fb65 	bl	8004ec8 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 fcdc 	bl	80041bc <I2C_Master_SB>
 8003804:	e092      	b.n	800392c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	08db      	lsrs	r3, r3, #3
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b00      	cmp	r3, #0
 8003810:	d009      	beq.n	8003826 <HAL_I2C_EV_IRQHandler+0xb2>
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	0a5b      	lsrs	r3, r3, #9
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	2b00      	cmp	r3, #0
 800381c:	d003      	beq.n	8003826 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f000 fd52 	bl	80042c8 <I2C_Master_ADD10>
 8003824:	e082      	b.n	800392c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	085b      	lsrs	r3, r3, #1
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	d009      	beq.n	8003846 <HAL_I2C_EV_IRQHandler+0xd2>
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	0a5b      	lsrs	r3, r3, #9
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	2b00      	cmp	r3, #0
 800383c:	d003      	beq.n	8003846 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 fd6c 	bl	800431c <I2C_Master_ADDR>
 8003844:	e072      	b.n	800392c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	089b      	lsrs	r3, r3, #2
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	2b00      	cmp	r3, #0
 8003850:	d03b      	beq.n	80038ca <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800385c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003860:	f000 80f3 	beq.w	8003a4a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	09db      	lsrs	r3, r3, #7
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	2b00      	cmp	r3, #0
 800386e:	d00f      	beq.n	8003890 <HAL_I2C_EV_IRQHandler+0x11c>
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	0a9b      	lsrs	r3, r3, #10
 8003874:	f003 0301 	and.w	r3, r3, #1
 8003878:	2b00      	cmp	r3, #0
 800387a:	d009      	beq.n	8003890 <HAL_I2C_EV_IRQHandler+0x11c>
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	089b      	lsrs	r3, r3, #2
 8003880:	f003 0301 	and.w	r3, r3, #1
 8003884:	2b00      	cmp	r3, #0
 8003886:	d103      	bne.n	8003890 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f000 f94c 	bl	8003b26 <I2C_MasterTransmit_TXE>
 800388e:	e04d      	b.n	800392c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	089b      	lsrs	r3, r3, #2
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b00      	cmp	r3, #0
 800389a:	f000 80d6 	beq.w	8003a4a <HAL_I2C_EV_IRQHandler+0x2d6>
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	0a5b      	lsrs	r3, r3, #9
 80038a2:	f003 0301 	and.w	r3, r3, #1
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 80cf 	beq.w	8003a4a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80038ac:	7bbb      	ldrb	r3, [r7, #14]
 80038ae:	2b21      	cmp	r3, #33	; 0x21
 80038b0:	d103      	bne.n	80038ba <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f9d3 	bl	8003c5e <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038b8:	e0c7      	b.n	8003a4a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80038ba:	7bfb      	ldrb	r3, [r7, #15]
 80038bc:	2b40      	cmp	r3, #64	; 0x40
 80038be:	f040 80c4 	bne.w	8003a4a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f000 fa41 	bl	8003d4a <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038c8:	e0bf      	b.n	8003a4a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038d8:	f000 80b7 	beq.w	8003a4a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	099b      	lsrs	r3, r3, #6
 80038e0:	f003 0301 	and.w	r3, r3, #1
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00f      	beq.n	8003908 <HAL_I2C_EV_IRQHandler+0x194>
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	0a9b      	lsrs	r3, r3, #10
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d009      	beq.n	8003908 <HAL_I2C_EV_IRQHandler+0x194>
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	089b      	lsrs	r3, r3, #2
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d103      	bne.n	8003908 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f000 fab6 	bl	8003e72 <I2C_MasterReceive_RXNE>
 8003906:	e011      	b.n	800392c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	089b      	lsrs	r3, r3, #2
 800390c:	f003 0301 	and.w	r3, r3, #1
 8003910:	2b00      	cmp	r3, #0
 8003912:	f000 809a 	beq.w	8003a4a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	0a5b      	lsrs	r3, r3, #9
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	2b00      	cmp	r3, #0
 8003920:	f000 8093 	beq.w	8003a4a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f000 fb5f 	bl	8003fe8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800392a:	e08e      	b.n	8003a4a <HAL_I2C_EV_IRQHandler+0x2d6>
 800392c:	e08d      	b.n	8003a4a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003932:	2b00      	cmp	r3, #0
 8003934:	d004      	beq.n	8003940 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	695b      	ldr	r3, [r3, #20]
 800393c:	61fb      	str	r3, [r7, #28]
 800393e:	e007      	b.n	8003950 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	085b      	lsrs	r3, r3, #1
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	2b00      	cmp	r3, #0
 800395a:	d012      	beq.n	8003982 <HAL_I2C_EV_IRQHandler+0x20e>
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	0a5b      	lsrs	r3, r3, #9
 8003960:	f003 0301 	and.w	r3, r3, #1
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00c      	beq.n	8003982 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396c:	2b00      	cmp	r3, #0
 800396e:	d003      	beq.n	8003978 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003978:	69b9      	ldr	r1, [r7, #24]
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 ff1d 	bl	80047ba <I2C_Slave_ADDR>
 8003980:	e066      	b.n	8003a50 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003982:	69fb      	ldr	r3, [r7, #28]
 8003984:	091b      	lsrs	r3, r3, #4
 8003986:	f003 0301 	and.w	r3, r3, #1
 800398a:	2b00      	cmp	r3, #0
 800398c:	d009      	beq.n	80039a2 <HAL_I2C_EV_IRQHandler+0x22e>
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	0a5b      	lsrs	r3, r3, #9
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	d003      	beq.n	80039a2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f000 ff58 	bl	8004850 <I2C_Slave_STOPF>
 80039a0:	e056      	b.n	8003a50 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80039a2:	7bbb      	ldrb	r3, [r7, #14]
 80039a4:	2b21      	cmp	r3, #33	; 0x21
 80039a6:	d002      	beq.n	80039ae <HAL_I2C_EV_IRQHandler+0x23a>
 80039a8:	7bbb      	ldrb	r3, [r7, #14]
 80039aa:	2b29      	cmp	r3, #41	; 0x29
 80039ac:	d125      	bne.n	80039fa <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	09db      	lsrs	r3, r3, #7
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00f      	beq.n	80039da <HAL_I2C_EV_IRQHandler+0x266>
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	0a9b      	lsrs	r3, r3, #10
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d009      	beq.n	80039da <HAL_I2C_EV_IRQHandler+0x266>
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	089b      	lsrs	r3, r3, #2
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d103      	bne.n	80039da <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f000 fe33 	bl	800463e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039d8:	e039      	b.n	8003a4e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	089b      	lsrs	r3, r3, #2
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d033      	beq.n	8003a4e <HAL_I2C_EV_IRQHandler+0x2da>
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	0a5b      	lsrs	r3, r3, #9
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d02d      	beq.n	8003a4e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 fe60 	bl	80046b8 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039f8:	e029      	b.n	8003a4e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	099b      	lsrs	r3, r3, #6
 80039fe:	f003 0301 	and.w	r3, r3, #1
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d00f      	beq.n	8003a26 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	0a9b      	lsrs	r3, r3, #10
 8003a0a:	f003 0301 	and.w	r3, r3, #1
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d009      	beq.n	8003a26 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	089b      	lsrs	r3, r3, #2
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d103      	bne.n	8003a26 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f000 fe6b 	bl	80046fa <I2C_SlaveReceive_RXNE>
 8003a24:	e014      	b.n	8003a50 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	089b      	lsrs	r3, r3, #2
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00e      	beq.n	8003a50 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	0a5b      	lsrs	r3, r3, #9
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d008      	beq.n	8003a50 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 fe99 	bl	8004776 <I2C_SlaveReceive_BTF>
 8003a44:	e004      	b.n	8003a50 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003a46:	bf00      	nop
 8003a48:	e002      	b.n	8003a50 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a4a:	bf00      	nop
 8003a4c:	e000      	b.n	8003a50 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003a4e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003a50:	3720      	adds	r7, #32
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a56:	b480      	push	{r7}
 8003a58:	b083      	sub	sp, #12
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003a5e:	bf00      	nop
 8003a60:	370c      	adds	r7, #12
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr

08003a6a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	b083      	sub	sp, #12
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003a72:	bf00      	nop
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr

08003a7e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003a86:	bf00      	nop
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr

08003aa6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	b083      	sub	sp, #12
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
 8003aae:	460b      	mov	r3, r1
 8003ab0:	70fb      	strb	r3, [r7, #3]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003ab6:	bf00      	nop
 8003ab8:	370c      	adds	r7, #12
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b083      	sub	sp, #12
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003aca:	bf00      	nop
 8003acc:	370c      	adds	r7, #12
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr

08003ad6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	b083      	sub	sp, #12
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003ade:	bf00      	nop
 8003ae0:	370c      	adds	r7, #12
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr

08003aea <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003aea:	b480      	push	{r7}
 8003aec:	b083      	sub	sp, #12
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003af2:	bf00      	nop
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003afe:	b480      	push	{r7}
 8003b00:	b083      	sub	sp, #12
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003b06:	bf00      	nop
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr

08003b12 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b12:	b480      	push	{r7}
 8003b14:	b083      	sub	sp, #12
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003b1a:	bf00      	nop
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b084      	sub	sp, #16
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b34:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b3c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b42:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d150      	bne.n	8003bee <I2C_MasterTransmit_TXE+0xc8>
 8003b4c:	7bfb      	ldrb	r3, [r7, #15]
 8003b4e:	2b21      	cmp	r3, #33	; 0x21
 8003b50:	d14d      	bne.n	8003bee <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	2b08      	cmp	r3, #8
 8003b56:	d01d      	beq.n	8003b94 <I2C_MasterTransmit_TXE+0x6e>
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	2b20      	cmp	r3, #32
 8003b5c:	d01a      	beq.n	8003b94 <I2C_MasterTransmit_TXE+0x6e>
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003b64:	d016      	beq.n	8003b94 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	685a      	ldr	r2, [r3, #4]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003b74:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2211      	movs	r2, #17
 8003b7a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2220      	movs	r2, #32
 8003b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f7ff ff62 	bl	8003a56 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003b92:	e060      	b.n	8003c56 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	685a      	ldr	r2, [r3, #4]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ba2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bb2:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2220      	movs	r2, #32
 8003bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b40      	cmp	r3, #64	; 0x40
 8003bcc:	d107      	bne.n	8003bde <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f7ff ff7d 	bl	8003ad6 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003bdc:	e03b      	b.n	8003c56 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f7ff ff35 	bl	8003a56 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003bec:	e033      	b.n	8003c56 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003bee:	7bfb      	ldrb	r3, [r7, #15]
 8003bf0:	2b21      	cmp	r3, #33	; 0x21
 8003bf2:	d005      	beq.n	8003c00 <I2C_MasterTransmit_TXE+0xda>
 8003bf4:	7bbb      	ldrb	r3, [r7, #14]
 8003bf6:	2b40      	cmp	r3, #64	; 0x40
 8003bf8:	d12d      	bne.n	8003c56 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003bfa:	7bfb      	ldrb	r3, [r7, #15]
 8003bfc:	2b22      	cmp	r3, #34	; 0x22
 8003bfe:	d12a      	bne.n	8003c56 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d108      	bne.n	8003c1c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c18:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003c1a:	e01c      	b.n	8003c56 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b40      	cmp	r3, #64	; 0x40
 8003c26:	d103      	bne.n	8003c30 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f000 f88e 	bl	8003d4a <I2C_MemoryTransmit_TXE_BTF>
}
 8003c2e:	e012      	b.n	8003c56 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c34:	781a      	ldrb	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c40:	1c5a      	adds	r2, r3, #1
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	b29a      	uxth	r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003c54:	e7ff      	b.n	8003c56 <I2C_MasterTransmit_TXE+0x130>
 8003c56:	bf00      	nop
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b084      	sub	sp, #16
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c6a:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	2b21      	cmp	r3, #33	; 0x21
 8003c76:	d164      	bne.n	8003d42 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d012      	beq.n	8003ca8 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c86:	781a      	ldrb	r2, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c92:	1c5a      	adds	r2, r3, #1
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	3b01      	subs	r3, #1
 8003ca0:	b29a      	uxth	r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003ca6:	e04c      	b.n	8003d42 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2b08      	cmp	r3, #8
 8003cac:	d01d      	beq.n	8003cea <I2C_MasterTransmit_BTF+0x8c>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2b20      	cmp	r3, #32
 8003cb2:	d01a      	beq.n	8003cea <I2C_MasterTransmit_BTF+0x8c>
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003cba:	d016      	beq.n	8003cea <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003cca:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2211      	movs	r2, #17
 8003cd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2220      	movs	r2, #32
 8003cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f7ff feb7 	bl	8003a56 <HAL_I2C_MasterTxCpltCallback>
}
 8003ce8:	e02b      	b.n	8003d42 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	685a      	ldr	r2, [r3, #4]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003cf8:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d08:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2220      	movs	r2, #32
 8003d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	2b40      	cmp	r3, #64	; 0x40
 8003d22:	d107      	bne.n	8003d34 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f7ff fed2 	bl	8003ad6 <HAL_I2C_MemTxCpltCallback>
}
 8003d32:	e006      	b.n	8003d42 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f7ff fe8a 	bl	8003a56 <HAL_I2C_MasterTxCpltCallback>
}
 8003d42:	bf00      	nop
 8003d44:	3710      	adds	r7, #16
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b084      	sub	sp, #16
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d58:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d11d      	bne.n	8003d9e <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d10b      	bne.n	8003d82 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d6e:	b2da      	uxtb	r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d7a:	1c9a      	adds	r2, r3, #2
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003d80:	e073      	b.n	8003e6a <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	121b      	asrs	r3, r3, #8
 8003d8a:	b2da      	uxtb	r2, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d96:	1c5a      	adds	r2, r3, #1
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003d9c:	e065      	b.n	8003e6a <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d10b      	bne.n	8003dbe <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003daa:	b2da      	uxtb	r2, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003db6:	1c5a      	adds	r2, r3, #1
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003dbc:	e055      	b.n	8003e6a <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d151      	bne.n	8003e6a <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003dc6:	7bfb      	ldrb	r3, [r7, #15]
 8003dc8:	2b22      	cmp	r3, #34	; 0x22
 8003dca:	d10d      	bne.n	8003de8 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003dda:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003de0:	1c5a      	adds	r2, r3, #1
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003de6:	e040      	b.n	8003e6a <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d015      	beq.n	8003e1e <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003df2:	7bfb      	ldrb	r3, [r7, #15]
 8003df4:	2b21      	cmp	r3, #33	; 0x21
 8003df6:	d112      	bne.n	8003e1e <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfc:	781a      	ldrb	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e08:	1c5a      	adds	r2, r3, #1
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	3b01      	subs	r3, #1
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003e1c:	e025      	b.n	8003e6a <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d120      	bne.n	8003e6a <I2C_MemoryTransmit_TXE_BTF+0x120>
 8003e28:	7bfb      	ldrb	r3, [r7, #15]
 8003e2a:	2b21      	cmp	r3, #33	; 0x21
 8003e2c:	d11d      	bne.n	8003e6a <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	685a      	ldr	r2, [r3, #4]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e3c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e4c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2220      	movs	r2, #32
 8003e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7ff fe36 	bl	8003ad6 <HAL_I2C_MemTxCpltCallback>
}
 8003e6a:	bf00      	nop
 8003e6c:	3710      	adds	r7, #16
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b084      	sub	sp, #16
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b22      	cmp	r3, #34	; 0x22
 8003e84:	f040 80ac 	bne.w	8003fe0 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2b03      	cmp	r3, #3
 8003e94:	d921      	bls.n	8003eda <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	691a      	ldr	r2, [r3, #16]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	b2d2      	uxtb	r2, r2
 8003ea2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea8:	1c5a      	adds	r2, r3, #1
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	b29a      	uxth	r2, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	2b03      	cmp	r3, #3
 8003ec4:	f040 808c 	bne.w	8003fe0 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	685a      	ldr	r2, [r3, #4]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ed6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003ed8:	e082      	b.n	8003fe0 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d075      	beq.n	8003fce <I2C_MasterReceive_RXNE+0x15c>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d002      	beq.n	8003eee <I2C_MasterReceive_RXNE+0x7c>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d16f      	bne.n	8003fce <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 ffb8 	bl	8004e64 <I2C_WaitOnSTOPRequestThroughIT>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d142      	bne.n	8003f80 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f08:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	685a      	ldr	r2, [r3, #4]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003f18:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	691a      	ldr	r2, [r3, #16]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f24:	b2d2      	uxtb	r2, r2
 8003f26:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2c:	1c5a      	adds	r2, r3, #1
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2220      	movs	r2, #32
 8003f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	2b40      	cmp	r3, #64	; 0x40
 8003f52:	d10a      	bne.n	8003f6a <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f7ff fdc1 	bl	8003aea <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003f68:	e03a      	b.n	8003fe0 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2212      	movs	r2, #18
 8003f76:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f7ff fd76 	bl	8003a6a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003f7e:	e02f      	b.n	8003fe0 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	685a      	ldr	r2, [r3, #4]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003f8e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	691a      	ldr	r2, [r3, #16]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9a:	b2d2      	uxtb	r2, r2
 8003f9c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa2:	1c5a      	adds	r2, r3, #1
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2220      	movs	r2, #32
 8003fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f7ff fd99 	bl	8003afe <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003fcc:	e008      	b.n	8003fe0 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	685a      	ldr	r2, [r3, #4]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fdc:	605a      	str	r2, [r3, #4]
}
 8003fde:	e7ff      	b.n	8003fe0 <I2C_MasterReceive_RXNE+0x16e>
 8003fe0:	bf00      	nop
 8003fe2:	3710      	adds	r7, #16
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	2b04      	cmp	r3, #4
 8003ffe:	d11b      	bne.n	8004038 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800400e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	691a      	ldr	r2, [r3, #16]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401a:	b2d2      	uxtb	r2, r2
 800401c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004022:	1c5a      	adds	r2, r3, #1
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800402c:	b29b      	uxth	r3, r3
 800402e:	3b01      	subs	r3, #1
 8004030:	b29a      	uxth	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004036:	e0bd      	b.n	80041b4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800403c:	b29b      	uxth	r3, r3
 800403e:	2b03      	cmp	r3, #3
 8004040:	d129      	bne.n	8004096 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004050:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2b04      	cmp	r3, #4
 8004056:	d00a      	beq.n	800406e <I2C_MasterReceive_BTF+0x86>
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2b02      	cmp	r3, #2
 800405c:	d007      	beq.n	800406e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800406c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	691a      	ldr	r2, [r3, #16]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	b2d2      	uxtb	r2, r2
 800407a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800408a:	b29b      	uxth	r3, r3
 800408c:	3b01      	subs	r3, #1
 800408e:	b29a      	uxth	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004094:	e08e      	b.n	80041b4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800409a:	b29b      	uxth	r3, r3
 800409c:	2b02      	cmp	r3, #2
 800409e:	d176      	bne.n	800418e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d002      	beq.n	80040ac <I2C_MasterReceive_BTF+0xc4>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2b10      	cmp	r3, #16
 80040aa:	d108      	bne.n	80040be <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	e019      	b.n	80040f2 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2b04      	cmp	r3, #4
 80040c2:	d002      	beq.n	80040ca <I2C_MasterReceive_BTF+0xe2>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	d108      	bne.n	80040dc <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80040d8:	601a      	str	r2, [r3, #0]
 80040da:	e00a      	b.n	80040f2 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2b10      	cmp	r3, #16
 80040e0:	d007      	beq.n	80040f2 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040f0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	691a      	ldr	r2, [r3, #16]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fc:	b2d2      	uxtb	r2, r2
 80040fe:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004104:	1c5a      	adds	r2, r3, #1
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800410e:	b29b      	uxth	r3, r3
 8004110:	3b01      	subs	r3, #1
 8004112:	b29a      	uxth	r2, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	691a      	ldr	r2, [r3, #16]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004122:	b2d2      	uxtb	r2, r2
 8004124:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412a:	1c5a      	adds	r2, r3, #1
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004134:	b29b      	uxth	r3, r3
 8004136:	3b01      	subs	r3, #1
 8004138:	b29a      	uxth	r2, r3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	685a      	ldr	r2, [r3, #4]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800414c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2220      	movs	r2, #32
 8004152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b40      	cmp	r3, #64	; 0x40
 8004160:	d10a      	bne.n	8004178 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f7ff fcba 	bl	8003aea <HAL_I2C_MemRxCpltCallback>
}
 8004176:	e01d      	b.n	80041b4 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2212      	movs	r2, #18
 8004184:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f7ff fc6f 	bl	8003a6a <HAL_I2C_MasterRxCpltCallback>
}
 800418c:	e012      	b.n	80041b4 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	691a      	ldr	r2, [r3, #16]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004198:	b2d2      	uxtb	r2, r2
 800419a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a0:	1c5a      	adds	r2, r3, #1
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	3b01      	subs	r3, #1
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80041b4:	bf00      	nop
 80041b6:	3710      	adds	r7, #16
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	2b40      	cmp	r3, #64	; 0x40
 80041ce:	d117      	bne.n	8004200 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d109      	bne.n	80041ec <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	461a      	mov	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80041e8:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80041ea:	e067      	b.n	80042bc <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	f043 0301 	orr.w	r3, r3, #1
 80041f6:	b2da      	uxtb	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	611a      	str	r2, [r3, #16]
}
 80041fe:	e05d      	b.n	80042bc <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	691b      	ldr	r3, [r3, #16]
 8004204:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004208:	d133      	bne.n	8004272 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004210:	b2db      	uxtb	r3, r3
 8004212:	2b21      	cmp	r3, #33	; 0x21
 8004214:	d109      	bne.n	800422a <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800421a:	b2db      	uxtb	r3, r3
 800421c:	461a      	mov	r2, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004226:	611a      	str	r2, [r3, #16]
 8004228:	e008      	b.n	800423c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800422e:	b2db      	uxtb	r3, r3
 8004230:	f043 0301 	orr.w	r3, r3, #1
 8004234:	b2da      	uxtb	r2, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004240:	2b00      	cmp	r3, #0
 8004242:	d004      	beq.n	800424e <I2C_Master_SB+0x92>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800424a:	2b00      	cmp	r3, #0
 800424c:	d108      	bne.n	8004260 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004252:	2b00      	cmp	r3, #0
 8004254:	d032      	beq.n	80042bc <I2C_Master_SB+0x100>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800425a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800425c:	2b00      	cmp	r3, #0
 800425e:	d02d      	beq.n	80042bc <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	685a      	ldr	r2, [r3, #4]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800426e:	605a      	str	r2, [r3, #4]
}
 8004270:	e024      	b.n	80042bc <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004276:	2b00      	cmp	r3, #0
 8004278:	d10e      	bne.n	8004298 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800427e:	b29b      	uxth	r3, r3
 8004280:	11db      	asrs	r3, r3, #7
 8004282:	b2db      	uxtb	r3, r3
 8004284:	f003 0306 	and.w	r3, r3, #6
 8004288:	b2db      	uxtb	r3, r3
 800428a:	f063 030f 	orn	r3, r3, #15
 800428e:	b2da      	uxtb	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	611a      	str	r2, [r3, #16]
}
 8004296:	e011      	b.n	80042bc <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800429c:	2b01      	cmp	r3, #1
 800429e:	d10d      	bne.n	80042bc <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	11db      	asrs	r3, r3, #7
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	f003 0306 	and.w	r3, r3, #6
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	f063 030e 	orn	r3, r3, #14
 80042b4:	b2da      	uxtb	r2, r3
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	611a      	str	r2, [r3, #16]
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042d4:	b2da      	uxtb	r2, r3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d004      	beq.n	80042ee <I2C_Master_ADD10+0x26>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d108      	bne.n	8004300 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00c      	beq.n	8004310 <I2C_Master_ADD10+0x48>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d007      	beq.n	8004310 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	685a      	ldr	r2, [r3, #4]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800430e:	605a      	str	r2, [r3, #4]
  }
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800431c:	b480      	push	{r7}
 800431e:	b091      	sub	sp, #68	; 0x44
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800432a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004332:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004338:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b22      	cmp	r3, #34	; 0x22
 8004344:	f040 8169 	bne.w	800461a <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10f      	bne.n	8004370 <I2C_Master_ADDR+0x54>
 8004350:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004354:	2b40      	cmp	r3, #64	; 0x40
 8004356:	d10b      	bne.n	8004370 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004358:	2300      	movs	r3, #0
 800435a:	633b      	str	r3, [r7, #48]	; 0x30
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	633b      	str	r3, [r7, #48]	; 0x30
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	699b      	ldr	r3, [r3, #24]
 800436a:	633b      	str	r3, [r7, #48]	; 0x30
 800436c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800436e:	e160      	b.n	8004632 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004374:	2b00      	cmp	r3, #0
 8004376:	d11d      	bne.n	80043b4 <I2C_Master_ADDR+0x98>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004380:	d118      	bne.n	80043b4 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004382:	2300      	movs	r3, #0
 8004384:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	695b      	ldr	r3, [r3, #20]
 800438c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	699b      	ldr	r3, [r3, #24]
 8004394:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004396:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043a6:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043ac:	1c5a      	adds	r2, r3, #1
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	651a      	str	r2, [r3, #80]	; 0x50
 80043b2:	e13e      	b.n	8004632 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d113      	bne.n	80043e6 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043be:	2300      	movs	r3, #0
 80043c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	695b      	ldr	r3, [r3, #20]
 80043c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	699b      	ldr	r3, [r3, #24]
 80043d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80043d2:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043e2:	601a      	str	r2, [r3, #0]
 80043e4:	e115      	b.n	8004612 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	f040 808a 	bne.w	8004506 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80043f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80043f8:	d137      	bne.n	800446a <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004408:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004414:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004418:	d113      	bne.n	8004442 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004428:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800442a:	2300      	movs	r3, #0
 800442c:	627b      	str	r3, [r7, #36]	; 0x24
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	695b      	ldr	r3, [r3, #20]
 8004434:	627b      	str	r3, [r7, #36]	; 0x24
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	627b      	str	r3, [r7, #36]	; 0x24
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	e0e7      	b.n	8004612 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004442:	2300      	movs	r3, #0
 8004444:	623b      	str	r3, [r7, #32]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	695b      	ldr	r3, [r3, #20]
 800444c:	623b      	str	r3, [r7, #32]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	623b      	str	r3, [r7, #32]
 8004456:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004466:	601a      	str	r2, [r3, #0]
 8004468:	e0d3      	b.n	8004612 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800446a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800446c:	2b08      	cmp	r3, #8
 800446e:	d02e      	beq.n	80044ce <I2C_Master_ADDR+0x1b2>
 8004470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004472:	2b20      	cmp	r3, #32
 8004474:	d02b      	beq.n	80044ce <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004478:	2b12      	cmp	r3, #18
 800447a:	d102      	bne.n	8004482 <I2C_Master_ADDR+0x166>
 800447c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800447e:	2b01      	cmp	r3, #1
 8004480:	d125      	bne.n	80044ce <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004484:	2b04      	cmp	r3, #4
 8004486:	d00e      	beq.n	80044a6 <I2C_Master_ADDR+0x18a>
 8004488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800448a:	2b02      	cmp	r3, #2
 800448c:	d00b      	beq.n	80044a6 <I2C_Master_ADDR+0x18a>
 800448e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004490:	2b10      	cmp	r3, #16
 8004492:	d008      	beq.n	80044a6 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044a2:	601a      	str	r2, [r3, #0]
 80044a4:	e007      	b.n	80044b6 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80044b4:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044b6:	2300      	movs	r3, #0
 80044b8:	61fb      	str	r3, [r7, #28]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	695b      	ldr	r3, [r3, #20]
 80044c0:	61fb      	str	r3, [r7, #28]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	699b      	ldr	r3, [r3, #24]
 80044c8:	61fb      	str	r3, [r7, #28]
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	e0a1      	b.n	8004612 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044dc:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044de:	2300      	movs	r3, #0
 80044e0:	61bb      	str	r3, [r7, #24]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	695b      	ldr	r3, [r3, #20]
 80044e8:	61bb      	str	r3, [r7, #24]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	699b      	ldr	r3, [r3, #24]
 80044f0:	61bb      	str	r3, [r7, #24]
 80044f2:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004502:	601a      	str	r2, [r3, #0]
 8004504:	e085      	b.n	8004612 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800450a:	b29b      	uxth	r3, r3
 800450c:	2b02      	cmp	r3, #2
 800450e:	d14d      	bne.n	80045ac <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004512:	2b04      	cmp	r3, #4
 8004514:	d016      	beq.n	8004544 <I2C_Master_ADDR+0x228>
 8004516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004518:	2b02      	cmp	r3, #2
 800451a:	d013      	beq.n	8004544 <I2C_Master_ADDR+0x228>
 800451c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800451e:	2b10      	cmp	r3, #16
 8004520:	d010      	beq.n	8004544 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004530:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004540:	601a      	str	r2, [r3, #0]
 8004542:	e007      	b.n	8004554 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004552:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800455e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004562:	d117      	bne.n	8004594 <I2C_Master_ADDR+0x278>
 8004564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004566:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800456a:	d00b      	beq.n	8004584 <I2C_Master_ADDR+0x268>
 800456c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800456e:	2b01      	cmp	r3, #1
 8004570:	d008      	beq.n	8004584 <I2C_Master_ADDR+0x268>
 8004572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004574:	2b08      	cmp	r3, #8
 8004576:	d005      	beq.n	8004584 <I2C_Master_ADDR+0x268>
 8004578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800457a:	2b10      	cmp	r3, #16
 800457c:	d002      	beq.n	8004584 <I2C_Master_ADDR+0x268>
 800457e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004580:	2b20      	cmp	r3, #32
 8004582:	d107      	bne.n	8004594 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004592:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004594:	2300      	movs	r3, #0
 8004596:	617b      	str	r3, [r7, #20]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	617b      	str	r3, [r7, #20]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	617b      	str	r3, [r7, #20]
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	e032      	b.n	8004612 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80045ba:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045ca:	d117      	bne.n	80045fc <I2C_Master_ADDR+0x2e0>
 80045cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ce:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80045d2:	d00b      	beq.n	80045ec <I2C_Master_ADDR+0x2d0>
 80045d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d008      	beq.n	80045ec <I2C_Master_ADDR+0x2d0>
 80045da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045dc:	2b08      	cmp	r3, #8
 80045de:	d005      	beq.n	80045ec <I2C_Master_ADDR+0x2d0>
 80045e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045e2:	2b10      	cmp	r3, #16
 80045e4:	d002      	beq.n	80045ec <I2C_Master_ADDR+0x2d0>
 80045e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045e8:	2b20      	cmp	r3, #32
 80045ea:	d107      	bne.n	80045fc <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	685a      	ldr	r2, [r3, #4]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80045fa:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045fc:	2300      	movs	r3, #0
 80045fe:	613b      	str	r3, [r7, #16]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	613b      	str	r3, [r7, #16]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	613b      	str	r3, [r7, #16]
 8004610:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004618:	e00b      	b.n	8004632 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800461a:	2300      	movs	r3, #0
 800461c:	60fb      	str	r3, [r7, #12]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	695b      	ldr	r3, [r3, #20]
 8004624:	60fb      	str	r3, [r7, #12]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	60fb      	str	r3, [r7, #12]
 800462e:	68fb      	ldr	r3, [r7, #12]
}
 8004630:	e7ff      	b.n	8004632 <I2C_Master_ADDR+0x316>
 8004632:	bf00      	nop
 8004634:	3744      	adds	r7, #68	; 0x44
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr

0800463e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b084      	sub	sp, #16
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800464c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004652:	b29b      	uxth	r3, r3
 8004654:	2b00      	cmp	r3, #0
 8004656:	d02b      	beq.n	80046b0 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465c:	781a      	ldrb	r2, [r3, #0]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004668:	1c5a      	adds	r2, r3, #1
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004672:	b29b      	uxth	r3, r3
 8004674:	3b01      	subs	r3, #1
 8004676:	b29a      	uxth	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004680:	b29b      	uxth	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	d114      	bne.n	80046b0 <I2C_SlaveTransmit_TXE+0x72>
 8004686:	7bfb      	ldrb	r3, [r7, #15]
 8004688:	2b29      	cmp	r3, #41	; 0x29
 800468a:	d111      	bne.n	80046b0 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	685a      	ldr	r2, [r3, #4]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800469a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2221      	movs	r2, #33	; 0x21
 80046a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2228      	movs	r2, #40	; 0x28
 80046a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f7ff f9e7 	bl	8003a7e <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80046b0:	bf00      	nop
 80046b2:	3710      	adds	r7, #16
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d011      	beq.n	80046ee <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ce:	781a      	ldrb	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046da:	1c5a      	adds	r2, r3, #1
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	3b01      	subs	r3, #1
 80046e8:	b29a      	uxth	r2, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b084      	sub	sp, #16
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004708:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800470e:	b29b      	uxth	r3, r3
 8004710:	2b00      	cmp	r3, #0
 8004712:	d02c      	beq.n	800476e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	691a      	ldr	r2, [r3, #16]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471e:	b2d2      	uxtb	r2, r2
 8004720:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004726:	1c5a      	adds	r2, r3, #1
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004730:	b29b      	uxth	r3, r3
 8004732:	3b01      	subs	r3, #1
 8004734:	b29a      	uxth	r2, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800473e:	b29b      	uxth	r3, r3
 8004740:	2b00      	cmp	r3, #0
 8004742:	d114      	bne.n	800476e <I2C_SlaveReceive_RXNE+0x74>
 8004744:	7bfb      	ldrb	r3, [r7, #15]
 8004746:	2b2a      	cmp	r3, #42	; 0x2a
 8004748:	d111      	bne.n	800476e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	685a      	ldr	r2, [r3, #4]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004758:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2222      	movs	r2, #34	; 0x22
 800475e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2228      	movs	r2, #40	; 0x28
 8004764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f7ff f992 	bl	8003a92 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800476e:	bf00      	nop
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004776:	b480      	push	{r7}
 8004778:	b083      	sub	sp, #12
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004782:	b29b      	uxth	r3, r3
 8004784:	2b00      	cmp	r3, #0
 8004786:	d012      	beq.n	80047ae <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	691a      	ldr	r2, [r3, #16]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004792:	b2d2      	uxtb	r2, r2
 8004794:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479a:	1c5a      	adds	r2, r3, #1
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	3b01      	subs	r3, #1
 80047a8:	b29a      	uxth	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80047ae:	bf00      	nop
 80047b0:	370c      	adds	r7, #12
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr

080047ba <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b084      	sub	sp, #16
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
 80047c2:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80047c4:	2300      	movs	r3, #0
 80047c6:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80047d4:	2b28      	cmp	r3, #40	; 0x28
 80047d6:	d127      	bne.n	8004828 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	685a      	ldr	r2, [r3, #4]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047e6:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	089b      	lsrs	r3, r3, #2
 80047ec:	f003 0301 	and.w	r3, r3, #1
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d101      	bne.n	80047f8 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80047f4:	2301      	movs	r3, #1
 80047f6:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	09db      	lsrs	r3, r3, #7
 80047fc:	f003 0301 	and.w	r3, r3, #1
 8004800:	2b00      	cmp	r3, #0
 8004802:	d103      	bne.n	800480c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	81bb      	strh	r3, [r7, #12]
 800480a:	e002      	b.n	8004812 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800481a:	89ba      	ldrh	r2, [r7, #12]
 800481c:	7bfb      	ldrb	r3, [r7, #15]
 800481e:	4619      	mov	r1, r3
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f7ff f940 	bl	8003aa6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004826:	e00e      	b.n	8004846 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004828:	2300      	movs	r3, #0
 800482a:	60bb      	str	r3, [r7, #8]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	60bb      	str	r3, [r7, #8]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	60bb      	str	r3, [r7, #8]
 800483c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004846:	bf00      	nop
 8004848:	3710      	adds	r7, #16
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
	...

08004850 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800485e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685a      	ldr	r2, [r3, #4]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800486e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004870:	2300      	movs	r3, #0
 8004872:	60bb      	str	r3, [r7, #8]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	695b      	ldr	r3, [r3, #20]
 800487a:	60bb      	str	r3, [r7, #8]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f042 0201 	orr.w	r2, r2, #1
 800488a:	601a      	str	r2, [r3, #0]
 800488c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800489c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048ac:	d172      	bne.n	8004994 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80048ae:	7bfb      	ldrb	r3, [r7, #15]
 80048b0:	2b22      	cmp	r3, #34	; 0x22
 80048b2:	d002      	beq.n	80048ba <I2C_Slave_STOPF+0x6a>
 80048b4:	7bfb      	ldrb	r3, [r7, #15]
 80048b6:	2b2a      	cmp	r3, #42	; 0x2a
 80048b8:	d135      	bne.n	8004926 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	b29a      	uxth	r2, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d005      	beq.n	80048de <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d6:	f043 0204 	orr.w	r2, r3, #4
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	685a      	ldr	r2, [r3, #4]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048ec:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7fe fb9c 	bl	8003030 <HAL_DMA_GetState>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d049      	beq.n	8004992 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004902:	4a69      	ldr	r2, [pc, #420]	; (8004aa8 <I2C_Slave_STOPF+0x258>)
 8004904:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800490a:	4618      	mov	r0, r3
 800490c:	f7fe f9e4 	bl	8002cd8 <HAL_DMA_Abort_IT>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d03d      	beq.n	8004992 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800491a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004920:	4610      	mov	r0, r2
 8004922:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004924:	e035      	b.n	8004992 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	b29a      	uxth	r2, r3
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004938:	b29b      	uxth	r3, r3
 800493a:	2b00      	cmp	r3, #0
 800493c:	d005      	beq.n	800494a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004942:	f043 0204 	orr.w	r2, r3, #4
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	685a      	ldr	r2, [r3, #4]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004958:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800495e:	4618      	mov	r0, r3
 8004960:	f7fe fb66 	bl	8003030 <HAL_DMA_GetState>
 8004964:	4603      	mov	r3, r0
 8004966:	2b01      	cmp	r3, #1
 8004968:	d014      	beq.n	8004994 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800496e:	4a4e      	ldr	r2, [pc, #312]	; (8004aa8 <I2C_Slave_STOPF+0x258>)
 8004970:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004976:	4618      	mov	r0, r3
 8004978:	f7fe f9ae 	bl	8002cd8 <HAL_DMA_Abort_IT>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d008      	beq.n	8004994 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004986:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004988:	687a      	ldr	r2, [r7, #4]
 800498a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800498c:	4610      	mov	r0, r2
 800498e:	4798      	blx	r3
 8004990:	e000      	b.n	8004994 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004992:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004998:	b29b      	uxth	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d03e      	beq.n	8004a1c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b04      	cmp	r3, #4
 80049aa:	d112      	bne.n	80049d2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	691a      	ldr	r2, [r3, #16]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b6:	b2d2      	uxtb	r2, r2
 80049b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049be:	1c5a      	adds	r2, r3, #1
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	3b01      	subs	r3, #1
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	695b      	ldr	r3, [r3, #20]
 80049d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049dc:	2b40      	cmp	r3, #64	; 0x40
 80049de:	d112      	bne.n	8004a06 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	691a      	ldr	r2, [r3, #16]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ea:	b2d2      	uxtb	r2, r2
 80049ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f2:	1c5a      	adds	r2, r3, #1
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	3b01      	subs	r3, #1
 8004a00:	b29a      	uxth	r2, r3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d005      	beq.n	8004a1c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a14:	f043 0204 	orr.w	r2, r3, #4
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d003      	beq.n	8004a2c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f000 f843 	bl	8004ab0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004a2a:	e039      	b.n	8004aa0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004a2c:	7bfb      	ldrb	r3, [r7, #15]
 8004a2e:	2b2a      	cmp	r3, #42	; 0x2a
 8004a30:	d109      	bne.n	8004a46 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2228      	movs	r2, #40	; 0x28
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f7ff f826 	bl	8003a92 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b28      	cmp	r3, #40	; 0x28
 8004a50:	d111      	bne.n	8004a76 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a15      	ldr	r2, [pc, #84]	; (8004aac <I2C_Slave_STOPF+0x25c>)
 8004a56:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2220      	movs	r2, #32
 8004a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f7ff f827 	bl	8003ac2 <HAL_I2C_ListenCpltCallback>
}
 8004a74:	e014      	b.n	8004aa0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7a:	2b22      	cmp	r3, #34	; 0x22
 8004a7c:	d002      	beq.n	8004a84 <I2C_Slave_STOPF+0x234>
 8004a7e:	7bfb      	ldrb	r3, [r7, #15]
 8004a80:	2b22      	cmp	r3, #34	; 0x22
 8004a82:	d10d      	bne.n	8004aa0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2220      	movs	r2, #32
 8004a8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f7fe fff9 	bl	8003a92 <HAL_I2C_SlaveRxCpltCallback>
}
 8004aa0:	bf00      	nop
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	08004d15 	.word	0x08004d15
 8004aac:	ffff0000 	.word	0xffff0000

08004ab0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004abe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ac6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004ac8:	7bbb      	ldrb	r3, [r7, #14]
 8004aca:	2b10      	cmp	r3, #16
 8004acc:	d002      	beq.n	8004ad4 <I2C_ITError+0x24>
 8004ace:	7bbb      	ldrb	r3, [r7, #14]
 8004ad0:	2b40      	cmp	r3, #64	; 0x40
 8004ad2:	d10a      	bne.n	8004aea <I2C_ITError+0x3a>
 8004ad4:	7bfb      	ldrb	r3, [r7, #15]
 8004ad6:	2b22      	cmp	r3, #34	; 0x22
 8004ad8:	d107      	bne.n	8004aea <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ae8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004aea:	7bfb      	ldrb	r3, [r7, #15]
 8004aec:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004af0:	2b28      	cmp	r3, #40	; 0x28
 8004af2:	d107      	bne.n	8004b04 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2228      	movs	r2, #40	; 0x28
 8004afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004b02:	e015      	b.n	8004b30 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b12:	d00a      	beq.n	8004b2a <I2C_ITError+0x7a>
 8004b14:	7bfb      	ldrb	r3, [r7, #15]
 8004b16:	2b60      	cmp	r3, #96	; 0x60
 8004b18:	d007      	beq.n	8004b2a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2220      	movs	r2, #32
 8004b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b3e:	d162      	bne.n	8004c06 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685a      	ldr	r2, [r3, #4]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b4e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d020      	beq.n	8004ba0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b62:	4a6a      	ldr	r2, [pc, #424]	; (8004d0c <I2C_ITError+0x25c>)
 8004b64:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7fe f8b4 	bl	8002cd8 <HAL_DMA_Abort_IT>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	f000 8089 	beq.w	8004c8a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f022 0201 	bic.w	r2, r2, #1
 8004b86:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2220      	movs	r2, #32
 8004b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b9a:	4610      	mov	r0, r2
 8004b9c:	4798      	blx	r3
 8004b9e:	e074      	b.n	8004c8a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba4:	4a59      	ldr	r2, [pc, #356]	; (8004d0c <I2C_ITError+0x25c>)
 8004ba6:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bac:	4618      	mov	r0, r3
 8004bae:	f7fe f893 	bl	8002cd8 <HAL_DMA_Abort_IT>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d068      	beq.n	8004c8a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	695b      	ldr	r3, [r3, #20]
 8004bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc2:	2b40      	cmp	r3, #64	; 0x40
 8004bc4:	d10b      	bne.n	8004bde <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	691a      	ldr	r2, [r3, #16]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd0:	b2d2      	uxtb	r2, r2
 8004bd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd8:	1c5a      	adds	r2, r3, #1
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f022 0201 	bic.w	r2, r2, #1
 8004bec:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2220      	movs	r2, #32
 8004bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c00:	4610      	mov	r0, r2
 8004c02:	4798      	blx	r3
 8004c04:	e041      	b.n	8004c8a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	2b60      	cmp	r3, #96	; 0x60
 8004c10:	d125      	bne.n	8004c5e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2220      	movs	r2, #32
 8004c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c2a:	2b40      	cmp	r3, #64	; 0x40
 8004c2c:	d10b      	bne.n	8004c46 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	691a      	ldr	r2, [r3, #16]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c38:	b2d2      	uxtb	r2, r2
 8004c3a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c40:	1c5a      	adds	r2, r3, #1
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f022 0201 	bic.w	r2, r2, #1
 8004c54:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7fe ff5b 	bl	8003b12 <HAL_I2C_AbortCpltCallback>
 8004c5c:	e015      	b.n	8004c8a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c68:	2b40      	cmp	r3, #64	; 0x40
 8004c6a:	d10b      	bne.n	8004c84 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	691a      	ldr	r2, [r3, #16]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c76:	b2d2      	uxtb	r2, r2
 8004c78:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7e:	1c5a      	adds	r2, r3, #1
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f7fe ff3a 	bl	8003afe <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10e      	bne.n	8004cb8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d109      	bne.n	8004cb8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d104      	bne.n	8004cb8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d007      	beq.n	8004cc8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	685a      	ldr	r2, [r3, #4]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004cc6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cce:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd4:	f003 0304 	and.w	r3, r3, #4
 8004cd8:	2b04      	cmp	r3, #4
 8004cda:	d113      	bne.n	8004d04 <I2C_ITError+0x254>
 8004cdc:	7bfb      	ldrb	r3, [r7, #15]
 8004cde:	2b28      	cmp	r3, #40	; 0x28
 8004ce0:	d110      	bne.n	8004d04 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a0a      	ldr	r2, [pc, #40]	; (8004d10 <I2C_ITError+0x260>)
 8004ce6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2220      	movs	r2, #32
 8004cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f7fe fedf 	bl	8003ac2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004d04:	bf00      	nop
 8004d06:	3710      	adds	r7, #16
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	08004d15 	.word	0x08004d15
 8004d10:	ffff0000 	.word	0xffff0000

08004d14 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b086      	sub	sp, #24
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d24:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d2c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004d2e:	4b4b      	ldr	r3, [pc, #300]	; (8004e5c <I2C_DMAAbort+0x148>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	08db      	lsrs	r3, r3, #3
 8004d34:	4a4a      	ldr	r2, [pc, #296]	; (8004e60 <I2C_DMAAbort+0x14c>)
 8004d36:	fba2 2303 	umull	r2, r3, r2, r3
 8004d3a:	0a1a      	lsrs	r2, r3, #8
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	4413      	add	r3, r2
 8004d42:	00da      	lsls	r2, r3, #3
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d106      	bne.n	8004d5c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d52:	f043 0220 	orr.w	r2, r3, #32
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004d5a:	e00a      	b.n	8004d72 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	3b01      	subs	r3, #1
 8004d60:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d70:	d0ea      	beq.n	8004d48 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d003      	beq.n	8004d82 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d7e:	2200      	movs	r2, #0
 8004d80:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d003      	beq.n	8004d92 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d8e:	2200      	movs	r2, #0
 8004d90:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004da0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	2200      	movs	r2, #0
 8004da6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d003      	beq.n	8004db8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004db4:	2200      	movs	r2, #0
 8004db6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d003      	beq.n	8004dc8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f022 0201 	bic.w	r2, r2, #1
 8004dd6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	2b60      	cmp	r3, #96	; 0x60
 8004de2:	d10e      	bne.n	8004e02 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	2220      	movs	r2, #32
 8004de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	2200      	movs	r2, #0
 8004df8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004dfa:	6978      	ldr	r0, [r7, #20]
 8004dfc:	f7fe fe89 	bl	8003b12 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004e00:	e027      	b.n	8004e52 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e02:	7cfb      	ldrb	r3, [r7, #19]
 8004e04:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004e08:	2b28      	cmp	r3, #40	; 0x28
 8004e0a:	d117      	bne.n	8004e3c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f042 0201 	orr.w	r2, r2, #1
 8004e1a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e2a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	2228      	movs	r2, #40	; 0x28
 8004e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004e3a:	e007      	b.n	8004e4c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	2220      	movs	r2, #32
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004e4c:	6978      	ldr	r0, [r7, #20]
 8004e4e:	f7fe fe56 	bl	8003afe <HAL_I2C_ErrorCallback>
}
 8004e52:	bf00      	nop
 8004e54:	3718      	adds	r7, #24
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	20000008 	.word	0x20000008
 8004e60:	14f8b589 	.word	0x14f8b589

08004e64 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004e70:	4b13      	ldr	r3, [pc, #76]	; (8004ec0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	08db      	lsrs	r3, r3, #3
 8004e76:	4a13      	ldr	r2, [pc, #76]	; (8004ec4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004e78:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7c:	0a1a      	lsrs	r2, r3, #8
 8004e7e:	4613      	mov	r3, r2
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	4413      	add	r3, r2
 8004e84:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d107      	bne.n	8004ea2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e96:	f043 0220 	orr.w	r2, r3, #32
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e008      	b.n	8004eb4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004eac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004eb0:	d0e9      	beq.n	8004e86 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3714      	adds	r7, #20
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr
 8004ec0:	20000008 	.word	0x20000008
 8004ec4:	14f8b589 	.word	0x14f8b589

08004ec8 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004ed8:	d103      	bne.n	8004ee2 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004ee0:	e007      	b.n	8004ef2 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee6:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004eea:	d102      	bne.n	8004ef2 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2208      	movs	r2, #8
 8004ef0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004ef2:	bf00      	nop
 8004ef4:	370c      	adds	r7, #12
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
	...

08004f00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d101      	bne.n	8004f12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e267      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 0301 	and.w	r3, r3, #1
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d075      	beq.n	800500a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004f1e:	4b88      	ldr	r3, [pc, #544]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	f003 030c 	and.w	r3, r3, #12
 8004f26:	2b04      	cmp	r3, #4
 8004f28:	d00c      	beq.n	8004f44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f2a:	4b85      	ldr	r3, [pc, #532]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004f32:	2b08      	cmp	r3, #8
 8004f34:	d112      	bne.n	8004f5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f36:	4b82      	ldr	r3, [pc, #520]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f42:	d10b      	bne.n	8004f5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f44:	4b7e      	ldr	r3, [pc, #504]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d05b      	beq.n	8005008 <HAL_RCC_OscConfig+0x108>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d157      	bne.n	8005008 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e242      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f64:	d106      	bne.n	8004f74 <HAL_RCC_OscConfig+0x74>
 8004f66:	4b76      	ldr	r3, [pc, #472]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a75      	ldr	r2, [pc, #468]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004f6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f70:	6013      	str	r3, [r2, #0]
 8004f72:	e01d      	b.n	8004fb0 <HAL_RCC_OscConfig+0xb0>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f7c:	d10c      	bne.n	8004f98 <HAL_RCC_OscConfig+0x98>
 8004f7e:	4b70      	ldr	r3, [pc, #448]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a6f      	ldr	r2, [pc, #444]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004f84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f88:	6013      	str	r3, [r2, #0]
 8004f8a:	4b6d      	ldr	r3, [pc, #436]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a6c      	ldr	r2, [pc, #432]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004f90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f94:	6013      	str	r3, [r2, #0]
 8004f96:	e00b      	b.n	8004fb0 <HAL_RCC_OscConfig+0xb0>
 8004f98:	4b69      	ldr	r3, [pc, #420]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a68      	ldr	r2, [pc, #416]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004f9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fa2:	6013      	str	r3, [r2, #0]
 8004fa4:	4b66      	ldr	r3, [pc, #408]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a65      	ldr	r2, [pc, #404]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004faa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d013      	beq.n	8004fe0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb8:	f7fd fc2e 	bl	8002818 <HAL_GetTick>
 8004fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fbe:	e008      	b.n	8004fd2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fc0:	f7fd fc2a 	bl	8002818 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b64      	cmp	r3, #100	; 0x64
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e207      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fd2:	4b5b      	ldr	r3, [pc, #364]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d0f0      	beq.n	8004fc0 <HAL_RCC_OscConfig+0xc0>
 8004fde:	e014      	b.n	800500a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fe0:	f7fd fc1a 	bl	8002818 <HAL_GetTick>
 8004fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fe6:	e008      	b.n	8004ffa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fe8:	f7fd fc16 	bl	8002818 <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	2b64      	cmp	r3, #100	; 0x64
 8004ff4:	d901      	bls.n	8004ffa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e1f3      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ffa:	4b51      	ldr	r3, [pc, #324]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d1f0      	bne.n	8004fe8 <HAL_RCC_OscConfig+0xe8>
 8005006:	e000      	b.n	800500a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005008:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 0302 	and.w	r3, r3, #2
 8005012:	2b00      	cmp	r3, #0
 8005014:	d063      	beq.n	80050de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005016:	4b4a      	ldr	r3, [pc, #296]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f003 030c 	and.w	r3, r3, #12
 800501e:	2b00      	cmp	r3, #0
 8005020:	d00b      	beq.n	800503a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005022:	4b47      	ldr	r3, [pc, #284]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800502a:	2b08      	cmp	r3, #8
 800502c:	d11c      	bne.n	8005068 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800502e:	4b44      	ldr	r3, [pc, #272]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d116      	bne.n	8005068 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800503a:	4b41      	ldr	r3, [pc, #260]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0302 	and.w	r3, r3, #2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d005      	beq.n	8005052 <HAL_RCC_OscConfig+0x152>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d001      	beq.n	8005052 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e1c7      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005052:	4b3b      	ldr	r3, [pc, #236]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	00db      	lsls	r3, r3, #3
 8005060:	4937      	ldr	r1, [pc, #220]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8005062:	4313      	orrs	r3, r2
 8005064:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005066:	e03a      	b.n	80050de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d020      	beq.n	80050b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005070:	4b34      	ldr	r3, [pc, #208]	; (8005144 <HAL_RCC_OscConfig+0x244>)
 8005072:	2201      	movs	r2, #1
 8005074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005076:	f7fd fbcf 	bl	8002818 <HAL_GetTick>
 800507a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800507c:	e008      	b.n	8005090 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800507e:	f7fd fbcb 	bl	8002818 <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	2b02      	cmp	r3, #2
 800508a:	d901      	bls.n	8005090 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e1a8      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005090:	4b2b      	ldr	r3, [pc, #172]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 0302 	and.w	r3, r3, #2
 8005098:	2b00      	cmp	r3, #0
 800509a:	d0f0      	beq.n	800507e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800509c:	4b28      	ldr	r3, [pc, #160]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	00db      	lsls	r3, r3, #3
 80050aa:	4925      	ldr	r1, [pc, #148]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 80050ac:	4313      	orrs	r3, r2
 80050ae:	600b      	str	r3, [r1, #0]
 80050b0:	e015      	b.n	80050de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050b2:	4b24      	ldr	r3, [pc, #144]	; (8005144 <HAL_RCC_OscConfig+0x244>)
 80050b4:	2200      	movs	r2, #0
 80050b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050b8:	f7fd fbae 	bl	8002818 <HAL_GetTick>
 80050bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050be:	e008      	b.n	80050d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050c0:	f7fd fbaa 	bl	8002818 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d901      	bls.n	80050d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80050ce:	2303      	movs	r3, #3
 80050d0:	e187      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050d2:	4b1b      	ldr	r3, [pc, #108]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f003 0302 	and.w	r3, r3, #2
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d1f0      	bne.n	80050c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0308 	and.w	r3, r3, #8
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d036      	beq.n	8005158 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	695b      	ldr	r3, [r3, #20]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d016      	beq.n	8005120 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050f2:	4b15      	ldr	r3, [pc, #84]	; (8005148 <HAL_RCC_OscConfig+0x248>)
 80050f4:	2201      	movs	r2, #1
 80050f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050f8:	f7fd fb8e 	bl	8002818 <HAL_GetTick>
 80050fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050fe:	e008      	b.n	8005112 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005100:	f7fd fb8a 	bl	8002818 <HAL_GetTick>
 8005104:	4602      	mov	r2, r0
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	2b02      	cmp	r3, #2
 800510c:	d901      	bls.n	8005112 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800510e:	2303      	movs	r3, #3
 8005110:	e167      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005112:	4b0b      	ldr	r3, [pc, #44]	; (8005140 <HAL_RCC_OscConfig+0x240>)
 8005114:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005116:	f003 0302 	and.w	r3, r3, #2
 800511a:	2b00      	cmp	r3, #0
 800511c:	d0f0      	beq.n	8005100 <HAL_RCC_OscConfig+0x200>
 800511e:	e01b      	b.n	8005158 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005120:	4b09      	ldr	r3, [pc, #36]	; (8005148 <HAL_RCC_OscConfig+0x248>)
 8005122:	2200      	movs	r2, #0
 8005124:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005126:	f7fd fb77 	bl	8002818 <HAL_GetTick>
 800512a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800512c:	e00e      	b.n	800514c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800512e:	f7fd fb73 	bl	8002818 <HAL_GetTick>
 8005132:	4602      	mov	r2, r0
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	2b02      	cmp	r3, #2
 800513a:	d907      	bls.n	800514c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800513c:	2303      	movs	r3, #3
 800513e:	e150      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
 8005140:	40023800 	.word	0x40023800
 8005144:	42470000 	.word	0x42470000
 8005148:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800514c:	4b88      	ldr	r3, [pc, #544]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 800514e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005150:	f003 0302 	and.w	r3, r3, #2
 8005154:	2b00      	cmp	r3, #0
 8005156:	d1ea      	bne.n	800512e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0304 	and.w	r3, r3, #4
 8005160:	2b00      	cmp	r3, #0
 8005162:	f000 8097 	beq.w	8005294 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005166:	2300      	movs	r3, #0
 8005168:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800516a:	4b81      	ldr	r3, [pc, #516]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 800516c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d10f      	bne.n	8005196 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005176:	2300      	movs	r3, #0
 8005178:	60bb      	str	r3, [r7, #8]
 800517a:	4b7d      	ldr	r3, [pc, #500]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 800517c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800517e:	4a7c      	ldr	r2, [pc, #496]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 8005180:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005184:	6413      	str	r3, [r2, #64]	; 0x40
 8005186:	4b7a      	ldr	r3, [pc, #488]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 8005188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800518e:	60bb      	str	r3, [r7, #8]
 8005190:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005192:	2301      	movs	r3, #1
 8005194:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005196:	4b77      	ldr	r3, [pc, #476]	; (8005374 <HAL_RCC_OscConfig+0x474>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d118      	bne.n	80051d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051a2:	4b74      	ldr	r3, [pc, #464]	; (8005374 <HAL_RCC_OscConfig+0x474>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a73      	ldr	r2, [pc, #460]	; (8005374 <HAL_RCC_OscConfig+0x474>)
 80051a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051ae:	f7fd fb33 	bl	8002818 <HAL_GetTick>
 80051b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051b4:	e008      	b.n	80051c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051b6:	f7fd fb2f 	bl	8002818 <HAL_GetTick>
 80051ba:	4602      	mov	r2, r0
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	d901      	bls.n	80051c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e10c      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051c8:	4b6a      	ldr	r3, [pc, #424]	; (8005374 <HAL_RCC_OscConfig+0x474>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d0f0      	beq.n	80051b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d106      	bne.n	80051ea <HAL_RCC_OscConfig+0x2ea>
 80051dc:	4b64      	ldr	r3, [pc, #400]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 80051de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051e0:	4a63      	ldr	r2, [pc, #396]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 80051e2:	f043 0301 	orr.w	r3, r3, #1
 80051e6:	6713      	str	r3, [r2, #112]	; 0x70
 80051e8:	e01c      	b.n	8005224 <HAL_RCC_OscConfig+0x324>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	2b05      	cmp	r3, #5
 80051f0:	d10c      	bne.n	800520c <HAL_RCC_OscConfig+0x30c>
 80051f2:	4b5f      	ldr	r3, [pc, #380]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 80051f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051f6:	4a5e      	ldr	r2, [pc, #376]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 80051f8:	f043 0304 	orr.w	r3, r3, #4
 80051fc:	6713      	str	r3, [r2, #112]	; 0x70
 80051fe:	4b5c      	ldr	r3, [pc, #368]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 8005200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005202:	4a5b      	ldr	r2, [pc, #364]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 8005204:	f043 0301 	orr.w	r3, r3, #1
 8005208:	6713      	str	r3, [r2, #112]	; 0x70
 800520a:	e00b      	b.n	8005224 <HAL_RCC_OscConfig+0x324>
 800520c:	4b58      	ldr	r3, [pc, #352]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 800520e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005210:	4a57      	ldr	r2, [pc, #348]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 8005212:	f023 0301 	bic.w	r3, r3, #1
 8005216:	6713      	str	r3, [r2, #112]	; 0x70
 8005218:	4b55      	ldr	r3, [pc, #340]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 800521a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800521c:	4a54      	ldr	r2, [pc, #336]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 800521e:	f023 0304 	bic.w	r3, r3, #4
 8005222:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d015      	beq.n	8005258 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800522c:	f7fd faf4 	bl	8002818 <HAL_GetTick>
 8005230:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005232:	e00a      	b.n	800524a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005234:	f7fd faf0 	bl	8002818 <HAL_GetTick>
 8005238:	4602      	mov	r2, r0
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005242:	4293      	cmp	r3, r2
 8005244:	d901      	bls.n	800524a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005246:	2303      	movs	r3, #3
 8005248:	e0cb      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800524a:	4b49      	ldr	r3, [pc, #292]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 800524c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800524e:	f003 0302 	and.w	r3, r3, #2
 8005252:	2b00      	cmp	r3, #0
 8005254:	d0ee      	beq.n	8005234 <HAL_RCC_OscConfig+0x334>
 8005256:	e014      	b.n	8005282 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005258:	f7fd fade 	bl	8002818 <HAL_GetTick>
 800525c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800525e:	e00a      	b.n	8005276 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005260:	f7fd fada 	bl	8002818 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	f241 3288 	movw	r2, #5000	; 0x1388
 800526e:	4293      	cmp	r3, r2
 8005270:	d901      	bls.n	8005276 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	e0b5      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005276:	4b3e      	ldr	r3, [pc, #248]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 8005278:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800527a:	f003 0302 	and.w	r3, r3, #2
 800527e:	2b00      	cmp	r3, #0
 8005280:	d1ee      	bne.n	8005260 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005282:	7dfb      	ldrb	r3, [r7, #23]
 8005284:	2b01      	cmp	r3, #1
 8005286:	d105      	bne.n	8005294 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005288:	4b39      	ldr	r3, [pc, #228]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 800528a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528c:	4a38      	ldr	r2, [pc, #224]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 800528e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005292:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	699b      	ldr	r3, [r3, #24]
 8005298:	2b00      	cmp	r3, #0
 800529a:	f000 80a1 	beq.w	80053e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800529e:	4b34      	ldr	r3, [pc, #208]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f003 030c 	and.w	r3, r3, #12
 80052a6:	2b08      	cmp	r3, #8
 80052a8:	d05c      	beq.n	8005364 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	d141      	bne.n	8005336 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052b2:	4b31      	ldr	r3, [pc, #196]	; (8005378 <HAL_RCC_OscConfig+0x478>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052b8:	f7fd faae 	bl	8002818 <HAL_GetTick>
 80052bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052be:	e008      	b.n	80052d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052c0:	f7fd faaa 	bl	8002818 <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	2b02      	cmp	r3, #2
 80052cc:	d901      	bls.n	80052d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e087      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052d2:	4b27      	ldr	r3, [pc, #156]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d1f0      	bne.n	80052c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	69da      	ldr	r2, [r3, #28]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a1b      	ldr	r3, [r3, #32]
 80052e6:	431a      	orrs	r2, r3
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ec:	019b      	lsls	r3, r3, #6
 80052ee:	431a      	orrs	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f4:	085b      	lsrs	r3, r3, #1
 80052f6:	3b01      	subs	r3, #1
 80052f8:	041b      	lsls	r3, r3, #16
 80052fa:	431a      	orrs	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005300:	061b      	lsls	r3, r3, #24
 8005302:	491b      	ldr	r1, [pc, #108]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 8005304:	4313      	orrs	r3, r2
 8005306:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005308:	4b1b      	ldr	r3, [pc, #108]	; (8005378 <HAL_RCC_OscConfig+0x478>)
 800530a:	2201      	movs	r2, #1
 800530c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800530e:	f7fd fa83 	bl	8002818 <HAL_GetTick>
 8005312:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005314:	e008      	b.n	8005328 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005316:	f7fd fa7f 	bl	8002818 <HAL_GetTick>
 800531a:	4602      	mov	r2, r0
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	1ad3      	subs	r3, r2, r3
 8005320:	2b02      	cmp	r3, #2
 8005322:	d901      	bls.n	8005328 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	e05c      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005328:	4b11      	ldr	r3, [pc, #68]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005330:	2b00      	cmp	r3, #0
 8005332:	d0f0      	beq.n	8005316 <HAL_RCC_OscConfig+0x416>
 8005334:	e054      	b.n	80053e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005336:	4b10      	ldr	r3, [pc, #64]	; (8005378 <HAL_RCC_OscConfig+0x478>)
 8005338:	2200      	movs	r2, #0
 800533a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800533c:	f7fd fa6c 	bl	8002818 <HAL_GetTick>
 8005340:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005342:	e008      	b.n	8005356 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005344:	f7fd fa68 	bl	8002818 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	2b02      	cmp	r3, #2
 8005350:	d901      	bls.n	8005356 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e045      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005356:	4b06      	ldr	r3, [pc, #24]	; (8005370 <HAL_RCC_OscConfig+0x470>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d1f0      	bne.n	8005344 <HAL_RCC_OscConfig+0x444>
 8005362:	e03d      	b.n	80053e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	699b      	ldr	r3, [r3, #24]
 8005368:	2b01      	cmp	r3, #1
 800536a:	d107      	bne.n	800537c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	e038      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
 8005370:	40023800 	.word	0x40023800
 8005374:	40007000 	.word	0x40007000
 8005378:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800537c:	4b1b      	ldr	r3, [pc, #108]	; (80053ec <HAL_RCC_OscConfig+0x4ec>)
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	699b      	ldr	r3, [r3, #24]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d028      	beq.n	80053dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005394:	429a      	cmp	r2, r3
 8005396:	d121      	bne.n	80053dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d11a      	bne.n	80053dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80053ac:	4013      	ands	r3, r2
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80053b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d111      	bne.n	80053dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c2:	085b      	lsrs	r3, r3, #1
 80053c4:	3b01      	subs	r3, #1
 80053c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d107      	bne.n	80053dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053d8:	429a      	cmp	r2, r3
 80053da:	d001      	beq.n	80053e0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e000      	b.n	80053e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3718      	adds	r7, #24
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	40023800 	.word	0x40023800

080053f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d101      	bne.n	8005404 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e0cc      	b.n	800559e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005404:	4b68      	ldr	r3, [pc, #416]	; (80055a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0307 	and.w	r3, r3, #7
 800540c:	683a      	ldr	r2, [r7, #0]
 800540e:	429a      	cmp	r2, r3
 8005410:	d90c      	bls.n	800542c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005412:	4b65      	ldr	r3, [pc, #404]	; (80055a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005414:	683a      	ldr	r2, [r7, #0]
 8005416:	b2d2      	uxtb	r2, r2
 8005418:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800541a:	4b63      	ldr	r3, [pc, #396]	; (80055a8 <HAL_RCC_ClockConfig+0x1b8>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0307 	and.w	r3, r3, #7
 8005422:	683a      	ldr	r2, [r7, #0]
 8005424:	429a      	cmp	r2, r3
 8005426:	d001      	beq.n	800542c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e0b8      	b.n	800559e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0302 	and.w	r3, r3, #2
 8005434:	2b00      	cmp	r3, #0
 8005436:	d020      	beq.n	800547a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0304 	and.w	r3, r3, #4
 8005440:	2b00      	cmp	r3, #0
 8005442:	d005      	beq.n	8005450 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005444:	4b59      	ldr	r3, [pc, #356]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	4a58      	ldr	r2, [pc, #352]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 800544a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800544e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0308 	and.w	r3, r3, #8
 8005458:	2b00      	cmp	r3, #0
 800545a:	d005      	beq.n	8005468 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800545c:	4b53      	ldr	r3, [pc, #332]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	4a52      	ldr	r2, [pc, #328]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 8005462:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005466:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005468:	4b50      	ldr	r3, [pc, #320]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	494d      	ldr	r1, [pc, #308]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 8005476:	4313      	orrs	r3, r2
 8005478:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 0301 	and.w	r3, r3, #1
 8005482:	2b00      	cmp	r3, #0
 8005484:	d044      	beq.n	8005510 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	2b01      	cmp	r3, #1
 800548c:	d107      	bne.n	800549e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800548e:	4b47      	ldr	r3, [pc, #284]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d119      	bne.n	80054ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e07f      	b.n	800559e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d003      	beq.n	80054ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054aa:	2b03      	cmp	r3, #3
 80054ac:	d107      	bne.n	80054be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054ae:	4b3f      	ldr	r3, [pc, #252]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d109      	bne.n	80054ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e06f      	b.n	800559e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054be:	4b3b      	ldr	r3, [pc, #236]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 0302 	and.w	r3, r3, #2
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d101      	bne.n	80054ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e067      	b.n	800559e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054ce:	4b37      	ldr	r3, [pc, #220]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f023 0203 	bic.w	r2, r3, #3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	4934      	ldr	r1, [pc, #208]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 80054dc:	4313      	orrs	r3, r2
 80054de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054e0:	f7fd f99a 	bl	8002818 <HAL_GetTick>
 80054e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054e6:	e00a      	b.n	80054fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054e8:	f7fd f996 	bl	8002818 <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d901      	bls.n	80054fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e04f      	b.n	800559e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054fe:	4b2b      	ldr	r3, [pc, #172]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	f003 020c 	and.w	r2, r3, #12
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	429a      	cmp	r2, r3
 800550e:	d1eb      	bne.n	80054e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005510:	4b25      	ldr	r3, [pc, #148]	; (80055a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 0307 	and.w	r3, r3, #7
 8005518:	683a      	ldr	r2, [r7, #0]
 800551a:	429a      	cmp	r2, r3
 800551c:	d20c      	bcs.n	8005538 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800551e:	4b22      	ldr	r3, [pc, #136]	; (80055a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005520:	683a      	ldr	r2, [r7, #0]
 8005522:	b2d2      	uxtb	r2, r2
 8005524:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005526:	4b20      	ldr	r3, [pc, #128]	; (80055a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0307 	and.w	r3, r3, #7
 800552e:	683a      	ldr	r2, [r7, #0]
 8005530:	429a      	cmp	r2, r3
 8005532:	d001      	beq.n	8005538 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e032      	b.n	800559e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0304 	and.w	r3, r3, #4
 8005540:	2b00      	cmp	r3, #0
 8005542:	d008      	beq.n	8005556 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005544:	4b19      	ldr	r3, [pc, #100]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	4916      	ldr	r1, [pc, #88]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 8005552:	4313      	orrs	r3, r2
 8005554:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0308 	and.w	r3, r3, #8
 800555e:	2b00      	cmp	r3, #0
 8005560:	d009      	beq.n	8005576 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005562:	4b12      	ldr	r3, [pc, #72]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	00db      	lsls	r3, r3, #3
 8005570:	490e      	ldr	r1, [pc, #56]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 8005572:	4313      	orrs	r3, r2
 8005574:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005576:	f000 f821 	bl	80055bc <HAL_RCC_GetSysClockFreq>
 800557a:	4602      	mov	r2, r0
 800557c:	4b0b      	ldr	r3, [pc, #44]	; (80055ac <HAL_RCC_ClockConfig+0x1bc>)
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	091b      	lsrs	r3, r3, #4
 8005582:	f003 030f 	and.w	r3, r3, #15
 8005586:	490a      	ldr	r1, [pc, #40]	; (80055b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005588:	5ccb      	ldrb	r3, [r1, r3]
 800558a:	fa22 f303 	lsr.w	r3, r2, r3
 800558e:	4a09      	ldr	r2, [pc, #36]	; (80055b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005590:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005592:	4b09      	ldr	r3, [pc, #36]	; (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4618      	mov	r0, r3
 8005598:	f7fd f8fa 	bl	8002790 <HAL_InitTick>

  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3710      	adds	r7, #16
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	40023c00 	.word	0x40023c00
 80055ac:	40023800 	.word	0x40023800
 80055b0:	0800a380 	.word	0x0800a380
 80055b4:	20000008 	.word	0x20000008
 80055b8:	2000000c 	.word	0x2000000c

080055bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055c0:	b094      	sub	sp, #80	; 0x50
 80055c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80055c4:	2300      	movs	r3, #0
 80055c6:	647b      	str	r3, [r7, #68]	; 0x44
 80055c8:	2300      	movs	r3, #0
 80055ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055cc:	2300      	movs	r3, #0
 80055ce:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80055d0:	2300      	movs	r3, #0
 80055d2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80055d4:	4b79      	ldr	r3, [pc, #484]	; (80057bc <HAL_RCC_GetSysClockFreq+0x200>)
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f003 030c 	and.w	r3, r3, #12
 80055dc:	2b08      	cmp	r3, #8
 80055de:	d00d      	beq.n	80055fc <HAL_RCC_GetSysClockFreq+0x40>
 80055e0:	2b08      	cmp	r3, #8
 80055e2:	f200 80e1 	bhi.w	80057a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d002      	beq.n	80055f0 <HAL_RCC_GetSysClockFreq+0x34>
 80055ea:	2b04      	cmp	r3, #4
 80055ec:	d003      	beq.n	80055f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80055ee:	e0db      	b.n	80057a8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80055f0:	4b73      	ldr	r3, [pc, #460]	; (80057c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80055f2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80055f4:	e0db      	b.n	80057ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80055f6:	4b73      	ldr	r3, [pc, #460]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x208>)
 80055f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80055fa:	e0d8      	b.n	80057ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80055fc:	4b6f      	ldr	r3, [pc, #444]	; (80057bc <HAL_RCC_GetSysClockFreq+0x200>)
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005604:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005606:	4b6d      	ldr	r3, [pc, #436]	; (80057bc <HAL_RCC_GetSysClockFreq+0x200>)
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800560e:	2b00      	cmp	r3, #0
 8005610:	d063      	beq.n	80056da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005612:	4b6a      	ldr	r3, [pc, #424]	; (80057bc <HAL_RCC_GetSysClockFreq+0x200>)
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	099b      	lsrs	r3, r3, #6
 8005618:	2200      	movs	r2, #0
 800561a:	63bb      	str	r3, [r7, #56]	; 0x38
 800561c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800561e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005624:	633b      	str	r3, [r7, #48]	; 0x30
 8005626:	2300      	movs	r3, #0
 8005628:	637b      	str	r3, [r7, #52]	; 0x34
 800562a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800562e:	4622      	mov	r2, r4
 8005630:	462b      	mov	r3, r5
 8005632:	f04f 0000 	mov.w	r0, #0
 8005636:	f04f 0100 	mov.w	r1, #0
 800563a:	0159      	lsls	r1, r3, #5
 800563c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005640:	0150      	lsls	r0, r2, #5
 8005642:	4602      	mov	r2, r0
 8005644:	460b      	mov	r3, r1
 8005646:	4621      	mov	r1, r4
 8005648:	1a51      	subs	r1, r2, r1
 800564a:	6139      	str	r1, [r7, #16]
 800564c:	4629      	mov	r1, r5
 800564e:	eb63 0301 	sbc.w	r3, r3, r1
 8005652:	617b      	str	r3, [r7, #20]
 8005654:	f04f 0200 	mov.w	r2, #0
 8005658:	f04f 0300 	mov.w	r3, #0
 800565c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005660:	4659      	mov	r1, fp
 8005662:	018b      	lsls	r3, r1, #6
 8005664:	4651      	mov	r1, sl
 8005666:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800566a:	4651      	mov	r1, sl
 800566c:	018a      	lsls	r2, r1, #6
 800566e:	4651      	mov	r1, sl
 8005670:	ebb2 0801 	subs.w	r8, r2, r1
 8005674:	4659      	mov	r1, fp
 8005676:	eb63 0901 	sbc.w	r9, r3, r1
 800567a:	f04f 0200 	mov.w	r2, #0
 800567e:	f04f 0300 	mov.w	r3, #0
 8005682:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005686:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800568a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800568e:	4690      	mov	r8, r2
 8005690:	4699      	mov	r9, r3
 8005692:	4623      	mov	r3, r4
 8005694:	eb18 0303 	adds.w	r3, r8, r3
 8005698:	60bb      	str	r3, [r7, #8]
 800569a:	462b      	mov	r3, r5
 800569c:	eb49 0303 	adc.w	r3, r9, r3
 80056a0:	60fb      	str	r3, [r7, #12]
 80056a2:	f04f 0200 	mov.w	r2, #0
 80056a6:	f04f 0300 	mov.w	r3, #0
 80056aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80056ae:	4629      	mov	r1, r5
 80056b0:	024b      	lsls	r3, r1, #9
 80056b2:	4621      	mov	r1, r4
 80056b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80056b8:	4621      	mov	r1, r4
 80056ba:	024a      	lsls	r2, r1, #9
 80056bc:	4610      	mov	r0, r2
 80056be:	4619      	mov	r1, r3
 80056c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056c2:	2200      	movs	r2, #0
 80056c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80056c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80056c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80056cc:	f7fb fa74 	bl	8000bb8 <__aeabi_uldivmod>
 80056d0:	4602      	mov	r2, r0
 80056d2:	460b      	mov	r3, r1
 80056d4:	4613      	mov	r3, r2
 80056d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056d8:	e058      	b.n	800578c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056da:	4b38      	ldr	r3, [pc, #224]	; (80057bc <HAL_RCC_GetSysClockFreq+0x200>)
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	099b      	lsrs	r3, r3, #6
 80056e0:	2200      	movs	r2, #0
 80056e2:	4618      	mov	r0, r3
 80056e4:	4611      	mov	r1, r2
 80056e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80056ea:	623b      	str	r3, [r7, #32]
 80056ec:	2300      	movs	r3, #0
 80056ee:	627b      	str	r3, [r7, #36]	; 0x24
 80056f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80056f4:	4642      	mov	r2, r8
 80056f6:	464b      	mov	r3, r9
 80056f8:	f04f 0000 	mov.w	r0, #0
 80056fc:	f04f 0100 	mov.w	r1, #0
 8005700:	0159      	lsls	r1, r3, #5
 8005702:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005706:	0150      	lsls	r0, r2, #5
 8005708:	4602      	mov	r2, r0
 800570a:	460b      	mov	r3, r1
 800570c:	4641      	mov	r1, r8
 800570e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005712:	4649      	mov	r1, r9
 8005714:	eb63 0b01 	sbc.w	fp, r3, r1
 8005718:	f04f 0200 	mov.w	r2, #0
 800571c:	f04f 0300 	mov.w	r3, #0
 8005720:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005724:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005728:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800572c:	ebb2 040a 	subs.w	r4, r2, sl
 8005730:	eb63 050b 	sbc.w	r5, r3, fp
 8005734:	f04f 0200 	mov.w	r2, #0
 8005738:	f04f 0300 	mov.w	r3, #0
 800573c:	00eb      	lsls	r3, r5, #3
 800573e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005742:	00e2      	lsls	r2, r4, #3
 8005744:	4614      	mov	r4, r2
 8005746:	461d      	mov	r5, r3
 8005748:	4643      	mov	r3, r8
 800574a:	18e3      	adds	r3, r4, r3
 800574c:	603b      	str	r3, [r7, #0]
 800574e:	464b      	mov	r3, r9
 8005750:	eb45 0303 	adc.w	r3, r5, r3
 8005754:	607b      	str	r3, [r7, #4]
 8005756:	f04f 0200 	mov.w	r2, #0
 800575a:	f04f 0300 	mov.w	r3, #0
 800575e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005762:	4629      	mov	r1, r5
 8005764:	028b      	lsls	r3, r1, #10
 8005766:	4621      	mov	r1, r4
 8005768:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800576c:	4621      	mov	r1, r4
 800576e:	028a      	lsls	r2, r1, #10
 8005770:	4610      	mov	r0, r2
 8005772:	4619      	mov	r1, r3
 8005774:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005776:	2200      	movs	r2, #0
 8005778:	61bb      	str	r3, [r7, #24]
 800577a:	61fa      	str	r2, [r7, #28]
 800577c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005780:	f7fb fa1a 	bl	8000bb8 <__aeabi_uldivmod>
 8005784:	4602      	mov	r2, r0
 8005786:	460b      	mov	r3, r1
 8005788:	4613      	mov	r3, r2
 800578a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800578c:	4b0b      	ldr	r3, [pc, #44]	; (80057bc <HAL_RCC_GetSysClockFreq+0x200>)
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	0c1b      	lsrs	r3, r3, #16
 8005792:	f003 0303 	and.w	r3, r3, #3
 8005796:	3301      	adds	r3, #1
 8005798:	005b      	lsls	r3, r3, #1
 800579a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800579c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800579e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057a4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80057a6:	e002      	b.n	80057ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80057a8:	4b05      	ldr	r3, [pc, #20]	; (80057c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80057aa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80057ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3750      	adds	r7, #80	; 0x50
 80057b4:	46bd      	mov	sp, r7
 80057b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057ba:	bf00      	nop
 80057bc:	40023800 	.word	0x40023800
 80057c0:	00f42400 	.word	0x00f42400
 80057c4:	007a1200 	.word	0x007a1200

080057c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057c8:	b480      	push	{r7}
 80057ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057cc:	4b03      	ldr	r3, [pc, #12]	; (80057dc <HAL_RCC_GetHCLKFreq+0x14>)
 80057ce:	681b      	ldr	r3, [r3, #0]
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	20000008 	.word	0x20000008

080057e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80057e4:	f7ff fff0 	bl	80057c8 <HAL_RCC_GetHCLKFreq>
 80057e8:	4602      	mov	r2, r0
 80057ea:	4b05      	ldr	r3, [pc, #20]	; (8005800 <HAL_RCC_GetPCLK1Freq+0x20>)
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	0a9b      	lsrs	r3, r3, #10
 80057f0:	f003 0307 	and.w	r3, r3, #7
 80057f4:	4903      	ldr	r1, [pc, #12]	; (8005804 <HAL_RCC_GetPCLK1Freq+0x24>)
 80057f6:	5ccb      	ldrb	r3, [r1, r3]
 80057f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	40023800 	.word	0x40023800
 8005804:	0800a390 	.word	0x0800a390

08005808 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800580c:	f7ff ffdc 	bl	80057c8 <HAL_RCC_GetHCLKFreq>
 8005810:	4602      	mov	r2, r0
 8005812:	4b05      	ldr	r3, [pc, #20]	; (8005828 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	0b5b      	lsrs	r3, r3, #13
 8005818:	f003 0307 	and.w	r3, r3, #7
 800581c:	4903      	ldr	r1, [pc, #12]	; (800582c <HAL_RCC_GetPCLK2Freq+0x24>)
 800581e:	5ccb      	ldrb	r3, [r1, r3]
 8005820:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005824:	4618      	mov	r0, r3
 8005826:	bd80      	pop	{r7, pc}
 8005828:	40023800 	.word	0x40023800
 800582c:	0800a390 	.word	0x0800a390

08005830 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d101      	bne.n	8005842 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e041      	b.n	80058c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d106      	bne.n	800585c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f7fc fce8 	bl	800222c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2202      	movs	r2, #2
 8005860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	3304      	adds	r3, #4
 800586c:	4619      	mov	r1, r3
 800586e:	4610      	mov	r0, r2
 8005870:	f000 fd7e 	bl	8006370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3708      	adds	r7, #8
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
	...

080058d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b085      	sub	sp, #20
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d001      	beq.n	80058e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e044      	b.n	8005972 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2202      	movs	r2, #2
 80058ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68da      	ldr	r2, [r3, #12]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f042 0201 	orr.w	r2, r2, #1
 80058fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a1e      	ldr	r2, [pc, #120]	; (8005980 <HAL_TIM_Base_Start_IT+0xb0>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d018      	beq.n	800593c <HAL_TIM_Base_Start_IT+0x6c>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005912:	d013      	beq.n	800593c <HAL_TIM_Base_Start_IT+0x6c>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a1a      	ldr	r2, [pc, #104]	; (8005984 <HAL_TIM_Base_Start_IT+0xb4>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d00e      	beq.n	800593c <HAL_TIM_Base_Start_IT+0x6c>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a19      	ldr	r2, [pc, #100]	; (8005988 <HAL_TIM_Base_Start_IT+0xb8>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d009      	beq.n	800593c <HAL_TIM_Base_Start_IT+0x6c>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a17      	ldr	r2, [pc, #92]	; (800598c <HAL_TIM_Base_Start_IT+0xbc>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d004      	beq.n	800593c <HAL_TIM_Base_Start_IT+0x6c>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a16      	ldr	r2, [pc, #88]	; (8005990 <HAL_TIM_Base_Start_IT+0xc0>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d111      	bne.n	8005960 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	f003 0307 	and.w	r3, r3, #7
 8005946:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2b06      	cmp	r3, #6
 800594c:	d010      	beq.n	8005970 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f042 0201 	orr.w	r2, r2, #1
 800595c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800595e:	e007      	b.n	8005970 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f042 0201 	orr.w	r2, r2, #1
 800596e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3714      	adds	r7, #20
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr
 800597e:	bf00      	nop
 8005980:	40010000 	.word	0x40010000
 8005984:	40000400 	.word	0x40000400
 8005988:	40000800 	.word	0x40000800
 800598c:	40000c00 	.word	0x40000c00
 8005990:	40014000 	.word	0x40014000

08005994 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d101      	bne.n	80059a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e041      	b.n	8005a2a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d106      	bne.n	80059c0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f7fc fbc8 	bl	8002150 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2202      	movs	r2, #2
 80059c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	3304      	adds	r3, #4
 80059d0:	4619      	mov	r1, r3
 80059d2:	4610      	mov	r0, r2
 80059d4:	f000 fccc 	bl	8006370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a28:	2300      	movs	r3, #0
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3708      	adds	r7, #8
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
	...

08005a34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d109      	bne.n	8005a58 <HAL_TIM_PWM_Start+0x24>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	bf14      	ite	ne
 8005a50:	2301      	movne	r3, #1
 8005a52:	2300      	moveq	r3, #0
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	e022      	b.n	8005a9e <HAL_TIM_PWM_Start+0x6a>
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	2b04      	cmp	r3, #4
 8005a5c:	d109      	bne.n	8005a72 <HAL_TIM_PWM_Start+0x3e>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	bf14      	ite	ne
 8005a6a:	2301      	movne	r3, #1
 8005a6c:	2300      	moveq	r3, #0
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	e015      	b.n	8005a9e <HAL_TIM_PWM_Start+0x6a>
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	2b08      	cmp	r3, #8
 8005a76:	d109      	bne.n	8005a8c <HAL_TIM_PWM_Start+0x58>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	bf14      	ite	ne
 8005a84:	2301      	movne	r3, #1
 8005a86:	2300      	moveq	r3, #0
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	e008      	b.n	8005a9e <HAL_TIM_PWM_Start+0x6a>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	bf14      	ite	ne
 8005a98:	2301      	movne	r3, #1
 8005a9a:	2300      	moveq	r3, #0
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d001      	beq.n	8005aa6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e068      	b.n	8005b78 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d104      	bne.n	8005ab6 <HAL_TIM_PWM_Start+0x82>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2202      	movs	r2, #2
 8005ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ab4:	e013      	b.n	8005ade <HAL_TIM_PWM_Start+0xaa>
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	2b04      	cmp	r3, #4
 8005aba:	d104      	bne.n	8005ac6 <HAL_TIM_PWM_Start+0x92>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2202      	movs	r2, #2
 8005ac0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ac4:	e00b      	b.n	8005ade <HAL_TIM_PWM_Start+0xaa>
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	2b08      	cmp	r3, #8
 8005aca:	d104      	bne.n	8005ad6 <HAL_TIM_PWM_Start+0xa2>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2202      	movs	r2, #2
 8005ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ad4:	e003      	b.n	8005ade <HAL_TIM_PWM_Start+0xaa>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2202      	movs	r2, #2
 8005ada:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	6839      	ldr	r1, [r7, #0]
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f000 fee8 	bl	80068bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a23      	ldr	r2, [pc, #140]	; (8005b80 <HAL_TIM_PWM_Start+0x14c>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d107      	bne.n	8005b06 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005b04:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a1d      	ldr	r2, [pc, #116]	; (8005b80 <HAL_TIM_PWM_Start+0x14c>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d018      	beq.n	8005b42 <HAL_TIM_PWM_Start+0x10e>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b18:	d013      	beq.n	8005b42 <HAL_TIM_PWM_Start+0x10e>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a19      	ldr	r2, [pc, #100]	; (8005b84 <HAL_TIM_PWM_Start+0x150>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d00e      	beq.n	8005b42 <HAL_TIM_PWM_Start+0x10e>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a17      	ldr	r2, [pc, #92]	; (8005b88 <HAL_TIM_PWM_Start+0x154>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d009      	beq.n	8005b42 <HAL_TIM_PWM_Start+0x10e>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a16      	ldr	r2, [pc, #88]	; (8005b8c <HAL_TIM_PWM_Start+0x158>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d004      	beq.n	8005b42 <HAL_TIM_PWM_Start+0x10e>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a14      	ldr	r2, [pc, #80]	; (8005b90 <HAL_TIM_PWM_Start+0x15c>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d111      	bne.n	8005b66 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	f003 0307 	and.w	r3, r3, #7
 8005b4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2b06      	cmp	r3, #6
 8005b52:	d010      	beq.n	8005b76 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f042 0201 	orr.w	r2, r2, #1
 8005b62:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b64:	e007      	b.n	8005b76 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f042 0201 	orr.w	r2, r2, #1
 8005b74:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3710      	adds	r7, #16
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	40010000 	.word	0x40010000
 8005b84:	40000400 	.word	0x40000400
 8005b88:	40000800 	.word	0x40000800
 8005b8c:	40000c00 	.word	0x40000c00
 8005b90:	40014000 	.word	0x40014000

08005b94 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b086      	sub	sp, #24
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d101      	bne.n	8005ba8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e097      	b.n	8005cd8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d106      	bne.n	8005bc2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f7fc faef 	bl	80021a0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2202      	movs	r2, #2
 8005bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	687a      	ldr	r2, [r7, #4]
 8005bd2:	6812      	ldr	r2, [r2, #0]
 8005bd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005bd8:	f023 0307 	bic.w	r3, r3, #7
 8005bdc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	3304      	adds	r3, #4
 8005be6:	4619      	mov	r1, r3
 8005be8:	4610      	mov	r0, r2
 8005bea:	f000 fbc1 	bl	8006370 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	699b      	ldr	r3, [r3, #24]
 8005bfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6a1b      	ldr	r3, [r3, #32]
 8005c04:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	697a      	ldr	r2, [r7, #20]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c16:	f023 0303 	bic.w	r3, r3, #3
 8005c1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	689a      	ldr	r2, [r3, #8]
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	699b      	ldr	r3, [r3, #24]
 8005c24:	021b      	lsls	r3, r3, #8
 8005c26:	4313      	orrs	r3, r2
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005c34:	f023 030c 	bic.w	r3, r3, #12
 8005c38:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c40:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	68da      	ldr	r2, [r3, #12]
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	69db      	ldr	r3, [r3, #28]
 8005c4e:	021b      	lsls	r3, r3, #8
 8005c50:	4313      	orrs	r3, r2
 8005c52:	693a      	ldr	r2, [r7, #16]
 8005c54:	4313      	orrs	r3, r2
 8005c56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	691b      	ldr	r3, [r3, #16]
 8005c5c:	011a      	lsls	r2, r3, #4
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
 8005c62:	031b      	lsls	r3, r3, #12
 8005c64:	4313      	orrs	r3, r2
 8005c66:	693a      	ldr	r2, [r7, #16]
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005c72:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005c7a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	685a      	ldr	r2, [r3, #4]
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	695b      	ldr	r3, [r3, #20]
 8005c84:	011b      	lsls	r3, r3, #4
 8005c86:	4313      	orrs	r3, r2
 8005c88:	68fa      	ldr	r2, [r7, #12]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	693a      	ldr	r2, [r7, #16]
 8005c9c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2201      	movs	r2, #1
 8005caa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2201      	movs	r2, #1
 8005cba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3718      	adds	r7, #24
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cf0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005cf8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005d00:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005d08:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d110      	bne.n	8005d32 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d10:	7bfb      	ldrb	r3, [r7, #15]
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d102      	bne.n	8005d1c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d16:	7b7b      	ldrb	r3, [r7, #13]
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d001      	beq.n	8005d20 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e069      	b.n	8005df4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2202      	movs	r2, #2
 8005d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2202      	movs	r2, #2
 8005d2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d30:	e031      	b.n	8005d96 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	2b04      	cmp	r3, #4
 8005d36:	d110      	bne.n	8005d5a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d38:	7bbb      	ldrb	r3, [r7, #14]
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d102      	bne.n	8005d44 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d3e:	7b3b      	ldrb	r3, [r7, #12]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d001      	beq.n	8005d48 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	e055      	b.n	8005df4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2202      	movs	r2, #2
 8005d4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2202      	movs	r2, #2
 8005d54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d58:	e01d      	b.n	8005d96 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d5a:	7bfb      	ldrb	r3, [r7, #15]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d108      	bne.n	8005d72 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d60:	7bbb      	ldrb	r3, [r7, #14]
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d105      	bne.n	8005d72 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d66:	7b7b      	ldrb	r3, [r7, #13]
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d102      	bne.n	8005d72 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d6c:	7b3b      	ldrb	r3, [r7, #12]
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d001      	beq.n	8005d76 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e03e      	b.n	8005df4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2202      	movs	r2, #2
 8005d7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2202      	movs	r2, #2
 8005d82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2202      	movs	r2, #2
 8005d8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2202      	movs	r2, #2
 8005d92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d003      	beq.n	8005da4 <HAL_TIM_Encoder_Start+0xc4>
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	2b04      	cmp	r3, #4
 8005da0:	d008      	beq.n	8005db4 <HAL_TIM_Encoder_Start+0xd4>
 8005da2:	e00f      	b.n	8005dc4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2201      	movs	r2, #1
 8005daa:	2100      	movs	r1, #0
 8005dac:	4618      	mov	r0, r3
 8005dae:	f000 fd85 	bl	80068bc <TIM_CCxChannelCmd>
      break;
 8005db2:	e016      	b.n	8005de2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2201      	movs	r2, #1
 8005dba:	2104      	movs	r1, #4
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f000 fd7d 	bl	80068bc <TIM_CCxChannelCmd>
      break;
 8005dc2:	e00e      	b.n	8005de2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	2100      	movs	r1, #0
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f000 fd75 	bl	80068bc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	2104      	movs	r1, #4
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f000 fd6e 	bl	80068bc <TIM_CCxChannelCmd>
      break;
 8005de0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f042 0201 	orr.w	r2, r2, #1
 8005df0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005df2:	2300      	movs	r3, #0
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3710      	adds	r7, #16
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b02      	cmp	r3, #2
 8005e10:	d122      	bne.n	8005e58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	f003 0302 	and.w	r3, r3, #2
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d11b      	bne.n	8005e58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f06f 0202 	mvn.w	r2, #2
 8005e28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	699b      	ldr	r3, [r3, #24]
 8005e36:	f003 0303 	and.w	r3, r3, #3
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d003      	beq.n	8005e46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f000 fa77 	bl	8006332 <HAL_TIM_IC_CaptureCallback>
 8005e44:	e005      	b.n	8005e52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 fa69 	bl	800631e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f000 fa7a 	bl	8006346 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	691b      	ldr	r3, [r3, #16]
 8005e5e:	f003 0304 	and.w	r3, r3, #4
 8005e62:	2b04      	cmp	r3, #4
 8005e64:	d122      	bne.n	8005eac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	f003 0304 	and.w	r3, r3, #4
 8005e70:	2b04      	cmp	r3, #4
 8005e72:	d11b      	bne.n	8005eac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f06f 0204 	mvn.w	r2, #4
 8005e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2202      	movs	r2, #2
 8005e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	699b      	ldr	r3, [r3, #24]
 8005e8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d003      	beq.n	8005e9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 fa4d 	bl	8006332 <HAL_TIM_IC_CaptureCallback>
 8005e98:	e005      	b.n	8005ea6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 fa3f 	bl	800631e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 fa50 	bl	8006346 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	691b      	ldr	r3, [r3, #16]
 8005eb2:	f003 0308 	and.w	r3, r3, #8
 8005eb6:	2b08      	cmp	r3, #8
 8005eb8:	d122      	bne.n	8005f00 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	f003 0308 	and.w	r3, r3, #8
 8005ec4:	2b08      	cmp	r3, #8
 8005ec6:	d11b      	bne.n	8005f00 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f06f 0208 	mvn.w	r2, #8
 8005ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2204      	movs	r2, #4
 8005ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	69db      	ldr	r3, [r3, #28]
 8005ede:	f003 0303 	and.w	r3, r3, #3
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d003      	beq.n	8005eee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f000 fa23 	bl	8006332 <HAL_TIM_IC_CaptureCallback>
 8005eec:	e005      	b.n	8005efa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 fa15 	bl	800631e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f000 fa26 	bl	8006346 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	f003 0310 	and.w	r3, r3, #16
 8005f0a:	2b10      	cmp	r3, #16
 8005f0c:	d122      	bne.n	8005f54 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	f003 0310 	and.w	r3, r3, #16
 8005f18:	2b10      	cmp	r3, #16
 8005f1a:	d11b      	bne.n	8005f54 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f06f 0210 	mvn.w	r2, #16
 8005f24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2208      	movs	r2, #8
 8005f2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	69db      	ldr	r3, [r3, #28]
 8005f32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d003      	beq.n	8005f42 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f000 f9f9 	bl	8006332 <HAL_TIM_IC_CaptureCallback>
 8005f40:	e005      	b.n	8005f4e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f000 f9eb 	bl	800631e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f000 f9fc 	bl	8006346 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d10e      	bne.n	8005f80 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d107      	bne.n	8005f80 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f06f 0201 	mvn.w	r2, #1
 8005f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f7fb f864 	bl	8001048 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	691b      	ldr	r3, [r3, #16]
 8005f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f8a:	2b80      	cmp	r3, #128	; 0x80
 8005f8c:	d10e      	bne.n	8005fac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	68db      	ldr	r3, [r3, #12]
 8005f94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f98:	2b80      	cmp	r3, #128	; 0x80
 8005f9a:	d107      	bne.n	8005fac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005fa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 fd78 	bl	8006a9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	691b      	ldr	r3, [r3, #16]
 8005fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fb6:	2b40      	cmp	r3, #64	; 0x40
 8005fb8:	d10e      	bne.n	8005fd8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fc4:	2b40      	cmp	r3, #64	; 0x40
 8005fc6:	d107      	bne.n	8005fd8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005fd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 f9c1 	bl	800635a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	f003 0320 	and.w	r3, r3, #32
 8005fe2:	2b20      	cmp	r3, #32
 8005fe4:	d10e      	bne.n	8006004 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	f003 0320 	and.w	r3, r3, #32
 8005ff0:	2b20      	cmp	r3, #32
 8005ff2:	d107      	bne.n	8006004 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f06f 0220 	mvn.w	r2, #32
 8005ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f000 fd42 	bl	8006a88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006004:	bf00      	nop
 8006006:	3708      	adds	r7, #8
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b086      	sub	sp, #24
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006018:	2300      	movs	r3, #0
 800601a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006022:	2b01      	cmp	r3, #1
 8006024:	d101      	bne.n	800602a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006026:	2302      	movs	r3, #2
 8006028:	e0ae      	b.n	8006188 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2201      	movs	r2, #1
 800602e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2b0c      	cmp	r3, #12
 8006036:	f200 809f 	bhi.w	8006178 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800603a:	a201      	add	r2, pc, #4	; (adr r2, 8006040 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800603c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006040:	08006075 	.word	0x08006075
 8006044:	08006179 	.word	0x08006179
 8006048:	08006179 	.word	0x08006179
 800604c:	08006179 	.word	0x08006179
 8006050:	080060b5 	.word	0x080060b5
 8006054:	08006179 	.word	0x08006179
 8006058:	08006179 	.word	0x08006179
 800605c:	08006179 	.word	0x08006179
 8006060:	080060f7 	.word	0x080060f7
 8006064:	08006179 	.word	0x08006179
 8006068:	08006179 	.word	0x08006179
 800606c:	08006179 	.word	0x08006179
 8006070:	08006137 	.word	0x08006137
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68b9      	ldr	r1, [r7, #8]
 800607a:	4618      	mov	r0, r3
 800607c:	f000 f9f8 	bl	8006470 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	699a      	ldr	r2, [r3, #24]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f042 0208 	orr.w	r2, r2, #8
 800608e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	699a      	ldr	r2, [r3, #24]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f022 0204 	bic.w	r2, r2, #4
 800609e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	6999      	ldr	r1, [r3, #24]
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	691a      	ldr	r2, [r3, #16]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	430a      	orrs	r2, r1
 80060b0:	619a      	str	r2, [r3, #24]
      break;
 80060b2:	e064      	b.n	800617e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68b9      	ldr	r1, [r7, #8]
 80060ba:	4618      	mov	r0, r3
 80060bc:	f000 fa3e 	bl	800653c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	699a      	ldr	r2, [r3, #24]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	699a      	ldr	r2, [r3, #24]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	6999      	ldr	r1, [r3, #24]
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	021a      	lsls	r2, r3, #8
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	430a      	orrs	r2, r1
 80060f2:	619a      	str	r2, [r3, #24]
      break;
 80060f4:	e043      	b.n	800617e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68b9      	ldr	r1, [r7, #8]
 80060fc:	4618      	mov	r0, r3
 80060fe:	f000 fa89 	bl	8006614 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	69da      	ldr	r2, [r3, #28]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f042 0208 	orr.w	r2, r2, #8
 8006110:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	69da      	ldr	r2, [r3, #28]
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f022 0204 	bic.w	r2, r2, #4
 8006120:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	69d9      	ldr	r1, [r3, #28]
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	691a      	ldr	r2, [r3, #16]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	430a      	orrs	r2, r1
 8006132:	61da      	str	r2, [r3, #28]
      break;
 8006134:	e023      	b.n	800617e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68b9      	ldr	r1, [r7, #8]
 800613c:	4618      	mov	r0, r3
 800613e:	f000 fad3 	bl	80066e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	69da      	ldr	r2, [r3, #28]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006150:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	69da      	ldr	r2, [r3, #28]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006160:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	69d9      	ldr	r1, [r3, #28]
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	021a      	lsls	r2, r3, #8
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	430a      	orrs	r2, r1
 8006174:	61da      	str	r2, [r3, #28]
      break;
 8006176:	e002      	b.n	800617e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	75fb      	strb	r3, [r7, #23]
      break;
 800617c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006186:	7dfb      	ldrb	r3, [r7, #23]
}
 8006188:	4618      	mov	r0, r3
 800618a:	3718      	adds	r7, #24
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800619a:	2300      	movs	r3, #0
 800619c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d101      	bne.n	80061ac <HAL_TIM_ConfigClockSource+0x1c>
 80061a8:	2302      	movs	r3, #2
 80061aa:	e0b4      	b.n	8006316 <HAL_TIM_ConfigClockSource+0x186>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2202      	movs	r2, #2
 80061b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80061ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80061d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	68ba      	ldr	r2, [r7, #8]
 80061da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061e4:	d03e      	beq.n	8006264 <HAL_TIM_ConfigClockSource+0xd4>
 80061e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061ea:	f200 8087 	bhi.w	80062fc <HAL_TIM_ConfigClockSource+0x16c>
 80061ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061f2:	f000 8086 	beq.w	8006302 <HAL_TIM_ConfigClockSource+0x172>
 80061f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061fa:	d87f      	bhi.n	80062fc <HAL_TIM_ConfigClockSource+0x16c>
 80061fc:	2b70      	cmp	r3, #112	; 0x70
 80061fe:	d01a      	beq.n	8006236 <HAL_TIM_ConfigClockSource+0xa6>
 8006200:	2b70      	cmp	r3, #112	; 0x70
 8006202:	d87b      	bhi.n	80062fc <HAL_TIM_ConfigClockSource+0x16c>
 8006204:	2b60      	cmp	r3, #96	; 0x60
 8006206:	d050      	beq.n	80062aa <HAL_TIM_ConfigClockSource+0x11a>
 8006208:	2b60      	cmp	r3, #96	; 0x60
 800620a:	d877      	bhi.n	80062fc <HAL_TIM_ConfigClockSource+0x16c>
 800620c:	2b50      	cmp	r3, #80	; 0x50
 800620e:	d03c      	beq.n	800628a <HAL_TIM_ConfigClockSource+0xfa>
 8006210:	2b50      	cmp	r3, #80	; 0x50
 8006212:	d873      	bhi.n	80062fc <HAL_TIM_ConfigClockSource+0x16c>
 8006214:	2b40      	cmp	r3, #64	; 0x40
 8006216:	d058      	beq.n	80062ca <HAL_TIM_ConfigClockSource+0x13a>
 8006218:	2b40      	cmp	r3, #64	; 0x40
 800621a:	d86f      	bhi.n	80062fc <HAL_TIM_ConfigClockSource+0x16c>
 800621c:	2b30      	cmp	r3, #48	; 0x30
 800621e:	d064      	beq.n	80062ea <HAL_TIM_ConfigClockSource+0x15a>
 8006220:	2b30      	cmp	r3, #48	; 0x30
 8006222:	d86b      	bhi.n	80062fc <HAL_TIM_ConfigClockSource+0x16c>
 8006224:	2b20      	cmp	r3, #32
 8006226:	d060      	beq.n	80062ea <HAL_TIM_ConfigClockSource+0x15a>
 8006228:	2b20      	cmp	r3, #32
 800622a:	d867      	bhi.n	80062fc <HAL_TIM_ConfigClockSource+0x16c>
 800622c:	2b00      	cmp	r3, #0
 800622e:	d05c      	beq.n	80062ea <HAL_TIM_ConfigClockSource+0x15a>
 8006230:	2b10      	cmp	r3, #16
 8006232:	d05a      	beq.n	80062ea <HAL_TIM_ConfigClockSource+0x15a>
 8006234:	e062      	b.n	80062fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6818      	ldr	r0, [r3, #0]
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	6899      	ldr	r1, [r3, #8]
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	685a      	ldr	r2, [r3, #4]
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	68db      	ldr	r3, [r3, #12]
 8006246:	f000 fb19 	bl	800687c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006258:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	68ba      	ldr	r2, [r7, #8]
 8006260:	609a      	str	r2, [r3, #8]
      break;
 8006262:	e04f      	b.n	8006304 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6818      	ldr	r0, [r3, #0]
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	6899      	ldr	r1, [r3, #8]
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	685a      	ldr	r2, [r3, #4]
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	f000 fb02 	bl	800687c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	689a      	ldr	r2, [r3, #8]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006286:	609a      	str	r2, [r3, #8]
      break;
 8006288:	e03c      	b.n	8006304 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6818      	ldr	r0, [r3, #0]
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	6859      	ldr	r1, [r3, #4]
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	461a      	mov	r2, r3
 8006298:	f000 fa76 	bl	8006788 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	2150      	movs	r1, #80	; 0x50
 80062a2:	4618      	mov	r0, r3
 80062a4:	f000 facf 	bl	8006846 <TIM_ITRx_SetConfig>
      break;
 80062a8:	e02c      	b.n	8006304 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6818      	ldr	r0, [r3, #0]
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	6859      	ldr	r1, [r3, #4]
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	461a      	mov	r2, r3
 80062b8:	f000 fa95 	bl	80067e6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2160      	movs	r1, #96	; 0x60
 80062c2:	4618      	mov	r0, r3
 80062c4:	f000 fabf 	bl	8006846 <TIM_ITRx_SetConfig>
      break;
 80062c8:	e01c      	b.n	8006304 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6818      	ldr	r0, [r3, #0]
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	6859      	ldr	r1, [r3, #4]
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	461a      	mov	r2, r3
 80062d8:	f000 fa56 	bl	8006788 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2140      	movs	r1, #64	; 0x40
 80062e2:	4618      	mov	r0, r3
 80062e4:	f000 faaf 	bl	8006846 <TIM_ITRx_SetConfig>
      break;
 80062e8:	e00c      	b.n	8006304 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4619      	mov	r1, r3
 80062f4:	4610      	mov	r0, r2
 80062f6:	f000 faa6 	bl	8006846 <TIM_ITRx_SetConfig>
      break;
 80062fa:	e003      	b.n	8006304 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80062fc:	2301      	movs	r3, #1
 80062fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006300:	e000      	b.n	8006304 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006302:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006314:	7bfb      	ldrb	r3, [r7, #15]
}
 8006316:	4618      	mov	r0, r3
 8006318:	3710      	adds	r7, #16
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}

0800631e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800631e:	b480      	push	{r7}
 8006320:	b083      	sub	sp, #12
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006326:	bf00      	nop
 8006328:	370c      	adds	r7, #12
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr

08006332 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006332:	b480      	push	{r7}
 8006334:	b083      	sub	sp, #12
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800633a:	bf00      	nop
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr

08006346 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006346:	b480      	push	{r7}
 8006348:	b083      	sub	sp, #12
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800634e:	bf00      	nop
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr

0800635a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800635a:	b480      	push	{r7}
 800635c:	b083      	sub	sp, #12
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006362:	bf00      	nop
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr
	...

08006370 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a34      	ldr	r2, [pc, #208]	; (8006454 <TIM_Base_SetConfig+0xe4>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d00f      	beq.n	80063a8 <TIM_Base_SetConfig+0x38>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800638e:	d00b      	beq.n	80063a8 <TIM_Base_SetConfig+0x38>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4a31      	ldr	r2, [pc, #196]	; (8006458 <TIM_Base_SetConfig+0xe8>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d007      	beq.n	80063a8 <TIM_Base_SetConfig+0x38>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a30      	ldr	r2, [pc, #192]	; (800645c <TIM_Base_SetConfig+0xec>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d003      	beq.n	80063a8 <TIM_Base_SetConfig+0x38>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a2f      	ldr	r2, [pc, #188]	; (8006460 <TIM_Base_SetConfig+0xf0>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d108      	bne.n	80063ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	68fa      	ldr	r2, [r7, #12]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4a25      	ldr	r2, [pc, #148]	; (8006454 <TIM_Base_SetConfig+0xe4>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d01b      	beq.n	80063fa <TIM_Base_SetConfig+0x8a>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063c8:	d017      	beq.n	80063fa <TIM_Base_SetConfig+0x8a>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a22      	ldr	r2, [pc, #136]	; (8006458 <TIM_Base_SetConfig+0xe8>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d013      	beq.n	80063fa <TIM_Base_SetConfig+0x8a>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a21      	ldr	r2, [pc, #132]	; (800645c <TIM_Base_SetConfig+0xec>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d00f      	beq.n	80063fa <TIM_Base_SetConfig+0x8a>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a20      	ldr	r2, [pc, #128]	; (8006460 <TIM_Base_SetConfig+0xf0>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d00b      	beq.n	80063fa <TIM_Base_SetConfig+0x8a>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a1f      	ldr	r2, [pc, #124]	; (8006464 <TIM_Base_SetConfig+0xf4>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d007      	beq.n	80063fa <TIM_Base_SetConfig+0x8a>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a1e      	ldr	r2, [pc, #120]	; (8006468 <TIM_Base_SetConfig+0xf8>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d003      	beq.n	80063fa <TIM_Base_SetConfig+0x8a>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a1d      	ldr	r2, [pc, #116]	; (800646c <TIM_Base_SetConfig+0xfc>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d108      	bne.n	800640c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006400:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	68db      	ldr	r3, [r3, #12]
 8006406:	68fa      	ldr	r2, [r7, #12]
 8006408:	4313      	orrs	r3, r2
 800640a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	4313      	orrs	r3, r2
 8006418:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	68fa      	ldr	r2, [r7, #12]
 800641e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	689a      	ldr	r2, [r3, #8]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a08      	ldr	r2, [pc, #32]	; (8006454 <TIM_Base_SetConfig+0xe4>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d103      	bne.n	8006440 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	691a      	ldr	r2, [r3, #16]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	615a      	str	r2, [r3, #20]
}
 8006446:	bf00      	nop
 8006448:	3714      	adds	r7, #20
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop
 8006454:	40010000 	.word	0x40010000
 8006458:	40000400 	.word	0x40000400
 800645c:	40000800 	.word	0x40000800
 8006460:	40000c00 	.word	0x40000c00
 8006464:	40014000 	.word	0x40014000
 8006468:	40014400 	.word	0x40014400
 800646c:	40014800 	.word	0x40014800

08006470 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006470:	b480      	push	{r7}
 8006472:	b087      	sub	sp, #28
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a1b      	ldr	r3, [r3, #32]
 800647e:	f023 0201 	bic.w	r2, r3, #1
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6a1b      	ldr	r3, [r3, #32]
 800648a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	699b      	ldr	r3, [r3, #24]
 8006496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800649e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f023 0303 	bic.w	r3, r3, #3
 80064a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	68fa      	ldr	r2, [r7, #12]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	f023 0302 	bic.w	r3, r3, #2
 80064b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a1c      	ldr	r2, [pc, #112]	; (8006538 <TIM_OC1_SetConfig+0xc8>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d10c      	bne.n	80064e6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	f023 0308 	bic.w	r3, r3, #8
 80064d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	697a      	ldr	r2, [r7, #20]
 80064da:	4313      	orrs	r3, r2
 80064dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	f023 0304 	bic.w	r3, r3, #4
 80064e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a13      	ldr	r2, [pc, #76]	; (8006538 <TIM_OC1_SetConfig+0xc8>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d111      	bne.n	8006512 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80064fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	695b      	ldr	r3, [r3, #20]
 8006502:	693a      	ldr	r2, [r7, #16]
 8006504:	4313      	orrs	r3, r2
 8006506:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	699b      	ldr	r3, [r3, #24]
 800650c:	693a      	ldr	r2, [r7, #16]
 800650e:	4313      	orrs	r3, r2
 8006510:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	693a      	ldr	r2, [r7, #16]
 8006516:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	68fa      	ldr	r2, [r7, #12]
 800651c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	685a      	ldr	r2, [r3, #4]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	697a      	ldr	r2, [r7, #20]
 800652a:	621a      	str	r2, [r3, #32]
}
 800652c:	bf00      	nop
 800652e:	371c      	adds	r7, #28
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr
 8006538:	40010000 	.word	0x40010000

0800653c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800653c:	b480      	push	{r7}
 800653e:	b087      	sub	sp, #28
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a1b      	ldr	r3, [r3, #32]
 800654a:	f023 0210 	bic.w	r2, r3, #16
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6a1b      	ldr	r3, [r3, #32]
 8006556:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	699b      	ldr	r3, [r3, #24]
 8006562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800656a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006572:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	021b      	lsls	r3, r3, #8
 800657a:	68fa      	ldr	r2, [r7, #12]
 800657c:	4313      	orrs	r3, r2
 800657e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	f023 0320 	bic.w	r3, r3, #32
 8006586:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	011b      	lsls	r3, r3, #4
 800658e:	697a      	ldr	r2, [r7, #20]
 8006590:	4313      	orrs	r3, r2
 8006592:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a1e      	ldr	r2, [pc, #120]	; (8006610 <TIM_OC2_SetConfig+0xd4>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d10d      	bne.n	80065b8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	011b      	lsls	r3, r3, #4
 80065aa:	697a      	ldr	r2, [r7, #20]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065b6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	4a15      	ldr	r2, [pc, #84]	; (8006610 <TIM_OC2_SetConfig+0xd4>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d113      	bne.n	80065e8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80065ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	695b      	ldr	r3, [r3, #20]
 80065d4:	009b      	lsls	r3, r3, #2
 80065d6:	693a      	ldr	r2, [r7, #16]
 80065d8:	4313      	orrs	r3, r2
 80065da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	699b      	ldr	r3, [r3, #24]
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	693a      	ldr	r2, [r7, #16]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	693a      	ldr	r2, [r7, #16]
 80065ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	68fa      	ldr	r2, [r7, #12]
 80065f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	685a      	ldr	r2, [r3, #4]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	697a      	ldr	r2, [r7, #20]
 8006600:	621a      	str	r2, [r3, #32]
}
 8006602:	bf00      	nop
 8006604:	371c      	adds	r7, #28
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr
 800660e:	bf00      	nop
 8006610:	40010000 	.word	0x40010000

08006614 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006614:	b480      	push	{r7}
 8006616:	b087      	sub	sp, #28
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a1b      	ldr	r3, [r3, #32]
 8006622:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a1b      	ldr	r3, [r3, #32]
 800662e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f023 0303 	bic.w	r3, r3, #3
 800664a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	4313      	orrs	r3, r2
 8006654:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800665c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	021b      	lsls	r3, r3, #8
 8006664:	697a      	ldr	r2, [r7, #20]
 8006666:	4313      	orrs	r3, r2
 8006668:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a1d      	ldr	r2, [pc, #116]	; (80066e4 <TIM_OC3_SetConfig+0xd0>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d10d      	bne.n	800668e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006678:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	021b      	lsls	r3, r3, #8
 8006680:	697a      	ldr	r2, [r7, #20]
 8006682:	4313      	orrs	r3, r2
 8006684:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800668c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	4a14      	ldr	r2, [pc, #80]	; (80066e4 <TIM_OC3_SetConfig+0xd0>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d113      	bne.n	80066be <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800669c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80066a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	695b      	ldr	r3, [r3, #20]
 80066aa:	011b      	lsls	r3, r3, #4
 80066ac:	693a      	ldr	r2, [r7, #16]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	699b      	ldr	r3, [r3, #24]
 80066b6:	011b      	lsls	r3, r3, #4
 80066b8:	693a      	ldr	r2, [r7, #16]
 80066ba:	4313      	orrs	r3, r2
 80066bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	693a      	ldr	r2, [r7, #16]
 80066c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	685a      	ldr	r2, [r3, #4]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	697a      	ldr	r2, [r7, #20]
 80066d6:	621a      	str	r2, [r3, #32]
}
 80066d8:	bf00      	nop
 80066da:	371c      	adds	r7, #28
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr
 80066e4:	40010000 	.word	0x40010000

080066e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b087      	sub	sp, #28
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6a1b      	ldr	r3, [r3, #32]
 8006702:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	69db      	ldr	r3, [r3, #28]
 800670e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800671e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	021b      	lsls	r3, r3, #8
 8006726:	68fa      	ldr	r2, [r7, #12]
 8006728:	4313      	orrs	r3, r2
 800672a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006732:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	031b      	lsls	r3, r3, #12
 800673a:	693a      	ldr	r2, [r7, #16]
 800673c:	4313      	orrs	r3, r2
 800673e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a10      	ldr	r2, [pc, #64]	; (8006784 <TIM_OC4_SetConfig+0x9c>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d109      	bne.n	800675c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800674e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	695b      	ldr	r3, [r3, #20]
 8006754:	019b      	lsls	r3, r3, #6
 8006756:	697a      	ldr	r2, [r7, #20]
 8006758:	4313      	orrs	r3, r2
 800675a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	697a      	ldr	r2, [r7, #20]
 8006760:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	68fa      	ldr	r2, [r7, #12]
 8006766:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	685a      	ldr	r2, [r3, #4]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	693a      	ldr	r2, [r7, #16]
 8006774:	621a      	str	r2, [r3, #32]
}
 8006776:	bf00      	nop
 8006778:	371c      	adds	r7, #28
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	40010000 	.word	0x40010000

08006788 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006788:	b480      	push	{r7}
 800678a:	b087      	sub	sp, #28
 800678c:	af00      	add	r7, sp, #0
 800678e:	60f8      	str	r0, [r7, #12]
 8006790:	60b9      	str	r1, [r7, #8]
 8006792:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6a1b      	ldr	r3, [r3, #32]
 8006798:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6a1b      	ldr	r3, [r3, #32]
 800679e:	f023 0201 	bic.w	r2, r3, #1
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	699b      	ldr	r3, [r3, #24]
 80067aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80067b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	011b      	lsls	r3, r3, #4
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	f023 030a 	bic.w	r3, r3, #10
 80067c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067c6:	697a      	ldr	r2, [r7, #20]
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	693a      	ldr	r2, [r7, #16]
 80067d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	697a      	ldr	r2, [r7, #20]
 80067d8:	621a      	str	r2, [r3, #32]
}
 80067da:	bf00      	nop
 80067dc:	371c      	adds	r7, #28
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr

080067e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067e6:	b480      	push	{r7}
 80067e8:	b087      	sub	sp, #28
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	60f8      	str	r0, [r7, #12]
 80067ee:	60b9      	str	r1, [r7, #8]
 80067f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6a1b      	ldr	r3, [r3, #32]
 80067f6:	f023 0210 	bic.w	r2, r3, #16
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	699b      	ldr	r3, [r3, #24]
 8006802:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6a1b      	ldr	r3, [r3, #32]
 8006808:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006810:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	031b      	lsls	r3, r3, #12
 8006816:	697a      	ldr	r2, [r7, #20]
 8006818:	4313      	orrs	r3, r2
 800681a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006822:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	011b      	lsls	r3, r3, #4
 8006828:	693a      	ldr	r2, [r7, #16]
 800682a:	4313      	orrs	r3, r2
 800682c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	697a      	ldr	r2, [r7, #20]
 8006832:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	693a      	ldr	r2, [r7, #16]
 8006838:	621a      	str	r2, [r3, #32]
}
 800683a:	bf00      	nop
 800683c:	371c      	adds	r7, #28
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr

08006846 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006846:	b480      	push	{r7}
 8006848:	b085      	sub	sp, #20
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
 800684e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800685c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800685e:	683a      	ldr	r2, [r7, #0]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	4313      	orrs	r3, r2
 8006864:	f043 0307 	orr.w	r3, r3, #7
 8006868:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	68fa      	ldr	r2, [r7, #12]
 800686e:	609a      	str	r2, [r3, #8]
}
 8006870:	bf00      	nop
 8006872:	3714      	adds	r7, #20
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800687c:	b480      	push	{r7}
 800687e:	b087      	sub	sp, #28
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
 8006888:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006896:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	021a      	lsls	r2, r3, #8
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	431a      	orrs	r2, r3
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	697a      	ldr	r2, [r7, #20]
 80068a6:	4313      	orrs	r3, r2
 80068a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	697a      	ldr	r2, [r7, #20]
 80068ae:	609a      	str	r2, [r3, #8]
}
 80068b0:	bf00      	nop
 80068b2:	371c      	adds	r7, #28
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr

080068bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068bc:	b480      	push	{r7}
 80068be:	b087      	sub	sp, #28
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	f003 031f 	and.w	r3, r3, #31
 80068ce:	2201      	movs	r2, #1
 80068d0:	fa02 f303 	lsl.w	r3, r2, r3
 80068d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6a1a      	ldr	r2, [r3, #32]
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	43db      	mvns	r3, r3
 80068de:	401a      	ands	r2, r3
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6a1a      	ldr	r2, [r3, #32]
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	f003 031f 	and.w	r3, r3, #31
 80068ee:	6879      	ldr	r1, [r7, #4]
 80068f0:	fa01 f303 	lsl.w	r3, r1, r3
 80068f4:	431a      	orrs	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	621a      	str	r2, [r3, #32]
}
 80068fa:	bf00      	nop
 80068fc:	371c      	adds	r7, #28
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr
	...

08006908 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006908:	b480      	push	{r7}
 800690a:	b085      	sub	sp, #20
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006918:	2b01      	cmp	r3, #1
 800691a:	d101      	bne.n	8006920 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800691c:	2302      	movs	r3, #2
 800691e:	e050      	b.n	80069c2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2201      	movs	r2, #1
 8006924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2202      	movs	r2, #2
 800692c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006946:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	4313      	orrs	r3, r2
 8006950:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	68fa      	ldr	r2, [r7, #12]
 8006958:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a1c      	ldr	r2, [pc, #112]	; (80069d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d018      	beq.n	8006996 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800696c:	d013      	beq.n	8006996 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a18      	ldr	r2, [pc, #96]	; (80069d4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d00e      	beq.n	8006996 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a16      	ldr	r2, [pc, #88]	; (80069d8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d009      	beq.n	8006996 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a15      	ldr	r2, [pc, #84]	; (80069dc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d004      	beq.n	8006996 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a13      	ldr	r2, [pc, #76]	; (80069e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d10c      	bne.n	80069b0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800699c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	68ba      	ldr	r2, [r7, #8]
 80069a4:	4313      	orrs	r3, r2
 80069a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	68ba      	ldr	r2, [r7, #8]
 80069ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80069c0:	2300      	movs	r3, #0
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3714      	adds	r7, #20
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	40010000 	.word	0x40010000
 80069d4:	40000400 	.word	0x40000400
 80069d8:	40000800 	.word	0x40000800
 80069dc:	40000c00 	.word	0x40000c00
 80069e0:	40014000 	.word	0x40014000

080069e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b085      	sub	sp, #20
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80069ee:	2300      	movs	r3, #0
 80069f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d101      	bne.n	8006a00 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80069fc:	2302      	movs	r3, #2
 80069fe:	e03d      	b.n	8006a7c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	68db      	ldr	r3, [r3, #12]
 8006a12:	4313      	orrs	r3, r2
 8006a14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	691b      	ldr	r3, [r3, #16]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	695b      	ldr	r3, [r3, #20]
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	69db      	ldr	r3, [r3, #28]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	68fa      	ldr	r2, [r7, #12]
 8006a70:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a7a:	2300      	movs	r3, #0
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3714      	adds	r7, #20
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b083      	sub	sp, #12
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a90:	bf00      	nop
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006aa4:	bf00      	nop
 8006aa6:	370c      	adds	r7, #12
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b082      	sub	sp, #8
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d101      	bne.n	8006ac2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e03f      	b.n	8006b42 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d106      	bne.n	8006adc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f7fb fc20 	bl	800231c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2224      	movs	r2, #36	; 0x24
 8006ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68da      	ldr	r2, [r3, #12]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006af2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f000 fc7b 	bl	80073f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	691a      	ldr	r2, [r3, #16]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006b08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	695a      	ldr	r2, [r3, #20]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	68da      	ldr	r2, [r3, #12]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2220      	movs	r2, #32
 8006b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2220      	movs	r2, #32
 8006b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006b40:	2300      	movs	r3, #0
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3708      	adds	r7, #8
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
	...

08006b4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b0ba      	sub	sp, #232	; 0xe8
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	68db      	ldr	r3, [r3, #12]
 8006b64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	695b      	ldr	r3, [r3, #20]
 8006b6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006b72:	2300      	movs	r3, #0
 8006b74:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b82:	f003 030f 	and.w	r3, r3, #15
 8006b86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006b8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d10f      	bne.n	8006bb2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b96:	f003 0320 	and.w	r3, r3, #32
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d009      	beq.n	8006bb2 <HAL_UART_IRQHandler+0x66>
 8006b9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ba2:	f003 0320 	and.w	r3, r3, #32
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d003      	beq.n	8006bb2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 fb65 	bl	800727a <UART_Receive_IT>
      return;
 8006bb0:	e256      	b.n	8007060 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006bb2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	f000 80de 	beq.w	8006d78 <HAL_UART_IRQHandler+0x22c>
 8006bbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006bc0:	f003 0301 	and.w	r3, r3, #1
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d106      	bne.n	8006bd6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bcc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	f000 80d1 	beq.w	8006d78 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bda:	f003 0301 	and.w	r3, r3, #1
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d00b      	beq.n	8006bfa <HAL_UART_IRQHandler+0xae>
 8006be2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d005      	beq.n	8006bfa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf2:	f043 0201 	orr.w	r2, r3, #1
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006bfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bfe:	f003 0304 	and.w	r3, r3, #4
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d00b      	beq.n	8006c1e <HAL_UART_IRQHandler+0xd2>
 8006c06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c0a:	f003 0301 	and.w	r3, r3, #1
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d005      	beq.n	8006c1e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c16:	f043 0202 	orr.w	r2, r3, #2
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c22:	f003 0302 	and.w	r3, r3, #2
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d00b      	beq.n	8006c42 <HAL_UART_IRQHandler+0xf6>
 8006c2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c2e:	f003 0301 	and.w	r3, r3, #1
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d005      	beq.n	8006c42 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c3a:	f043 0204 	orr.w	r2, r3, #4
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006c42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c46:	f003 0308 	and.w	r3, r3, #8
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d011      	beq.n	8006c72 <HAL_UART_IRQHandler+0x126>
 8006c4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c52:	f003 0320 	and.w	r3, r3, #32
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d105      	bne.n	8006c66 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006c5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c5e:	f003 0301 	and.w	r3, r3, #1
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d005      	beq.n	8006c72 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6a:	f043 0208 	orr.w	r2, r3, #8
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	f000 81ed 	beq.w	8007056 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006c7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c80:	f003 0320 	and.w	r3, r3, #32
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d008      	beq.n	8006c9a <HAL_UART_IRQHandler+0x14e>
 8006c88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c8c:	f003 0320 	and.w	r3, r3, #32
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d002      	beq.n	8006c9a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f000 faf0 	bl	800727a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	695b      	ldr	r3, [r3, #20]
 8006ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ca4:	2b40      	cmp	r3, #64	; 0x40
 8006ca6:	bf0c      	ite	eq
 8006ca8:	2301      	moveq	r3, #1
 8006caa:	2300      	movne	r3, #0
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb6:	f003 0308 	and.w	r3, r3, #8
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d103      	bne.n	8006cc6 <HAL_UART_IRQHandler+0x17a>
 8006cbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d04f      	beq.n	8006d66 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f000 f9f8 	bl	80070bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	695b      	ldr	r3, [r3, #20]
 8006cd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cd6:	2b40      	cmp	r3, #64	; 0x40
 8006cd8:	d141      	bne.n	8006d5e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	3314      	adds	r3, #20
 8006ce0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006ce8:	e853 3f00 	ldrex	r3, [r3]
 8006cec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006cf0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006cf4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cf8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	3314      	adds	r3, #20
 8006d02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006d06:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006d0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006d12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006d16:	e841 2300 	strex	r3, r2, [r1]
 8006d1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006d1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d1d9      	bne.n	8006cda <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d013      	beq.n	8006d56 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d32:	4a7d      	ldr	r2, [pc, #500]	; (8006f28 <HAL_UART_IRQHandler+0x3dc>)
 8006d34:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f7fb ffcc 	bl	8002cd8 <HAL_DMA_Abort_IT>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d016      	beq.n	8006d74 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006d50:	4610      	mov	r0, r2
 8006d52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d54:	e00e      	b.n	8006d74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 f99a 	bl	8007090 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d5c:	e00a      	b.n	8006d74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f000 f996 	bl	8007090 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d64:	e006      	b.n	8006d74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f000 f992 	bl	8007090 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006d72:	e170      	b.n	8007056 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d74:	bf00      	nop
    return;
 8006d76:	e16e      	b.n	8007056 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	f040 814a 	bne.w	8007016 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d86:	f003 0310 	and.w	r3, r3, #16
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	f000 8143 	beq.w	8007016 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006d90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d94:	f003 0310 	and.w	r3, r3, #16
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	f000 813c 	beq.w	8007016 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d9e:	2300      	movs	r3, #0
 8006da0:	60bb      	str	r3, [r7, #8]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	60bb      	str	r3, [r7, #8]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	60bb      	str	r3, [r7, #8]
 8006db2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	695b      	ldr	r3, [r3, #20]
 8006dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dbe:	2b40      	cmp	r3, #64	; 0x40
 8006dc0:	f040 80b4 	bne.w	8006f2c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006dd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	f000 8140 	beq.w	800705a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006dde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006de2:	429a      	cmp	r2, r3
 8006de4:	f080 8139 	bcs.w	800705a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006dee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006df4:	69db      	ldr	r3, [r3, #28]
 8006df6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dfa:	f000 8088 	beq.w	8006f0e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	330c      	adds	r3, #12
 8006e04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e08:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006e0c:	e853 3f00 	ldrex	r3, [r3]
 8006e10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006e14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006e18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e1c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	330c      	adds	r3, #12
 8006e26:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006e2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006e2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e32:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006e36:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006e3a:	e841 2300 	strex	r3, r2, [r1]
 8006e3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006e42:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d1d9      	bne.n	8006dfe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	3314      	adds	r3, #20
 8006e50:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006e54:	e853 3f00 	ldrex	r3, [r3]
 8006e58:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006e5a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006e5c:	f023 0301 	bic.w	r3, r3, #1
 8006e60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	3314      	adds	r3, #20
 8006e6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006e6e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006e72:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e74:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006e76:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006e7a:	e841 2300 	strex	r3, r2, [r1]
 8006e7e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006e80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1e1      	bne.n	8006e4a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	3314      	adds	r3, #20
 8006e8c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006e90:	e853 3f00 	ldrex	r3, [r3]
 8006e94:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006e96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006e98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	3314      	adds	r3, #20
 8006ea6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006eaa:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006eac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006eb0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006eb2:	e841 2300 	strex	r3, r2, [r1]
 8006eb6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006eb8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d1e3      	bne.n	8006e86 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2220      	movs	r2, #32
 8006ec2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	330c      	adds	r3, #12
 8006ed2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ed6:	e853 3f00 	ldrex	r3, [r3]
 8006eda:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006edc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ede:	f023 0310 	bic.w	r3, r3, #16
 8006ee2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	330c      	adds	r3, #12
 8006eec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006ef0:	65ba      	str	r2, [r7, #88]	; 0x58
 8006ef2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006ef6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006ef8:	e841 2300 	strex	r3, r2, [r1]
 8006efc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006efe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d1e3      	bne.n	8006ecc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f7fb fe75 	bl	8002bf8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	1ad3      	subs	r3, r2, r3
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	4619      	mov	r1, r3
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 f8c0 	bl	80070a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006f24:	e099      	b.n	800705a <HAL_UART_IRQHandler+0x50e>
 8006f26:	bf00      	nop
 8006f28:	08007183 	.word	0x08007183
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	1ad3      	subs	r3, r2, r3
 8006f38:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	f000 808b 	beq.w	800705e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006f48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f000 8086 	beq.w	800705e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	330c      	adds	r3, #12
 8006f58:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f5c:	e853 3f00 	ldrex	r3, [r3]
 8006f60:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006f62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f64:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	330c      	adds	r3, #12
 8006f72:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006f76:	647a      	str	r2, [r7, #68]	; 0x44
 8006f78:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006f7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f7e:	e841 2300 	strex	r3, r2, [r1]
 8006f82:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006f84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d1e3      	bne.n	8006f52 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	3314      	adds	r3, #20
 8006f90:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f94:	e853 3f00 	ldrex	r3, [r3]
 8006f98:	623b      	str	r3, [r7, #32]
   return(result);
 8006f9a:	6a3b      	ldr	r3, [r7, #32]
 8006f9c:	f023 0301 	bic.w	r3, r3, #1
 8006fa0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	3314      	adds	r3, #20
 8006faa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006fae:	633a      	str	r2, [r7, #48]	; 0x30
 8006fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006fb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fb6:	e841 2300 	strex	r3, r2, [r1]
 8006fba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d1e3      	bne.n	8006f8a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2220      	movs	r2, #32
 8006fc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	330c      	adds	r3, #12
 8006fd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	e853 3f00 	ldrex	r3, [r3]
 8006fde:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f023 0310 	bic.w	r3, r3, #16
 8006fe6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	330c      	adds	r3, #12
 8006ff0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006ff4:	61fa      	str	r2, [r7, #28]
 8006ff6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff8:	69b9      	ldr	r1, [r7, #24]
 8006ffa:	69fa      	ldr	r2, [r7, #28]
 8006ffc:	e841 2300 	strex	r3, r2, [r1]
 8007000:	617b      	str	r3, [r7, #20]
   return(result);
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d1e3      	bne.n	8006fd0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007008:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800700c:	4619      	mov	r1, r3
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 f848 	bl	80070a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007014:	e023      	b.n	800705e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800701a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800701e:	2b00      	cmp	r3, #0
 8007020:	d009      	beq.n	8007036 <HAL_UART_IRQHandler+0x4ea>
 8007022:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800702a:	2b00      	cmp	r3, #0
 800702c:	d003      	beq.n	8007036 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f000 f8bb 	bl	80071aa <UART_Transmit_IT>
    return;
 8007034:	e014      	b.n	8007060 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800703a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800703e:	2b00      	cmp	r3, #0
 8007040:	d00e      	beq.n	8007060 <HAL_UART_IRQHandler+0x514>
 8007042:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800704a:	2b00      	cmp	r3, #0
 800704c:	d008      	beq.n	8007060 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 f8fb 	bl	800724a <UART_EndTransmit_IT>
    return;
 8007054:	e004      	b.n	8007060 <HAL_UART_IRQHandler+0x514>
    return;
 8007056:	bf00      	nop
 8007058:	e002      	b.n	8007060 <HAL_UART_IRQHandler+0x514>
      return;
 800705a:	bf00      	nop
 800705c:	e000      	b.n	8007060 <HAL_UART_IRQHandler+0x514>
      return;
 800705e:	bf00      	nop
  }
}
 8007060:	37e8      	adds	r7, #232	; 0xe8
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
 8007066:	bf00      	nop

08007068 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007068:	b480      	push	{r7}
 800706a:	b083      	sub	sp, #12
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007070:	bf00      	nop
 8007072:	370c      	adds	r7, #12
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr

0800707c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800707c:	b480      	push	{r7}
 800707e:	b083      	sub	sp, #12
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007084:	bf00      	nop
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007098:	bf00      	nop
 800709a:	370c      	adds	r7, #12
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr

080070a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	460b      	mov	r3, r1
 80070ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80070b0:	bf00      	nop
 80070b2:	370c      	adds	r7, #12
 80070b4:	46bd      	mov	sp, r7
 80070b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ba:	4770      	bx	lr

080070bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070bc:	b480      	push	{r7}
 80070be:	b095      	sub	sp, #84	; 0x54
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	330c      	adds	r3, #12
 80070ca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070ce:	e853 3f00 	ldrex	r3, [r3]
 80070d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80070d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80070da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	330c      	adds	r3, #12
 80070e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80070e4:	643a      	str	r2, [r7, #64]	; 0x40
 80070e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80070ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80070ec:	e841 2300 	strex	r3, r2, [r1]
 80070f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80070f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d1e5      	bne.n	80070c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	3314      	adds	r3, #20
 80070fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007100:	6a3b      	ldr	r3, [r7, #32]
 8007102:	e853 3f00 	ldrex	r3, [r3]
 8007106:	61fb      	str	r3, [r7, #28]
   return(result);
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	f023 0301 	bic.w	r3, r3, #1
 800710e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	3314      	adds	r3, #20
 8007116:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007118:	62fa      	str	r2, [r7, #44]	; 0x2c
 800711a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800711e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007120:	e841 2300 	strex	r3, r2, [r1]
 8007124:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007128:	2b00      	cmp	r3, #0
 800712a:	d1e5      	bne.n	80070f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007130:	2b01      	cmp	r3, #1
 8007132:	d119      	bne.n	8007168 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	330c      	adds	r3, #12
 800713a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	e853 3f00 	ldrex	r3, [r3]
 8007142:	60bb      	str	r3, [r7, #8]
   return(result);
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	f023 0310 	bic.w	r3, r3, #16
 800714a:	647b      	str	r3, [r7, #68]	; 0x44
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	330c      	adds	r3, #12
 8007152:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007154:	61ba      	str	r2, [r7, #24]
 8007156:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007158:	6979      	ldr	r1, [r7, #20]
 800715a:	69ba      	ldr	r2, [r7, #24]
 800715c:	e841 2300 	strex	r3, r2, [r1]
 8007160:	613b      	str	r3, [r7, #16]
   return(result);
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1e5      	bne.n	8007134 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2220      	movs	r2, #32
 800716c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007176:	bf00      	nop
 8007178:	3754      	adds	r7, #84	; 0x54
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr

08007182 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007182:	b580      	push	{r7, lr}
 8007184:	b084      	sub	sp, #16
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800718e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2200      	movs	r2, #0
 8007194:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2200      	movs	r2, #0
 800719a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800719c:	68f8      	ldr	r0, [r7, #12]
 800719e:	f7ff ff77 	bl	8007090 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071a2:	bf00      	nop
 80071a4:	3710      	adds	r7, #16
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}

080071aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80071aa:	b480      	push	{r7}
 80071ac:	b085      	sub	sp, #20
 80071ae:	af00      	add	r7, sp, #0
 80071b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071b8:	b2db      	uxtb	r3, r3
 80071ba:	2b21      	cmp	r3, #33	; 0x21
 80071bc:	d13e      	bne.n	800723c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071c6:	d114      	bne.n	80071f2 <UART_Transmit_IT+0x48>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	691b      	ldr	r3, [r3, #16]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d110      	bne.n	80071f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6a1b      	ldr	r3, [r3, #32]
 80071d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	881b      	ldrh	r3, [r3, #0]
 80071da:	461a      	mov	r2, r3
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6a1b      	ldr	r3, [r3, #32]
 80071ea:	1c9a      	adds	r2, r3, #2
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	621a      	str	r2, [r3, #32]
 80071f0:	e008      	b.n	8007204 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a1b      	ldr	r3, [r3, #32]
 80071f6:	1c59      	adds	r1, r3, #1
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	6211      	str	r1, [r2, #32]
 80071fc:	781a      	ldrb	r2, [r3, #0]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007208:	b29b      	uxth	r3, r3
 800720a:	3b01      	subs	r3, #1
 800720c:	b29b      	uxth	r3, r3
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	4619      	mov	r1, r3
 8007212:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007214:	2b00      	cmp	r3, #0
 8007216:	d10f      	bne.n	8007238 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	68da      	ldr	r2, [r3, #12]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007226:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	68da      	ldr	r2, [r3, #12]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007236:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007238:	2300      	movs	r3, #0
 800723a:	e000      	b.n	800723e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800723c:	2302      	movs	r3, #2
  }
}
 800723e:	4618      	mov	r0, r3
 8007240:	3714      	adds	r7, #20
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr

0800724a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800724a:	b580      	push	{r7, lr}
 800724c:	b082      	sub	sp, #8
 800724e:	af00      	add	r7, sp, #0
 8007250:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	68da      	ldr	r2, [r3, #12]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007260:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2220      	movs	r2, #32
 8007266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f7ff fefc 	bl	8007068 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007270:	2300      	movs	r3, #0
}
 8007272:	4618      	mov	r0, r3
 8007274:	3708      	adds	r7, #8
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}

0800727a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800727a:	b580      	push	{r7, lr}
 800727c:	b08c      	sub	sp, #48	; 0x30
 800727e:	af00      	add	r7, sp, #0
 8007280:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007288:	b2db      	uxtb	r3, r3
 800728a:	2b22      	cmp	r3, #34	; 0x22
 800728c:	f040 80ab 	bne.w	80073e6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	689b      	ldr	r3, [r3, #8]
 8007294:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007298:	d117      	bne.n	80072ca <UART_Receive_IT+0x50>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d113      	bne.n	80072ca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80072a2:	2300      	movs	r3, #0
 80072a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072aa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072b8:	b29a      	uxth	r2, r3
 80072ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072bc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072c2:	1c9a      	adds	r2, r3, #2
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	629a      	str	r2, [r3, #40]	; 0x28
 80072c8:	e026      	b.n	8007318 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80072d0:	2300      	movs	r3, #0
 80072d2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072dc:	d007      	beq.n	80072ee <UART_Receive_IT+0x74>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d10a      	bne.n	80072fc <UART_Receive_IT+0x82>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	691b      	ldr	r3, [r3, #16]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d106      	bne.n	80072fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	b2da      	uxtb	r2, r3
 80072f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072f8:	701a      	strb	r2, [r3, #0]
 80072fa:	e008      	b.n	800730e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	b2db      	uxtb	r3, r3
 8007304:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007308:	b2da      	uxtb	r2, r3
 800730a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800730c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007312:	1c5a      	adds	r2, r3, #1
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800731c:	b29b      	uxth	r3, r3
 800731e:	3b01      	subs	r3, #1
 8007320:	b29b      	uxth	r3, r3
 8007322:	687a      	ldr	r2, [r7, #4]
 8007324:	4619      	mov	r1, r3
 8007326:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007328:	2b00      	cmp	r3, #0
 800732a:	d15a      	bne.n	80073e2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	68da      	ldr	r2, [r3, #12]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f022 0220 	bic.w	r2, r2, #32
 800733a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	68da      	ldr	r2, [r3, #12]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800734a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	695a      	ldr	r2, [r3, #20]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f022 0201 	bic.w	r2, r2, #1
 800735a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2220      	movs	r2, #32
 8007360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007368:	2b01      	cmp	r3, #1
 800736a:	d135      	bne.n	80073d8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	330c      	adds	r3, #12
 8007378:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	e853 3f00 	ldrex	r3, [r3]
 8007380:	613b      	str	r3, [r7, #16]
   return(result);
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	f023 0310 	bic.w	r3, r3, #16
 8007388:	627b      	str	r3, [r7, #36]	; 0x24
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	330c      	adds	r3, #12
 8007390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007392:	623a      	str	r2, [r7, #32]
 8007394:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007396:	69f9      	ldr	r1, [r7, #28]
 8007398:	6a3a      	ldr	r2, [r7, #32]
 800739a:	e841 2300 	strex	r3, r2, [r1]
 800739e:	61bb      	str	r3, [r7, #24]
   return(result);
 80073a0:	69bb      	ldr	r3, [r7, #24]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1e5      	bne.n	8007372 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f003 0310 	and.w	r3, r3, #16
 80073b0:	2b10      	cmp	r3, #16
 80073b2:	d10a      	bne.n	80073ca <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80073b4:	2300      	movs	r3, #0
 80073b6:	60fb      	str	r3, [r7, #12]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	60fb      	str	r3, [r7, #12]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	60fb      	str	r3, [r7, #12]
 80073c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80073ce:	4619      	mov	r1, r3
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f7ff fe67 	bl	80070a4 <HAL_UARTEx_RxEventCallback>
 80073d6:	e002      	b.n	80073de <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f7ff fe4f 	bl	800707c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80073de:	2300      	movs	r3, #0
 80073e0:	e002      	b.n	80073e8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80073e2:	2300      	movs	r3, #0
 80073e4:	e000      	b.n	80073e8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80073e6:	2302      	movs	r3, #2
  }
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3730      	adds	r7, #48	; 0x30
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80073f4:	b0c0      	sub	sp, #256	; 0x100
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	691b      	ldr	r3, [r3, #16]
 8007404:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800740c:	68d9      	ldr	r1, [r3, #12]
 800740e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	ea40 0301 	orr.w	r3, r0, r1
 8007418:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800741a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800741e:	689a      	ldr	r2, [r3, #8]
 8007420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007424:	691b      	ldr	r3, [r3, #16]
 8007426:	431a      	orrs	r2, r3
 8007428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800742c:	695b      	ldr	r3, [r3, #20]
 800742e:	431a      	orrs	r2, r3
 8007430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007434:	69db      	ldr	r3, [r3, #28]
 8007436:	4313      	orrs	r3, r2
 8007438:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800743c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	68db      	ldr	r3, [r3, #12]
 8007444:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007448:	f021 010c 	bic.w	r1, r1, #12
 800744c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007456:	430b      	orrs	r3, r1
 8007458:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800745a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800746a:	6999      	ldr	r1, [r3, #24]
 800746c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	ea40 0301 	orr.w	r3, r0, r1
 8007476:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	4b8f      	ldr	r3, [pc, #572]	; (80076bc <UART_SetConfig+0x2cc>)
 8007480:	429a      	cmp	r2, r3
 8007482:	d005      	beq.n	8007490 <UART_SetConfig+0xa0>
 8007484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007488:	681a      	ldr	r2, [r3, #0]
 800748a:	4b8d      	ldr	r3, [pc, #564]	; (80076c0 <UART_SetConfig+0x2d0>)
 800748c:	429a      	cmp	r2, r3
 800748e:	d104      	bne.n	800749a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007490:	f7fe f9ba 	bl	8005808 <HAL_RCC_GetPCLK2Freq>
 8007494:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007498:	e003      	b.n	80074a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800749a:	f7fe f9a1 	bl	80057e0 <HAL_RCC_GetPCLK1Freq>
 800749e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074a6:	69db      	ldr	r3, [r3, #28]
 80074a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074ac:	f040 810c 	bne.w	80076c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80074b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80074b4:	2200      	movs	r2, #0
 80074b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80074ba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80074be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80074c2:	4622      	mov	r2, r4
 80074c4:	462b      	mov	r3, r5
 80074c6:	1891      	adds	r1, r2, r2
 80074c8:	65b9      	str	r1, [r7, #88]	; 0x58
 80074ca:	415b      	adcs	r3, r3
 80074cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80074ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80074d2:	4621      	mov	r1, r4
 80074d4:	eb12 0801 	adds.w	r8, r2, r1
 80074d8:	4629      	mov	r1, r5
 80074da:	eb43 0901 	adc.w	r9, r3, r1
 80074de:	f04f 0200 	mov.w	r2, #0
 80074e2:	f04f 0300 	mov.w	r3, #0
 80074e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80074ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80074ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80074f2:	4690      	mov	r8, r2
 80074f4:	4699      	mov	r9, r3
 80074f6:	4623      	mov	r3, r4
 80074f8:	eb18 0303 	adds.w	r3, r8, r3
 80074fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007500:	462b      	mov	r3, r5
 8007502:	eb49 0303 	adc.w	r3, r9, r3
 8007506:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800750a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007516:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800751a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800751e:	460b      	mov	r3, r1
 8007520:	18db      	adds	r3, r3, r3
 8007522:	653b      	str	r3, [r7, #80]	; 0x50
 8007524:	4613      	mov	r3, r2
 8007526:	eb42 0303 	adc.w	r3, r2, r3
 800752a:	657b      	str	r3, [r7, #84]	; 0x54
 800752c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007530:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007534:	f7f9 fb40 	bl	8000bb8 <__aeabi_uldivmod>
 8007538:	4602      	mov	r2, r0
 800753a:	460b      	mov	r3, r1
 800753c:	4b61      	ldr	r3, [pc, #388]	; (80076c4 <UART_SetConfig+0x2d4>)
 800753e:	fba3 2302 	umull	r2, r3, r3, r2
 8007542:	095b      	lsrs	r3, r3, #5
 8007544:	011c      	lsls	r4, r3, #4
 8007546:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800754a:	2200      	movs	r2, #0
 800754c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007550:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007554:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007558:	4642      	mov	r2, r8
 800755a:	464b      	mov	r3, r9
 800755c:	1891      	adds	r1, r2, r2
 800755e:	64b9      	str	r1, [r7, #72]	; 0x48
 8007560:	415b      	adcs	r3, r3
 8007562:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007564:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007568:	4641      	mov	r1, r8
 800756a:	eb12 0a01 	adds.w	sl, r2, r1
 800756e:	4649      	mov	r1, r9
 8007570:	eb43 0b01 	adc.w	fp, r3, r1
 8007574:	f04f 0200 	mov.w	r2, #0
 8007578:	f04f 0300 	mov.w	r3, #0
 800757c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007580:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007584:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007588:	4692      	mov	sl, r2
 800758a:	469b      	mov	fp, r3
 800758c:	4643      	mov	r3, r8
 800758e:	eb1a 0303 	adds.w	r3, sl, r3
 8007592:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007596:	464b      	mov	r3, r9
 8007598:	eb4b 0303 	adc.w	r3, fp, r3
 800759c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80075a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80075ac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80075b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80075b4:	460b      	mov	r3, r1
 80075b6:	18db      	adds	r3, r3, r3
 80075b8:	643b      	str	r3, [r7, #64]	; 0x40
 80075ba:	4613      	mov	r3, r2
 80075bc:	eb42 0303 	adc.w	r3, r2, r3
 80075c0:	647b      	str	r3, [r7, #68]	; 0x44
 80075c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80075c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80075ca:	f7f9 faf5 	bl	8000bb8 <__aeabi_uldivmod>
 80075ce:	4602      	mov	r2, r0
 80075d0:	460b      	mov	r3, r1
 80075d2:	4611      	mov	r1, r2
 80075d4:	4b3b      	ldr	r3, [pc, #236]	; (80076c4 <UART_SetConfig+0x2d4>)
 80075d6:	fba3 2301 	umull	r2, r3, r3, r1
 80075da:	095b      	lsrs	r3, r3, #5
 80075dc:	2264      	movs	r2, #100	; 0x64
 80075de:	fb02 f303 	mul.w	r3, r2, r3
 80075e2:	1acb      	subs	r3, r1, r3
 80075e4:	00db      	lsls	r3, r3, #3
 80075e6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80075ea:	4b36      	ldr	r3, [pc, #216]	; (80076c4 <UART_SetConfig+0x2d4>)
 80075ec:	fba3 2302 	umull	r2, r3, r3, r2
 80075f0:	095b      	lsrs	r3, r3, #5
 80075f2:	005b      	lsls	r3, r3, #1
 80075f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80075f8:	441c      	add	r4, r3
 80075fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075fe:	2200      	movs	r2, #0
 8007600:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007604:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007608:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800760c:	4642      	mov	r2, r8
 800760e:	464b      	mov	r3, r9
 8007610:	1891      	adds	r1, r2, r2
 8007612:	63b9      	str	r1, [r7, #56]	; 0x38
 8007614:	415b      	adcs	r3, r3
 8007616:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007618:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800761c:	4641      	mov	r1, r8
 800761e:	1851      	adds	r1, r2, r1
 8007620:	6339      	str	r1, [r7, #48]	; 0x30
 8007622:	4649      	mov	r1, r9
 8007624:	414b      	adcs	r3, r1
 8007626:	637b      	str	r3, [r7, #52]	; 0x34
 8007628:	f04f 0200 	mov.w	r2, #0
 800762c:	f04f 0300 	mov.w	r3, #0
 8007630:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007634:	4659      	mov	r1, fp
 8007636:	00cb      	lsls	r3, r1, #3
 8007638:	4651      	mov	r1, sl
 800763a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800763e:	4651      	mov	r1, sl
 8007640:	00ca      	lsls	r2, r1, #3
 8007642:	4610      	mov	r0, r2
 8007644:	4619      	mov	r1, r3
 8007646:	4603      	mov	r3, r0
 8007648:	4642      	mov	r2, r8
 800764a:	189b      	adds	r3, r3, r2
 800764c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007650:	464b      	mov	r3, r9
 8007652:	460a      	mov	r2, r1
 8007654:	eb42 0303 	adc.w	r3, r2, r3
 8007658:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800765c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007668:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800766c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007670:	460b      	mov	r3, r1
 8007672:	18db      	adds	r3, r3, r3
 8007674:	62bb      	str	r3, [r7, #40]	; 0x28
 8007676:	4613      	mov	r3, r2
 8007678:	eb42 0303 	adc.w	r3, r2, r3
 800767c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800767e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007682:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007686:	f7f9 fa97 	bl	8000bb8 <__aeabi_uldivmod>
 800768a:	4602      	mov	r2, r0
 800768c:	460b      	mov	r3, r1
 800768e:	4b0d      	ldr	r3, [pc, #52]	; (80076c4 <UART_SetConfig+0x2d4>)
 8007690:	fba3 1302 	umull	r1, r3, r3, r2
 8007694:	095b      	lsrs	r3, r3, #5
 8007696:	2164      	movs	r1, #100	; 0x64
 8007698:	fb01 f303 	mul.w	r3, r1, r3
 800769c:	1ad3      	subs	r3, r2, r3
 800769e:	00db      	lsls	r3, r3, #3
 80076a0:	3332      	adds	r3, #50	; 0x32
 80076a2:	4a08      	ldr	r2, [pc, #32]	; (80076c4 <UART_SetConfig+0x2d4>)
 80076a4:	fba2 2303 	umull	r2, r3, r2, r3
 80076a8:	095b      	lsrs	r3, r3, #5
 80076aa:	f003 0207 	and.w	r2, r3, #7
 80076ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4422      	add	r2, r4
 80076b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80076b8:	e105      	b.n	80078c6 <UART_SetConfig+0x4d6>
 80076ba:	bf00      	nop
 80076bc:	40011000 	.word	0x40011000
 80076c0:	40011400 	.word	0x40011400
 80076c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80076c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80076cc:	2200      	movs	r2, #0
 80076ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80076d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80076d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80076da:	4642      	mov	r2, r8
 80076dc:	464b      	mov	r3, r9
 80076de:	1891      	adds	r1, r2, r2
 80076e0:	6239      	str	r1, [r7, #32]
 80076e2:	415b      	adcs	r3, r3
 80076e4:	627b      	str	r3, [r7, #36]	; 0x24
 80076e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80076ea:	4641      	mov	r1, r8
 80076ec:	1854      	adds	r4, r2, r1
 80076ee:	4649      	mov	r1, r9
 80076f0:	eb43 0501 	adc.w	r5, r3, r1
 80076f4:	f04f 0200 	mov.w	r2, #0
 80076f8:	f04f 0300 	mov.w	r3, #0
 80076fc:	00eb      	lsls	r3, r5, #3
 80076fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007702:	00e2      	lsls	r2, r4, #3
 8007704:	4614      	mov	r4, r2
 8007706:	461d      	mov	r5, r3
 8007708:	4643      	mov	r3, r8
 800770a:	18e3      	adds	r3, r4, r3
 800770c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007710:	464b      	mov	r3, r9
 8007712:	eb45 0303 	adc.w	r3, r5, r3
 8007716:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800771a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007726:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800772a:	f04f 0200 	mov.w	r2, #0
 800772e:	f04f 0300 	mov.w	r3, #0
 8007732:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007736:	4629      	mov	r1, r5
 8007738:	008b      	lsls	r3, r1, #2
 800773a:	4621      	mov	r1, r4
 800773c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007740:	4621      	mov	r1, r4
 8007742:	008a      	lsls	r2, r1, #2
 8007744:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007748:	f7f9 fa36 	bl	8000bb8 <__aeabi_uldivmod>
 800774c:	4602      	mov	r2, r0
 800774e:	460b      	mov	r3, r1
 8007750:	4b60      	ldr	r3, [pc, #384]	; (80078d4 <UART_SetConfig+0x4e4>)
 8007752:	fba3 2302 	umull	r2, r3, r3, r2
 8007756:	095b      	lsrs	r3, r3, #5
 8007758:	011c      	lsls	r4, r3, #4
 800775a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800775e:	2200      	movs	r2, #0
 8007760:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007764:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007768:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800776c:	4642      	mov	r2, r8
 800776e:	464b      	mov	r3, r9
 8007770:	1891      	adds	r1, r2, r2
 8007772:	61b9      	str	r1, [r7, #24]
 8007774:	415b      	adcs	r3, r3
 8007776:	61fb      	str	r3, [r7, #28]
 8007778:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800777c:	4641      	mov	r1, r8
 800777e:	1851      	adds	r1, r2, r1
 8007780:	6139      	str	r1, [r7, #16]
 8007782:	4649      	mov	r1, r9
 8007784:	414b      	adcs	r3, r1
 8007786:	617b      	str	r3, [r7, #20]
 8007788:	f04f 0200 	mov.w	r2, #0
 800778c:	f04f 0300 	mov.w	r3, #0
 8007790:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007794:	4659      	mov	r1, fp
 8007796:	00cb      	lsls	r3, r1, #3
 8007798:	4651      	mov	r1, sl
 800779a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800779e:	4651      	mov	r1, sl
 80077a0:	00ca      	lsls	r2, r1, #3
 80077a2:	4610      	mov	r0, r2
 80077a4:	4619      	mov	r1, r3
 80077a6:	4603      	mov	r3, r0
 80077a8:	4642      	mov	r2, r8
 80077aa:	189b      	adds	r3, r3, r2
 80077ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80077b0:	464b      	mov	r3, r9
 80077b2:	460a      	mov	r2, r1
 80077b4:	eb42 0303 	adc.w	r3, r2, r3
 80077b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80077bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	2200      	movs	r2, #0
 80077c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80077c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80077c8:	f04f 0200 	mov.w	r2, #0
 80077cc:	f04f 0300 	mov.w	r3, #0
 80077d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80077d4:	4649      	mov	r1, r9
 80077d6:	008b      	lsls	r3, r1, #2
 80077d8:	4641      	mov	r1, r8
 80077da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80077de:	4641      	mov	r1, r8
 80077e0:	008a      	lsls	r2, r1, #2
 80077e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80077e6:	f7f9 f9e7 	bl	8000bb8 <__aeabi_uldivmod>
 80077ea:	4602      	mov	r2, r0
 80077ec:	460b      	mov	r3, r1
 80077ee:	4b39      	ldr	r3, [pc, #228]	; (80078d4 <UART_SetConfig+0x4e4>)
 80077f0:	fba3 1302 	umull	r1, r3, r3, r2
 80077f4:	095b      	lsrs	r3, r3, #5
 80077f6:	2164      	movs	r1, #100	; 0x64
 80077f8:	fb01 f303 	mul.w	r3, r1, r3
 80077fc:	1ad3      	subs	r3, r2, r3
 80077fe:	011b      	lsls	r3, r3, #4
 8007800:	3332      	adds	r3, #50	; 0x32
 8007802:	4a34      	ldr	r2, [pc, #208]	; (80078d4 <UART_SetConfig+0x4e4>)
 8007804:	fba2 2303 	umull	r2, r3, r2, r3
 8007808:	095b      	lsrs	r3, r3, #5
 800780a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800780e:	441c      	add	r4, r3
 8007810:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007814:	2200      	movs	r2, #0
 8007816:	673b      	str	r3, [r7, #112]	; 0x70
 8007818:	677a      	str	r2, [r7, #116]	; 0x74
 800781a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800781e:	4642      	mov	r2, r8
 8007820:	464b      	mov	r3, r9
 8007822:	1891      	adds	r1, r2, r2
 8007824:	60b9      	str	r1, [r7, #8]
 8007826:	415b      	adcs	r3, r3
 8007828:	60fb      	str	r3, [r7, #12]
 800782a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800782e:	4641      	mov	r1, r8
 8007830:	1851      	adds	r1, r2, r1
 8007832:	6039      	str	r1, [r7, #0]
 8007834:	4649      	mov	r1, r9
 8007836:	414b      	adcs	r3, r1
 8007838:	607b      	str	r3, [r7, #4]
 800783a:	f04f 0200 	mov.w	r2, #0
 800783e:	f04f 0300 	mov.w	r3, #0
 8007842:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007846:	4659      	mov	r1, fp
 8007848:	00cb      	lsls	r3, r1, #3
 800784a:	4651      	mov	r1, sl
 800784c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007850:	4651      	mov	r1, sl
 8007852:	00ca      	lsls	r2, r1, #3
 8007854:	4610      	mov	r0, r2
 8007856:	4619      	mov	r1, r3
 8007858:	4603      	mov	r3, r0
 800785a:	4642      	mov	r2, r8
 800785c:	189b      	adds	r3, r3, r2
 800785e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007860:	464b      	mov	r3, r9
 8007862:	460a      	mov	r2, r1
 8007864:	eb42 0303 	adc.w	r3, r2, r3
 8007868:	66fb      	str	r3, [r7, #108]	; 0x6c
 800786a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	2200      	movs	r2, #0
 8007872:	663b      	str	r3, [r7, #96]	; 0x60
 8007874:	667a      	str	r2, [r7, #100]	; 0x64
 8007876:	f04f 0200 	mov.w	r2, #0
 800787a:	f04f 0300 	mov.w	r3, #0
 800787e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007882:	4649      	mov	r1, r9
 8007884:	008b      	lsls	r3, r1, #2
 8007886:	4641      	mov	r1, r8
 8007888:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800788c:	4641      	mov	r1, r8
 800788e:	008a      	lsls	r2, r1, #2
 8007890:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007894:	f7f9 f990 	bl	8000bb8 <__aeabi_uldivmod>
 8007898:	4602      	mov	r2, r0
 800789a:	460b      	mov	r3, r1
 800789c:	4b0d      	ldr	r3, [pc, #52]	; (80078d4 <UART_SetConfig+0x4e4>)
 800789e:	fba3 1302 	umull	r1, r3, r3, r2
 80078a2:	095b      	lsrs	r3, r3, #5
 80078a4:	2164      	movs	r1, #100	; 0x64
 80078a6:	fb01 f303 	mul.w	r3, r1, r3
 80078aa:	1ad3      	subs	r3, r2, r3
 80078ac:	011b      	lsls	r3, r3, #4
 80078ae:	3332      	adds	r3, #50	; 0x32
 80078b0:	4a08      	ldr	r2, [pc, #32]	; (80078d4 <UART_SetConfig+0x4e4>)
 80078b2:	fba2 2303 	umull	r2, r3, r2, r3
 80078b6:	095b      	lsrs	r3, r3, #5
 80078b8:	f003 020f 	and.w	r2, r3, #15
 80078bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4422      	add	r2, r4
 80078c4:	609a      	str	r2, [r3, #8]
}
 80078c6:	bf00      	nop
 80078c8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80078cc:	46bd      	mov	sp, r7
 80078ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80078d2:	bf00      	nop
 80078d4:	51eb851f 	.word	0x51eb851f

080078d8 <__errno>:
 80078d8:	4b01      	ldr	r3, [pc, #4]	; (80078e0 <__errno+0x8>)
 80078da:	6818      	ldr	r0, [r3, #0]
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	20000014 	.word	0x20000014

080078e4 <__libc_init_array>:
 80078e4:	b570      	push	{r4, r5, r6, lr}
 80078e6:	4d0d      	ldr	r5, [pc, #52]	; (800791c <__libc_init_array+0x38>)
 80078e8:	4c0d      	ldr	r4, [pc, #52]	; (8007920 <__libc_init_array+0x3c>)
 80078ea:	1b64      	subs	r4, r4, r5
 80078ec:	10a4      	asrs	r4, r4, #2
 80078ee:	2600      	movs	r6, #0
 80078f0:	42a6      	cmp	r6, r4
 80078f2:	d109      	bne.n	8007908 <__libc_init_array+0x24>
 80078f4:	4d0b      	ldr	r5, [pc, #44]	; (8007924 <__libc_init_array+0x40>)
 80078f6:	4c0c      	ldr	r4, [pc, #48]	; (8007928 <__libc_init_array+0x44>)
 80078f8:	f002 fd36 	bl	800a368 <_init>
 80078fc:	1b64      	subs	r4, r4, r5
 80078fe:	10a4      	asrs	r4, r4, #2
 8007900:	2600      	movs	r6, #0
 8007902:	42a6      	cmp	r6, r4
 8007904:	d105      	bne.n	8007912 <__libc_init_array+0x2e>
 8007906:	bd70      	pop	{r4, r5, r6, pc}
 8007908:	f855 3b04 	ldr.w	r3, [r5], #4
 800790c:	4798      	blx	r3
 800790e:	3601      	adds	r6, #1
 8007910:	e7ee      	b.n	80078f0 <__libc_init_array+0xc>
 8007912:	f855 3b04 	ldr.w	r3, [r5], #4
 8007916:	4798      	blx	r3
 8007918:	3601      	adds	r6, #1
 800791a:	e7f2      	b.n	8007902 <__libc_init_array+0x1e>
 800791c:	0800a784 	.word	0x0800a784
 8007920:	0800a784 	.word	0x0800a784
 8007924:	0800a784 	.word	0x0800a784
 8007928:	0800a788 	.word	0x0800a788

0800792c <memset>:
 800792c:	4402      	add	r2, r0
 800792e:	4603      	mov	r3, r0
 8007930:	4293      	cmp	r3, r2
 8007932:	d100      	bne.n	8007936 <memset+0xa>
 8007934:	4770      	bx	lr
 8007936:	f803 1b01 	strb.w	r1, [r3], #1
 800793a:	e7f9      	b.n	8007930 <memset+0x4>

0800793c <__cvt>:
 800793c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007940:	ec55 4b10 	vmov	r4, r5, d0
 8007944:	2d00      	cmp	r5, #0
 8007946:	460e      	mov	r6, r1
 8007948:	4619      	mov	r1, r3
 800794a:	462b      	mov	r3, r5
 800794c:	bfbb      	ittet	lt
 800794e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007952:	461d      	movlt	r5, r3
 8007954:	2300      	movge	r3, #0
 8007956:	232d      	movlt	r3, #45	; 0x2d
 8007958:	700b      	strb	r3, [r1, #0]
 800795a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800795c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007960:	4691      	mov	r9, r2
 8007962:	f023 0820 	bic.w	r8, r3, #32
 8007966:	bfbc      	itt	lt
 8007968:	4622      	movlt	r2, r4
 800796a:	4614      	movlt	r4, r2
 800796c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007970:	d005      	beq.n	800797e <__cvt+0x42>
 8007972:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007976:	d100      	bne.n	800797a <__cvt+0x3e>
 8007978:	3601      	adds	r6, #1
 800797a:	2102      	movs	r1, #2
 800797c:	e000      	b.n	8007980 <__cvt+0x44>
 800797e:	2103      	movs	r1, #3
 8007980:	ab03      	add	r3, sp, #12
 8007982:	9301      	str	r3, [sp, #4]
 8007984:	ab02      	add	r3, sp, #8
 8007986:	9300      	str	r3, [sp, #0]
 8007988:	ec45 4b10 	vmov	d0, r4, r5
 800798c:	4653      	mov	r3, sl
 800798e:	4632      	mov	r2, r6
 8007990:	f000 fcca 	bl	8008328 <_dtoa_r>
 8007994:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007998:	4607      	mov	r7, r0
 800799a:	d102      	bne.n	80079a2 <__cvt+0x66>
 800799c:	f019 0f01 	tst.w	r9, #1
 80079a0:	d022      	beq.n	80079e8 <__cvt+0xac>
 80079a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80079a6:	eb07 0906 	add.w	r9, r7, r6
 80079aa:	d110      	bne.n	80079ce <__cvt+0x92>
 80079ac:	783b      	ldrb	r3, [r7, #0]
 80079ae:	2b30      	cmp	r3, #48	; 0x30
 80079b0:	d10a      	bne.n	80079c8 <__cvt+0x8c>
 80079b2:	2200      	movs	r2, #0
 80079b4:	2300      	movs	r3, #0
 80079b6:	4620      	mov	r0, r4
 80079b8:	4629      	mov	r1, r5
 80079ba:	f7f9 f88d 	bl	8000ad8 <__aeabi_dcmpeq>
 80079be:	b918      	cbnz	r0, 80079c8 <__cvt+0x8c>
 80079c0:	f1c6 0601 	rsb	r6, r6, #1
 80079c4:	f8ca 6000 	str.w	r6, [sl]
 80079c8:	f8da 3000 	ldr.w	r3, [sl]
 80079cc:	4499      	add	r9, r3
 80079ce:	2200      	movs	r2, #0
 80079d0:	2300      	movs	r3, #0
 80079d2:	4620      	mov	r0, r4
 80079d4:	4629      	mov	r1, r5
 80079d6:	f7f9 f87f 	bl	8000ad8 <__aeabi_dcmpeq>
 80079da:	b108      	cbz	r0, 80079e0 <__cvt+0xa4>
 80079dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80079e0:	2230      	movs	r2, #48	; 0x30
 80079e2:	9b03      	ldr	r3, [sp, #12]
 80079e4:	454b      	cmp	r3, r9
 80079e6:	d307      	bcc.n	80079f8 <__cvt+0xbc>
 80079e8:	9b03      	ldr	r3, [sp, #12]
 80079ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079ec:	1bdb      	subs	r3, r3, r7
 80079ee:	4638      	mov	r0, r7
 80079f0:	6013      	str	r3, [r2, #0]
 80079f2:	b004      	add	sp, #16
 80079f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079f8:	1c59      	adds	r1, r3, #1
 80079fa:	9103      	str	r1, [sp, #12]
 80079fc:	701a      	strb	r2, [r3, #0]
 80079fe:	e7f0      	b.n	80079e2 <__cvt+0xa6>

08007a00 <__exponent>:
 8007a00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a02:	4603      	mov	r3, r0
 8007a04:	2900      	cmp	r1, #0
 8007a06:	bfb8      	it	lt
 8007a08:	4249      	neglt	r1, r1
 8007a0a:	f803 2b02 	strb.w	r2, [r3], #2
 8007a0e:	bfb4      	ite	lt
 8007a10:	222d      	movlt	r2, #45	; 0x2d
 8007a12:	222b      	movge	r2, #43	; 0x2b
 8007a14:	2909      	cmp	r1, #9
 8007a16:	7042      	strb	r2, [r0, #1]
 8007a18:	dd2a      	ble.n	8007a70 <__exponent+0x70>
 8007a1a:	f10d 0407 	add.w	r4, sp, #7
 8007a1e:	46a4      	mov	ip, r4
 8007a20:	270a      	movs	r7, #10
 8007a22:	46a6      	mov	lr, r4
 8007a24:	460a      	mov	r2, r1
 8007a26:	fb91 f6f7 	sdiv	r6, r1, r7
 8007a2a:	fb07 1516 	mls	r5, r7, r6, r1
 8007a2e:	3530      	adds	r5, #48	; 0x30
 8007a30:	2a63      	cmp	r2, #99	; 0x63
 8007a32:	f104 34ff 	add.w	r4, r4, #4294967295
 8007a36:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007a3a:	4631      	mov	r1, r6
 8007a3c:	dcf1      	bgt.n	8007a22 <__exponent+0x22>
 8007a3e:	3130      	adds	r1, #48	; 0x30
 8007a40:	f1ae 0502 	sub.w	r5, lr, #2
 8007a44:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007a48:	1c44      	adds	r4, r0, #1
 8007a4a:	4629      	mov	r1, r5
 8007a4c:	4561      	cmp	r1, ip
 8007a4e:	d30a      	bcc.n	8007a66 <__exponent+0x66>
 8007a50:	f10d 0209 	add.w	r2, sp, #9
 8007a54:	eba2 020e 	sub.w	r2, r2, lr
 8007a58:	4565      	cmp	r5, ip
 8007a5a:	bf88      	it	hi
 8007a5c:	2200      	movhi	r2, #0
 8007a5e:	4413      	add	r3, r2
 8007a60:	1a18      	subs	r0, r3, r0
 8007a62:	b003      	add	sp, #12
 8007a64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a6a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007a6e:	e7ed      	b.n	8007a4c <__exponent+0x4c>
 8007a70:	2330      	movs	r3, #48	; 0x30
 8007a72:	3130      	adds	r1, #48	; 0x30
 8007a74:	7083      	strb	r3, [r0, #2]
 8007a76:	70c1      	strb	r1, [r0, #3]
 8007a78:	1d03      	adds	r3, r0, #4
 8007a7a:	e7f1      	b.n	8007a60 <__exponent+0x60>

08007a7c <_printf_float>:
 8007a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a80:	ed2d 8b02 	vpush	{d8}
 8007a84:	b08d      	sub	sp, #52	; 0x34
 8007a86:	460c      	mov	r4, r1
 8007a88:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007a8c:	4616      	mov	r6, r2
 8007a8e:	461f      	mov	r7, r3
 8007a90:	4605      	mov	r5, r0
 8007a92:	f001 fa37 	bl	8008f04 <_localeconv_r>
 8007a96:	f8d0 a000 	ldr.w	sl, [r0]
 8007a9a:	4650      	mov	r0, sl
 8007a9c:	f7f8 fba0 	bl	80001e0 <strlen>
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	930a      	str	r3, [sp, #40]	; 0x28
 8007aa4:	6823      	ldr	r3, [r4, #0]
 8007aa6:	9305      	str	r3, [sp, #20]
 8007aa8:	f8d8 3000 	ldr.w	r3, [r8]
 8007aac:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007ab0:	3307      	adds	r3, #7
 8007ab2:	f023 0307 	bic.w	r3, r3, #7
 8007ab6:	f103 0208 	add.w	r2, r3, #8
 8007aba:	f8c8 2000 	str.w	r2, [r8]
 8007abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007ac6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007aca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007ace:	9307      	str	r3, [sp, #28]
 8007ad0:	f8cd 8018 	str.w	r8, [sp, #24]
 8007ad4:	ee08 0a10 	vmov	s16, r0
 8007ad8:	4b9f      	ldr	r3, [pc, #636]	; (8007d58 <_printf_float+0x2dc>)
 8007ada:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ade:	f04f 32ff 	mov.w	r2, #4294967295
 8007ae2:	f7f9 f82b 	bl	8000b3c <__aeabi_dcmpun>
 8007ae6:	bb88      	cbnz	r0, 8007b4c <_printf_float+0xd0>
 8007ae8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007aec:	4b9a      	ldr	r3, [pc, #616]	; (8007d58 <_printf_float+0x2dc>)
 8007aee:	f04f 32ff 	mov.w	r2, #4294967295
 8007af2:	f7f9 f805 	bl	8000b00 <__aeabi_dcmple>
 8007af6:	bb48      	cbnz	r0, 8007b4c <_printf_float+0xd0>
 8007af8:	2200      	movs	r2, #0
 8007afa:	2300      	movs	r3, #0
 8007afc:	4640      	mov	r0, r8
 8007afe:	4649      	mov	r1, r9
 8007b00:	f7f8 fff4 	bl	8000aec <__aeabi_dcmplt>
 8007b04:	b110      	cbz	r0, 8007b0c <_printf_float+0x90>
 8007b06:	232d      	movs	r3, #45	; 0x2d
 8007b08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b0c:	4b93      	ldr	r3, [pc, #588]	; (8007d5c <_printf_float+0x2e0>)
 8007b0e:	4894      	ldr	r0, [pc, #592]	; (8007d60 <_printf_float+0x2e4>)
 8007b10:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007b14:	bf94      	ite	ls
 8007b16:	4698      	movls	r8, r3
 8007b18:	4680      	movhi	r8, r0
 8007b1a:	2303      	movs	r3, #3
 8007b1c:	6123      	str	r3, [r4, #16]
 8007b1e:	9b05      	ldr	r3, [sp, #20]
 8007b20:	f023 0204 	bic.w	r2, r3, #4
 8007b24:	6022      	str	r2, [r4, #0]
 8007b26:	f04f 0900 	mov.w	r9, #0
 8007b2a:	9700      	str	r7, [sp, #0]
 8007b2c:	4633      	mov	r3, r6
 8007b2e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007b30:	4621      	mov	r1, r4
 8007b32:	4628      	mov	r0, r5
 8007b34:	f000 f9d8 	bl	8007ee8 <_printf_common>
 8007b38:	3001      	adds	r0, #1
 8007b3a:	f040 8090 	bne.w	8007c5e <_printf_float+0x1e2>
 8007b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b42:	b00d      	add	sp, #52	; 0x34
 8007b44:	ecbd 8b02 	vpop	{d8}
 8007b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b4c:	4642      	mov	r2, r8
 8007b4e:	464b      	mov	r3, r9
 8007b50:	4640      	mov	r0, r8
 8007b52:	4649      	mov	r1, r9
 8007b54:	f7f8 fff2 	bl	8000b3c <__aeabi_dcmpun>
 8007b58:	b140      	cbz	r0, 8007b6c <_printf_float+0xf0>
 8007b5a:	464b      	mov	r3, r9
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	bfbc      	itt	lt
 8007b60:	232d      	movlt	r3, #45	; 0x2d
 8007b62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007b66:	487f      	ldr	r0, [pc, #508]	; (8007d64 <_printf_float+0x2e8>)
 8007b68:	4b7f      	ldr	r3, [pc, #508]	; (8007d68 <_printf_float+0x2ec>)
 8007b6a:	e7d1      	b.n	8007b10 <_printf_float+0x94>
 8007b6c:	6863      	ldr	r3, [r4, #4]
 8007b6e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007b72:	9206      	str	r2, [sp, #24]
 8007b74:	1c5a      	adds	r2, r3, #1
 8007b76:	d13f      	bne.n	8007bf8 <_printf_float+0x17c>
 8007b78:	2306      	movs	r3, #6
 8007b7a:	6063      	str	r3, [r4, #4]
 8007b7c:	9b05      	ldr	r3, [sp, #20]
 8007b7e:	6861      	ldr	r1, [r4, #4]
 8007b80:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007b84:	2300      	movs	r3, #0
 8007b86:	9303      	str	r3, [sp, #12]
 8007b88:	ab0a      	add	r3, sp, #40	; 0x28
 8007b8a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007b8e:	ab09      	add	r3, sp, #36	; 0x24
 8007b90:	ec49 8b10 	vmov	d0, r8, r9
 8007b94:	9300      	str	r3, [sp, #0]
 8007b96:	6022      	str	r2, [r4, #0]
 8007b98:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	f7ff fecd 	bl	800793c <__cvt>
 8007ba2:	9b06      	ldr	r3, [sp, #24]
 8007ba4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ba6:	2b47      	cmp	r3, #71	; 0x47
 8007ba8:	4680      	mov	r8, r0
 8007baa:	d108      	bne.n	8007bbe <_printf_float+0x142>
 8007bac:	1cc8      	adds	r0, r1, #3
 8007bae:	db02      	blt.n	8007bb6 <_printf_float+0x13a>
 8007bb0:	6863      	ldr	r3, [r4, #4]
 8007bb2:	4299      	cmp	r1, r3
 8007bb4:	dd41      	ble.n	8007c3a <_printf_float+0x1be>
 8007bb6:	f1ab 0b02 	sub.w	fp, fp, #2
 8007bba:	fa5f fb8b 	uxtb.w	fp, fp
 8007bbe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007bc2:	d820      	bhi.n	8007c06 <_printf_float+0x18a>
 8007bc4:	3901      	subs	r1, #1
 8007bc6:	465a      	mov	r2, fp
 8007bc8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007bcc:	9109      	str	r1, [sp, #36]	; 0x24
 8007bce:	f7ff ff17 	bl	8007a00 <__exponent>
 8007bd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bd4:	1813      	adds	r3, r2, r0
 8007bd6:	2a01      	cmp	r2, #1
 8007bd8:	4681      	mov	r9, r0
 8007bda:	6123      	str	r3, [r4, #16]
 8007bdc:	dc02      	bgt.n	8007be4 <_printf_float+0x168>
 8007bde:	6822      	ldr	r2, [r4, #0]
 8007be0:	07d2      	lsls	r2, r2, #31
 8007be2:	d501      	bpl.n	8007be8 <_printf_float+0x16c>
 8007be4:	3301      	adds	r3, #1
 8007be6:	6123      	str	r3, [r4, #16]
 8007be8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d09c      	beq.n	8007b2a <_printf_float+0xae>
 8007bf0:	232d      	movs	r3, #45	; 0x2d
 8007bf2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bf6:	e798      	b.n	8007b2a <_printf_float+0xae>
 8007bf8:	9a06      	ldr	r2, [sp, #24]
 8007bfa:	2a47      	cmp	r2, #71	; 0x47
 8007bfc:	d1be      	bne.n	8007b7c <_printf_float+0x100>
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d1bc      	bne.n	8007b7c <_printf_float+0x100>
 8007c02:	2301      	movs	r3, #1
 8007c04:	e7b9      	b.n	8007b7a <_printf_float+0xfe>
 8007c06:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007c0a:	d118      	bne.n	8007c3e <_printf_float+0x1c2>
 8007c0c:	2900      	cmp	r1, #0
 8007c0e:	6863      	ldr	r3, [r4, #4]
 8007c10:	dd0b      	ble.n	8007c2a <_printf_float+0x1ae>
 8007c12:	6121      	str	r1, [r4, #16]
 8007c14:	b913      	cbnz	r3, 8007c1c <_printf_float+0x1a0>
 8007c16:	6822      	ldr	r2, [r4, #0]
 8007c18:	07d0      	lsls	r0, r2, #31
 8007c1a:	d502      	bpl.n	8007c22 <_printf_float+0x1a6>
 8007c1c:	3301      	adds	r3, #1
 8007c1e:	440b      	add	r3, r1
 8007c20:	6123      	str	r3, [r4, #16]
 8007c22:	65a1      	str	r1, [r4, #88]	; 0x58
 8007c24:	f04f 0900 	mov.w	r9, #0
 8007c28:	e7de      	b.n	8007be8 <_printf_float+0x16c>
 8007c2a:	b913      	cbnz	r3, 8007c32 <_printf_float+0x1b6>
 8007c2c:	6822      	ldr	r2, [r4, #0]
 8007c2e:	07d2      	lsls	r2, r2, #31
 8007c30:	d501      	bpl.n	8007c36 <_printf_float+0x1ba>
 8007c32:	3302      	adds	r3, #2
 8007c34:	e7f4      	b.n	8007c20 <_printf_float+0x1a4>
 8007c36:	2301      	movs	r3, #1
 8007c38:	e7f2      	b.n	8007c20 <_printf_float+0x1a4>
 8007c3a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007c3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c40:	4299      	cmp	r1, r3
 8007c42:	db05      	blt.n	8007c50 <_printf_float+0x1d4>
 8007c44:	6823      	ldr	r3, [r4, #0]
 8007c46:	6121      	str	r1, [r4, #16]
 8007c48:	07d8      	lsls	r0, r3, #31
 8007c4a:	d5ea      	bpl.n	8007c22 <_printf_float+0x1a6>
 8007c4c:	1c4b      	adds	r3, r1, #1
 8007c4e:	e7e7      	b.n	8007c20 <_printf_float+0x1a4>
 8007c50:	2900      	cmp	r1, #0
 8007c52:	bfd4      	ite	le
 8007c54:	f1c1 0202 	rsble	r2, r1, #2
 8007c58:	2201      	movgt	r2, #1
 8007c5a:	4413      	add	r3, r2
 8007c5c:	e7e0      	b.n	8007c20 <_printf_float+0x1a4>
 8007c5e:	6823      	ldr	r3, [r4, #0]
 8007c60:	055a      	lsls	r2, r3, #21
 8007c62:	d407      	bmi.n	8007c74 <_printf_float+0x1f8>
 8007c64:	6923      	ldr	r3, [r4, #16]
 8007c66:	4642      	mov	r2, r8
 8007c68:	4631      	mov	r1, r6
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	47b8      	blx	r7
 8007c6e:	3001      	adds	r0, #1
 8007c70:	d12c      	bne.n	8007ccc <_printf_float+0x250>
 8007c72:	e764      	b.n	8007b3e <_printf_float+0xc2>
 8007c74:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007c78:	f240 80e0 	bls.w	8007e3c <_printf_float+0x3c0>
 8007c7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c80:	2200      	movs	r2, #0
 8007c82:	2300      	movs	r3, #0
 8007c84:	f7f8 ff28 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c88:	2800      	cmp	r0, #0
 8007c8a:	d034      	beq.n	8007cf6 <_printf_float+0x27a>
 8007c8c:	4a37      	ldr	r2, [pc, #220]	; (8007d6c <_printf_float+0x2f0>)
 8007c8e:	2301      	movs	r3, #1
 8007c90:	4631      	mov	r1, r6
 8007c92:	4628      	mov	r0, r5
 8007c94:	47b8      	blx	r7
 8007c96:	3001      	adds	r0, #1
 8007c98:	f43f af51 	beq.w	8007b3e <_printf_float+0xc2>
 8007c9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ca0:	429a      	cmp	r2, r3
 8007ca2:	db02      	blt.n	8007caa <_printf_float+0x22e>
 8007ca4:	6823      	ldr	r3, [r4, #0]
 8007ca6:	07d8      	lsls	r0, r3, #31
 8007ca8:	d510      	bpl.n	8007ccc <_printf_float+0x250>
 8007caa:	ee18 3a10 	vmov	r3, s16
 8007cae:	4652      	mov	r2, sl
 8007cb0:	4631      	mov	r1, r6
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	47b8      	blx	r7
 8007cb6:	3001      	adds	r0, #1
 8007cb8:	f43f af41 	beq.w	8007b3e <_printf_float+0xc2>
 8007cbc:	f04f 0800 	mov.w	r8, #0
 8007cc0:	f104 091a 	add.w	r9, r4, #26
 8007cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	4543      	cmp	r3, r8
 8007cca:	dc09      	bgt.n	8007ce0 <_printf_float+0x264>
 8007ccc:	6823      	ldr	r3, [r4, #0]
 8007cce:	079b      	lsls	r3, r3, #30
 8007cd0:	f100 8105 	bmi.w	8007ede <_printf_float+0x462>
 8007cd4:	68e0      	ldr	r0, [r4, #12]
 8007cd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cd8:	4298      	cmp	r0, r3
 8007cda:	bfb8      	it	lt
 8007cdc:	4618      	movlt	r0, r3
 8007cde:	e730      	b.n	8007b42 <_printf_float+0xc6>
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	464a      	mov	r2, r9
 8007ce4:	4631      	mov	r1, r6
 8007ce6:	4628      	mov	r0, r5
 8007ce8:	47b8      	blx	r7
 8007cea:	3001      	adds	r0, #1
 8007cec:	f43f af27 	beq.w	8007b3e <_printf_float+0xc2>
 8007cf0:	f108 0801 	add.w	r8, r8, #1
 8007cf4:	e7e6      	b.n	8007cc4 <_printf_float+0x248>
 8007cf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	dc39      	bgt.n	8007d70 <_printf_float+0x2f4>
 8007cfc:	4a1b      	ldr	r2, [pc, #108]	; (8007d6c <_printf_float+0x2f0>)
 8007cfe:	2301      	movs	r3, #1
 8007d00:	4631      	mov	r1, r6
 8007d02:	4628      	mov	r0, r5
 8007d04:	47b8      	blx	r7
 8007d06:	3001      	adds	r0, #1
 8007d08:	f43f af19 	beq.w	8007b3e <_printf_float+0xc2>
 8007d0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d10:	4313      	orrs	r3, r2
 8007d12:	d102      	bne.n	8007d1a <_printf_float+0x29e>
 8007d14:	6823      	ldr	r3, [r4, #0]
 8007d16:	07d9      	lsls	r1, r3, #31
 8007d18:	d5d8      	bpl.n	8007ccc <_printf_float+0x250>
 8007d1a:	ee18 3a10 	vmov	r3, s16
 8007d1e:	4652      	mov	r2, sl
 8007d20:	4631      	mov	r1, r6
 8007d22:	4628      	mov	r0, r5
 8007d24:	47b8      	blx	r7
 8007d26:	3001      	adds	r0, #1
 8007d28:	f43f af09 	beq.w	8007b3e <_printf_float+0xc2>
 8007d2c:	f04f 0900 	mov.w	r9, #0
 8007d30:	f104 0a1a 	add.w	sl, r4, #26
 8007d34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d36:	425b      	negs	r3, r3
 8007d38:	454b      	cmp	r3, r9
 8007d3a:	dc01      	bgt.n	8007d40 <_printf_float+0x2c4>
 8007d3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d3e:	e792      	b.n	8007c66 <_printf_float+0x1ea>
 8007d40:	2301      	movs	r3, #1
 8007d42:	4652      	mov	r2, sl
 8007d44:	4631      	mov	r1, r6
 8007d46:	4628      	mov	r0, r5
 8007d48:	47b8      	blx	r7
 8007d4a:	3001      	adds	r0, #1
 8007d4c:	f43f aef7 	beq.w	8007b3e <_printf_float+0xc2>
 8007d50:	f109 0901 	add.w	r9, r9, #1
 8007d54:	e7ee      	b.n	8007d34 <_printf_float+0x2b8>
 8007d56:	bf00      	nop
 8007d58:	7fefffff 	.word	0x7fefffff
 8007d5c:	0800a3a4 	.word	0x0800a3a4
 8007d60:	0800a3a8 	.word	0x0800a3a8
 8007d64:	0800a3b0 	.word	0x0800a3b0
 8007d68:	0800a3ac 	.word	0x0800a3ac
 8007d6c:	0800a3b4 	.word	0x0800a3b4
 8007d70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d74:	429a      	cmp	r2, r3
 8007d76:	bfa8      	it	ge
 8007d78:	461a      	movge	r2, r3
 8007d7a:	2a00      	cmp	r2, #0
 8007d7c:	4691      	mov	r9, r2
 8007d7e:	dc37      	bgt.n	8007df0 <_printf_float+0x374>
 8007d80:	f04f 0b00 	mov.w	fp, #0
 8007d84:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d88:	f104 021a 	add.w	r2, r4, #26
 8007d8c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d8e:	9305      	str	r3, [sp, #20]
 8007d90:	eba3 0309 	sub.w	r3, r3, r9
 8007d94:	455b      	cmp	r3, fp
 8007d96:	dc33      	bgt.n	8007e00 <_printf_float+0x384>
 8007d98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	db3b      	blt.n	8007e18 <_printf_float+0x39c>
 8007da0:	6823      	ldr	r3, [r4, #0]
 8007da2:	07da      	lsls	r2, r3, #31
 8007da4:	d438      	bmi.n	8007e18 <_printf_float+0x39c>
 8007da6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007da8:	9a05      	ldr	r2, [sp, #20]
 8007daa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007dac:	1a9a      	subs	r2, r3, r2
 8007dae:	eba3 0901 	sub.w	r9, r3, r1
 8007db2:	4591      	cmp	r9, r2
 8007db4:	bfa8      	it	ge
 8007db6:	4691      	movge	r9, r2
 8007db8:	f1b9 0f00 	cmp.w	r9, #0
 8007dbc:	dc35      	bgt.n	8007e2a <_printf_float+0x3ae>
 8007dbe:	f04f 0800 	mov.w	r8, #0
 8007dc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007dc6:	f104 0a1a 	add.w	sl, r4, #26
 8007dca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007dce:	1a9b      	subs	r3, r3, r2
 8007dd0:	eba3 0309 	sub.w	r3, r3, r9
 8007dd4:	4543      	cmp	r3, r8
 8007dd6:	f77f af79 	ble.w	8007ccc <_printf_float+0x250>
 8007dda:	2301      	movs	r3, #1
 8007ddc:	4652      	mov	r2, sl
 8007dde:	4631      	mov	r1, r6
 8007de0:	4628      	mov	r0, r5
 8007de2:	47b8      	blx	r7
 8007de4:	3001      	adds	r0, #1
 8007de6:	f43f aeaa 	beq.w	8007b3e <_printf_float+0xc2>
 8007dea:	f108 0801 	add.w	r8, r8, #1
 8007dee:	e7ec      	b.n	8007dca <_printf_float+0x34e>
 8007df0:	4613      	mov	r3, r2
 8007df2:	4631      	mov	r1, r6
 8007df4:	4642      	mov	r2, r8
 8007df6:	4628      	mov	r0, r5
 8007df8:	47b8      	blx	r7
 8007dfa:	3001      	adds	r0, #1
 8007dfc:	d1c0      	bne.n	8007d80 <_printf_float+0x304>
 8007dfe:	e69e      	b.n	8007b3e <_printf_float+0xc2>
 8007e00:	2301      	movs	r3, #1
 8007e02:	4631      	mov	r1, r6
 8007e04:	4628      	mov	r0, r5
 8007e06:	9205      	str	r2, [sp, #20]
 8007e08:	47b8      	blx	r7
 8007e0a:	3001      	adds	r0, #1
 8007e0c:	f43f ae97 	beq.w	8007b3e <_printf_float+0xc2>
 8007e10:	9a05      	ldr	r2, [sp, #20]
 8007e12:	f10b 0b01 	add.w	fp, fp, #1
 8007e16:	e7b9      	b.n	8007d8c <_printf_float+0x310>
 8007e18:	ee18 3a10 	vmov	r3, s16
 8007e1c:	4652      	mov	r2, sl
 8007e1e:	4631      	mov	r1, r6
 8007e20:	4628      	mov	r0, r5
 8007e22:	47b8      	blx	r7
 8007e24:	3001      	adds	r0, #1
 8007e26:	d1be      	bne.n	8007da6 <_printf_float+0x32a>
 8007e28:	e689      	b.n	8007b3e <_printf_float+0xc2>
 8007e2a:	9a05      	ldr	r2, [sp, #20]
 8007e2c:	464b      	mov	r3, r9
 8007e2e:	4442      	add	r2, r8
 8007e30:	4631      	mov	r1, r6
 8007e32:	4628      	mov	r0, r5
 8007e34:	47b8      	blx	r7
 8007e36:	3001      	adds	r0, #1
 8007e38:	d1c1      	bne.n	8007dbe <_printf_float+0x342>
 8007e3a:	e680      	b.n	8007b3e <_printf_float+0xc2>
 8007e3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e3e:	2a01      	cmp	r2, #1
 8007e40:	dc01      	bgt.n	8007e46 <_printf_float+0x3ca>
 8007e42:	07db      	lsls	r3, r3, #31
 8007e44:	d538      	bpl.n	8007eb8 <_printf_float+0x43c>
 8007e46:	2301      	movs	r3, #1
 8007e48:	4642      	mov	r2, r8
 8007e4a:	4631      	mov	r1, r6
 8007e4c:	4628      	mov	r0, r5
 8007e4e:	47b8      	blx	r7
 8007e50:	3001      	adds	r0, #1
 8007e52:	f43f ae74 	beq.w	8007b3e <_printf_float+0xc2>
 8007e56:	ee18 3a10 	vmov	r3, s16
 8007e5a:	4652      	mov	r2, sl
 8007e5c:	4631      	mov	r1, r6
 8007e5e:	4628      	mov	r0, r5
 8007e60:	47b8      	blx	r7
 8007e62:	3001      	adds	r0, #1
 8007e64:	f43f ae6b 	beq.w	8007b3e <_printf_float+0xc2>
 8007e68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	2300      	movs	r3, #0
 8007e70:	f7f8 fe32 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e74:	b9d8      	cbnz	r0, 8007eae <_printf_float+0x432>
 8007e76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e78:	f108 0201 	add.w	r2, r8, #1
 8007e7c:	3b01      	subs	r3, #1
 8007e7e:	4631      	mov	r1, r6
 8007e80:	4628      	mov	r0, r5
 8007e82:	47b8      	blx	r7
 8007e84:	3001      	adds	r0, #1
 8007e86:	d10e      	bne.n	8007ea6 <_printf_float+0x42a>
 8007e88:	e659      	b.n	8007b3e <_printf_float+0xc2>
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	4652      	mov	r2, sl
 8007e8e:	4631      	mov	r1, r6
 8007e90:	4628      	mov	r0, r5
 8007e92:	47b8      	blx	r7
 8007e94:	3001      	adds	r0, #1
 8007e96:	f43f ae52 	beq.w	8007b3e <_printf_float+0xc2>
 8007e9a:	f108 0801 	add.w	r8, r8, #1
 8007e9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	4543      	cmp	r3, r8
 8007ea4:	dcf1      	bgt.n	8007e8a <_printf_float+0x40e>
 8007ea6:	464b      	mov	r3, r9
 8007ea8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007eac:	e6dc      	b.n	8007c68 <_printf_float+0x1ec>
 8007eae:	f04f 0800 	mov.w	r8, #0
 8007eb2:	f104 0a1a 	add.w	sl, r4, #26
 8007eb6:	e7f2      	b.n	8007e9e <_printf_float+0x422>
 8007eb8:	2301      	movs	r3, #1
 8007eba:	4642      	mov	r2, r8
 8007ebc:	e7df      	b.n	8007e7e <_printf_float+0x402>
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	464a      	mov	r2, r9
 8007ec2:	4631      	mov	r1, r6
 8007ec4:	4628      	mov	r0, r5
 8007ec6:	47b8      	blx	r7
 8007ec8:	3001      	adds	r0, #1
 8007eca:	f43f ae38 	beq.w	8007b3e <_printf_float+0xc2>
 8007ece:	f108 0801 	add.w	r8, r8, #1
 8007ed2:	68e3      	ldr	r3, [r4, #12]
 8007ed4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ed6:	1a5b      	subs	r3, r3, r1
 8007ed8:	4543      	cmp	r3, r8
 8007eda:	dcf0      	bgt.n	8007ebe <_printf_float+0x442>
 8007edc:	e6fa      	b.n	8007cd4 <_printf_float+0x258>
 8007ede:	f04f 0800 	mov.w	r8, #0
 8007ee2:	f104 0919 	add.w	r9, r4, #25
 8007ee6:	e7f4      	b.n	8007ed2 <_printf_float+0x456>

08007ee8 <_printf_common>:
 8007ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007eec:	4616      	mov	r6, r2
 8007eee:	4699      	mov	r9, r3
 8007ef0:	688a      	ldr	r2, [r1, #8]
 8007ef2:	690b      	ldr	r3, [r1, #16]
 8007ef4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	bfb8      	it	lt
 8007efc:	4613      	movlt	r3, r2
 8007efe:	6033      	str	r3, [r6, #0]
 8007f00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f04:	4607      	mov	r7, r0
 8007f06:	460c      	mov	r4, r1
 8007f08:	b10a      	cbz	r2, 8007f0e <_printf_common+0x26>
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	6033      	str	r3, [r6, #0]
 8007f0e:	6823      	ldr	r3, [r4, #0]
 8007f10:	0699      	lsls	r1, r3, #26
 8007f12:	bf42      	ittt	mi
 8007f14:	6833      	ldrmi	r3, [r6, #0]
 8007f16:	3302      	addmi	r3, #2
 8007f18:	6033      	strmi	r3, [r6, #0]
 8007f1a:	6825      	ldr	r5, [r4, #0]
 8007f1c:	f015 0506 	ands.w	r5, r5, #6
 8007f20:	d106      	bne.n	8007f30 <_printf_common+0x48>
 8007f22:	f104 0a19 	add.w	sl, r4, #25
 8007f26:	68e3      	ldr	r3, [r4, #12]
 8007f28:	6832      	ldr	r2, [r6, #0]
 8007f2a:	1a9b      	subs	r3, r3, r2
 8007f2c:	42ab      	cmp	r3, r5
 8007f2e:	dc26      	bgt.n	8007f7e <_printf_common+0x96>
 8007f30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007f34:	1e13      	subs	r3, r2, #0
 8007f36:	6822      	ldr	r2, [r4, #0]
 8007f38:	bf18      	it	ne
 8007f3a:	2301      	movne	r3, #1
 8007f3c:	0692      	lsls	r2, r2, #26
 8007f3e:	d42b      	bmi.n	8007f98 <_printf_common+0xb0>
 8007f40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f44:	4649      	mov	r1, r9
 8007f46:	4638      	mov	r0, r7
 8007f48:	47c0      	blx	r8
 8007f4a:	3001      	adds	r0, #1
 8007f4c:	d01e      	beq.n	8007f8c <_printf_common+0xa4>
 8007f4e:	6823      	ldr	r3, [r4, #0]
 8007f50:	68e5      	ldr	r5, [r4, #12]
 8007f52:	6832      	ldr	r2, [r6, #0]
 8007f54:	f003 0306 	and.w	r3, r3, #6
 8007f58:	2b04      	cmp	r3, #4
 8007f5a:	bf08      	it	eq
 8007f5c:	1aad      	subeq	r5, r5, r2
 8007f5e:	68a3      	ldr	r3, [r4, #8]
 8007f60:	6922      	ldr	r2, [r4, #16]
 8007f62:	bf0c      	ite	eq
 8007f64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f68:	2500      	movne	r5, #0
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	bfc4      	itt	gt
 8007f6e:	1a9b      	subgt	r3, r3, r2
 8007f70:	18ed      	addgt	r5, r5, r3
 8007f72:	2600      	movs	r6, #0
 8007f74:	341a      	adds	r4, #26
 8007f76:	42b5      	cmp	r5, r6
 8007f78:	d11a      	bne.n	8007fb0 <_printf_common+0xc8>
 8007f7a:	2000      	movs	r0, #0
 8007f7c:	e008      	b.n	8007f90 <_printf_common+0xa8>
 8007f7e:	2301      	movs	r3, #1
 8007f80:	4652      	mov	r2, sl
 8007f82:	4649      	mov	r1, r9
 8007f84:	4638      	mov	r0, r7
 8007f86:	47c0      	blx	r8
 8007f88:	3001      	adds	r0, #1
 8007f8a:	d103      	bne.n	8007f94 <_printf_common+0xac>
 8007f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f94:	3501      	adds	r5, #1
 8007f96:	e7c6      	b.n	8007f26 <_printf_common+0x3e>
 8007f98:	18e1      	adds	r1, r4, r3
 8007f9a:	1c5a      	adds	r2, r3, #1
 8007f9c:	2030      	movs	r0, #48	; 0x30
 8007f9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007fa2:	4422      	add	r2, r4
 8007fa4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007fa8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007fac:	3302      	adds	r3, #2
 8007fae:	e7c7      	b.n	8007f40 <_printf_common+0x58>
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	4622      	mov	r2, r4
 8007fb4:	4649      	mov	r1, r9
 8007fb6:	4638      	mov	r0, r7
 8007fb8:	47c0      	blx	r8
 8007fba:	3001      	adds	r0, #1
 8007fbc:	d0e6      	beq.n	8007f8c <_printf_common+0xa4>
 8007fbe:	3601      	adds	r6, #1
 8007fc0:	e7d9      	b.n	8007f76 <_printf_common+0x8e>
	...

08007fc4 <_printf_i>:
 8007fc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fc8:	7e0f      	ldrb	r7, [r1, #24]
 8007fca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007fcc:	2f78      	cmp	r7, #120	; 0x78
 8007fce:	4691      	mov	r9, r2
 8007fd0:	4680      	mov	r8, r0
 8007fd2:	460c      	mov	r4, r1
 8007fd4:	469a      	mov	sl, r3
 8007fd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007fda:	d807      	bhi.n	8007fec <_printf_i+0x28>
 8007fdc:	2f62      	cmp	r7, #98	; 0x62
 8007fde:	d80a      	bhi.n	8007ff6 <_printf_i+0x32>
 8007fe0:	2f00      	cmp	r7, #0
 8007fe2:	f000 80d8 	beq.w	8008196 <_printf_i+0x1d2>
 8007fe6:	2f58      	cmp	r7, #88	; 0x58
 8007fe8:	f000 80a3 	beq.w	8008132 <_printf_i+0x16e>
 8007fec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ff0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007ff4:	e03a      	b.n	800806c <_printf_i+0xa8>
 8007ff6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007ffa:	2b15      	cmp	r3, #21
 8007ffc:	d8f6      	bhi.n	8007fec <_printf_i+0x28>
 8007ffe:	a101      	add	r1, pc, #4	; (adr r1, 8008004 <_printf_i+0x40>)
 8008000:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008004:	0800805d 	.word	0x0800805d
 8008008:	08008071 	.word	0x08008071
 800800c:	08007fed 	.word	0x08007fed
 8008010:	08007fed 	.word	0x08007fed
 8008014:	08007fed 	.word	0x08007fed
 8008018:	08007fed 	.word	0x08007fed
 800801c:	08008071 	.word	0x08008071
 8008020:	08007fed 	.word	0x08007fed
 8008024:	08007fed 	.word	0x08007fed
 8008028:	08007fed 	.word	0x08007fed
 800802c:	08007fed 	.word	0x08007fed
 8008030:	0800817d 	.word	0x0800817d
 8008034:	080080a1 	.word	0x080080a1
 8008038:	0800815f 	.word	0x0800815f
 800803c:	08007fed 	.word	0x08007fed
 8008040:	08007fed 	.word	0x08007fed
 8008044:	0800819f 	.word	0x0800819f
 8008048:	08007fed 	.word	0x08007fed
 800804c:	080080a1 	.word	0x080080a1
 8008050:	08007fed 	.word	0x08007fed
 8008054:	08007fed 	.word	0x08007fed
 8008058:	08008167 	.word	0x08008167
 800805c:	682b      	ldr	r3, [r5, #0]
 800805e:	1d1a      	adds	r2, r3, #4
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	602a      	str	r2, [r5, #0]
 8008064:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008068:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800806c:	2301      	movs	r3, #1
 800806e:	e0a3      	b.n	80081b8 <_printf_i+0x1f4>
 8008070:	6820      	ldr	r0, [r4, #0]
 8008072:	6829      	ldr	r1, [r5, #0]
 8008074:	0606      	lsls	r6, r0, #24
 8008076:	f101 0304 	add.w	r3, r1, #4
 800807a:	d50a      	bpl.n	8008092 <_printf_i+0xce>
 800807c:	680e      	ldr	r6, [r1, #0]
 800807e:	602b      	str	r3, [r5, #0]
 8008080:	2e00      	cmp	r6, #0
 8008082:	da03      	bge.n	800808c <_printf_i+0xc8>
 8008084:	232d      	movs	r3, #45	; 0x2d
 8008086:	4276      	negs	r6, r6
 8008088:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800808c:	485e      	ldr	r0, [pc, #376]	; (8008208 <_printf_i+0x244>)
 800808e:	230a      	movs	r3, #10
 8008090:	e019      	b.n	80080c6 <_printf_i+0x102>
 8008092:	680e      	ldr	r6, [r1, #0]
 8008094:	602b      	str	r3, [r5, #0]
 8008096:	f010 0f40 	tst.w	r0, #64	; 0x40
 800809a:	bf18      	it	ne
 800809c:	b236      	sxthne	r6, r6
 800809e:	e7ef      	b.n	8008080 <_printf_i+0xbc>
 80080a0:	682b      	ldr	r3, [r5, #0]
 80080a2:	6820      	ldr	r0, [r4, #0]
 80080a4:	1d19      	adds	r1, r3, #4
 80080a6:	6029      	str	r1, [r5, #0]
 80080a8:	0601      	lsls	r1, r0, #24
 80080aa:	d501      	bpl.n	80080b0 <_printf_i+0xec>
 80080ac:	681e      	ldr	r6, [r3, #0]
 80080ae:	e002      	b.n	80080b6 <_printf_i+0xf2>
 80080b0:	0646      	lsls	r6, r0, #25
 80080b2:	d5fb      	bpl.n	80080ac <_printf_i+0xe8>
 80080b4:	881e      	ldrh	r6, [r3, #0]
 80080b6:	4854      	ldr	r0, [pc, #336]	; (8008208 <_printf_i+0x244>)
 80080b8:	2f6f      	cmp	r7, #111	; 0x6f
 80080ba:	bf0c      	ite	eq
 80080bc:	2308      	moveq	r3, #8
 80080be:	230a      	movne	r3, #10
 80080c0:	2100      	movs	r1, #0
 80080c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80080c6:	6865      	ldr	r5, [r4, #4]
 80080c8:	60a5      	str	r5, [r4, #8]
 80080ca:	2d00      	cmp	r5, #0
 80080cc:	bfa2      	ittt	ge
 80080ce:	6821      	ldrge	r1, [r4, #0]
 80080d0:	f021 0104 	bicge.w	r1, r1, #4
 80080d4:	6021      	strge	r1, [r4, #0]
 80080d6:	b90e      	cbnz	r6, 80080dc <_printf_i+0x118>
 80080d8:	2d00      	cmp	r5, #0
 80080da:	d04d      	beq.n	8008178 <_printf_i+0x1b4>
 80080dc:	4615      	mov	r5, r2
 80080de:	fbb6 f1f3 	udiv	r1, r6, r3
 80080e2:	fb03 6711 	mls	r7, r3, r1, r6
 80080e6:	5dc7      	ldrb	r7, [r0, r7]
 80080e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80080ec:	4637      	mov	r7, r6
 80080ee:	42bb      	cmp	r3, r7
 80080f0:	460e      	mov	r6, r1
 80080f2:	d9f4      	bls.n	80080de <_printf_i+0x11a>
 80080f4:	2b08      	cmp	r3, #8
 80080f6:	d10b      	bne.n	8008110 <_printf_i+0x14c>
 80080f8:	6823      	ldr	r3, [r4, #0]
 80080fa:	07de      	lsls	r6, r3, #31
 80080fc:	d508      	bpl.n	8008110 <_printf_i+0x14c>
 80080fe:	6923      	ldr	r3, [r4, #16]
 8008100:	6861      	ldr	r1, [r4, #4]
 8008102:	4299      	cmp	r1, r3
 8008104:	bfde      	ittt	le
 8008106:	2330      	movle	r3, #48	; 0x30
 8008108:	f805 3c01 	strble.w	r3, [r5, #-1]
 800810c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008110:	1b52      	subs	r2, r2, r5
 8008112:	6122      	str	r2, [r4, #16]
 8008114:	f8cd a000 	str.w	sl, [sp]
 8008118:	464b      	mov	r3, r9
 800811a:	aa03      	add	r2, sp, #12
 800811c:	4621      	mov	r1, r4
 800811e:	4640      	mov	r0, r8
 8008120:	f7ff fee2 	bl	8007ee8 <_printf_common>
 8008124:	3001      	adds	r0, #1
 8008126:	d14c      	bne.n	80081c2 <_printf_i+0x1fe>
 8008128:	f04f 30ff 	mov.w	r0, #4294967295
 800812c:	b004      	add	sp, #16
 800812e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008132:	4835      	ldr	r0, [pc, #212]	; (8008208 <_printf_i+0x244>)
 8008134:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008138:	6829      	ldr	r1, [r5, #0]
 800813a:	6823      	ldr	r3, [r4, #0]
 800813c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008140:	6029      	str	r1, [r5, #0]
 8008142:	061d      	lsls	r5, r3, #24
 8008144:	d514      	bpl.n	8008170 <_printf_i+0x1ac>
 8008146:	07df      	lsls	r7, r3, #31
 8008148:	bf44      	itt	mi
 800814a:	f043 0320 	orrmi.w	r3, r3, #32
 800814e:	6023      	strmi	r3, [r4, #0]
 8008150:	b91e      	cbnz	r6, 800815a <_printf_i+0x196>
 8008152:	6823      	ldr	r3, [r4, #0]
 8008154:	f023 0320 	bic.w	r3, r3, #32
 8008158:	6023      	str	r3, [r4, #0]
 800815a:	2310      	movs	r3, #16
 800815c:	e7b0      	b.n	80080c0 <_printf_i+0xfc>
 800815e:	6823      	ldr	r3, [r4, #0]
 8008160:	f043 0320 	orr.w	r3, r3, #32
 8008164:	6023      	str	r3, [r4, #0]
 8008166:	2378      	movs	r3, #120	; 0x78
 8008168:	4828      	ldr	r0, [pc, #160]	; (800820c <_printf_i+0x248>)
 800816a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800816e:	e7e3      	b.n	8008138 <_printf_i+0x174>
 8008170:	0659      	lsls	r1, r3, #25
 8008172:	bf48      	it	mi
 8008174:	b2b6      	uxthmi	r6, r6
 8008176:	e7e6      	b.n	8008146 <_printf_i+0x182>
 8008178:	4615      	mov	r5, r2
 800817a:	e7bb      	b.n	80080f4 <_printf_i+0x130>
 800817c:	682b      	ldr	r3, [r5, #0]
 800817e:	6826      	ldr	r6, [r4, #0]
 8008180:	6961      	ldr	r1, [r4, #20]
 8008182:	1d18      	adds	r0, r3, #4
 8008184:	6028      	str	r0, [r5, #0]
 8008186:	0635      	lsls	r5, r6, #24
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	d501      	bpl.n	8008190 <_printf_i+0x1cc>
 800818c:	6019      	str	r1, [r3, #0]
 800818e:	e002      	b.n	8008196 <_printf_i+0x1d2>
 8008190:	0670      	lsls	r0, r6, #25
 8008192:	d5fb      	bpl.n	800818c <_printf_i+0x1c8>
 8008194:	8019      	strh	r1, [r3, #0]
 8008196:	2300      	movs	r3, #0
 8008198:	6123      	str	r3, [r4, #16]
 800819a:	4615      	mov	r5, r2
 800819c:	e7ba      	b.n	8008114 <_printf_i+0x150>
 800819e:	682b      	ldr	r3, [r5, #0]
 80081a0:	1d1a      	adds	r2, r3, #4
 80081a2:	602a      	str	r2, [r5, #0]
 80081a4:	681d      	ldr	r5, [r3, #0]
 80081a6:	6862      	ldr	r2, [r4, #4]
 80081a8:	2100      	movs	r1, #0
 80081aa:	4628      	mov	r0, r5
 80081ac:	f7f8 f820 	bl	80001f0 <memchr>
 80081b0:	b108      	cbz	r0, 80081b6 <_printf_i+0x1f2>
 80081b2:	1b40      	subs	r0, r0, r5
 80081b4:	6060      	str	r0, [r4, #4]
 80081b6:	6863      	ldr	r3, [r4, #4]
 80081b8:	6123      	str	r3, [r4, #16]
 80081ba:	2300      	movs	r3, #0
 80081bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081c0:	e7a8      	b.n	8008114 <_printf_i+0x150>
 80081c2:	6923      	ldr	r3, [r4, #16]
 80081c4:	462a      	mov	r2, r5
 80081c6:	4649      	mov	r1, r9
 80081c8:	4640      	mov	r0, r8
 80081ca:	47d0      	blx	sl
 80081cc:	3001      	adds	r0, #1
 80081ce:	d0ab      	beq.n	8008128 <_printf_i+0x164>
 80081d0:	6823      	ldr	r3, [r4, #0]
 80081d2:	079b      	lsls	r3, r3, #30
 80081d4:	d413      	bmi.n	80081fe <_printf_i+0x23a>
 80081d6:	68e0      	ldr	r0, [r4, #12]
 80081d8:	9b03      	ldr	r3, [sp, #12]
 80081da:	4298      	cmp	r0, r3
 80081dc:	bfb8      	it	lt
 80081de:	4618      	movlt	r0, r3
 80081e0:	e7a4      	b.n	800812c <_printf_i+0x168>
 80081e2:	2301      	movs	r3, #1
 80081e4:	4632      	mov	r2, r6
 80081e6:	4649      	mov	r1, r9
 80081e8:	4640      	mov	r0, r8
 80081ea:	47d0      	blx	sl
 80081ec:	3001      	adds	r0, #1
 80081ee:	d09b      	beq.n	8008128 <_printf_i+0x164>
 80081f0:	3501      	adds	r5, #1
 80081f2:	68e3      	ldr	r3, [r4, #12]
 80081f4:	9903      	ldr	r1, [sp, #12]
 80081f6:	1a5b      	subs	r3, r3, r1
 80081f8:	42ab      	cmp	r3, r5
 80081fa:	dcf2      	bgt.n	80081e2 <_printf_i+0x21e>
 80081fc:	e7eb      	b.n	80081d6 <_printf_i+0x212>
 80081fe:	2500      	movs	r5, #0
 8008200:	f104 0619 	add.w	r6, r4, #25
 8008204:	e7f5      	b.n	80081f2 <_printf_i+0x22e>
 8008206:	bf00      	nop
 8008208:	0800a3b6 	.word	0x0800a3b6
 800820c:	0800a3c7 	.word	0x0800a3c7

08008210 <quorem>:
 8008210:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008214:	6903      	ldr	r3, [r0, #16]
 8008216:	690c      	ldr	r4, [r1, #16]
 8008218:	42a3      	cmp	r3, r4
 800821a:	4607      	mov	r7, r0
 800821c:	f2c0 8081 	blt.w	8008322 <quorem+0x112>
 8008220:	3c01      	subs	r4, #1
 8008222:	f101 0814 	add.w	r8, r1, #20
 8008226:	f100 0514 	add.w	r5, r0, #20
 800822a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800822e:	9301      	str	r3, [sp, #4]
 8008230:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008234:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008238:	3301      	adds	r3, #1
 800823a:	429a      	cmp	r2, r3
 800823c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008240:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008244:	fbb2 f6f3 	udiv	r6, r2, r3
 8008248:	d331      	bcc.n	80082ae <quorem+0x9e>
 800824a:	f04f 0e00 	mov.w	lr, #0
 800824e:	4640      	mov	r0, r8
 8008250:	46ac      	mov	ip, r5
 8008252:	46f2      	mov	sl, lr
 8008254:	f850 2b04 	ldr.w	r2, [r0], #4
 8008258:	b293      	uxth	r3, r2
 800825a:	fb06 e303 	mla	r3, r6, r3, lr
 800825e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008262:	b29b      	uxth	r3, r3
 8008264:	ebaa 0303 	sub.w	r3, sl, r3
 8008268:	f8dc a000 	ldr.w	sl, [ip]
 800826c:	0c12      	lsrs	r2, r2, #16
 800826e:	fa13 f38a 	uxtah	r3, r3, sl
 8008272:	fb06 e202 	mla	r2, r6, r2, lr
 8008276:	9300      	str	r3, [sp, #0]
 8008278:	9b00      	ldr	r3, [sp, #0]
 800827a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800827e:	b292      	uxth	r2, r2
 8008280:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008284:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008288:	f8bd 3000 	ldrh.w	r3, [sp]
 800828c:	4581      	cmp	r9, r0
 800828e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008292:	f84c 3b04 	str.w	r3, [ip], #4
 8008296:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800829a:	d2db      	bcs.n	8008254 <quorem+0x44>
 800829c:	f855 300b 	ldr.w	r3, [r5, fp]
 80082a0:	b92b      	cbnz	r3, 80082ae <quorem+0x9e>
 80082a2:	9b01      	ldr	r3, [sp, #4]
 80082a4:	3b04      	subs	r3, #4
 80082a6:	429d      	cmp	r5, r3
 80082a8:	461a      	mov	r2, r3
 80082aa:	d32e      	bcc.n	800830a <quorem+0xfa>
 80082ac:	613c      	str	r4, [r7, #16]
 80082ae:	4638      	mov	r0, r7
 80082b0:	f001 f8c4 	bl	800943c <__mcmp>
 80082b4:	2800      	cmp	r0, #0
 80082b6:	db24      	blt.n	8008302 <quorem+0xf2>
 80082b8:	3601      	adds	r6, #1
 80082ba:	4628      	mov	r0, r5
 80082bc:	f04f 0c00 	mov.w	ip, #0
 80082c0:	f858 2b04 	ldr.w	r2, [r8], #4
 80082c4:	f8d0 e000 	ldr.w	lr, [r0]
 80082c8:	b293      	uxth	r3, r2
 80082ca:	ebac 0303 	sub.w	r3, ip, r3
 80082ce:	0c12      	lsrs	r2, r2, #16
 80082d0:	fa13 f38e 	uxtah	r3, r3, lr
 80082d4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80082d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082dc:	b29b      	uxth	r3, r3
 80082de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082e2:	45c1      	cmp	r9, r8
 80082e4:	f840 3b04 	str.w	r3, [r0], #4
 80082e8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80082ec:	d2e8      	bcs.n	80082c0 <quorem+0xb0>
 80082ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082f6:	b922      	cbnz	r2, 8008302 <quorem+0xf2>
 80082f8:	3b04      	subs	r3, #4
 80082fa:	429d      	cmp	r5, r3
 80082fc:	461a      	mov	r2, r3
 80082fe:	d30a      	bcc.n	8008316 <quorem+0x106>
 8008300:	613c      	str	r4, [r7, #16]
 8008302:	4630      	mov	r0, r6
 8008304:	b003      	add	sp, #12
 8008306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800830a:	6812      	ldr	r2, [r2, #0]
 800830c:	3b04      	subs	r3, #4
 800830e:	2a00      	cmp	r2, #0
 8008310:	d1cc      	bne.n	80082ac <quorem+0x9c>
 8008312:	3c01      	subs	r4, #1
 8008314:	e7c7      	b.n	80082a6 <quorem+0x96>
 8008316:	6812      	ldr	r2, [r2, #0]
 8008318:	3b04      	subs	r3, #4
 800831a:	2a00      	cmp	r2, #0
 800831c:	d1f0      	bne.n	8008300 <quorem+0xf0>
 800831e:	3c01      	subs	r4, #1
 8008320:	e7eb      	b.n	80082fa <quorem+0xea>
 8008322:	2000      	movs	r0, #0
 8008324:	e7ee      	b.n	8008304 <quorem+0xf4>
	...

08008328 <_dtoa_r>:
 8008328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800832c:	ed2d 8b04 	vpush	{d8-d9}
 8008330:	ec57 6b10 	vmov	r6, r7, d0
 8008334:	b093      	sub	sp, #76	; 0x4c
 8008336:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008338:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800833c:	9106      	str	r1, [sp, #24]
 800833e:	ee10 aa10 	vmov	sl, s0
 8008342:	4604      	mov	r4, r0
 8008344:	9209      	str	r2, [sp, #36]	; 0x24
 8008346:	930c      	str	r3, [sp, #48]	; 0x30
 8008348:	46bb      	mov	fp, r7
 800834a:	b975      	cbnz	r5, 800836a <_dtoa_r+0x42>
 800834c:	2010      	movs	r0, #16
 800834e:	f000 fddd 	bl	8008f0c <malloc>
 8008352:	4602      	mov	r2, r0
 8008354:	6260      	str	r0, [r4, #36]	; 0x24
 8008356:	b920      	cbnz	r0, 8008362 <_dtoa_r+0x3a>
 8008358:	4ba7      	ldr	r3, [pc, #668]	; (80085f8 <_dtoa_r+0x2d0>)
 800835a:	21ea      	movs	r1, #234	; 0xea
 800835c:	48a7      	ldr	r0, [pc, #668]	; (80085fc <_dtoa_r+0x2d4>)
 800835e:	f001 fa75 	bl	800984c <__assert_func>
 8008362:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008366:	6005      	str	r5, [r0, #0]
 8008368:	60c5      	str	r5, [r0, #12]
 800836a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800836c:	6819      	ldr	r1, [r3, #0]
 800836e:	b151      	cbz	r1, 8008386 <_dtoa_r+0x5e>
 8008370:	685a      	ldr	r2, [r3, #4]
 8008372:	604a      	str	r2, [r1, #4]
 8008374:	2301      	movs	r3, #1
 8008376:	4093      	lsls	r3, r2
 8008378:	608b      	str	r3, [r1, #8]
 800837a:	4620      	mov	r0, r4
 800837c:	f000 fe1c 	bl	8008fb8 <_Bfree>
 8008380:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008382:	2200      	movs	r2, #0
 8008384:	601a      	str	r2, [r3, #0]
 8008386:	1e3b      	subs	r3, r7, #0
 8008388:	bfaa      	itet	ge
 800838a:	2300      	movge	r3, #0
 800838c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008390:	f8c8 3000 	strge.w	r3, [r8]
 8008394:	4b9a      	ldr	r3, [pc, #616]	; (8008600 <_dtoa_r+0x2d8>)
 8008396:	bfbc      	itt	lt
 8008398:	2201      	movlt	r2, #1
 800839a:	f8c8 2000 	strlt.w	r2, [r8]
 800839e:	ea33 030b 	bics.w	r3, r3, fp
 80083a2:	d11b      	bne.n	80083dc <_dtoa_r+0xb4>
 80083a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80083a6:	f242 730f 	movw	r3, #9999	; 0x270f
 80083aa:	6013      	str	r3, [r2, #0]
 80083ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80083b0:	4333      	orrs	r3, r6
 80083b2:	f000 8592 	beq.w	8008eda <_dtoa_r+0xbb2>
 80083b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083b8:	b963      	cbnz	r3, 80083d4 <_dtoa_r+0xac>
 80083ba:	4b92      	ldr	r3, [pc, #584]	; (8008604 <_dtoa_r+0x2dc>)
 80083bc:	e022      	b.n	8008404 <_dtoa_r+0xdc>
 80083be:	4b92      	ldr	r3, [pc, #584]	; (8008608 <_dtoa_r+0x2e0>)
 80083c0:	9301      	str	r3, [sp, #4]
 80083c2:	3308      	adds	r3, #8
 80083c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80083c6:	6013      	str	r3, [r2, #0]
 80083c8:	9801      	ldr	r0, [sp, #4]
 80083ca:	b013      	add	sp, #76	; 0x4c
 80083cc:	ecbd 8b04 	vpop	{d8-d9}
 80083d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083d4:	4b8b      	ldr	r3, [pc, #556]	; (8008604 <_dtoa_r+0x2dc>)
 80083d6:	9301      	str	r3, [sp, #4]
 80083d8:	3303      	adds	r3, #3
 80083da:	e7f3      	b.n	80083c4 <_dtoa_r+0x9c>
 80083dc:	2200      	movs	r2, #0
 80083de:	2300      	movs	r3, #0
 80083e0:	4650      	mov	r0, sl
 80083e2:	4659      	mov	r1, fp
 80083e4:	f7f8 fb78 	bl	8000ad8 <__aeabi_dcmpeq>
 80083e8:	ec4b ab19 	vmov	d9, sl, fp
 80083ec:	4680      	mov	r8, r0
 80083ee:	b158      	cbz	r0, 8008408 <_dtoa_r+0xe0>
 80083f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80083f2:	2301      	movs	r3, #1
 80083f4:	6013      	str	r3, [r2, #0]
 80083f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f000 856b 	beq.w	8008ed4 <_dtoa_r+0xbac>
 80083fe:	4883      	ldr	r0, [pc, #524]	; (800860c <_dtoa_r+0x2e4>)
 8008400:	6018      	str	r0, [r3, #0]
 8008402:	1e43      	subs	r3, r0, #1
 8008404:	9301      	str	r3, [sp, #4]
 8008406:	e7df      	b.n	80083c8 <_dtoa_r+0xa0>
 8008408:	ec4b ab10 	vmov	d0, sl, fp
 800840c:	aa10      	add	r2, sp, #64	; 0x40
 800840e:	a911      	add	r1, sp, #68	; 0x44
 8008410:	4620      	mov	r0, r4
 8008412:	f001 f8b9 	bl	8009588 <__d2b>
 8008416:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800841a:	ee08 0a10 	vmov	s16, r0
 800841e:	2d00      	cmp	r5, #0
 8008420:	f000 8084 	beq.w	800852c <_dtoa_r+0x204>
 8008424:	ee19 3a90 	vmov	r3, s19
 8008428:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800842c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008430:	4656      	mov	r6, sl
 8008432:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008436:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800843a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800843e:	4b74      	ldr	r3, [pc, #464]	; (8008610 <_dtoa_r+0x2e8>)
 8008440:	2200      	movs	r2, #0
 8008442:	4630      	mov	r0, r6
 8008444:	4639      	mov	r1, r7
 8008446:	f7f7 ff27 	bl	8000298 <__aeabi_dsub>
 800844a:	a365      	add	r3, pc, #404	; (adr r3, 80085e0 <_dtoa_r+0x2b8>)
 800844c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008450:	f7f8 f8da 	bl	8000608 <__aeabi_dmul>
 8008454:	a364      	add	r3, pc, #400	; (adr r3, 80085e8 <_dtoa_r+0x2c0>)
 8008456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800845a:	f7f7 ff1f 	bl	800029c <__adddf3>
 800845e:	4606      	mov	r6, r0
 8008460:	4628      	mov	r0, r5
 8008462:	460f      	mov	r7, r1
 8008464:	f7f8 f866 	bl	8000534 <__aeabi_i2d>
 8008468:	a361      	add	r3, pc, #388	; (adr r3, 80085f0 <_dtoa_r+0x2c8>)
 800846a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800846e:	f7f8 f8cb 	bl	8000608 <__aeabi_dmul>
 8008472:	4602      	mov	r2, r0
 8008474:	460b      	mov	r3, r1
 8008476:	4630      	mov	r0, r6
 8008478:	4639      	mov	r1, r7
 800847a:	f7f7 ff0f 	bl	800029c <__adddf3>
 800847e:	4606      	mov	r6, r0
 8008480:	460f      	mov	r7, r1
 8008482:	f7f8 fb71 	bl	8000b68 <__aeabi_d2iz>
 8008486:	2200      	movs	r2, #0
 8008488:	9000      	str	r0, [sp, #0]
 800848a:	2300      	movs	r3, #0
 800848c:	4630      	mov	r0, r6
 800848e:	4639      	mov	r1, r7
 8008490:	f7f8 fb2c 	bl	8000aec <__aeabi_dcmplt>
 8008494:	b150      	cbz	r0, 80084ac <_dtoa_r+0x184>
 8008496:	9800      	ldr	r0, [sp, #0]
 8008498:	f7f8 f84c 	bl	8000534 <__aeabi_i2d>
 800849c:	4632      	mov	r2, r6
 800849e:	463b      	mov	r3, r7
 80084a0:	f7f8 fb1a 	bl	8000ad8 <__aeabi_dcmpeq>
 80084a4:	b910      	cbnz	r0, 80084ac <_dtoa_r+0x184>
 80084a6:	9b00      	ldr	r3, [sp, #0]
 80084a8:	3b01      	subs	r3, #1
 80084aa:	9300      	str	r3, [sp, #0]
 80084ac:	9b00      	ldr	r3, [sp, #0]
 80084ae:	2b16      	cmp	r3, #22
 80084b0:	d85a      	bhi.n	8008568 <_dtoa_r+0x240>
 80084b2:	9a00      	ldr	r2, [sp, #0]
 80084b4:	4b57      	ldr	r3, [pc, #348]	; (8008614 <_dtoa_r+0x2ec>)
 80084b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084be:	ec51 0b19 	vmov	r0, r1, d9
 80084c2:	f7f8 fb13 	bl	8000aec <__aeabi_dcmplt>
 80084c6:	2800      	cmp	r0, #0
 80084c8:	d050      	beq.n	800856c <_dtoa_r+0x244>
 80084ca:	9b00      	ldr	r3, [sp, #0]
 80084cc:	3b01      	subs	r3, #1
 80084ce:	9300      	str	r3, [sp, #0]
 80084d0:	2300      	movs	r3, #0
 80084d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80084d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80084d6:	1b5d      	subs	r5, r3, r5
 80084d8:	1e6b      	subs	r3, r5, #1
 80084da:	9305      	str	r3, [sp, #20]
 80084dc:	bf45      	ittet	mi
 80084de:	f1c5 0301 	rsbmi	r3, r5, #1
 80084e2:	9304      	strmi	r3, [sp, #16]
 80084e4:	2300      	movpl	r3, #0
 80084e6:	2300      	movmi	r3, #0
 80084e8:	bf4c      	ite	mi
 80084ea:	9305      	strmi	r3, [sp, #20]
 80084ec:	9304      	strpl	r3, [sp, #16]
 80084ee:	9b00      	ldr	r3, [sp, #0]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	db3d      	blt.n	8008570 <_dtoa_r+0x248>
 80084f4:	9b05      	ldr	r3, [sp, #20]
 80084f6:	9a00      	ldr	r2, [sp, #0]
 80084f8:	920a      	str	r2, [sp, #40]	; 0x28
 80084fa:	4413      	add	r3, r2
 80084fc:	9305      	str	r3, [sp, #20]
 80084fe:	2300      	movs	r3, #0
 8008500:	9307      	str	r3, [sp, #28]
 8008502:	9b06      	ldr	r3, [sp, #24]
 8008504:	2b09      	cmp	r3, #9
 8008506:	f200 8089 	bhi.w	800861c <_dtoa_r+0x2f4>
 800850a:	2b05      	cmp	r3, #5
 800850c:	bfc4      	itt	gt
 800850e:	3b04      	subgt	r3, #4
 8008510:	9306      	strgt	r3, [sp, #24]
 8008512:	9b06      	ldr	r3, [sp, #24]
 8008514:	f1a3 0302 	sub.w	r3, r3, #2
 8008518:	bfcc      	ite	gt
 800851a:	2500      	movgt	r5, #0
 800851c:	2501      	movle	r5, #1
 800851e:	2b03      	cmp	r3, #3
 8008520:	f200 8087 	bhi.w	8008632 <_dtoa_r+0x30a>
 8008524:	e8df f003 	tbb	[pc, r3]
 8008528:	59383a2d 	.word	0x59383a2d
 800852c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008530:	441d      	add	r5, r3
 8008532:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008536:	2b20      	cmp	r3, #32
 8008538:	bfc1      	itttt	gt
 800853a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800853e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008542:	fa0b f303 	lslgt.w	r3, fp, r3
 8008546:	fa26 f000 	lsrgt.w	r0, r6, r0
 800854a:	bfda      	itte	le
 800854c:	f1c3 0320 	rsble	r3, r3, #32
 8008550:	fa06 f003 	lslle.w	r0, r6, r3
 8008554:	4318      	orrgt	r0, r3
 8008556:	f7f7 ffdd 	bl	8000514 <__aeabi_ui2d>
 800855a:	2301      	movs	r3, #1
 800855c:	4606      	mov	r6, r0
 800855e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008562:	3d01      	subs	r5, #1
 8008564:	930e      	str	r3, [sp, #56]	; 0x38
 8008566:	e76a      	b.n	800843e <_dtoa_r+0x116>
 8008568:	2301      	movs	r3, #1
 800856a:	e7b2      	b.n	80084d2 <_dtoa_r+0x1aa>
 800856c:	900b      	str	r0, [sp, #44]	; 0x2c
 800856e:	e7b1      	b.n	80084d4 <_dtoa_r+0x1ac>
 8008570:	9b04      	ldr	r3, [sp, #16]
 8008572:	9a00      	ldr	r2, [sp, #0]
 8008574:	1a9b      	subs	r3, r3, r2
 8008576:	9304      	str	r3, [sp, #16]
 8008578:	4253      	negs	r3, r2
 800857a:	9307      	str	r3, [sp, #28]
 800857c:	2300      	movs	r3, #0
 800857e:	930a      	str	r3, [sp, #40]	; 0x28
 8008580:	e7bf      	b.n	8008502 <_dtoa_r+0x1da>
 8008582:	2300      	movs	r3, #0
 8008584:	9308      	str	r3, [sp, #32]
 8008586:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008588:	2b00      	cmp	r3, #0
 800858a:	dc55      	bgt.n	8008638 <_dtoa_r+0x310>
 800858c:	2301      	movs	r3, #1
 800858e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008592:	461a      	mov	r2, r3
 8008594:	9209      	str	r2, [sp, #36]	; 0x24
 8008596:	e00c      	b.n	80085b2 <_dtoa_r+0x28a>
 8008598:	2301      	movs	r3, #1
 800859a:	e7f3      	b.n	8008584 <_dtoa_r+0x25c>
 800859c:	2300      	movs	r3, #0
 800859e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085a0:	9308      	str	r3, [sp, #32]
 80085a2:	9b00      	ldr	r3, [sp, #0]
 80085a4:	4413      	add	r3, r2
 80085a6:	9302      	str	r3, [sp, #8]
 80085a8:	3301      	adds	r3, #1
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	9303      	str	r3, [sp, #12]
 80085ae:	bfb8      	it	lt
 80085b0:	2301      	movlt	r3, #1
 80085b2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80085b4:	2200      	movs	r2, #0
 80085b6:	6042      	str	r2, [r0, #4]
 80085b8:	2204      	movs	r2, #4
 80085ba:	f102 0614 	add.w	r6, r2, #20
 80085be:	429e      	cmp	r6, r3
 80085c0:	6841      	ldr	r1, [r0, #4]
 80085c2:	d93d      	bls.n	8008640 <_dtoa_r+0x318>
 80085c4:	4620      	mov	r0, r4
 80085c6:	f000 fcb7 	bl	8008f38 <_Balloc>
 80085ca:	9001      	str	r0, [sp, #4]
 80085cc:	2800      	cmp	r0, #0
 80085ce:	d13b      	bne.n	8008648 <_dtoa_r+0x320>
 80085d0:	4b11      	ldr	r3, [pc, #68]	; (8008618 <_dtoa_r+0x2f0>)
 80085d2:	4602      	mov	r2, r0
 80085d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80085d8:	e6c0      	b.n	800835c <_dtoa_r+0x34>
 80085da:	2301      	movs	r3, #1
 80085dc:	e7df      	b.n	800859e <_dtoa_r+0x276>
 80085de:	bf00      	nop
 80085e0:	636f4361 	.word	0x636f4361
 80085e4:	3fd287a7 	.word	0x3fd287a7
 80085e8:	8b60c8b3 	.word	0x8b60c8b3
 80085ec:	3fc68a28 	.word	0x3fc68a28
 80085f0:	509f79fb 	.word	0x509f79fb
 80085f4:	3fd34413 	.word	0x3fd34413
 80085f8:	0800a3e5 	.word	0x0800a3e5
 80085fc:	0800a3fc 	.word	0x0800a3fc
 8008600:	7ff00000 	.word	0x7ff00000
 8008604:	0800a3e1 	.word	0x0800a3e1
 8008608:	0800a3d8 	.word	0x0800a3d8
 800860c:	0800a3b5 	.word	0x0800a3b5
 8008610:	3ff80000 	.word	0x3ff80000
 8008614:	0800a4f0 	.word	0x0800a4f0
 8008618:	0800a457 	.word	0x0800a457
 800861c:	2501      	movs	r5, #1
 800861e:	2300      	movs	r3, #0
 8008620:	9306      	str	r3, [sp, #24]
 8008622:	9508      	str	r5, [sp, #32]
 8008624:	f04f 33ff 	mov.w	r3, #4294967295
 8008628:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800862c:	2200      	movs	r2, #0
 800862e:	2312      	movs	r3, #18
 8008630:	e7b0      	b.n	8008594 <_dtoa_r+0x26c>
 8008632:	2301      	movs	r3, #1
 8008634:	9308      	str	r3, [sp, #32]
 8008636:	e7f5      	b.n	8008624 <_dtoa_r+0x2fc>
 8008638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800863a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800863e:	e7b8      	b.n	80085b2 <_dtoa_r+0x28a>
 8008640:	3101      	adds	r1, #1
 8008642:	6041      	str	r1, [r0, #4]
 8008644:	0052      	lsls	r2, r2, #1
 8008646:	e7b8      	b.n	80085ba <_dtoa_r+0x292>
 8008648:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800864a:	9a01      	ldr	r2, [sp, #4]
 800864c:	601a      	str	r2, [r3, #0]
 800864e:	9b03      	ldr	r3, [sp, #12]
 8008650:	2b0e      	cmp	r3, #14
 8008652:	f200 809d 	bhi.w	8008790 <_dtoa_r+0x468>
 8008656:	2d00      	cmp	r5, #0
 8008658:	f000 809a 	beq.w	8008790 <_dtoa_r+0x468>
 800865c:	9b00      	ldr	r3, [sp, #0]
 800865e:	2b00      	cmp	r3, #0
 8008660:	dd32      	ble.n	80086c8 <_dtoa_r+0x3a0>
 8008662:	4ab7      	ldr	r2, [pc, #732]	; (8008940 <_dtoa_r+0x618>)
 8008664:	f003 030f 	and.w	r3, r3, #15
 8008668:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800866c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008670:	9b00      	ldr	r3, [sp, #0]
 8008672:	05d8      	lsls	r0, r3, #23
 8008674:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008678:	d516      	bpl.n	80086a8 <_dtoa_r+0x380>
 800867a:	4bb2      	ldr	r3, [pc, #712]	; (8008944 <_dtoa_r+0x61c>)
 800867c:	ec51 0b19 	vmov	r0, r1, d9
 8008680:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008684:	f7f8 f8ea 	bl	800085c <__aeabi_ddiv>
 8008688:	f007 070f 	and.w	r7, r7, #15
 800868c:	4682      	mov	sl, r0
 800868e:	468b      	mov	fp, r1
 8008690:	2503      	movs	r5, #3
 8008692:	4eac      	ldr	r6, [pc, #688]	; (8008944 <_dtoa_r+0x61c>)
 8008694:	b957      	cbnz	r7, 80086ac <_dtoa_r+0x384>
 8008696:	4642      	mov	r2, r8
 8008698:	464b      	mov	r3, r9
 800869a:	4650      	mov	r0, sl
 800869c:	4659      	mov	r1, fp
 800869e:	f7f8 f8dd 	bl	800085c <__aeabi_ddiv>
 80086a2:	4682      	mov	sl, r0
 80086a4:	468b      	mov	fp, r1
 80086a6:	e028      	b.n	80086fa <_dtoa_r+0x3d2>
 80086a8:	2502      	movs	r5, #2
 80086aa:	e7f2      	b.n	8008692 <_dtoa_r+0x36a>
 80086ac:	07f9      	lsls	r1, r7, #31
 80086ae:	d508      	bpl.n	80086c2 <_dtoa_r+0x39a>
 80086b0:	4640      	mov	r0, r8
 80086b2:	4649      	mov	r1, r9
 80086b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80086b8:	f7f7 ffa6 	bl	8000608 <__aeabi_dmul>
 80086bc:	3501      	adds	r5, #1
 80086be:	4680      	mov	r8, r0
 80086c0:	4689      	mov	r9, r1
 80086c2:	107f      	asrs	r7, r7, #1
 80086c4:	3608      	adds	r6, #8
 80086c6:	e7e5      	b.n	8008694 <_dtoa_r+0x36c>
 80086c8:	f000 809b 	beq.w	8008802 <_dtoa_r+0x4da>
 80086cc:	9b00      	ldr	r3, [sp, #0]
 80086ce:	4f9d      	ldr	r7, [pc, #628]	; (8008944 <_dtoa_r+0x61c>)
 80086d0:	425e      	negs	r6, r3
 80086d2:	4b9b      	ldr	r3, [pc, #620]	; (8008940 <_dtoa_r+0x618>)
 80086d4:	f006 020f 	and.w	r2, r6, #15
 80086d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e0:	ec51 0b19 	vmov	r0, r1, d9
 80086e4:	f7f7 ff90 	bl	8000608 <__aeabi_dmul>
 80086e8:	1136      	asrs	r6, r6, #4
 80086ea:	4682      	mov	sl, r0
 80086ec:	468b      	mov	fp, r1
 80086ee:	2300      	movs	r3, #0
 80086f0:	2502      	movs	r5, #2
 80086f2:	2e00      	cmp	r6, #0
 80086f4:	d17a      	bne.n	80087ec <_dtoa_r+0x4c4>
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d1d3      	bne.n	80086a2 <_dtoa_r+0x37a>
 80086fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	f000 8082 	beq.w	8008806 <_dtoa_r+0x4de>
 8008702:	4b91      	ldr	r3, [pc, #580]	; (8008948 <_dtoa_r+0x620>)
 8008704:	2200      	movs	r2, #0
 8008706:	4650      	mov	r0, sl
 8008708:	4659      	mov	r1, fp
 800870a:	f7f8 f9ef 	bl	8000aec <__aeabi_dcmplt>
 800870e:	2800      	cmp	r0, #0
 8008710:	d079      	beq.n	8008806 <_dtoa_r+0x4de>
 8008712:	9b03      	ldr	r3, [sp, #12]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d076      	beq.n	8008806 <_dtoa_r+0x4de>
 8008718:	9b02      	ldr	r3, [sp, #8]
 800871a:	2b00      	cmp	r3, #0
 800871c:	dd36      	ble.n	800878c <_dtoa_r+0x464>
 800871e:	9b00      	ldr	r3, [sp, #0]
 8008720:	4650      	mov	r0, sl
 8008722:	4659      	mov	r1, fp
 8008724:	1e5f      	subs	r7, r3, #1
 8008726:	2200      	movs	r2, #0
 8008728:	4b88      	ldr	r3, [pc, #544]	; (800894c <_dtoa_r+0x624>)
 800872a:	f7f7 ff6d 	bl	8000608 <__aeabi_dmul>
 800872e:	9e02      	ldr	r6, [sp, #8]
 8008730:	4682      	mov	sl, r0
 8008732:	468b      	mov	fp, r1
 8008734:	3501      	adds	r5, #1
 8008736:	4628      	mov	r0, r5
 8008738:	f7f7 fefc 	bl	8000534 <__aeabi_i2d>
 800873c:	4652      	mov	r2, sl
 800873e:	465b      	mov	r3, fp
 8008740:	f7f7 ff62 	bl	8000608 <__aeabi_dmul>
 8008744:	4b82      	ldr	r3, [pc, #520]	; (8008950 <_dtoa_r+0x628>)
 8008746:	2200      	movs	r2, #0
 8008748:	f7f7 fda8 	bl	800029c <__adddf3>
 800874c:	46d0      	mov	r8, sl
 800874e:	46d9      	mov	r9, fp
 8008750:	4682      	mov	sl, r0
 8008752:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008756:	2e00      	cmp	r6, #0
 8008758:	d158      	bne.n	800880c <_dtoa_r+0x4e4>
 800875a:	4b7e      	ldr	r3, [pc, #504]	; (8008954 <_dtoa_r+0x62c>)
 800875c:	2200      	movs	r2, #0
 800875e:	4640      	mov	r0, r8
 8008760:	4649      	mov	r1, r9
 8008762:	f7f7 fd99 	bl	8000298 <__aeabi_dsub>
 8008766:	4652      	mov	r2, sl
 8008768:	465b      	mov	r3, fp
 800876a:	4680      	mov	r8, r0
 800876c:	4689      	mov	r9, r1
 800876e:	f7f8 f9db 	bl	8000b28 <__aeabi_dcmpgt>
 8008772:	2800      	cmp	r0, #0
 8008774:	f040 8295 	bne.w	8008ca2 <_dtoa_r+0x97a>
 8008778:	4652      	mov	r2, sl
 800877a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800877e:	4640      	mov	r0, r8
 8008780:	4649      	mov	r1, r9
 8008782:	f7f8 f9b3 	bl	8000aec <__aeabi_dcmplt>
 8008786:	2800      	cmp	r0, #0
 8008788:	f040 8289 	bne.w	8008c9e <_dtoa_r+0x976>
 800878c:	ec5b ab19 	vmov	sl, fp, d9
 8008790:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008792:	2b00      	cmp	r3, #0
 8008794:	f2c0 8148 	blt.w	8008a28 <_dtoa_r+0x700>
 8008798:	9a00      	ldr	r2, [sp, #0]
 800879a:	2a0e      	cmp	r2, #14
 800879c:	f300 8144 	bgt.w	8008a28 <_dtoa_r+0x700>
 80087a0:	4b67      	ldr	r3, [pc, #412]	; (8008940 <_dtoa_r+0x618>)
 80087a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087a6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80087aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	f280 80d5 	bge.w	800895c <_dtoa_r+0x634>
 80087b2:	9b03      	ldr	r3, [sp, #12]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	f300 80d1 	bgt.w	800895c <_dtoa_r+0x634>
 80087ba:	f040 826f 	bne.w	8008c9c <_dtoa_r+0x974>
 80087be:	4b65      	ldr	r3, [pc, #404]	; (8008954 <_dtoa_r+0x62c>)
 80087c0:	2200      	movs	r2, #0
 80087c2:	4640      	mov	r0, r8
 80087c4:	4649      	mov	r1, r9
 80087c6:	f7f7 ff1f 	bl	8000608 <__aeabi_dmul>
 80087ca:	4652      	mov	r2, sl
 80087cc:	465b      	mov	r3, fp
 80087ce:	f7f8 f9a1 	bl	8000b14 <__aeabi_dcmpge>
 80087d2:	9e03      	ldr	r6, [sp, #12]
 80087d4:	4637      	mov	r7, r6
 80087d6:	2800      	cmp	r0, #0
 80087d8:	f040 8245 	bne.w	8008c66 <_dtoa_r+0x93e>
 80087dc:	9d01      	ldr	r5, [sp, #4]
 80087de:	2331      	movs	r3, #49	; 0x31
 80087e0:	f805 3b01 	strb.w	r3, [r5], #1
 80087e4:	9b00      	ldr	r3, [sp, #0]
 80087e6:	3301      	adds	r3, #1
 80087e8:	9300      	str	r3, [sp, #0]
 80087ea:	e240      	b.n	8008c6e <_dtoa_r+0x946>
 80087ec:	07f2      	lsls	r2, r6, #31
 80087ee:	d505      	bpl.n	80087fc <_dtoa_r+0x4d4>
 80087f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087f4:	f7f7 ff08 	bl	8000608 <__aeabi_dmul>
 80087f8:	3501      	adds	r5, #1
 80087fa:	2301      	movs	r3, #1
 80087fc:	1076      	asrs	r6, r6, #1
 80087fe:	3708      	adds	r7, #8
 8008800:	e777      	b.n	80086f2 <_dtoa_r+0x3ca>
 8008802:	2502      	movs	r5, #2
 8008804:	e779      	b.n	80086fa <_dtoa_r+0x3d2>
 8008806:	9f00      	ldr	r7, [sp, #0]
 8008808:	9e03      	ldr	r6, [sp, #12]
 800880a:	e794      	b.n	8008736 <_dtoa_r+0x40e>
 800880c:	9901      	ldr	r1, [sp, #4]
 800880e:	4b4c      	ldr	r3, [pc, #304]	; (8008940 <_dtoa_r+0x618>)
 8008810:	4431      	add	r1, r6
 8008812:	910d      	str	r1, [sp, #52]	; 0x34
 8008814:	9908      	ldr	r1, [sp, #32]
 8008816:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800881a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800881e:	2900      	cmp	r1, #0
 8008820:	d043      	beq.n	80088aa <_dtoa_r+0x582>
 8008822:	494d      	ldr	r1, [pc, #308]	; (8008958 <_dtoa_r+0x630>)
 8008824:	2000      	movs	r0, #0
 8008826:	f7f8 f819 	bl	800085c <__aeabi_ddiv>
 800882a:	4652      	mov	r2, sl
 800882c:	465b      	mov	r3, fp
 800882e:	f7f7 fd33 	bl	8000298 <__aeabi_dsub>
 8008832:	9d01      	ldr	r5, [sp, #4]
 8008834:	4682      	mov	sl, r0
 8008836:	468b      	mov	fp, r1
 8008838:	4649      	mov	r1, r9
 800883a:	4640      	mov	r0, r8
 800883c:	f7f8 f994 	bl	8000b68 <__aeabi_d2iz>
 8008840:	4606      	mov	r6, r0
 8008842:	f7f7 fe77 	bl	8000534 <__aeabi_i2d>
 8008846:	4602      	mov	r2, r0
 8008848:	460b      	mov	r3, r1
 800884a:	4640      	mov	r0, r8
 800884c:	4649      	mov	r1, r9
 800884e:	f7f7 fd23 	bl	8000298 <__aeabi_dsub>
 8008852:	3630      	adds	r6, #48	; 0x30
 8008854:	f805 6b01 	strb.w	r6, [r5], #1
 8008858:	4652      	mov	r2, sl
 800885a:	465b      	mov	r3, fp
 800885c:	4680      	mov	r8, r0
 800885e:	4689      	mov	r9, r1
 8008860:	f7f8 f944 	bl	8000aec <__aeabi_dcmplt>
 8008864:	2800      	cmp	r0, #0
 8008866:	d163      	bne.n	8008930 <_dtoa_r+0x608>
 8008868:	4642      	mov	r2, r8
 800886a:	464b      	mov	r3, r9
 800886c:	4936      	ldr	r1, [pc, #216]	; (8008948 <_dtoa_r+0x620>)
 800886e:	2000      	movs	r0, #0
 8008870:	f7f7 fd12 	bl	8000298 <__aeabi_dsub>
 8008874:	4652      	mov	r2, sl
 8008876:	465b      	mov	r3, fp
 8008878:	f7f8 f938 	bl	8000aec <__aeabi_dcmplt>
 800887c:	2800      	cmp	r0, #0
 800887e:	f040 80b5 	bne.w	80089ec <_dtoa_r+0x6c4>
 8008882:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008884:	429d      	cmp	r5, r3
 8008886:	d081      	beq.n	800878c <_dtoa_r+0x464>
 8008888:	4b30      	ldr	r3, [pc, #192]	; (800894c <_dtoa_r+0x624>)
 800888a:	2200      	movs	r2, #0
 800888c:	4650      	mov	r0, sl
 800888e:	4659      	mov	r1, fp
 8008890:	f7f7 feba 	bl	8000608 <__aeabi_dmul>
 8008894:	4b2d      	ldr	r3, [pc, #180]	; (800894c <_dtoa_r+0x624>)
 8008896:	4682      	mov	sl, r0
 8008898:	468b      	mov	fp, r1
 800889a:	4640      	mov	r0, r8
 800889c:	4649      	mov	r1, r9
 800889e:	2200      	movs	r2, #0
 80088a0:	f7f7 feb2 	bl	8000608 <__aeabi_dmul>
 80088a4:	4680      	mov	r8, r0
 80088a6:	4689      	mov	r9, r1
 80088a8:	e7c6      	b.n	8008838 <_dtoa_r+0x510>
 80088aa:	4650      	mov	r0, sl
 80088ac:	4659      	mov	r1, fp
 80088ae:	f7f7 feab 	bl	8000608 <__aeabi_dmul>
 80088b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088b4:	9d01      	ldr	r5, [sp, #4]
 80088b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80088b8:	4682      	mov	sl, r0
 80088ba:	468b      	mov	fp, r1
 80088bc:	4649      	mov	r1, r9
 80088be:	4640      	mov	r0, r8
 80088c0:	f7f8 f952 	bl	8000b68 <__aeabi_d2iz>
 80088c4:	4606      	mov	r6, r0
 80088c6:	f7f7 fe35 	bl	8000534 <__aeabi_i2d>
 80088ca:	3630      	adds	r6, #48	; 0x30
 80088cc:	4602      	mov	r2, r0
 80088ce:	460b      	mov	r3, r1
 80088d0:	4640      	mov	r0, r8
 80088d2:	4649      	mov	r1, r9
 80088d4:	f7f7 fce0 	bl	8000298 <__aeabi_dsub>
 80088d8:	f805 6b01 	strb.w	r6, [r5], #1
 80088dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088de:	429d      	cmp	r5, r3
 80088e0:	4680      	mov	r8, r0
 80088e2:	4689      	mov	r9, r1
 80088e4:	f04f 0200 	mov.w	r2, #0
 80088e8:	d124      	bne.n	8008934 <_dtoa_r+0x60c>
 80088ea:	4b1b      	ldr	r3, [pc, #108]	; (8008958 <_dtoa_r+0x630>)
 80088ec:	4650      	mov	r0, sl
 80088ee:	4659      	mov	r1, fp
 80088f0:	f7f7 fcd4 	bl	800029c <__adddf3>
 80088f4:	4602      	mov	r2, r0
 80088f6:	460b      	mov	r3, r1
 80088f8:	4640      	mov	r0, r8
 80088fa:	4649      	mov	r1, r9
 80088fc:	f7f8 f914 	bl	8000b28 <__aeabi_dcmpgt>
 8008900:	2800      	cmp	r0, #0
 8008902:	d173      	bne.n	80089ec <_dtoa_r+0x6c4>
 8008904:	4652      	mov	r2, sl
 8008906:	465b      	mov	r3, fp
 8008908:	4913      	ldr	r1, [pc, #76]	; (8008958 <_dtoa_r+0x630>)
 800890a:	2000      	movs	r0, #0
 800890c:	f7f7 fcc4 	bl	8000298 <__aeabi_dsub>
 8008910:	4602      	mov	r2, r0
 8008912:	460b      	mov	r3, r1
 8008914:	4640      	mov	r0, r8
 8008916:	4649      	mov	r1, r9
 8008918:	f7f8 f8e8 	bl	8000aec <__aeabi_dcmplt>
 800891c:	2800      	cmp	r0, #0
 800891e:	f43f af35 	beq.w	800878c <_dtoa_r+0x464>
 8008922:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008924:	1e6b      	subs	r3, r5, #1
 8008926:	930f      	str	r3, [sp, #60]	; 0x3c
 8008928:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800892c:	2b30      	cmp	r3, #48	; 0x30
 800892e:	d0f8      	beq.n	8008922 <_dtoa_r+0x5fa>
 8008930:	9700      	str	r7, [sp, #0]
 8008932:	e049      	b.n	80089c8 <_dtoa_r+0x6a0>
 8008934:	4b05      	ldr	r3, [pc, #20]	; (800894c <_dtoa_r+0x624>)
 8008936:	f7f7 fe67 	bl	8000608 <__aeabi_dmul>
 800893a:	4680      	mov	r8, r0
 800893c:	4689      	mov	r9, r1
 800893e:	e7bd      	b.n	80088bc <_dtoa_r+0x594>
 8008940:	0800a4f0 	.word	0x0800a4f0
 8008944:	0800a4c8 	.word	0x0800a4c8
 8008948:	3ff00000 	.word	0x3ff00000
 800894c:	40240000 	.word	0x40240000
 8008950:	401c0000 	.word	0x401c0000
 8008954:	40140000 	.word	0x40140000
 8008958:	3fe00000 	.word	0x3fe00000
 800895c:	9d01      	ldr	r5, [sp, #4]
 800895e:	4656      	mov	r6, sl
 8008960:	465f      	mov	r7, fp
 8008962:	4642      	mov	r2, r8
 8008964:	464b      	mov	r3, r9
 8008966:	4630      	mov	r0, r6
 8008968:	4639      	mov	r1, r7
 800896a:	f7f7 ff77 	bl	800085c <__aeabi_ddiv>
 800896e:	f7f8 f8fb 	bl	8000b68 <__aeabi_d2iz>
 8008972:	4682      	mov	sl, r0
 8008974:	f7f7 fdde 	bl	8000534 <__aeabi_i2d>
 8008978:	4642      	mov	r2, r8
 800897a:	464b      	mov	r3, r9
 800897c:	f7f7 fe44 	bl	8000608 <__aeabi_dmul>
 8008980:	4602      	mov	r2, r0
 8008982:	460b      	mov	r3, r1
 8008984:	4630      	mov	r0, r6
 8008986:	4639      	mov	r1, r7
 8008988:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800898c:	f7f7 fc84 	bl	8000298 <__aeabi_dsub>
 8008990:	f805 6b01 	strb.w	r6, [r5], #1
 8008994:	9e01      	ldr	r6, [sp, #4]
 8008996:	9f03      	ldr	r7, [sp, #12]
 8008998:	1bae      	subs	r6, r5, r6
 800899a:	42b7      	cmp	r7, r6
 800899c:	4602      	mov	r2, r0
 800899e:	460b      	mov	r3, r1
 80089a0:	d135      	bne.n	8008a0e <_dtoa_r+0x6e6>
 80089a2:	f7f7 fc7b 	bl	800029c <__adddf3>
 80089a6:	4642      	mov	r2, r8
 80089a8:	464b      	mov	r3, r9
 80089aa:	4606      	mov	r6, r0
 80089ac:	460f      	mov	r7, r1
 80089ae:	f7f8 f8bb 	bl	8000b28 <__aeabi_dcmpgt>
 80089b2:	b9d0      	cbnz	r0, 80089ea <_dtoa_r+0x6c2>
 80089b4:	4642      	mov	r2, r8
 80089b6:	464b      	mov	r3, r9
 80089b8:	4630      	mov	r0, r6
 80089ba:	4639      	mov	r1, r7
 80089bc:	f7f8 f88c 	bl	8000ad8 <__aeabi_dcmpeq>
 80089c0:	b110      	cbz	r0, 80089c8 <_dtoa_r+0x6a0>
 80089c2:	f01a 0f01 	tst.w	sl, #1
 80089c6:	d110      	bne.n	80089ea <_dtoa_r+0x6c2>
 80089c8:	4620      	mov	r0, r4
 80089ca:	ee18 1a10 	vmov	r1, s16
 80089ce:	f000 faf3 	bl	8008fb8 <_Bfree>
 80089d2:	2300      	movs	r3, #0
 80089d4:	9800      	ldr	r0, [sp, #0]
 80089d6:	702b      	strb	r3, [r5, #0]
 80089d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089da:	3001      	adds	r0, #1
 80089dc:	6018      	str	r0, [r3, #0]
 80089de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	f43f acf1 	beq.w	80083c8 <_dtoa_r+0xa0>
 80089e6:	601d      	str	r5, [r3, #0]
 80089e8:	e4ee      	b.n	80083c8 <_dtoa_r+0xa0>
 80089ea:	9f00      	ldr	r7, [sp, #0]
 80089ec:	462b      	mov	r3, r5
 80089ee:	461d      	mov	r5, r3
 80089f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80089f4:	2a39      	cmp	r2, #57	; 0x39
 80089f6:	d106      	bne.n	8008a06 <_dtoa_r+0x6de>
 80089f8:	9a01      	ldr	r2, [sp, #4]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d1f7      	bne.n	80089ee <_dtoa_r+0x6c6>
 80089fe:	9901      	ldr	r1, [sp, #4]
 8008a00:	2230      	movs	r2, #48	; 0x30
 8008a02:	3701      	adds	r7, #1
 8008a04:	700a      	strb	r2, [r1, #0]
 8008a06:	781a      	ldrb	r2, [r3, #0]
 8008a08:	3201      	adds	r2, #1
 8008a0a:	701a      	strb	r2, [r3, #0]
 8008a0c:	e790      	b.n	8008930 <_dtoa_r+0x608>
 8008a0e:	4ba6      	ldr	r3, [pc, #664]	; (8008ca8 <_dtoa_r+0x980>)
 8008a10:	2200      	movs	r2, #0
 8008a12:	f7f7 fdf9 	bl	8000608 <__aeabi_dmul>
 8008a16:	2200      	movs	r2, #0
 8008a18:	2300      	movs	r3, #0
 8008a1a:	4606      	mov	r6, r0
 8008a1c:	460f      	mov	r7, r1
 8008a1e:	f7f8 f85b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a22:	2800      	cmp	r0, #0
 8008a24:	d09d      	beq.n	8008962 <_dtoa_r+0x63a>
 8008a26:	e7cf      	b.n	80089c8 <_dtoa_r+0x6a0>
 8008a28:	9a08      	ldr	r2, [sp, #32]
 8008a2a:	2a00      	cmp	r2, #0
 8008a2c:	f000 80d7 	beq.w	8008bde <_dtoa_r+0x8b6>
 8008a30:	9a06      	ldr	r2, [sp, #24]
 8008a32:	2a01      	cmp	r2, #1
 8008a34:	f300 80ba 	bgt.w	8008bac <_dtoa_r+0x884>
 8008a38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a3a:	2a00      	cmp	r2, #0
 8008a3c:	f000 80b2 	beq.w	8008ba4 <_dtoa_r+0x87c>
 8008a40:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008a44:	9e07      	ldr	r6, [sp, #28]
 8008a46:	9d04      	ldr	r5, [sp, #16]
 8008a48:	9a04      	ldr	r2, [sp, #16]
 8008a4a:	441a      	add	r2, r3
 8008a4c:	9204      	str	r2, [sp, #16]
 8008a4e:	9a05      	ldr	r2, [sp, #20]
 8008a50:	2101      	movs	r1, #1
 8008a52:	441a      	add	r2, r3
 8008a54:	4620      	mov	r0, r4
 8008a56:	9205      	str	r2, [sp, #20]
 8008a58:	f000 fb66 	bl	8009128 <__i2b>
 8008a5c:	4607      	mov	r7, r0
 8008a5e:	2d00      	cmp	r5, #0
 8008a60:	dd0c      	ble.n	8008a7c <_dtoa_r+0x754>
 8008a62:	9b05      	ldr	r3, [sp, #20]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	dd09      	ble.n	8008a7c <_dtoa_r+0x754>
 8008a68:	42ab      	cmp	r3, r5
 8008a6a:	9a04      	ldr	r2, [sp, #16]
 8008a6c:	bfa8      	it	ge
 8008a6e:	462b      	movge	r3, r5
 8008a70:	1ad2      	subs	r2, r2, r3
 8008a72:	9204      	str	r2, [sp, #16]
 8008a74:	9a05      	ldr	r2, [sp, #20]
 8008a76:	1aed      	subs	r5, r5, r3
 8008a78:	1ad3      	subs	r3, r2, r3
 8008a7a:	9305      	str	r3, [sp, #20]
 8008a7c:	9b07      	ldr	r3, [sp, #28]
 8008a7e:	b31b      	cbz	r3, 8008ac8 <_dtoa_r+0x7a0>
 8008a80:	9b08      	ldr	r3, [sp, #32]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	f000 80af 	beq.w	8008be6 <_dtoa_r+0x8be>
 8008a88:	2e00      	cmp	r6, #0
 8008a8a:	dd13      	ble.n	8008ab4 <_dtoa_r+0x78c>
 8008a8c:	4639      	mov	r1, r7
 8008a8e:	4632      	mov	r2, r6
 8008a90:	4620      	mov	r0, r4
 8008a92:	f000 fc09 	bl	80092a8 <__pow5mult>
 8008a96:	ee18 2a10 	vmov	r2, s16
 8008a9a:	4601      	mov	r1, r0
 8008a9c:	4607      	mov	r7, r0
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	f000 fb58 	bl	8009154 <__multiply>
 8008aa4:	ee18 1a10 	vmov	r1, s16
 8008aa8:	4680      	mov	r8, r0
 8008aaa:	4620      	mov	r0, r4
 8008aac:	f000 fa84 	bl	8008fb8 <_Bfree>
 8008ab0:	ee08 8a10 	vmov	s16, r8
 8008ab4:	9b07      	ldr	r3, [sp, #28]
 8008ab6:	1b9a      	subs	r2, r3, r6
 8008ab8:	d006      	beq.n	8008ac8 <_dtoa_r+0x7a0>
 8008aba:	ee18 1a10 	vmov	r1, s16
 8008abe:	4620      	mov	r0, r4
 8008ac0:	f000 fbf2 	bl	80092a8 <__pow5mult>
 8008ac4:	ee08 0a10 	vmov	s16, r0
 8008ac8:	2101      	movs	r1, #1
 8008aca:	4620      	mov	r0, r4
 8008acc:	f000 fb2c 	bl	8009128 <__i2b>
 8008ad0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	4606      	mov	r6, r0
 8008ad6:	f340 8088 	ble.w	8008bea <_dtoa_r+0x8c2>
 8008ada:	461a      	mov	r2, r3
 8008adc:	4601      	mov	r1, r0
 8008ade:	4620      	mov	r0, r4
 8008ae0:	f000 fbe2 	bl	80092a8 <__pow5mult>
 8008ae4:	9b06      	ldr	r3, [sp, #24]
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	4606      	mov	r6, r0
 8008aea:	f340 8081 	ble.w	8008bf0 <_dtoa_r+0x8c8>
 8008aee:	f04f 0800 	mov.w	r8, #0
 8008af2:	6933      	ldr	r3, [r6, #16]
 8008af4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008af8:	6918      	ldr	r0, [r3, #16]
 8008afa:	f000 fac5 	bl	8009088 <__hi0bits>
 8008afe:	f1c0 0020 	rsb	r0, r0, #32
 8008b02:	9b05      	ldr	r3, [sp, #20]
 8008b04:	4418      	add	r0, r3
 8008b06:	f010 001f 	ands.w	r0, r0, #31
 8008b0a:	f000 8092 	beq.w	8008c32 <_dtoa_r+0x90a>
 8008b0e:	f1c0 0320 	rsb	r3, r0, #32
 8008b12:	2b04      	cmp	r3, #4
 8008b14:	f340 808a 	ble.w	8008c2c <_dtoa_r+0x904>
 8008b18:	f1c0 001c 	rsb	r0, r0, #28
 8008b1c:	9b04      	ldr	r3, [sp, #16]
 8008b1e:	4403      	add	r3, r0
 8008b20:	9304      	str	r3, [sp, #16]
 8008b22:	9b05      	ldr	r3, [sp, #20]
 8008b24:	4403      	add	r3, r0
 8008b26:	4405      	add	r5, r0
 8008b28:	9305      	str	r3, [sp, #20]
 8008b2a:	9b04      	ldr	r3, [sp, #16]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	dd07      	ble.n	8008b40 <_dtoa_r+0x818>
 8008b30:	ee18 1a10 	vmov	r1, s16
 8008b34:	461a      	mov	r2, r3
 8008b36:	4620      	mov	r0, r4
 8008b38:	f000 fc10 	bl	800935c <__lshift>
 8008b3c:	ee08 0a10 	vmov	s16, r0
 8008b40:	9b05      	ldr	r3, [sp, #20]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	dd05      	ble.n	8008b52 <_dtoa_r+0x82a>
 8008b46:	4631      	mov	r1, r6
 8008b48:	461a      	mov	r2, r3
 8008b4a:	4620      	mov	r0, r4
 8008b4c:	f000 fc06 	bl	800935c <__lshift>
 8008b50:	4606      	mov	r6, r0
 8008b52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d06e      	beq.n	8008c36 <_dtoa_r+0x90e>
 8008b58:	ee18 0a10 	vmov	r0, s16
 8008b5c:	4631      	mov	r1, r6
 8008b5e:	f000 fc6d 	bl	800943c <__mcmp>
 8008b62:	2800      	cmp	r0, #0
 8008b64:	da67      	bge.n	8008c36 <_dtoa_r+0x90e>
 8008b66:	9b00      	ldr	r3, [sp, #0]
 8008b68:	3b01      	subs	r3, #1
 8008b6a:	ee18 1a10 	vmov	r1, s16
 8008b6e:	9300      	str	r3, [sp, #0]
 8008b70:	220a      	movs	r2, #10
 8008b72:	2300      	movs	r3, #0
 8008b74:	4620      	mov	r0, r4
 8008b76:	f000 fa41 	bl	8008ffc <__multadd>
 8008b7a:	9b08      	ldr	r3, [sp, #32]
 8008b7c:	ee08 0a10 	vmov	s16, r0
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	f000 81b1 	beq.w	8008ee8 <_dtoa_r+0xbc0>
 8008b86:	2300      	movs	r3, #0
 8008b88:	4639      	mov	r1, r7
 8008b8a:	220a      	movs	r2, #10
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	f000 fa35 	bl	8008ffc <__multadd>
 8008b92:	9b02      	ldr	r3, [sp, #8]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	4607      	mov	r7, r0
 8008b98:	f300 808e 	bgt.w	8008cb8 <_dtoa_r+0x990>
 8008b9c:	9b06      	ldr	r3, [sp, #24]
 8008b9e:	2b02      	cmp	r3, #2
 8008ba0:	dc51      	bgt.n	8008c46 <_dtoa_r+0x91e>
 8008ba2:	e089      	b.n	8008cb8 <_dtoa_r+0x990>
 8008ba4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008ba6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008baa:	e74b      	b.n	8008a44 <_dtoa_r+0x71c>
 8008bac:	9b03      	ldr	r3, [sp, #12]
 8008bae:	1e5e      	subs	r6, r3, #1
 8008bb0:	9b07      	ldr	r3, [sp, #28]
 8008bb2:	42b3      	cmp	r3, r6
 8008bb4:	bfbf      	itttt	lt
 8008bb6:	9b07      	ldrlt	r3, [sp, #28]
 8008bb8:	9607      	strlt	r6, [sp, #28]
 8008bba:	1af2      	sublt	r2, r6, r3
 8008bbc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008bbe:	bfb6      	itet	lt
 8008bc0:	189b      	addlt	r3, r3, r2
 8008bc2:	1b9e      	subge	r6, r3, r6
 8008bc4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008bc6:	9b03      	ldr	r3, [sp, #12]
 8008bc8:	bfb8      	it	lt
 8008bca:	2600      	movlt	r6, #0
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	bfb7      	itett	lt
 8008bd0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008bd4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008bd8:	1a9d      	sublt	r5, r3, r2
 8008bda:	2300      	movlt	r3, #0
 8008bdc:	e734      	b.n	8008a48 <_dtoa_r+0x720>
 8008bde:	9e07      	ldr	r6, [sp, #28]
 8008be0:	9d04      	ldr	r5, [sp, #16]
 8008be2:	9f08      	ldr	r7, [sp, #32]
 8008be4:	e73b      	b.n	8008a5e <_dtoa_r+0x736>
 8008be6:	9a07      	ldr	r2, [sp, #28]
 8008be8:	e767      	b.n	8008aba <_dtoa_r+0x792>
 8008bea:	9b06      	ldr	r3, [sp, #24]
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	dc18      	bgt.n	8008c22 <_dtoa_r+0x8fa>
 8008bf0:	f1ba 0f00 	cmp.w	sl, #0
 8008bf4:	d115      	bne.n	8008c22 <_dtoa_r+0x8fa>
 8008bf6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008bfa:	b993      	cbnz	r3, 8008c22 <_dtoa_r+0x8fa>
 8008bfc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008c00:	0d1b      	lsrs	r3, r3, #20
 8008c02:	051b      	lsls	r3, r3, #20
 8008c04:	b183      	cbz	r3, 8008c28 <_dtoa_r+0x900>
 8008c06:	9b04      	ldr	r3, [sp, #16]
 8008c08:	3301      	adds	r3, #1
 8008c0a:	9304      	str	r3, [sp, #16]
 8008c0c:	9b05      	ldr	r3, [sp, #20]
 8008c0e:	3301      	adds	r3, #1
 8008c10:	9305      	str	r3, [sp, #20]
 8008c12:	f04f 0801 	mov.w	r8, #1
 8008c16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	f47f af6a 	bne.w	8008af2 <_dtoa_r+0x7ca>
 8008c1e:	2001      	movs	r0, #1
 8008c20:	e76f      	b.n	8008b02 <_dtoa_r+0x7da>
 8008c22:	f04f 0800 	mov.w	r8, #0
 8008c26:	e7f6      	b.n	8008c16 <_dtoa_r+0x8ee>
 8008c28:	4698      	mov	r8, r3
 8008c2a:	e7f4      	b.n	8008c16 <_dtoa_r+0x8ee>
 8008c2c:	f43f af7d 	beq.w	8008b2a <_dtoa_r+0x802>
 8008c30:	4618      	mov	r0, r3
 8008c32:	301c      	adds	r0, #28
 8008c34:	e772      	b.n	8008b1c <_dtoa_r+0x7f4>
 8008c36:	9b03      	ldr	r3, [sp, #12]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	dc37      	bgt.n	8008cac <_dtoa_r+0x984>
 8008c3c:	9b06      	ldr	r3, [sp, #24]
 8008c3e:	2b02      	cmp	r3, #2
 8008c40:	dd34      	ble.n	8008cac <_dtoa_r+0x984>
 8008c42:	9b03      	ldr	r3, [sp, #12]
 8008c44:	9302      	str	r3, [sp, #8]
 8008c46:	9b02      	ldr	r3, [sp, #8]
 8008c48:	b96b      	cbnz	r3, 8008c66 <_dtoa_r+0x93e>
 8008c4a:	4631      	mov	r1, r6
 8008c4c:	2205      	movs	r2, #5
 8008c4e:	4620      	mov	r0, r4
 8008c50:	f000 f9d4 	bl	8008ffc <__multadd>
 8008c54:	4601      	mov	r1, r0
 8008c56:	4606      	mov	r6, r0
 8008c58:	ee18 0a10 	vmov	r0, s16
 8008c5c:	f000 fbee 	bl	800943c <__mcmp>
 8008c60:	2800      	cmp	r0, #0
 8008c62:	f73f adbb 	bgt.w	80087dc <_dtoa_r+0x4b4>
 8008c66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c68:	9d01      	ldr	r5, [sp, #4]
 8008c6a:	43db      	mvns	r3, r3
 8008c6c:	9300      	str	r3, [sp, #0]
 8008c6e:	f04f 0800 	mov.w	r8, #0
 8008c72:	4631      	mov	r1, r6
 8008c74:	4620      	mov	r0, r4
 8008c76:	f000 f99f 	bl	8008fb8 <_Bfree>
 8008c7a:	2f00      	cmp	r7, #0
 8008c7c:	f43f aea4 	beq.w	80089c8 <_dtoa_r+0x6a0>
 8008c80:	f1b8 0f00 	cmp.w	r8, #0
 8008c84:	d005      	beq.n	8008c92 <_dtoa_r+0x96a>
 8008c86:	45b8      	cmp	r8, r7
 8008c88:	d003      	beq.n	8008c92 <_dtoa_r+0x96a>
 8008c8a:	4641      	mov	r1, r8
 8008c8c:	4620      	mov	r0, r4
 8008c8e:	f000 f993 	bl	8008fb8 <_Bfree>
 8008c92:	4639      	mov	r1, r7
 8008c94:	4620      	mov	r0, r4
 8008c96:	f000 f98f 	bl	8008fb8 <_Bfree>
 8008c9a:	e695      	b.n	80089c8 <_dtoa_r+0x6a0>
 8008c9c:	2600      	movs	r6, #0
 8008c9e:	4637      	mov	r7, r6
 8008ca0:	e7e1      	b.n	8008c66 <_dtoa_r+0x93e>
 8008ca2:	9700      	str	r7, [sp, #0]
 8008ca4:	4637      	mov	r7, r6
 8008ca6:	e599      	b.n	80087dc <_dtoa_r+0x4b4>
 8008ca8:	40240000 	.word	0x40240000
 8008cac:	9b08      	ldr	r3, [sp, #32]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	f000 80ca 	beq.w	8008e48 <_dtoa_r+0xb20>
 8008cb4:	9b03      	ldr	r3, [sp, #12]
 8008cb6:	9302      	str	r3, [sp, #8]
 8008cb8:	2d00      	cmp	r5, #0
 8008cba:	dd05      	ble.n	8008cc8 <_dtoa_r+0x9a0>
 8008cbc:	4639      	mov	r1, r7
 8008cbe:	462a      	mov	r2, r5
 8008cc0:	4620      	mov	r0, r4
 8008cc2:	f000 fb4b 	bl	800935c <__lshift>
 8008cc6:	4607      	mov	r7, r0
 8008cc8:	f1b8 0f00 	cmp.w	r8, #0
 8008ccc:	d05b      	beq.n	8008d86 <_dtoa_r+0xa5e>
 8008cce:	6879      	ldr	r1, [r7, #4]
 8008cd0:	4620      	mov	r0, r4
 8008cd2:	f000 f931 	bl	8008f38 <_Balloc>
 8008cd6:	4605      	mov	r5, r0
 8008cd8:	b928      	cbnz	r0, 8008ce6 <_dtoa_r+0x9be>
 8008cda:	4b87      	ldr	r3, [pc, #540]	; (8008ef8 <_dtoa_r+0xbd0>)
 8008cdc:	4602      	mov	r2, r0
 8008cde:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008ce2:	f7ff bb3b 	b.w	800835c <_dtoa_r+0x34>
 8008ce6:	693a      	ldr	r2, [r7, #16]
 8008ce8:	3202      	adds	r2, #2
 8008cea:	0092      	lsls	r2, r2, #2
 8008cec:	f107 010c 	add.w	r1, r7, #12
 8008cf0:	300c      	adds	r0, #12
 8008cf2:	f000 f913 	bl	8008f1c <memcpy>
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	4629      	mov	r1, r5
 8008cfa:	4620      	mov	r0, r4
 8008cfc:	f000 fb2e 	bl	800935c <__lshift>
 8008d00:	9b01      	ldr	r3, [sp, #4]
 8008d02:	f103 0901 	add.w	r9, r3, #1
 8008d06:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008d0a:	4413      	add	r3, r2
 8008d0c:	9305      	str	r3, [sp, #20]
 8008d0e:	f00a 0301 	and.w	r3, sl, #1
 8008d12:	46b8      	mov	r8, r7
 8008d14:	9304      	str	r3, [sp, #16]
 8008d16:	4607      	mov	r7, r0
 8008d18:	4631      	mov	r1, r6
 8008d1a:	ee18 0a10 	vmov	r0, s16
 8008d1e:	f7ff fa77 	bl	8008210 <quorem>
 8008d22:	4641      	mov	r1, r8
 8008d24:	9002      	str	r0, [sp, #8]
 8008d26:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008d2a:	ee18 0a10 	vmov	r0, s16
 8008d2e:	f000 fb85 	bl	800943c <__mcmp>
 8008d32:	463a      	mov	r2, r7
 8008d34:	9003      	str	r0, [sp, #12]
 8008d36:	4631      	mov	r1, r6
 8008d38:	4620      	mov	r0, r4
 8008d3a:	f000 fb9b 	bl	8009474 <__mdiff>
 8008d3e:	68c2      	ldr	r2, [r0, #12]
 8008d40:	f109 3bff 	add.w	fp, r9, #4294967295
 8008d44:	4605      	mov	r5, r0
 8008d46:	bb02      	cbnz	r2, 8008d8a <_dtoa_r+0xa62>
 8008d48:	4601      	mov	r1, r0
 8008d4a:	ee18 0a10 	vmov	r0, s16
 8008d4e:	f000 fb75 	bl	800943c <__mcmp>
 8008d52:	4602      	mov	r2, r0
 8008d54:	4629      	mov	r1, r5
 8008d56:	4620      	mov	r0, r4
 8008d58:	9207      	str	r2, [sp, #28]
 8008d5a:	f000 f92d 	bl	8008fb8 <_Bfree>
 8008d5e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008d62:	ea43 0102 	orr.w	r1, r3, r2
 8008d66:	9b04      	ldr	r3, [sp, #16]
 8008d68:	430b      	orrs	r3, r1
 8008d6a:	464d      	mov	r5, r9
 8008d6c:	d10f      	bne.n	8008d8e <_dtoa_r+0xa66>
 8008d6e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008d72:	d02a      	beq.n	8008dca <_dtoa_r+0xaa2>
 8008d74:	9b03      	ldr	r3, [sp, #12]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	dd02      	ble.n	8008d80 <_dtoa_r+0xa58>
 8008d7a:	9b02      	ldr	r3, [sp, #8]
 8008d7c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008d80:	f88b a000 	strb.w	sl, [fp]
 8008d84:	e775      	b.n	8008c72 <_dtoa_r+0x94a>
 8008d86:	4638      	mov	r0, r7
 8008d88:	e7ba      	b.n	8008d00 <_dtoa_r+0x9d8>
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	e7e2      	b.n	8008d54 <_dtoa_r+0xa2c>
 8008d8e:	9b03      	ldr	r3, [sp, #12]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	db04      	blt.n	8008d9e <_dtoa_r+0xa76>
 8008d94:	9906      	ldr	r1, [sp, #24]
 8008d96:	430b      	orrs	r3, r1
 8008d98:	9904      	ldr	r1, [sp, #16]
 8008d9a:	430b      	orrs	r3, r1
 8008d9c:	d122      	bne.n	8008de4 <_dtoa_r+0xabc>
 8008d9e:	2a00      	cmp	r2, #0
 8008da0:	ddee      	ble.n	8008d80 <_dtoa_r+0xa58>
 8008da2:	ee18 1a10 	vmov	r1, s16
 8008da6:	2201      	movs	r2, #1
 8008da8:	4620      	mov	r0, r4
 8008daa:	f000 fad7 	bl	800935c <__lshift>
 8008dae:	4631      	mov	r1, r6
 8008db0:	ee08 0a10 	vmov	s16, r0
 8008db4:	f000 fb42 	bl	800943c <__mcmp>
 8008db8:	2800      	cmp	r0, #0
 8008dba:	dc03      	bgt.n	8008dc4 <_dtoa_r+0xa9c>
 8008dbc:	d1e0      	bne.n	8008d80 <_dtoa_r+0xa58>
 8008dbe:	f01a 0f01 	tst.w	sl, #1
 8008dc2:	d0dd      	beq.n	8008d80 <_dtoa_r+0xa58>
 8008dc4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008dc8:	d1d7      	bne.n	8008d7a <_dtoa_r+0xa52>
 8008dca:	2339      	movs	r3, #57	; 0x39
 8008dcc:	f88b 3000 	strb.w	r3, [fp]
 8008dd0:	462b      	mov	r3, r5
 8008dd2:	461d      	mov	r5, r3
 8008dd4:	3b01      	subs	r3, #1
 8008dd6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008dda:	2a39      	cmp	r2, #57	; 0x39
 8008ddc:	d071      	beq.n	8008ec2 <_dtoa_r+0xb9a>
 8008dde:	3201      	adds	r2, #1
 8008de0:	701a      	strb	r2, [r3, #0]
 8008de2:	e746      	b.n	8008c72 <_dtoa_r+0x94a>
 8008de4:	2a00      	cmp	r2, #0
 8008de6:	dd07      	ble.n	8008df8 <_dtoa_r+0xad0>
 8008de8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008dec:	d0ed      	beq.n	8008dca <_dtoa_r+0xaa2>
 8008dee:	f10a 0301 	add.w	r3, sl, #1
 8008df2:	f88b 3000 	strb.w	r3, [fp]
 8008df6:	e73c      	b.n	8008c72 <_dtoa_r+0x94a>
 8008df8:	9b05      	ldr	r3, [sp, #20]
 8008dfa:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008dfe:	4599      	cmp	r9, r3
 8008e00:	d047      	beq.n	8008e92 <_dtoa_r+0xb6a>
 8008e02:	ee18 1a10 	vmov	r1, s16
 8008e06:	2300      	movs	r3, #0
 8008e08:	220a      	movs	r2, #10
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	f000 f8f6 	bl	8008ffc <__multadd>
 8008e10:	45b8      	cmp	r8, r7
 8008e12:	ee08 0a10 	vmov	s16, r0
 8008e16:	f04f 0300 	mov.w	r3, #0
 8008e1a:	f04f 020a 	mov.w	r2, #10
 8008e1e:	4641      	mov	r1, r8
 8008e20:	4620      	mov	r0, r4
 8008e22:	d106      	bne.n	8008e32 <_dtoa_r+0xb0a>
 8008e24:	f000 f8ea 	bl	8008ffc <__multadd>
 8008e28:	4680      	mov	r8, r0
 8008e2a:	4607      	mov	r7, r0
 8008e2c:	f109 0901 	add.w	r9, r9, #1
 8008e30:	e772      	b.n	8008d18 <_dtoa_r+0x9f0>
 8008e32:	f000 f8e3 	bl	8008ffc <__multadd>
 8008e36:	4639      	mov	r1, r7
 8008e38:	4680      	mov	r8, r0
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	220a      	movs	r2, #10
 8008e3e:	4620      	mov	r0, r4
 8008e40:	f000 f8dc 	bl	8008ffc <__multadd>
 8008e44:	4607      	mov	r7, r0
 8008e46:	e7f1      	b.n	8008e2c <_dtoa_r+0xb04>
 8008e48:	9b03      	ldr	r3, [sp, #12]
 8008e4a:	9302      	str	r3, [sp, #8]
 8008e4c:	9d01      	ldr	r5, [sp, #4]
 8008e4e:	ee18 0a10 	vmov	r0, s16
 8008e52:	4631      	mov	r1, r6
 8008e54:	f7ff f9dc 	bl	8008210 <quorem>
 8008e58:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008e5c:	9b01      	ldr	r3, [sp, #4]
 8008e5e:	f805 ab01 	strb.w	sl, [r5], #1
 8008e62:	1aea      	subs	r2, r5, r3
 8008e64:	9b02      	ldr	r3, [sp, #8]
 8008e66:	4293      	cmp	r3, r2
 8008e68:	dd09      	ble.n	8008e7e <_dtoa_r+0xb56>
 8008e6a:	ee18 1a10 	vmov	r1, s16
 8008e6e:	2300      	movs	r3, #0
 8008e70:	220a      	movs	r2, #10
 8008e72:	4620      	mov	r0, r4
 8008e74:	f000 f8c2 	bl	8008ffc <__multadd>
 8008e78:	ee08 0a10 	vmov	s16, r0
 8008e7c:	e7e7      	b.n	8008e4e <_dtoa_r+0xb26>
 8008e7e:	9b02      	ldr	r3, [sp, #8]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	bfc8      	it	gt
 8008e84:	461d      	movgt	r5, r3
 8008e86:	9b01      	ldr	r3, [sp, #4]
 8008e88:	bfd8      	it	le
 8008e8a:	2501      	movle	r5, #1
 8008e8c:	441d      	add	r5, r3
 8008e8e:	f04f 0800 	mov.w	r8, #0
 8008e92:	ee18 1a10 	vmov	r1, s16
 8008e96:	2201      	movs	r2, #1
 8008e98:	4620      	mov	r0, r4
 8008e9a:	f000 fa5f 	bl	800935c <__lshift>
 8008e9e:	4631      	mov	r1, r6
 8008ea0:	ee08 0a10 	vmov	s16, r0
 8008ea4:	f000 faca 	bl	800943c <__mcmp>
 8008ea8:	2800      	cmp	r0, #0
 8008eaa:	dc91      	bgt.n	8008dd0 <_dtoa_r+0xaa8>
 8008eac:	d102      	bne.n	8008eb4 <_dtoa_r+0xb8c>
 8008eae:	f01a 0f01 	tst.w	sl, #1
 8008eb2:	d18d      	bne.n	8008dd0 <_dtoa_r+0xaa8>
 8008eb4:	462b      	mov	r3, r5
 8008eb6:	461d      	mov	r5, r3
 8008eb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ebc:	2a30      	cmp	r2, #48	; 0x30
 8008ebe:	d0fa      	beq.n	8008eb6 <_dtoa_r+0xb8e>
 8008ec0:	e6d7      	b.n	8008c72 <_dtoa_r+0x94a>
 8008ec2:	9a01      	ldr	r2, [sp, #4]
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d184      	bne.n	8008dd2 <_dtoa_r+0xaaa>
 8008ec8:	9b00      	ldr	r3, [sp, #0]
 8008eca:	3301      	adds	r3, #1
 8008ecc:	9300      	str	r3, [sp, #0]
 8008ece:	2331      	movs	r3, #49	; 0x31
 8008ed0:	7013      	strb	r3, [r2, #0]
 8008ed2:	e6ce      	b.n	8008c72 <_dtoa_r+0x94a>
 8008ed4:	4b09      	ldr	r3, [pc, #36]	; (8008efc <_dtoa_r+0xbd4>)
 8008ed6:	f7ff ba95 	b.w	8008404 <_dtoa_r+0xdc>
 8008eda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	f47f aa6e 	bne.w	80083be <_dtoa_r+0x96>
 8008ee2:	4b07      	ldr	r3, [pc, #28]	; (8008f00 <_dtoa_r+0xbd8>)
 8008ee4:	f7ff ba8e 	b.w	8008404 <_dtoa_r+0xdc>
 8008ee8:	9b02      	ldr	r3, [sp, #8]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	dcae      	bgt.n	8008e4c <_dtoa_r+0xb24>
 8008eee:	9b06      	ldr	r3, [sp, #24]
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	f73f aea8 	bgt.w	8008c46 <_dtoa_r+0x91e>
 8008ef6:	e7a9      	b.n	8008e4c <_dtoa_r+0xb24>
 8008ef8:	0800a457 	.word	0x0800a457
 8008efc:	0800a3b4 	.word	0x0800a3b4
 8008f00:	0800a3d8 	.word	0x0800a3d8

08008f04 <_localeconv_r>:
 8008f04:	4800      	ldr	r0, [pc, #0]	; (8008f08 <_localeconv_r+0x4>)
 8008f06:	4770      	bx	lr
 8008f08:	20000168 	.word	0x20000168

08008f0c <malloc>:
 8008f0c:	4b02      	ldr	r3, [pc, #8]	; (8008f18 <malloc+0xc>)
 8008f0e:	4601      	mov	r1, r0
 8008f10:	6818      	ldr	r0, [r3, #0]
 8008f12:	f000 bc17 	b.w	8009744 <_malloc_r>
 8008f16:	bf00      	nop
 8008f18:	20000014 	.word	0x20000014

08008f1c <memcpy>:
 8008f1c:	440a      	add	r2, r1
 8008f1e:	4291      	cmp	r1, r2
 8008f20:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f24:	d100      	bne.n	8008f28 <memcpy+0xc>
 8008f26:	4770      	bx	lr
 8008f28:	b510      	push	{r4, lr}
 8008f2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f32:	4291      	cmp	r1, r2
 8008f34:	d1f9      	bne.n	8008f2a <memcpy+0xe>
 8008f36:	bd10      	pop	{r4, pc}

08008f38 <_Balloc>:
 8008f38:	b570      	push	{r4, r5, r6, lr}
 8008f3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f3c:	4604      	mov	r4, r0
 8008f3e:	460d      	mov	r5, r1
 8008f40:	b976      	cbnz	r6, 8008f60 <_Balloc+0x28>
 8008f42:	2010      	movs	r0, #16
 8008f44:	f7ff ffe2 	bl	8008f0c <malloc>
 8008f48:	4602      	mov	r2, r0
 8008f4a:	6260      	str	r0, [r4, #36]	; 0x24
 8008f4c:	b920      	cbnz	r0, 8008f58 <_Balloc+0x20>
 8008f4e:	4b18      	ldr	r3, [pc, #96]	; (8008fb0 <_Balloc+0x78>)
 8008f50:	4818      	ldr	r0, [pc, #96]	; (8008fb4 <_Balloc+0x7c>)
 8008f52:	2166      	movs	r1, #102	; 0x66
 8008f54:	f000 fc7a 	bl	800984c <__assert_func>
 8008f58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f5c:	6006      	str	r6, [r0, #0]
 8008f5e:	60c6      	str	r6, [r0, #12]
 8008f60:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008f62:	68f3      	ldr	r3, [r6, #12]
 8008f64:	b183      	cbz	r3, 8008f88 <_Balloc+0x50>
 8008f66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f68:	68db      	ldr	r3, [r3, #12]
 8008f6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f6e:	b9b8      	cbnz	r0, 8008fa0 <_Balloc+0x68>
 8008f70:	2101      	movs	r1, #1
 8008f72:	fa01 f605 	lsl.w	r6, r1, r5
 8008f76:	1d72      	adds	r2, r6, #5
 8008f78:	0092      	lsls	r2, r2, #2
 8008f7a:	4620      	mov	r0, r4
 8008f7c:	f000 fb60 	bl	8009640 <_calloc_r>
 8008f80:	b160      	cbz	r0, 8008f9c <_Balloc+0x64>
 8008f82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f86:	e00e      	b.n	8008fa6 <_Balloc+0x6e>
 8008f88:	2221      	movs	r2, #33	; 0x21
 8008f8a:	2104      	movs	r1, #4
 8008f8c:	4620      	mov	r0, r4
 8008f8e:	f000 fb57 	bl	8009640 <_calloc_r>
 8008f92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f94:	60f0      	str	r0, [r6, #12]
 8008f96:	68db      	ldr	r3, [r3, #12]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d1e4      	bne.n	8008f66 <_Balloc+0x2e>
 8008f9c:	2000      	movs	r0, #0
 8008f9e:	bd70      	pop	{r4, r5, r6, pc}
 8008fa0:	6802      	ldr	r2, [r0, #0]
 8008fa2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008fac:	e7f7      	b.n	8008f9e <_Balloc+0x66>
 8008fae:	bf00      	nop
 8008fb0:	0800a3e5 	.word	0x0800a3e5
 8008fb4:	0800a468 	.word	0x0800a468

08008fb8 <_Bfree>:
 8008fb8:	b570      	push	{r4, r5, r6, lr}
 8008fba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008fbc:	4605      	mov	r5, r0
 8008fbe:	460c      	mov	r4, r1
 8008fc0:	b976      	cbnz	r6, 8008fe0 <_Bfree+0x28>
 8008fc2:	2010      	movs	r0, #16
 8008fc4:	f7ff ffa2 	bl	8008f0c <malloc>
 8008fc8:	4602      	mov	r2, r0
 8008fca:	6268      	str	r0, [r5, #36]	; 0x24
 8008fcc:	b920      	cbnz	r0, 8008fd8 <_Bfree+0x20>
 8008fce:	4b09      	ldr	r3, [pc, #36]	; (8008ff4 <_Bfree+0x3c>)
 8008fd0:	4809      	ldr	r0, [pc, #36]	; (8008ff8 <_Bfree+0x40>)
 8008fd2:	218a      	movs	r1, #138	; 0x8a
 8008fd4:	f000 fc3a 	bl	800984c <__assert_func>
 8008fd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fdc:	6006      	str	r6, [r0, #0]
 8008fde:	60c6      	str	r6, [r0, #12]
 8008fe0:	b13c      	cbz	r4, 8008ff2 <_Bfree+0x3a>
 8008fe2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008fe4:	6862      	ldr	r2, [r4, #4]
 8008fe6:	68db      	ldr	r3, [r3, #12]
 8008fe8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fec:	6021      	str	r1, [r4, #0]
 8008fee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008ff2:	bd70      	pop	{r4, r5, r6, pc}
 8008ff4:	0800a3e5 	.word	0x0800a3e5
 8008ff8:	0800a468 	.word	0x0800a468

08008ffc <__multadd>:
 8008ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009000:	690d      	ldr	r5, [r1, #16]
 8009002:	4607      	mov	r7, r0
 8009004:	460c      	mov	r4, r1
 8009006:	461e      	mov	r6, r3
 8009008:	f101 0c14 	add.w	ip, r1, #20
 800900c:	2000      	movs	r0, #0
 800900e:	f8dc 3000 	ldr.w	r3, [ip]
 8009012:	b299      	uxth	r1, r3
 8009014:	fb02 6101 	mla	r1, r2, r1, r6
 8009018:	0c1e      	lsrs	r6, r3, #16
 800901a:	0c0b      	lsrs	r3, r1, #16
 800901c:	fb02 3306 	mla	r3, r2, r6, r3
 8009020:	b289      	uxth	r1, r1
 8009022:	3001      	adds	r0, #1
 8009024:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009028:	4285      	cmp	r5, r0
 800902a:	f84c 1b04 	str.w	r1, [ip], #4
 800902e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009032:	dcec      	bgt.n	800900e <__multadd+0x12>
 8009034:	b30e      	cbz	r6, 800907a <__multadd+0x7e>
 8009036:	68a3      	ldr	r3, [r4, #8]
 8009038:	42ab      	cmp	r3, r5
 800903a:	dc19      	bgt.n	8009070 <__multadd+0x74>
 800903c:	6861      	ldr	r1, [r4, #4]
 800903e:	4638      	mov	r0, r7
 8009040:	3101      	adds	r1, #1
 8009042:	f7ff ff79 	bl	8008f38 <_Balloc>
 8009046:	4680      	mov	r8, r0
 8009048:	b928      	cbnz	r0, 8009056 <__multadd+0x5a>
 800904a:	4602      	mov	r2, r0
 800904c:	4b0c      	ldr	r3, [pc, #48]	; (8009080 <__multadd+0x84>)
 800904e:	480d      	ldr	r0, [pc, #52]	; (8009084 <__multadd+0x88>)
 8009050:	21b5      	movs	r1, #181	; 0xb5
 8009052:	f000 fbfb 	bl	800984c <__assert_func>
 8009056:	6922      	ldr	r2, [r4, #16]
 8009058:	3202      	adds	r2, #2
 800905a:	f104 010c 	add.w	r1, r4, #12
 800905e:	0092      	lsls	r2, r2, #2
 8009060:	300c      	adds	r0, #12
 8009062:	f7ff ff5b 	bl	8008f1c <memcpy>
 8009066:	4621      	mov	r1, r4
 8009068:	4638      	mov	r0, r7
 800906a:	f7ff ffa5 	bl	8008fb8 <_Bfree>
 800906e:	4644      	mov	r4, r8
 8009070:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009074:	3501      	adds	r5, #1
 8009076:	615e      	str	r6, [r3, #20]
 8009078:	6125      	str	r5, [r4, #16]
 800907a:	4620      	mov	r0, r4
 800907c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009080:	0800a457 	.word	0x0800a457
 8009084:	0800a468 	.word	0x0800a468

08009088 <__hi0bits>:
 8009088:	0c03      	lsrs	r3, r0, #16
 800908a:	041b      	lsls	r3, r3, #16
 800908c:	b9d3      	cbnz	r3, 80090c4 <__hi0bits+0x3c>
 800908e:	0400      	lsls	r0, r0, #16
 8009090:	2310      	movs	r3, #16
 8009092:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009096:	bf04      	itt	eq
 8009098:	0200      	lsleq	r0, r0, #8
 800909a:	3308      	addeq	r3, #8
 800909c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80090a0:	bf04      	itt	eq
 80090a2:	0100      	lsleq	r0, r0, #4
 80090a4:	3304      	addeq	r3, #4
 80090a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80090aa:	bf04      	itt	eq
 80090ac:	0080      	lsleq	r0, r0, #2
 80090ae:	3302      	addeq	r3, #2
 80090b0:	2800      	cmp	r0, #0
 80090b2:	db05      	blt.n	80090c0 <__hi0bits+0x38>
 80090b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80090b8:	f103 0301 	add.w	r3, r3, #1
 80090bc:	bf08      	it	eq
 80090be:	2320      	moveq	r3, #32
 80090c0:	4618      	mov	r0, r3
 80090c2:	4770      	bx	lr
 80090c4:	2300      	movs	r3, #0
 80090c6:	e7e4      	b.n	8009092 <__hi0bits+0xa>

080090c8 <__lo0bits>:
 80090c8:	6803      	ldr	r3, [r0, #0]
 80090ca:	f013 0207 	ands.w	r2, r3, #7
 80090ce:	4601      	mov	r1, r0
 80090d0:	d00b      	beq.n	80090ea <__lo0bits+0x22>
 80090d2:	07da      	lsls	r2, r3, #31
 80090d4:	d423      	bmi.n	800911e <__lo0bits+0x56>
 80090d6:	0798      	lsls	r0, r3, #30
 80090d8:	bf49      	itett	mi
 80090da:	085b      	lsrmi	r3, r3, #1
 80090dc:	089b      	lsrpl	r3, r3, #2
 80090de:	2001      	movmi	r0, #1
 80090e0:	600b      	strmi	r3, [r1, #0]
 80090e2:	bf5c      	itt	pl
 80090e4:	600b      	strpl	r3, [r1, #0]
 80090e6:	2002      	movpl	r0, #2
 80090e8:	4770      	bx	lr
 80090ea:	b298      	uxth	r0, r3
 80090ec:	b9a8      	cbnz	r0, 800911a <__lo0bits+0x52>
 80090ee:	0c1b      	lsrs	r3, r3, #16
 80090f0:	2010      	movs	r0, #16
 80090f2:	b2da      	uxtb	r2, r3
 80090f4:	b90a      	cbnz	r2, 80090fa <__lo0bits+0x32>
 80090f6:	3008      	adds	r0, #8
 80090f8:	0a1b      	lsrs	r3, r3, #8
 80090fa:	071a      	lsls	r2, r3, #28
 80090fc:	bf04      	itt	eq
 80090fe:	091b      	lsreq	r3, r3, #4
 8009100:	3004      	addeq	r0, #4
 8009102:	079a      	lsls	r2, r3, #30
 8009104:	bf04      	itt	eq
 8009106:	089b      	lsreq	r3, r3, #2
 8009108:	3002      	addeq	r0, #2
 800910a:	07da      	lsls	r2, r3, #31
 800910c:	d403      	bmi.n	8009116 <__lo0bits+0x4e>
 800910e:	085b      	lsrs	r3, r3, #1
 8009110:	f100 0001 	add.w	r0, r0, #1
 8009114:	d005      	beq.n	8009122 <__lo0bits+0x5a>
 8009116:	600b      	str	r3, [r1, #0]
 8009118:	4770      	bx	lr
 800911a:	4610      	mov	r0, r2
 800911c:	e7e9      	b.n	80090f2 <__lo0bits+0x2a>
 800911e:	2000      	movs	r0, #0
 8009120:	4770      	bx	lr
 8009122:	2020      	movs	r0, #32
 8009124:	4770      	bx	lr
	...

08009128 <__i2b>:
 8009128:	b510      	push	{r4, lr}
 800912a:	460c      	mov	r4, r1
 800912c:	2101      	movs	r1, #1
 800912e:	f7ff ff03 	bl	8008f38 <_Balloc>
 8009132:	4602      	mov	r2, r0
 8009134:	b928      	cbnz	r0, 8009142 <__i2b+0x1a>
 8009136:	4b05      	ldr	r3, [pc, #20]	; (800914c <__i2b+0x24>)
 8009138:	4805      	ldr	r0, [pc, #20]	; (8009150 <__i2b+0x28>)
 800913a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800913e:	f000 fb85 	bl	800984c <__assert_func>
 8009142:	2301      	movs	r3, #1
 8009144:	6144      	str	r4, [r0, #20]
 8009146:	6103      	str	r3, [r0, #16]
 8009148:	bd10      	pop	{r4, pc}
 800914a:	bf00      	nop
 800914c:	0800a457 	.word	0x0800a457
 8009150:	0800a468 	.word	0x0800a468

08009154 <__multiply>:
 8009154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009158:	4691      	mov	r9, r2
 800915a:	690a      	ldr	r2, [r1, #16]
 800915c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009160:	429a      	cmp	r2, r3
 8009162:	bfb8      	it	lt
 8009164:	460b      	movlt	r3, r1
 8009166:	460c      	mov	r4, r1
 8009168:	bfbc      	itt	lt
 800916a:	464c      	movlt	r4, r9
 800916c:	4699      	movlt	r9, r3
 800916e:	6927      	ldr	r7, [r4, #16]
 8009170:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009174:	68a3      	ldr	r3, [r4, #8]
 8009176:	6861      	ldr	r1, [r4, #4]
 8009178:	eb07 060a 	add.w	r6, r7, sl
 800917c:	42b3      	cmp	r3, r6
 800917e:	b085      	sub	sp, #20
 8009180:	bfb8      	it	lt
 8009182:	3101      	addlt	r1, #1
 8009184:	f7ff fed8 	bl	8008f38 <_Balloc>
 8009188:	b930      	cbnz	r0, 8009198 <__multiply+0x44>
 800918a:	4602      	mov	r2, r0
 800918c:	4b44      	ldr	r3, [pc, #272]	; (80092a0 <__multiply+0x14c>)
 800918e:	4845      	ldr	r0, [pc, #276]	; (80092a4 <__multiply+0x150>)
 8009190:	f240 115d 	movw	r1, #349	; 0x15d
 8009194:	f000 fb5a 	bl	800984c <__assert_func>
 8009198:	f100 0514 	add.w	r5, r0, #20
 800919c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80091a0:	462b      	mov	r3, r5
 80091a2:	2200      	movs	r2, #0
 80091a4:	4543      	cmp	r3, r8
 80091a6:	d321      	bcc.n	80091ec <__multiply+0x98>
 80091a8:	f104 0314 	add.w	r3, r4, #20
 80091ac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80091b0:	f109 0314 	add.w	r3, r9, #20
 80091b4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80091b8:	9202      	str	r2, [sp, #8]
 80091ba:	1b3a      	subs	r2, r7, r4
 80091bc:	3a15      	subs	r2, #21
 80091be:	f022 0203 	bic.w	r2, r2, #3
 80091c2:	3204      	adds	r2, #4
 80091c4:	f104 0115 	add.w	r1, r4, #21
 80091c8:	428f      	cmp	r7, r1
 80091ca:	bf38      	it	cc
 80091cc:	2204      	movcc	r2, #4
 80091ce:	9201      	str	r2, [sp, #4]
 80091d0:	9a02      	ldr	r2, [sp, #8]
 80091d2:	9303      	str	r3, [sp, #12]
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d80c      	bhi.n	80091f2 <__multiply+0x9e>
 80091d8:	2e00      	cmp	r6, #0
 80091da:	dd03      	ble.n	80091e4 <__multiply+0x90>
 80091dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d05a      	beq.n	800929a <__multiply+0x146>
 80091e4:	6106      	str	r6, [r0, #16]
 80091e6:	b005      	add	sp, #20
 80091e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ec:	f843 2b04 	str.w	r2, [r3], #4
 80091f0:	e7d8      	b.n	80091a4 <__multiply+0x50>
 80091f2:	f8b3 a000 	ldrh.w	sl, [r3]
 80091f6:	f1ba 0f00 	cmp.w	sl, #0
 80091fa:	d024      	beq.n	8009246 <__multiply+0xf2>
 80091fc:	f104 0e14 	add.w	lr, r4, #20
 8009200:	46a9      	mov	r9, r5
 8009202:	f04f 0c00 	mov.w	ip, #0
 8009206:	f85e 2b04 	ldr.w	r2, [lr], #4
 800920a:	f8d9 1000 	ldr.w	r1, [r9]
 800920e:	fa1f fb82 	uxth.w	fp, r2
 8009212:	b289      	uxth	r1, r1
 8009214:	fb0a 110b 	mla	r1, sl, fp, r1
 8009218:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800921c:	f8d9 2000 	ldr.w	r2, [r9]
 8009220:	4461      	add	r1, ip
 8009222:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009226:	fb0a c20b 	mla	r2, sl, fp, ip
 800922a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800922e:	b289      	uxth	r1, r1
 8009230:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009234:	4577      	cmp	r7, lr
 8009236:	f849 1b04 	str.w	r1, [r9], #4
 800923a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800923e:	d8e2      	bhi.n	8009206 <__multiply+0xb2>
 8009240:	9a01      	ldr	r2, [sp, #4]
 8009242:	f845 c002 	str.w	ip, [r5, r2]
 8009246:	9a03      	ldr	r2, [sp, #12]
 8009248:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800924c:	3304      	adds	r3, #4
 800924e:	f1b9 0f00 	cmp.w	r9, #0
 8009252:	d020      	beq.n	8009296 <__multiply+0x142>
 8009254:	6829      	ldr	r1, [r5, #0]
 8009256:	f104 0c14 	add.w	ip, r4, #20
 800925a:	46ae      	mov	lr, r5
 800925c:	f04f 0a00 	mov.w	sl, #0
 8009260:	f8bc b000 	ldrh.w	fp, [ip]
 8009264:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009268:	fb09 220b 	mla	r2, r9, fp, r2
 800926c:	4492      	add	sl, r2
 800926e:	b289      	uxth	r1, r1
 8009270:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009274:	f84e 1b04 	str.w	r1, [lr], #4
 8009278:	f85c 2b04 	ldr.w	r2, [ip], #4
 800927c:	f8be 1000 	ldrh.w	r1, [lr]
 8009280:	0c12      	lsrs	r2, r2, #16
 8009282:	fb09 1102 	mla	r1, r9, r2, r1
 8009286:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800928a:	4567      	cmp	r7, ip
 800928c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009290:	d8e6      	bhi.n	8009260 <__multiply+0x10c>
 8009292:	9a01      	ldr	r2, [sp, #4]
 8009294:	50a9      	str	r1, [r5, r2]
 8009296:	3504      	adds	r5, #4
 8009298:	e79a      	b.n	80091d0 <__multiply+0x7c>
 800929a:	3e01      	subs	r6, #1
 800929c:	e79c      	b.n	80091d8 <__multiply+0x84>
 800929e:	bf00      	nop
 80092a0:	0800a457 	.word	0x0800a457
 80092a4:	0800a468 	.word	0x0800a468

080092a8 <__pow5mult>:
 80092a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092ac:	4615      	mov	r5, r2
 80092ae:	f012 0203 	ands.w	r2, r2, #3
 80092b2:	4606      	mov	r6, r0
 80092b4:	460f      	mov	r7, r1
 80092b6:	d007      	beq.n	80092c8 <__pow5mult+0x20>
 80092b8:	4c25      	ldr	r4, [pc, #148]	; (8009350 <__pow5mult+0xa8>)
 80092ba:	3a01      	subs	r2, #1
 80092bc:	2300      	movs	r3, #0
 80092be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092c2:	f7ff fe9b 	bl	8008ffc <__multadd>
 80092c6:	4607      	mov	r7, r0
 80092c8:	10ad      	asrs	r5, r5, #2
 80092ca:	d03d      	beq.n	8009348 <__pow5mult+0xa0>
 80092cc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80092ce:	b97c      	cbnz	r4, 80092f0 <__pow5mult+0x48>
 80092d0:	2010      	movs	r0, #16
 80092d2:	f7ff fe1b 	bl	8008f0c <malloc>
 80092d6:	4602      	mov	r2, r0
 80092d8:	6270      	str	r0, [r6, #36]	; 0x24
 80092da:	b928      	cbnz	r0, 80092e8 <__pow5mult+0x40>
 80092dc:	4b1d      	ldr	r3, [pc, #116]	; (8009354 <__pow5mult+0xac>)
 80092de:	481e      	ldr	r0, [pc, #120]	; (8009358 <__pow5mult+0xb0>)
 80092e0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80092e4:	f000 fab2 	bl	800984c <__assert_func>
 80092e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092ec:	6004      	str	r4, [r0, #0]
 80092ee:	60c4      	str	r4, [r0, #12]
 80092f0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80092f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092f8:	b94c      	cbnz	r4, 800930e <__pow5mult+0x66>
 80092fa:	f240 2171 	movw	r1, #625	; 0x271
 80092fe:	4630      	mov	r0, r6
 8009300:	f7ff ff12 	bl	8009128 <__i2b>
 8009304:	2300      	movs	r3, #0
 8009306:	f8c8 0008 	str.w	r0, [r8, #8]
 800930a:	4604      	mov	r4, r0
 800930c:	6003      	str	r3, [r0, #0]
 800930e:	f04f 0900 	mov.w	r9, #0
 8009312:	07eb      	lsls	r3, r5, #31
 8009314:	d50a      	bpl.n	800932c <__pow5mult+0x84>
 8009316:	4639      	mov	r1, r7
 8009318:	4622      	mov	r2, r4
 800931a:	4630      	mov	r0, r6
 800931c:	f7ff ff1a 	bl	8009154 <__multiply>
 8009320:	4639      	mov	r1, r7
 8009322:	4680      	mov	r8, r0
 8009324:	4630      	mov	r0, r6
 8009326:	f7ff fe47 	bl	8008fb8 <_Bfree>
 800932a:	4647      	mov	r7, r8
 800932c:	106d      	asrs	r5, r5, #1
 800932e:	d00b      	beq.n	8009348 <__pow5mult+0xa0>
 8009330:	6820      	ldr	r0, [r4, #0]
 8009332:	b938      	cbnz	r0, 8009344 <__pow5mult+0x9c>
 8009334:	4622      	mov	r2, r4
 8009336:	4621      	mov	r1, r4
 8009338:	4630      	mov	r0, r6
 800933a:	f7ff ff0b 	bl	8009154 <__multiply>
 800933e:	6020      	str	r0, [r4, #0]
 8009340:	f8c0 9000 	str.w	r9, [r0]
 8009344:	4604      	mov	r4, r0
 8009346:	e7e4      	b.n	8009312 <__pow5mult+0x6a>
 8009348:	4638      	mov	r0, r7
 800934a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800934e:	bf00      	nop
 8009350:	0800a5b8 	.word	0x0800a5b8
 8009354:	0800a3e5 	.word	0x0800a3e5
 8009358:	0800a468 	.word	0x0800a468

0800935c <__lshift>:
 800935c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009360:	460c      	mov	r4, r1
 8009362:	6849      	ldr	r1, [r1, #4]
 8009364:	6923      	ldr	r3, [r4, #16]
 8009366:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800936a:	68a3      	ldr	r3, [r4, #8]
 800936c:	4607      	mov	r7, r0
 800936e:	4691      	mov	r9, r2
 8009370:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009374:	f108 0601 	add.w	r6, r8, #1
 8009378:	42b3      	cmp	r3, r6
 800937a:	db0b      	blt.n	8009394 <__lshift+0x38>
 800937c:	4638      	mov	r0, r7
 800937e:	f7ff fddb 	bl	8008f38 <_Balloc>
 8009382:	4605      	mov	r5, r0
 8009384:	b948      	cbnz	r0, 800939a <__lshift+0x3e>
 8009386:	4602      	mov	r2, r0
 8009388:	4b2a      	ldr	r3, [pc, #168]	; (8009434 <__lshift+0xd8>)
 800938a:	482b      	ldr	r0, [pc, #172]	; (8009438 <__lshift+0xdc>)
 800938c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009390:	f000 fa5c 	bl	800984c <__assert_func>
 8009394:	3101      	adds	r1, #1
 8009396:	005b      	lsls	r3, r3, #1
 8009398:	e7ee      	b.n	8009378 <__lshift+0x1c>
 800939a:	2300      	movs	r3, #0
 800939c:	f100 0114 	add.w	r1, r0, #20
 80093a0:	f100 0210 	add.w	r2, r0, #16
 80093a4:	4618      	mov	r0, r3
 80093a6:	4553      	cmp	r3, sl
 80093a8:	db37      	blt.n	800941a <__lshift+0xbe>
 80093aa:	6920      	ldr	r0, [r4, #16]
 80093ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80093b0:	f104 0314 	add.w	r3, r4, #20
 80093b4:	f019 091f 	ands.w	r9, r9, #31
 80093b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80093c0:	d02f      	beq.n	8009422 <__lshift+0xc6>
 80093c2:	f1c9 0e20 	rsb	lr, r9, #32
 80093c6:	468a      	mov	sl, r1
 80093c8:	f04f 0c00 	mov.w	ip, #0
 80093cc:	681a      	ldr	r2, [r3, #0]
 80093ce:	fa02 f209 	lsl.w	r2, r2, r9
 80093d2:	ea42 020c 	orr.w	r2, r2, ip
 80093d6:	f84a 2b04 	str.w	r2, [sl], #4
 80093da:	f853 2b04 	ldr.w	r2, [r3], #4
 80093de:	4298      	cmp	r0, r3
 80093e0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80093e4:	d8f2      	bhi.n	80093cc <__lshift+0x70>
 80093e6:	1b03      	subs	r3, r0, r4
 80093e8:	3b15      	subs	r3, #21
 80093ea:	f023 0303 	bic.w	r3, r3, #3
 80093ee:	3304      	adds	r3, #4
 80093f0:	f104 0215 	add.w	r2, r4, #21
 80093f4:	4290      	cmp	r0, r2
 80093f6:	bf38      	it	cc
 80093f8:	2304      	movcc	r3, #4
 80093fa:	f841 c003 	str.w	ip, [r1, r3]
 80093fe:	f1bc 0f00 	cmp.w	ip, #0
 8009402:	d001      	beq.n	8009408 <__lshift+0xac>
 8009404:	f108 0602 	add.w	r6, r8, #2
 8009408:	3e01      	subs	r6, #1
 800940a:	4638      	mov	r0, r7
 800940c:	612e      	str	r6, [r5, #16]
 800940e:	4621      	mov	r1, r4
 8009410:	f7ff fdd2 	bl	8008fb8 <_Bfree>
 8009414:	4628      	mov	r0, r5
 8009416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800941a:	f842 0f04 	str.w	r0, [r2, #4]!
 800941e:	3301      	adds	r3, #1
 8009420:	e7c1      	b.n	80093a6 <__lshift+0x4a>
 8009422:	3904      	subs	r1, #4
 8009424:	f853 2b04 	ldr.w	r2, [r3], #4
 8009428:	f841 2f04 	str.w	r2, [r1, #4]!
 800942c:	4298      	cmp	r0, r3
 800942e:	d8f9      	bhi.n	8009424 <__lshift+0xc8>
 8009430:	e7ea      	b.n	8009408 <__lshift+0xac>
 8009432:	bf00      	nop
 8009434:	0800a457 	.word	0x0800a457
 8009438:	0800a468 	.word	0x0800a468

0800943c <__mcmp>:
 800943c:	b530      	push	{r4, r5, lr}
 800943e:	6902      	ldr	r2, [r0, #16]
 8009440:	690c      	ldr	r4, [r1, #16]
 8009442:	1b12      	subs	r2, r2, r4
 8009444:	d10e      	bne.n	8009464 <__mcmp+0x28>
 8009446:	f100 0314 	add.w	r3, r0, #20
 800944a:	3114      	adds	r1, #20
 800944c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009450:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009454:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009458:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800945c:	42a5      	cmp	r5, r4
 800945e:	d003      	beq.n	8009468 <__mcmp+0x2c>
 8009460:	d305      	bcc.n	800946e <__mcmp+0x32>
 8009462:	2201      	movs	r2, #1
 8009464:	4610      	mov	r0, r2
 8009466:	bd30      	pop	{r4, r5, pc}
 8009468:	4283      	cmp	r3, r0
 800946a:	d3f3      	bcc.n	8009454 <__mcmp+0x18>
 800946c:	e7fa      	b.n	8009464 <__mcmp+0x28>
 800946e:	f04f 32ff 	mov.w	r2, #4294967295
 8009472:	e7f7      	b.n	8009464 <__mcmp+0x28>

08009474 <__mdiff>:
 8009474:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009478:	460c      	mov	r4, r1
 800947a:	4606      	mov	r6, r0
 800947c:	4611      	mov	r1, r2
 800947e:	4620      	mov	r0, r4
 8009480:	4690      	mov	r8, r2
 8009482:	f7ff ffdb 	bl	800943c <__mcmp>
 8009486:	1e05      	subs	r5, r0, #0
 8009488:	d110      	bne.n	80094ac <__mdiff+0x38>
 800948a:	4629      	mov	r1, r5
 800948c:	4630      	mov	r0, r6
 800948e:	f7ff fd53 	bl	8008f38 <_Balloc>
 8009492:	b930      	cbnz	r0, 80094a2 <__mdiff+0x2e>
 8009494:	4b3a      	ldr	r3, [pc, #232]	; (8009580 <__mdiff+0x10c>)
 8009496:	4602      	mov	r2, r0
 8009498:	f240 2132 	movw	r1, #562	; 0x232
 800949c:	4839      	ldr	r0, [pc, #228]	; (8009584 <__mdiff+0x110>)
 800949e:	f000 f9d5 	bl	800984c <__assert_func>
 80094a2:	2301      	movs	r3, #1
 80094a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80094a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ac:	bfa4      	itt	ge
 80094ae:	4643      	movge	r3, r8
 80094b0:	46a0      	movge	r8, r4
 80094b2:	4630      	mov	r0, r6
 80094b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80094b8:	bfa6      	itte	ge
 80094ba:	461c      	movge	r4, r3
 80094bc:	2500      	movge	r5, #0
 80094be:	2501      	movlt	r5, #1
 80094c0:	f7ff fd3a 	bl	8008f38 <_Balloc>
 80094c4:	b920      	cbnz	r0, 80094d0 <__mdiff+0x5c>
 80094c6:	4b2e      	ldr	r3, [pc, #184]	; (8009580 <__mdiff+0x10c>)
 80094c8:	4602      	mov	r2, r0
 80094ca:	f44f 7110 	mov.w	r1, #576	; 0x240
 80094ce:	e7e5      	b.n	800949c <__mdiff+0x28>
 80094d0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80094d4:	6926      	ldr	r6, [r4, #16]
 80094d6:	60c5      	str	r5, [r0, #12]
 80094d8:	f104 0914 	add.w	r9, r4, #20
 80094dc:	f108 0514 	add.w	r5, r8, #20
 80094e0:	f100 0e14 	add.w	lr, r0, #20
 80094e4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80094e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80094ec:	f108 0210 	add.w	r2, r8, #16
 80094f0:	46f2      	mov	sl, lr
 80094f2:	2100      	movs	r1, #0
 80094f4:	f859 3b04 	ldr.w	r3, [r9], #4
 80094f8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80094fc:	fa1f f883 	uxth.w	r8, r3
 8009500:	fa11 f18b 	uxtah	r1, r1, fp
 8009504:	0c1b      	lsrs	r3, r3, #16
 8009506:	eba1 0808 	sub.w	r8, r1, r8
 800950a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800950e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009512:	fa1f f888 	uxth.w	r8, r8
 8009516:	1419      	asrs	r1, r3, #16
 8009518:	454e      	cmp	r6, r9
 800951a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800951e:	f84a 3b04 	str.w	r3, [sl], #4
 8009522:	d8e7      	bhi.n	80094f4 <__mdiff+0x80>
 8009524:	1b33      	subs	r3, r6, r4
 8009526:	3b15      	subs	r3, #21
 8009528:	f023 0303 	bic.w	r3, r3, #3
 800952c:	3304      	adds	r3, #4
 800952e:	3415      	adds	r4, #21
 8009530:	42a6      	cmp	r6, r4
 8009532:	bf38      	it	cc
 8009534:	2304      	movcc	r3, #4
 8009536:	441d      	add	r5, r3
 8009538:	4473      	add	r3, lr
 800953a:	469e      	mov	lr, r3
 800953c:	462e      	mov	r6, r5
 800953e:	4566      	cmp	r6, ip
 8009540:	d30e      	bcc.n	8009560 <__mdiff+0xec>
 8009542:	f10c 0203 	add.w	r2, ip, #3
 8009546:	1b52      	subs	r2, r2, r5
 8009548:	f022 0203 	bic.w	r2, r2, #3
 800954c:	3d03      	subs	r5, #3
 800954e:	45ac      	cmp	ip, r5
 8009550:	bf38      	it	cc
 8009552:	2200      	movcc	r2, #0
 8009554:	441a      	add	r2, r3
 8009556:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800955a:	b17b      	cbz	r3, 800957c <__mdiff+0x108>
 800955c:	6107      	str	r7, [r0, #16]
 800955e:	e7a3      	b.n	80094a8 <__mdiff+0x34>
 8009560:	f856 8b04 	ldr.w	r8, [r6], #4
 8009564:	fa11 f288 	uxtah	r2, r1, r8
 8009568:	1414      	asrs	r4, r2, #16
 800956a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800956e:	b292      	uxth	r2, r2
 8009570:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009574:	f84e 2b04 	str.w	r2, [lr], #4
 8009578:	1421      	asrs	r1, r4, #16
 800957a:	e7e0      	b.n	800953e <__mdiff+0xca>
 800957c:	3f01      	subs	r7, #1
 800957e:	e7ea      	b.n	8009556 <__mdiff+0xe2>
 8009580:	0800a457 	.word	0x0800a457
 8009584:	0800a468 	.word	0x0800a468

08009588 <__d2b>:
 8009588:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800958c:	4689      	mov	r9, r1
 800958e:	2101      	movs	r1, #1
 8009590:	ec57 6b10 	vmov	r6, r7, d0
 8009594:	4690      	mov	r8, r2
 8009596:	f7ff fccf 	bl	8008f38 <_Balloc>
 800959a:	4604      	mov	r4, r0
 800959c:	b930      	cbnz	r0, 80095ac <__d2b+0x24>
 800959e:	4602      	mov	r2, r0
 80095a0:	4b25      	ldr	r3, [pc, #148]	; (8009638 <__d2b+0xb0>)
 80095a2:	4826      	ldr	r0, [pc, #152]	; (800963c <__d2b+0xb4>)
 80095a4:	f240 310a 	movw	r1, #778	; 0x30a
 80095a8:	f000 f950 	bl	800984c <__assert_func>
 80095ac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80095b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80095b4:	bb35      	cbnz	r5, 8009604 <__d2b+0x7c>
 80095b6:	2e00      	cmp	r6, #0
 80095b8:	9301      	str	r3, [sp, #4]
 80095ba:	d028      	beq.n	800960e <__d2b+0x86>
 80095bc:	4668      	mov	r0, sp
 80095be:	9600      	str	r6, [sp, #0]
 80095c0:	f7ff fd82 	bl	80090c8 <__lo0bits>
 80095c4:	9900      	ldr	r1, [sp, #0]
 80095c6:	b300      	cbz	r0, 800960a <__d2b+0x82>
 80095c8:	9a01      	ldr	r2, [sp, #4]
 80095ca:	f1c0 0320 	rsb	r3, r0, #32
 80095ce:	fa02 f303 	lsl.w	r3, r2, r3
 80095d2:	430b      	orrs	r3, r1
 80095d4:	40c2      	lsrs	r2, r0
 80095d6:	6163      	str	r3, [r4, #20]
 80095d8:	9201      	str	r2, [sp, #4]
 80095da:	9b01      	ldr	r3, [sp, #4]
 80095dc:	61a3      	str	r3, [r4, #24]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	bf14      	ite	ne
 80095e2:	2202      	movne	r2, #2
 80095e4:	2201      	moveq	r2, #1
 80095e6:	6122      	str	r2, [r4, #16]
 80095e8:	b1d5      	cbz	r5, 8009620 <__d2b+0x98>
 80095ea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80095ee:	4405      	add	r5, r0
 80095f0:	f8c9 5000 	str.w	r5, [r9]
 80095f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80095f8:	f8c8 0000 	str.w	r0, [r8]
 80095fc:	4620      	mov	r0, r4
 80095fe:	b003      	add	sp, #12
 8009600:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009604:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009608:	e7d5      	b.n	80095b6 <__d2b+0x2e>
 800960a:	6161      	str	r1, [r4, #20]
 800960c:	e7e5      	b.n	80095da <__d2b+0x52>
 800960e:	a801      	add	r0, sp, #4
 8009610:	f7ff fd5a 	bl	80090c8 <__lo0bits>
 8009614:	9b01      	ldr	r3, [sp, #4]
 8009616:	6163      	str	r3, [r4, #20]
 8009618:	2201      	movs	r2, #1
 800961a:	6122      	str	r2, [r4, #16]
 800961c:	3020      	adds	r0, #32
 800961e:	e7e3      	b.n	80095e8 <__d2b+0x60>
 8009620:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009624:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009628:	f8c9 0000 	str.w	r0, [r9]
 800962c:	6918      	ldr	r0, [r3, #16]
 800962e:	f7ff fd2b 	bl	8009088 <__hi0bits>
 8009632:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009636:	e7df      	b.n	80095f8 <__d2b+0x70>
 8009638:	0800a457 	.word	0x0800a457
 800963c:	0800a468 	.word	0x0800a468

08009640 <_calloc_r>:
 8009640:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009642:	fba1 2402 	umull	r2, r4, r1, r2
 8009646:	b94c      	cbnz	r4, 800965c <_calloc_r+0x1c>
 8009648:	4611      	mov	r1, r2
 800964a:	9201      	str	r2, [sp, #4]
 800964c:	f000 f87a 	bl	8009744 <_malloc_r>
 8009650:	9a01      	ldr	r2, [sp, #4]
 8009652:	4605      	mov	r5, r0
 8009654:	b930      	cbnz	r0, 8009664 <_calloc_r+0x24>
 8009656:	4628      	mov	r0, r5
 8009658:	b003      	add	sp, #12
 800965a:	bd30      	pop	{r4, r5, pc}
 800965c:	220c      	movs	r2, #12
 800965e:	6002      	str	r2, [r0, #0]
 8009660:	2500      	movs	r5, #0
 8009662:	e7f8      	b.n	8009656 <_calloc_r+0x16>
 8009664:	4621      	mov	r1, r4
 8009666:	f7fe f961 	bl	800792c <memset>
 800966a:	e7f4      	b.n	8009656 <_calloc_r+0x16>

0800966c <_free_r>:
 800966c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800966e:	2900      	cmp	r1, #0
 8009670:	d044      	beq.n	80096fc <_free_r+0x90>
 8009672:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009676:	9001      	str	r0, [sp, #4]
 8009678:	2b00      	cmp	r3, #0
 800967a:	f1a1 0404 	sub.w	r4, r1, #4
 800967e:	bfb8      	it	lt
 8009680:	18e4      	addlt	r4, r4, r3
 8009682:	f000 f925 	bl	80098d0 <__malloc_lock>
 8009686:	4a1e      	ldr	r2, [pc, #120]	; (8009700 <_free_r+0x94>)
 8009688:	9801      	ldr	r0, [sp, #4]
 800968a:	6813      	ldr	r3, [r2, #0]
 800968c:	b933      	cbnz	r3, 800969c <_free_r+0x30>
 800968e:	6063      	str	r3, [r4, #4]
 8009690:	6014      	str	r4, [r2, #0]
 8009692:	b003      	add	sp, #12
 8009694:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009698:	f000 b920 	b.w	80098dc <__malloc_unlock>
 800969c:	42a3      	cmp	r3, r4
 800969e:	d908      	bls.n	80096b2 <_free_r+0x46>
 80096a0:	6825      	ldr	r5, [r4, #0]
 80096a2:	1961      	adds	r1, r4, r5
 80096a4:	428b      	cmp	r3, r1
 80096a6:	bf01      	itttt	eq
 80096a8:	6819      	ldreq	r1, [r3, #0]
 80096aa:	685b      	ldreq	r3, [r3, #4]
 80096ac:	1949      	addeq	r1, r1, r5
 80096ae:	6021      	streq	r1, [r4, #0]
 80096b0:	e7ed      	b.n	800968e <_free_r+0x22>
 80096b2:	461a      	mov	r2, r3
 80096b4:	685b      	ldr	r3, [r3, #4]
 80096b6:	b10b      	cbz	r3, 80096bc <_free_r+0x50>
 80096b8:	42a3      	cmp	r3, r4
 80096ba:	d9fa      	bls.n	80096b2 <_free_r+0x46>
 80096bc:	6811      	ldr	r1, [r2, #0]
 80096be:	1855      	adds	r5, r2, r1
 80096c0:	42a5      	cmp	r5, r4
 80096c2:	d10b      	bne.n	80096dc <_free_r+0x70>
 80096c4:	6824      	ldr	r4, [r4, #0]
 80096c6:	4421      	add	r1, r4
 80096c8:	1854      	adds	r4, r2, r1
 80096ca:	42a3      	cmp	r3, r4
 80096cc:	6011      	str	r1, [r2, #0]
 80096ce:	d1e0      	bne.n	8009692 <_free_r+0x26>
 80096d0:	681c      	ldr	r4, [r3, #0]
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	6053      	str	r3, [r2, #4]
 80096d6:	4421      	add	r1, r4
 80096d8:	6011      	str	r1, [r2, #0]
 80096da:	e7da      	b.n	8009692 <_free_r+0x26>
 80096dc:	d902      	bls.n	80096e4 <_free_r+0x78>
 80096de:	230c      	movs	r3, #12
 80096e0:	6003      	str	r3, [r0, #0]
 80096e2:	e7d6      	b.n	8009692 <_free_r+0x26>
 80096e4:	6825      	ldr	r5, [r4, #0]
 80096e6:	1961      	adds	r1, r4, r5
 80096e8:	428b      	cmp	r3, r1
 80096ea:	bf04      	itt	eq
 80096ec:	6819      	ldreq	r1, [r3, #0]
 80096ee:	685b      	ldreq	r3, [r3, #4]
 80096f0:	6063      	str	r3, [r4, #4]
 80096f2:	bf04      	itt	eq
 80096f4:	1949      	addeq	r1, r1, r5
 80096f6:	6021      	streq	r1, [r4, #0]
 80096f8:	6054      	str	r4, [r2, #4]
 80096fa:	e7ca      	b.n	8009692 <_free_r+0x26>
 80096fc:	b003      	add	sp, #12
 80096fe:	bd30      	pop	{r4, r5, pc}
 8009700:	200004d0 	.word	0x200004d0

08009704 <sbrk_aligned>:
 8009704:	b570      	push	{r4, r5, r6, lr}
 8009706:	4e0e      	ldr	r6, [pc, #56]	; (8009740 <sbrk_aligned+0x3c>)
 8009708:	460c      	mov	r4, r1
 800970a:	6831      	ldr	r1, [r6, #0]
 800970c:	4605      	mov	r5, r0
 800970e:	b911      	cbnz	r1, 8009716 <sbrk_aligned+0x12>
 8009710:	f000 f88c 	bl	800982c <_sbrk_r>
 8009714:	6030      	str	r0, [r6, #0]
 8009716:	4621      	mov	r1, r4
 8009718:	4628      	mov	r0, r5
 800971a:	f000 f887 	bl	800982c <_sbrk_r>
 800971e:	1c43      	adds	r3, r0, #1
 8009720:	d00a      	beq.n	8009738 <sbrk_aligned+0x34>
 8009722:	1cc4      	adds	r4, r0, #3
 8009724:	f024 0403 	bic.w	r4, r4, #3
 8009728:	42a0      	cmp	r0, r4
 800972a:	d007      	beq.n	800973c <sbrk_aligned+0x38>
 800972c:	1a21      	subs	r1, r4, r0
 800972e:	4628      	mov	r0, r5
 8009730:	f000 f87c 	bl	800982c <_sbrk_r>
 8009734:	3001      	adds	r0, #1
 8009736:	d101      	bne.n	800973c <sbrk_aligned+0x38>
 8009738:	f04f 34ff 	mov.w	r4, #4294967295
 800973c:	4620      	mov	r0, r4
 800973e:	bd70      	pop	{r4, r5, r6, pc}
 8009740:	200004d4 	.word	0x200004d4

08009744 <_malloc_r>:
 8009744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009748:	1ccd      	adds	r5, r1, #3
 800974a:	f025 0503 	bic.w	r5, r5, #3
 800974e:	3508      	adds	r5, #8
 8009750:	2d0c      	cmp	r5, #12
 8009752:	bf38      	it	cc
 8009754:	250c      	movcc	r5, #12
 8009756:	2d00      	cmp	r5, #0
 8009758:	4607      	mov	r7, r0
 800975a:	db01      	blt.n	8009760 <_malloc_r+0x1c>
 800975c:	42a9      	cmp	r1, r5
 800975e:	d905      	bls.n	800976c <_malloc_r+0x28>
 8009760:	230c      	movs	r3, #12
 8009762:	603b      	str	r3, [r7, #0]
 8009764:	2600      	movs	r6, #0
 8009766:	4630      	mov	r0, r6
 8009768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800976c:	4e2e      	ldr	r6, [pc, #184]	; (8009828 <_malloc_r+0xe4>)
 800976e:	f000 f8af 	bl	80098d0 <__malloc_lock>
 8009772:	6833      	ldr	r3, [r6, #0]
 8009774:	461c      	mov	r4, r3
 8009776:	bb34      	cbnz	r4, 80097c6 <_malloc_r+0x82>
 8009778:	4629      	mov	r1, r5
 800977a:	4638      	mov	r0, r7
 800977c:	f7ff ffc2 	bl	8009704 <sbrk_aligned>
 8009780:	1c43      	adds	r3, r0, #1
 8009782:	4604      	mov	r4, r0
 8009784:	d14d      	bne.n	8009822 <_malloc_r+0xde>
 8009786:	6834      	ldr	r4, [r6, #0]
 8009788:	4626      	mov	r6, r4
 800978a:	2e00      	cmp	r6, #0
 800978c:	d140      	bne.n	8009810 <_malloc_r+0xcc>
 800978e:	6823      	ldr	r3, [r4, #0]
 8009790:	4631      	mov	r1, r6
 8009792:	4638      	mov	r0, r7
 8009794:	eb04 0803 	add.w	r8, r4, r3
 8009798:	f000 f848 	bl	800982c <_sbrk_r>
 800979c:	4580      	cmp	r8, r0
 800979e:	d13a      	bne.n	8009816 <_malloc_r+0xd2>
 80097a0:	6821      	ldr	r1, [r4, #0]
 80097a2:	3503      	adds	r5, #3
 80097a4:	1a6d      	subs	r5, r5, r1
 80097a6:	f025 0503 	bic.w	r5, r5, #3
 80097aa:	3508      	adds	r5, #8
 80097ac:	2d0c      	cmp	r5, #12
 80097ae:	bf38      	it	cc
 80097b0:	250c      	movcc	r5, #12
 80097b2:	4629      	mov	r1, r5
 80097b4:	4638      	mov	r0, r7
 80097b6:	f7ff ffa5 	bl	8009704 <sbrk_aligned>
 80097ba:	3001      	adds	r0, #1
 80097bc:	d02b      	beq.n	8009816 <_malloc_r+0xd2>
 80097be:	6823      	ldr	r3, [r4, #0]
 80097c0:	442b      	add	r3, r5
 80097c2:	6023      	str	r3, [r4, #0]
 80097c4:	e00e      	b.n	80097e4 <_malloc_r+0xa0>
 80097c6:	6822      	ldr	r2, [r4, #0]
 80097c8:	1b52      	subs	r2, r2, r5
 80097ca:	d41e      	bmi.n	800980a <_malloc_r+0xc6>
 80097cc:	2a0b      	cmp	r2, #11
 80097ce:	d916      	bls.n	80097fe <_malloc_r+0xba>
 80097d0:	1961      	adds	r1, r4, r5
 80097d2:	42a3      	cmp	r3, r4
 80097d4:	6025      	str	r5, [r4, #0]
 80097d6:	bf18      	it	ne
 80097d8:	6059      	strne	r1, [r3, #4]
 80097da:	6863      	ldr	r3, [r4, #4]
 80097dc:	bf08      	it	eq
 80097de:	6031      	streq	r1, [r6, #0]
 80097e0:	5162      	str	r2, [r4, r5]
 80097e2:	604b      	str	r3, [r1, #4]
 80097e4:	4638      	mov	r0, r7
 80097e6:	f104 060b 	add.w	r6, r4, #11
 80097ea:	f000 f877 	bl	80098dc <__malloc_unlock>
 80097ee:	f026 0607 	bic.w	r6, r6, #7
 80097f2:	1d23      	adds	r3, r4, #4
 80097f4:	1af2      	subs	r2, r6, r3
 80097f6:	d0b6      	beq.n	8009766 <_malloc_r+0x22>
 80097f8:	1b9b      	subs	r3, r3, r6
 80097fa:	50a3      	str	r3, [r4, r2]
 80097fc:	e7b3      	b.n	8009766 <_malloc_r+0x22>
 80097fe:	6862      	ldr	r2, [r4, #4]
 8009800:	42a3      	cmp	r3, r4
 8009802:	bf0c      	ite	eq
 8009804:	6032      	streq	r2, [r6, #0]
 8009806:	605a      	strne	r2, [r3, #4]
 8009808:	e7ec      	b.n	80097e4 <_malloc_r+0xa0>
 800980a:	4623      	mov	r3, r4
 800980c:	6864      	ldr	r4, [r4, #4]
 800980e:	e7b2      	b.n	8009776 <_malloc_r+0x32>
 8009810:	4634      	mov	r4, r6
 8009812:	6876      	ldr	r6, [r6, #4]
 8009814:	e7b9      	b.n	800978a <_malloc_r+0x46>
 8009816:	230c      	movs	r3, #12
 8009818:	603b      	str	r3, [r7, #0]
 800981a:	4638      	mov	r0, r7
 800981c:	f000 f85e 	bl	80098dc <__malloc_unlock>
 8009820:	e7a1      	b.n	8009766 <_malloc_r+0x22>
 8009822:	6025      	str	r5, [r4, #0]
 8009824:	e7de      	b.n	80097e4 <_malloc_r+0xa0>
 8009826:	bf00      	nop
 8009828:	200004d0 	.word	0x200004d0

0800982c <_sbrk_r>:
 800982c:	b538      	push	{r3, r4, r5, lr}
 800982e:	4d06      	ldr	r5, [pc, #24]	; (8009848 <_sbrk_r+0x1c>)
 8009830:	2300      	movs	r3, #0
 8009832:	4604      	mov	r4, r0
 8009834:	4608      	mov	r0, r1
 8009836:	602b      	str	r3, [r5, #0]
 8009838:	f7f8 ff16 	bl	8002668 <_sbrk>
 800983c:	1c43      	adds	r3, r0, #1
 800983e:	d102      	bne.n	8009846 <_sbrk_r+0x1a>
 8009840:	682b      	ldr	r3, [r5, #0]
 8009842:	b103      	cbz	r3, 8009846 <_sbrk_r+0x1a>
 8009844:	6023      	str	r3, [r4, #0]
 8009846:	bd38      	pop	{r3, r4, r5, pc}
 8009848:	200004d8 	.word	0x200004d8

0800984c <__assert_func>:
 800984c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800984e:	4614      	mov	r4, r2
 8009850:	461a      	mov	r2, r3
 8009852:	4b09      	ldr	r3, [pc, #36]	; (8009878 <__assert_func+0x2c>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4605      	mov	r5, r0
 8009858:	68d8      	ldr	r0, [r3, #12]
 800985a:	b14c      	cbz	r4, 8009870 <__assert_func+0x24>
 800985c:	4b07      	ldr	r3, [pc, #28]	; (800987c <__assert_func+0x30>)
 800985e:	9100      	str	r1, [sp, #0]
 8009860:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009864:	4906      	ldr	r1, [pc, #24]	; (8009880 <__assert_func+0x34>)
 8009866:	462b      	mov	r3, r5
 8009868:	f000 f80e 	bl	8009888 <fiprintf>
 800986c:	f000 fa64 	bl	8009d38 <abort>
 8009870:	4b04      	ldr	r3, [pc, #16]	; (8009884 <__assert_func+0x38>)
 8009872:	461c      	mov	r4, r3
 8009874:	e7f3      	b.n	800985e <__assert_func+0x12>
 8009876:	bf00      	nop
 8009878:	20000014 	.word	0x20000014
 800987c:	0800a5c4 	.word	0x0800a5c4
 8009880:	0800a5d1 	.word	0x0800a5d1
 8009884:	0800a5ff 	.word	0x0800a5ff

08009888 <fiprintf>:
 8009888:	b40e      	push	{r1, r2, r3}
 800988a:	b503      	push	{r0, r1, lr}
 800988c:	4601      	mov	r1, r0
 800988e:	ab03      	add	r3, sp, #12
 8009890:	4805      	ldr	r0, [pc, #20]	; (80098a8 <fiprintf+0x20>)
 8009892:	f853 2b04 	ldr.w	r2, [r3], #4
 8009896:	6800      	ldr	r0, [r0, #0]
 8009898:	9301      	str	r3, [sp, #4]
 800989a:	f000 f84f 	bl	800993c <_vfiprintf_r>
 800989e:	b002      	add	sp, #8
 80098a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80098a4:	b003      	add	sp, #12
 80098a6:	4770      	bx	lr
 80098a8:	20000014 	.word	0x20000014

080098ac <__ascii_mbtowc>:
 80098ac:	b082      	sub	sp, #8
 80098ae:	b901      	cbnz	r1, 80098b2 <__ascii_mbtowc+0x6>
 80098b0:	a901      	add	r1, sp, #4
 80098b2:	b142      	cbz	r2, 80098c6 <__ascii_mbtowc+0x1a>
 80098b4:	b14b      	cbz	r3, 80098ca <__ascii_mbtowc+0x1e>
 80098b6:	7813      	ldrb	r3, [r2, #0]
 80098b8:	600b      	str	r3, [r1, #0]
 80098ba:	7812      	ldrb	r2, [r2, #0]
 80098bc:	1e10      	subs	r0, r2, #0
 80098be:	bf18      	it	ne
 80098c0:	2001      	movne	r0, #1
 80098c2:	b002      	add	sp, #8
 80098c4:	4770      	bx	lr
 80098c6:	4610      	mov	r0, r2
 80098c8:	e7fb      	b.n	80098c2 <__ascii_mbtowc+0x16>
 80098ca:	f06f 0001 	mvn.w	r0, #1
 80098ce:	e7f8      	b.n	80098c2 <__ascii_mbtowc+0x16>

080098d0 <__malloc_lock>:
 80098d0:	4801      	ldr	r0, [pc, #4]	; (80098d8 <__malloc_lock+0x8>)
 80098d2:	f000 bbf1 	b.w	800a0b8 <__retarget_lock_acquire_recursive>
 80098d6:	bf00      	nop
 80098d8:	200004dc 	.word	0x200004dc

080098dc <__malloc_unlock>:
 80098dc:	4801      	ldr	r0, [pc, #4]	; (80098e4 <__malloc_unlock+0x8>)
 80098de:	f000 bbec 	b.w	800a0ba <__retarget_lock_release_recursive>
 80098e2:	bf00      	nop
 80098e4:	200004dc 	.word	0x200004dc

080098e8 <__sfputc_r>:
 80098e8:	6893      	ldr	r3, [r2, #8]
 80098ea:	3b01      	subs	r3, #1
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	b410      	push	{r4}
 80098f0:	6093      	str	r3, [r2, #8]
 80098f2:	da08      	bge.n	8009906 <__sfputc_r+0x1e>
 80098f4:	6994      	ldr	r4, [r2, #24]
 80098f6:	42a3      	cmp	r3, r4
 80098f8:	db01      	blt.n	80098fe <__sfputc_r+0x16>
 80098fa:	290a      	cmp	r1, #10
 80098fc:	d103      	bne.n	8009906 <__sfputc_r+0x1e>
 80098fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009902:	f000 b94b 	b.w	8009b9c <__swbuf_r>
 8009906:	6813      	ldr	r3, [r2, #0]
 8009908:	1c58      	adds	r0, r3, #1
 800990a:	6010      	str	r0, [r2, #0]
 800990c:	7019      	strb	r1, [r3, #0]
 800990e:	4608      	mov	r0, r1
 8009910:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009914:	4770      	bx	lr

08009916 <__sfputs_r>:
 8009916:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009918:	4606      	mov	r6, r0
 800991a:	460f      	mov	r7, r1
 800991c:	4614      	mov	r4, r2
 800991e:	18d5      	adds	r5, r2, r3
 8009920:	42ac      	cmp	r4, r5
 8009922:	d101      	bne.n	8009928 <__sfputs_r+0x12>
 8009924:	2000      	movs	r0, #0
 8009926:	e007      	b.n	8009938 <__sfputs_r+0x22>
 8009928:	f814 1b01 	ldrb.w	r1, [r4], #1
 800992c:	463a      	mov	r2, r7
 800992e:	4630      	mov	r0, r6
 8009930:	f7ff ffda 	bl	80098e8 <__sfputc_r>
 8009934:	1c43      	adds	r3, r0, #1
 8009936:	d1f3      	bne.n	8009920 <__sfputs_r+0xa>
 8009938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800993c <_vfiprintf_r>:
 800993c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009940:	460d      	mov	r5, r1
 8009942:	b09d      	sub	sp, #116	; 0x74
 8009944:	4614      	mov	r4, r2
 8009946:	4698      	mov	r8, r3
 8009948:	4606      	mov	r6, r0
 800994a:	b118      	cbz	r0, 8009954 <_vfiprintf_r+0x18>
 800994c:	6983      	ldr	r3, [r0, #24]
 800994e:	b90b      	cbnz	r3, 8009954 <_vfiprintf_r+0x18>
 8009950:	f000 fb14 	bl	8009f7c <__sinit>
 8009954:	4b89      	ldr	r3, [pc, #548]	; (8009b7c <_vfiprintf_r+0x240>)
 8009956:	429d      	cmp	r5, r3
 8009958:	d11b      	bne.n	8009992 <_vfiprintf_r+0x56>
 800995a:	6875      	ldr	r5, [r6, #4]
 800995c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800995e:	07d9      	lsls	r1, r3, #31
 8009960:	d405      	bmi.n	800996e <_vfiprintf_r+0x32>
 8009962:	89ab      	ldrh	r3, [r5, #12]
 8009964:	059a      	lsls	r2, r3, #22
 8009966:	d402      	bmi.n	800996e <_vfiprintf_r+0x32>
 8009968:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800996a:	f000 fba5 	bl	800a0b8 <__retarget_lock_acquire_recursive>
 800996e:	89ab      	ldrh	r3, [r5, #12]
 8009970:	071b      	lsls	r3, r3, #28
 8009972:	d501      	bpl.n	8009978 <_vfiprintf_r+0x3c>
 8009974:	692b      	ldr	r3, [r5, #16]
 8009976:	b9eb      	cbnz	r3, 80099b4 <_vfiprintf_r+0x78>
 8009978:	4629      	mov	r1, r5
 800997a:	4630      	mov	r0, r6
 800997c:	f000 f96e 	bl	8009c5c <__swsetup_r>
 8009980:	b1c0      	cbz	r0, 80099b4 <_vfiprintf_r+0x78>
 8009982:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009984:	07dc      	lsls	r4, r3, #31
 8009986:	d50e      	bpl.n	80099a6 <_vfiprintf_r+0x6a>
 8009988:	f04f 30ff 	mov.w	r0, #4294967295
 800998c:	b01d      	add	sp, #116	; 0x74
 800998e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009992:	4b7b      	ldr	r3, [pc, #492]	; (8009b80 <_vfiprintf_r+0x244>)
 8009994:	429d      	cmp	r5, r3
 8009996:	d101      	bne.n	800999c <_vfiprintf_r+0x60>
 8009998:	68b5      	ldr	r5, [r6, #8]
 800999a:	e7df      	b.n	800995c <_vfiprintf_r+0x20>
 800999c:	4b79      	ldr	r3, [pc, #484]	; (8009b84 <_vfiprintf_r+0x248>)
 800999e:	429d      	cmp	r5, r3
 80099a0:	bf08      	it	eq
 80099a2:	68f5      	ldreq	r5, [r6, #12]
 80099a4:	e7da      	b.n	800995c <_vfiprintf_r+0x20>
 80099a6:	89ab      	ldrh	r3, [r5, #12]
 80099a8:	0598      	lsls	r0, r3, #22
 80099aa:	d4ed      	bmi.n	8009988 <_vfiprintf_r+0x4c>
 80099ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80099ae:	f000 fb84 	bl	800a0ba <__retarget_lock_release_recursive>
 80099b2:	e7e9      	b.n	8009988 <_vfiprintf_r+0x4c>
 80099b4:	2300      	movs	r3, #0
 80099b6:	9309      	str	r3, [sp, #36]	; 0x24
 80099b8:	2320      	movs	r3, #32
 80099ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80099be:	f8cd 800c 	str.w	r8, [sp, #12]
 80099c2:	2330      	movs	r3, #48	; 0x30
 80099c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009b88 <_vfiprintf_r+0x24c>
 80099c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80099cc:	f04f 0901 	mov.w	r9, #1
 80099d0:	4623      	mov	r3, r4
 80099d2:	469a      	mov	sl, r3
 80099d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099d8:	b10a      	cbz	r2, 80099de <_vfiprintf_r+0xa2>
 80099da:	2a25      	cmp	r2, #37	; 0x25
 80099dc:	d1f9      	bne.n	80099d2 <_vfiprintf_r+0x96>
 80099de:	ebba 0b04 	subs.w	fp, sl, r4
 80099e2:	d00b      	beq.n	80099fc <_vfiprintf_r+0xc0>
 80099e4:	465b      	mov	r3, fp
 80099e6:	4622      	mov	r2, r4
 80099e8:	4629      	mov	r1, r5
 80099ea:	4630      	mov	r0, r6
 80099ec:	f7ff ff93 	bl	8009916 <__sfputs_r>
 80099f0:	3001      	adds	r0, #1
 80099f2:	f000 80aa 	beq.w	8009b4a <_vfiprintf_r+0x20e>
 80099f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099f8:	445a      	add	r2, fp
 80099fa:	9209      	str	r2, [sp, #36]	; 0x24
 80099fc:	f89a 3000 	ldrb.w	r3, [sl]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	f000 80a2 	beq.w	8009b4a <_vfiprintf_r+0x20e>
 8009a06:	2300      	movs	r3, #0
 8009a08:	f04f 32ff 	mov.w	r2, #4294967295
 8009a0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a10:	f10a 0a01 	add.w	sl, sl, #1
 8009a14:	9304      	str	r3, [sp, #16]
 8009a16:	9307      	str	r3, [sp, #28]
 8009a18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a1c:	931a      	str	r3, [sp, #104]	; 0x68
 8009a1e:	4654      	mov	r4, sl
 8009a20:	2205      	movs	r2, #5
 8009a22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a26:	4858      	ldr	r0, [pc, #352]	; (8009b88 <_vfiprintf_r+0x24c>)
 8009a28:	f7f6 fbe2 	bl	80001f0 <memchr>
 8009a2c:	9a04      	ldr	r2, [sp, #16]
 8009a2e:	b9d8      	cbnz	r0, 8009a68 <_vfiprintf_r+0x12c>
 8009a30:	06d1      	lsls	r1, r2, #27
 8009a32:	bf44      	itt	mi
 8009a34:	2320      	movmi	r3, #32
 8009a36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a3a:	0713      	lsls	r3, r2, #28
 8009a3c:	bf44      	itt	mi
 8009a3e:	232b      	movmi	r3, #43	; 0x2b
 8009a40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a44:	f89a 3000 	ldrb.w	r3, [sl]
 8009a48:	2b2a      	cmp	r3, #42	; 0x2a
 8009a4a:	d015      	beq.n	8009a78 <_vfiprintf_r+0x13c>
 8009a4c:	9a07      	ldr	r2, [sp, #28]
 8009a4e:	4654      	mov	r4, sl
 8009a50:	2000      	movs	r0, #0
 8009a52:	f04f 0c0a 	mov.w	ip, #10
 8009a56:	4621      	mov	r1, r4
 8009a58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a5c:	3b30      	subs	r3, #48	; 0x30
 8009a5e:	2b09      	cmp	r3, #9
 8009a60:	d94e      	bls.n	8009b00 <_vfiprintf_r+0x1c4>
 8009a62:	b1b0      	cbz	r0, 8009a92 <_vfiprintf_r+0x156>
 8009a64:	9207      	str	r2, [sp, #28]
 8009a66:	e014      	b.n	8009a92 <_vfiprintf_r+0x156>
 8009a68:	eba0 0308 	sub.w	r3, r0, r8
 8009a6c:	fa09 f303 	lsl.w	r3, r9, r3
 8009a70:	4313      	orrs	r3, r2
 8009a72:	9304      	str	r3, [sp, #16]
 8009a74:	46a2      	mov	sl, r4
 8009a76:	e7d2      	b.n	8009a1e <_vfiprintf_r+0xe2>
 8009a78:	9b03      	ldr	r3, [sp, #12]
 8009a7a:	1d19      	adds	r1, r3, #4
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	9103      	str	r1, [sp, #12]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	bfbb      	ittet	lt
 8009a84:	425b      	neglt	r3, r3
 8009a86:	f042 0202 	orrlt.w	r2, r2, #2
 8009a8a:	9307      	strge	r3, [sp, #28]
 8009a8c:	9307      	strlt	r3, [sp, #28]
 8009a8e:	bfb8      	it	lt
 8009a90:	9204      	strlt	r2, [sp, #16]
 8009a92:	7823      	ldrb	r3, [r4, #0]
 8009a94:	2b2e      	cmp	r3, #46	; 0x2e
 8009a96:	d10c      	bne.n	8009ab2 <_vfiprintf_r+0x176>
 8009a98:	7863      	ldrb	r3, [r4, #1]
 8009a9a:	2b2a      	cmp	r3, #42	; 0x2a
 8009a9c:	d135      	bne.n	8009b0a <_vfiprintf_r+0x1ce>
 8009a9e:	9b03      	ldr	r3, [sp, #12]
 8009aa0:	1d1a      	adds	r2, r3, #4
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	9203      	str	r2, [sp, #12]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	bfb8      	it	lt
 8009aaa:	f04f 33ff 	movlt.w	r3, #4294967295
 8009aae:	3402      	adds	r4, #2
 8009ab0:	9305      	str	r3, [sp, #20]
 8009ab2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009b98 <_vfiprintf_r+0x25c>
 8009ab6:	7821      	ldrb	r1, [r4, #0]
 8009ab8:	2203      	movs	r2, #3
 8009aba:	4650      	mov	r0, sl
 8009abc:	f7f6 fb98 	bl	80001f0 <memchr>
 8009ac0:	b140      	cbz	r0, 8009ad4 <_vfiprintf_r+0x198>
 8009ac2:	2340      	movs	r3, #64	; 0x40
 8009ac4:	eba0 000a 	sub.w	r0, r0, sl
 8009ac8:	fa03 f000 	lsl.w	r0, r3, r0
 8009acc:	9b04      	ldr	r3, [sp, #16]
 8009ace:	4303      	orrs	r3, r0
 8009ad0:	3401      	adds	r4, #1
 8009ad2:	9304      	str	r3, [sp, #16]
 8009ad4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ad8:	482c      	ldr	r0, [pc, #176]	; (8009b8c <_vfiprintf_r+0x250>)
 8009ada:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009ade:	2206      	movs	r2, #6
 8009ae0:	f7f6 fb86 	bl	80001f0 <memchr>
 8009ae4:	2800      	cmp	r0, #0
 8009ae6:	d03f      	beq.n	8009b68 <_vfiprintf_r+0x22c>
 8009ae8:	4b29      	ldr	r3, [pc, #164]	; (8009b90 <_vfiprintf_r+0x254>)
 8009aea:	bb1b      	cbnz	r3, 8009b34 <_vfiprintf_r+0x1f8>
 8009aec:	9b03      	ldr	r3, [sp, #12]
 8009aee:	3307      	adds	r3, #7
 8009af0:	f023 0307 	bic.w	r3, r3, #7
 8009af4:	3308      	adds	r3, #8
 8009af6:	9303      	str	r3, [sp, #12]
 8009af8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009afa:	443b      	add	r3, r7
 8009afc:	9309      	str	r3, [sp, #36]	; 0x24
 8009afe:	e767      	b.n	80099d0 <_vfiprintf_r+0x94>
 8009b00:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b04:	460c      	mov	r4, r1
 8009b06:	2001      	movs	r0, #1
 8009b08:	e7a5      	b.n	8009a56 <_vfiprintf_r+0x11a>
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	3401      	adds	r4, #1
 8009b0e:	9305      	str	r3, [sp, #20]
 8009b10:	4619      	mov	r1, r3
 8009b12:	f04f 0c0a 	mov.w	ip, #10
 8009b16:	4620      	mov	r0, r4
 8009b18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b1c:	3a30      	subs	r2, #48	; 0x30
 8009b1e:	2a09      	cmp	r2, #9
 8009b20:	d903      	bls.n	8009b2a <_vfiprintf_r+0x1ee>
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d0c5      	beq.n	8009ab2 <_vfiprintf_r+0x176>
 8009b26:	9105      	str	r1, [sp, #20]
 8009b28:	e7c3      	b.n	8009ab2 <_vfiprintf_r+0x176>
 8009b2a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b2e:	4604      	mov	r4, r0
 8009b30:	2301      	movs	r3, #1
 8009b32:	e7f0      	b.n	8009b16 <_vfiprintf_r+0x1da>
 8009b34:	ab03      	add	r3, sp, #12
 8009b36:	9300      	str	r3, [sp, #0]
 8009b38:	462a      	mov	r2, r5
 8009b3a:	4b16      	ldr	r3, [pc, #88]	; (8009b94 <_vfiprintf_r+0x258>)
 8009b3c:	a904      	add	r1, sp, #16
 8009b3e:	4630      	mov	r0, r6
 8009b40:	f7fd ff9c 	bl	8007a7c <_printf_float>
 8009b44:	4607      	mov	r7, r0
 8009b46:	1c78      	adds	r0, r7, #1
 8009b48:	d1d6      	bne.n	8009af8 <_vfiprintf_r+0x1bc>
 8009b4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b4c:	07d9      	lsls	r1, r3, #31
 8009b4e:	d405      	bmi.n	8009b5c <_vfiprintf_r+0x220>
 8009b50:	89ab      	ldrh	r3, [r5, #12]
 8009b52:	059a      	lsls	r2, r3, #22
 8009b54:	d402      	bmi.n	8009b5c <_vfiprintf_r+0x220>
 8009b56:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b58:	f000 faaf 	bl	800a0ba <__retarget_lock_release_recursive>
 8009b5c:	89ab      	ldrh	r3, [r5, #12]
 8009b5e:	065b      	lsls	r3, r3, #25
 8009b60:	f53f af12 	bmi.w	8009988 <_vfiprintf_r+0x4c>
 8009b64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b66:	e711      	b.n	800998c <_vfiprintf_r+0x50>
 8009b68:	ab03      	add	r3, sp, #12
 8009b6a:	9300      	str	r3, [sp, #0]
 8009b6c:	462a      	mov	r2, r5
 8009b6e:	4b09      	ldr	r3, [pc, #36]	; (8009b94 <_vfiprintf_r+0x258>)
 8009b70:	a904      	add	r1, sp, #16
 8009b72:	4630      	mov	r0, r6
 8009b74:	f7fe fa26 	bl	8007fc4 <_printf_i>
 8009b78:	e7e4      	b.n	8009b44 <_vfiprintf_r+0x208>
 8009b7a:	bf00      	nop
 8009b7c:	0800a73c 	.word	0x0800a73c
 8009b80:	0800a75c 	.word	0x0800a75c
 8009b84:	0800a71c 	.word	0x0800a71c
 8009b88:	0800a60a 	.word	0x0800a60a
 8009b8c:	0800a614 	.word	0x0800a614
 8009b90:	08007a7d 	.word	0x08007a7d
 8009b94:	08009917 	.word	0x08009917
 8009b98:	0800a610 	.word	0x0800a610

08009b9c <__swbuf_r>:
 8009b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b9e:	460e      	mov	r6, r1
 8009ba0:	4614      	mov	r4, r2
 8009ba2:	4605      	mov	r5, r0
 8009ba4:	b118      	cbz	r0, 8009bae <__swbuf_r+0x12>
 8009ba6:	6983      	ldr	r3, [r0, #24]
 8009ba8:	b90b      	cbnz	r3, 8009bae <__swbuf_r+0x12>
 8009baa:	f000 f9e7 	bl	8009f7c <__sinit>
 8009bae:	4b21      	ldr	r3, [pc, #132]	; (8009c34 <__swbuf_r+0x98>)
 8009bb0:	429c      	cmp	r4, r3
 8009bb2:	d12b      	bne.n	8009c0c <__swbuf_r+0x70>
 8009bb4:	686c      	ldr	r4, [r5, #4]
 8009bb6:	69a3      	ldr	r3, [r4, #24]
 8009bb8:	60a3      	str	r3, [r4, #8]
 8009bba:	89a3      	ldrh	r3, [r4, #12]
 8009bbc:	071a      	lsls	r2, r3, #28
 8009bbe:	d52f      	bpl.n	8009c20 <__swbuf_r+0x84>
 8009bc0:	6923      	ldr	r3, [r4, #16]
 8009bc2:	b36b      	cbz	r3, 8009c20 <__swbuf_r+0x84>
 8009bc4:	6923      	ldr	r3, [r4, #16]
 8009bc6:	6820      	ldr	r0, [r4, #0]
 8009bc8:	1ac0      	subs	r0, r0, r3
 8009bca:	6963      	ldr	r3, [r4, #20]
 8009bcc:	b2f6      	uxtb	r6, r6
 8009bce:	4283      	cmp	r3, r0
 8009bd0:	4637      	mov	r7, r6
 8009bd2:	dc04      	bgt.n	8009bde <__swbuf_r+0x42>
 8009bd4:	4621      	mov	r1, r4
 8009bd6:	4628      	mov	r0, r5
 8009bd8:	f000 f93c 	bl	8009e54 <_fflush_r>
 8009bdc:	bb30      	cbnz	r0, 8009c2c <__swbuf_r+0x90>
 8009bde:	68a3      	ldr	r3, [r4, #8]
 8009be0:	3b01      	subs	r3, #1
 8009be2:	60a3      	str	r3, [r4, #8]
 8009be4:	6823      	ldr	r3, [r4, #0]
 8009be6:	1c5a      	adds	r2, r3, #1
 8009be8:	6022      	str	r2, [r4, #0]
 8009bea:	701e      	strb	r6, [r3, #0]
 8009bec:	6963      	ldr	r3, [r4, #20]
 8009bee:	3001      	adds	r0, #1
 8009bf0:	4283      	cmp	r3, r0
 8009bf2:	d004      	beq.n	8009bfe <__swbuf_r+0x62>
 8009bf4:	89a3      	ldrh	r3, [r4, #12]
 8009bf6:	07db      	lsls	r3, r3, #31
 8009bf8:	d506      	bpl.n	8009c08 <__swbuf_r+0x6c>
 8009bfa:	2e0a      	cmp	r6, #10
 8009bfc:	d104      	bne.n	8009c08 <__swbuf_r+0x6c>
 8009bfe:	4621      	mov	r1, r4
 8009c00:	4628      	mov	r0, r5
 8009c02:	f000 f927 	bl	8009e54 <_fflush_r>
 8009c06:	b988      	cbnz	r0, 8009c2c <__swbuf_r+0x90>
 8009c08:	4638      	mov	r0, r7
 8009c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c0c:	4b0a      	ldr	r3, [pc, #40]	; (8009c38 <__swbuf_r+0x9c>)
 8009c0e:	429c      	cmp	r4, r3
 8009c10:	d101      	bne.n	8009c16 <__swbuf_r+0x7a>
 8009c12:	68ac      	ldr	r4, [r5, #8]
 8009c14:	e7cf      	b.n	8009bb6 <__swbuf_r+0x1a>
 8009c16:	4b09      	ldr	r3, [pc, #36]	; (8009c3c <__swbuf_r+0xa0>)
 8009c18:	429c      	cmp	r4, r3
 8009c1a:	bf08      	it	eq
 8009c1c:	68ec      	ldreq	r4, [r5, #12]
 8009c1e:	e7ca      	b.n	8009bb6 <__swbuf_r+0x1a>
 8009c20:	4621      	mov	r1, r4
 8009c22:	4628      	mov	r0, r5
 8009c24:	f000 f81a 	bl	8009c5c <__swsetup_r>
 8009c28:	2800      	cmp	r0, #0
 8009c2a:	d0cb      	beq.n	8009bc4 <__swbuf_r+0x28>
 8009c2c:	f04f 37ff 	mov.w	r7, #4294967295
 8009c30:	e7ea      	b.n	8009c08 <__swbuf_r+0x6c>
 8009c32:	bf00      	nop
 8009c34:	0800a73c 	.word	0x0800a73c
 8009c38:	0800a75c 	.word	0x0800a75c
 8009c3c:	0800a71c 	.word	0x0800a71c

08009c40 <__ascii_wctomb>:
 8009c40:	b149      	cbz	r1, 8009c56 <__ascii_wctomb+0x16>
 8009c42:	2aff      	cmp	r2, #255	; 0xff
 8009c44:	bf85      	ittet	hi
 8009c46:	238a      	movhi	r3, #138	; 0x8a
 8009c48:	6003      	strhi	r3, [r0, #0]
 8009c4a:	700a      	strbls	r2, [r1, #0]
 8009c4c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009c50:	bf98      	it	ls
 8009c52:	2001      	movls	r0, #1
 8009c54:	4770      	bx	lr
 8009c56:	4608      	mov	r0, r1
 8009c58:	4770      	bx	lr
	...

08009c5c <__swsetup_r>:
 8009c5c:	4b32      	ldr	r3, [pc, #200]	; (8009d28 <__swsetup_r+0xcc>)
 8009c5e:	b570      	push	{r4, r5, r6, lr}
 8009c60:	681d      	ldr	r5, [r3, #0]
 8009c62:	4606      	mov	r6, r0
 8009c64:	460c      	mov	r4, r1
 8009c66:	b125      	cbz	r5, 8009c72 <__swsetup_r+0x16>
 8009c68:	69ab      	ldr	r3, [r5, #24]
 8009c6a:	b913      	cbnz	r3, 8009c72 <__swsetup_r+0x16>
 8009c6c:	4628      	mov	r0, r5
 8009c6e:	f000 f985 	bl	8009f7c <__sinit>
 8009c72:	4b2e      	ldr	r3, [pc, #184]	; (8009d2c <__swsetup_r+0xd0>)
 8009c74:	429c      	cmp	r4, r3
 8009c76:	d10f      	bne.n	8009c98 <__swsetup_r+0x3c>
 8009c78:	686c      	ldr	r4, [r5, #4]
 8009c7a:	89a3      	ldrh	r3, [r4, #12]
 8009c7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c80:	0719      	lsls	r1, r3, #28
 8009c82:	d42c      	bmi.n	8009cde <__swsetup_r+0x82>
 8009c84:	06dd      	lsls	r5, r3, #27
 8009c86:	d411      	bmi.n	8009cac <__swsetup_r+0x50>
 8009c88:	2309      	movs	r3, #9
 8009c8a:	6033      	str	r3, [r6, #0]
 8009c8c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009c90:	81a3      	strh	r3, [r4, #12]
 8009c92:	f04f 30ff 	mov.w	r0, #4294967295
 8009c96:	e03e      	b.n	8009d16 <__swsetup_r+0xba>
 8009c98:	4b25      	ldr	r3, [pc, #148]	; (8009d30 <__swsetup_r+0xd4>)
 8009c9a:	429c      	cmp	r4, r3
 8009c9c:	d101      	bne.n	8009ca2 <__swsetup_r+0x46>
 8009c9e:	68ac      	ldr	r4, [r5, #8]
 8009ca0:	e7eb      	b.n	8009c7a <__swsetup_r+0x1e>
 8009ca2:	4b24      	ldr	r3, [pc, #144]	; (8009d34 <__swsetup_r+0xd8>)
 8009ca4:	429c      	cmp	r4, r3
 8009ca6:	bf08      	it	eq
 8009ca8:	68ec      	ldreq	r4, [r5, #12]
 8009caa:	e7e6      	b.n	8009c7a <__swsetup_r+0x1e>
 8009cac:	0758      	lsls	r0, r3, #29
 8009cae:	d512      	bpl.n	8009cd6 <__swsetup_r+0x7a>
 8009cb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009cb2:	b141      	cbz	r1, 8009cc6 <__swsetup_r+0x6a>
 8009cb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009cb8:	4299      	cmp	r1, r3
 8009cba:	d002      	beq.n	8009cc2 <__swsetup_r+0x66>
 8009cbc:	4630      	mov	r0, r6
 8009cbe:	f7ff fcd5 	bl	800966c <_free_r>
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	6363      	str	r3, [r4, #52]	; 0x34
 8009cc6:	89a3      	ldrh	r3, [r4, #12]
 8009cc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ccc:	81a3      	strh	r3, [r4, #12]
 8009cce:	2300      	movs	r3, #0
 8009cd0:	6063      	str	r3, [r4, #4]
 8009cd2:	6923      	ldr	r3, [r4, #16]
 8009cd4:	6023      	str	r3, [r4, #0]
 8009cd6:	89a3      	ldrh	r3, [r4, #12]
 8009cd8:	f043 0308 	orr.w	r3, r3, #8
 8009cdc:	81a3      	strh	r3, [r4, #12]
 8009cde:	6923      	ldr	r3, [r4, #16]
 8009ce0:	b94b      	cbnz	r3, 8009cf6 <__swsetup_r+0x9a>
 8009ce2:	89a3      	ldrh	r3, [r4, #12]
 8009ce4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ce8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009cec:	d003      	beq.n	8009cf6 <__swsetup_r+0x9a>
 8009cee:	4621      	mov	r1, r4
 8009cf0:	4630      	mov	r0, r6
 8009cf2:	f000 fa09 	bl	800a108 <__smakebuf_r>
 8009cf6:	89a0      	ldrh	r0, [r4, #12]
 8009cf8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009cfc:	f010 0301 	ands.w	r3, r0, #1
 8009d00:	d00a      	beq.n	8009d18 <__swsetup_r+0xbc>
 8009d02:	2300      	movs	r3, #0
 8009d04:	60a3      	str	r3, [r4, #8]
 8009d06:	6963      	ldr	r3, [r4, #20]
 8009d08:	425b      	negs	r3, r3
 8009d0a:	61a3      	str	r3, [r4, #24]
 8009d0c:	6923      	ldr	r3, [r4, #16]
 8009d0e:	b943      	cbnz	r3, 8009d22 <__swsetup_r+0xc6>
 8009d10:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009d14:	d1ba      	bne.n	8009c8c <__swsetup_r+0x30>
 8009d16:	bd70      	pop	{r4, r5, r6, pc}
 8009d18:	0781      	lsls	r1, r0, #30
 8009d1a:	bf58      	it	pl
 8009d1c:	6963      	ldrpl	r3, [r4, #20]
 8009d1e:	60a3      	str	r3, [r4, #8]
 8009d20:	e7f4      	b.n	8009d0c <__swsetup_r+0xb0>
 8009d22:	2000      	movs	r0, #0
 8009d24:	e7f7      	b.n	8009d16 <__swsetup_r+0xba>
 8009d26:	bf00      	nop
 8009d28:	20000014 	.word	0x20000014
 8009d2c:	0800a73c 	.word	0x0800a73c
 8009d30:	0800a75c 	.word	0x0800a75c
 8009d34:	0800a71c 	.word	0x0800a71c

08009d38 <abort>:
 8009d38:	b508      	push	{r3, lr}
 8009d3a:	2006      	movs	r0, #6
 8009d3c:	f000 fa4c 	bl	800a1d8 <raise>
 8009d40:	2001      	movs	r0, #1
 8009d42:	f7f8 fc19 	bl	8002578 <_exit>
	...

08009d48 <__sflush_r>:
 8009d48:	898a      	ldrh	r2, [r1, #12]
 8009d4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d4e:	4605      	mov	r5, r0
 8009d50:	0710      	lsls	r0, r2, #28
 8009d52:	460c      	mov	r4, r1
 8009d54:	d458      	bmi.n	8009e08 <__sflush_r+0xc0>
 8009d56:	684b      	ldr	r3, [r1, #4]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	dc05      	bgt.n	8009d68 <__sflush_r+0x20>
 8009d5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	dc02      	bgt.n	8009d68 <__sflush_r+0x20>
 8009d62:	2000      	movs	r0, #0
 8009d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d6a:	2e00      	cmp	r6, #0
 8009d6c:	d0f9      	beq.n	8009d62 <__sflush_r+0x1a>
 8009d6e:	2300      	movs	r3, #0
 8009d70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009d74:	682f      	ldr	r7, [r5, #0]
 8009d76:	602b      	str	r3, [r5, #0]
 8009d78:	d032      	beq.n	8009de0 <__sflush_r+0x98>
 8009d7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d7c:	89a3      	ldrh	r3, [r4, #12]
 8009d7e:	075a      	lsls	r2, r3, #29
 8009d80:	d505      	bpl.n	8009d8e <__sflush_r+0x46>
 8009d82:	6863      	ldr	r3, [r4, #4]
 8009d84:	1ac0      	subs	r0, r0, r3
 8009d86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d88:	b10b      	cbz	r3, 8009d8e <__sflush_r+0x46>
 8009d8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d8c:	1ac0      	subs	r0, r0, r3
 8009d8e:	2300      	movs	r3, #0
 8009d90:	4602      	mov	r2, r0
 8009d92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d94:	6a21      	ldr	r1, [r4, #32]
 8009d96:	4628      	mov	r0, r5
 8009d98:	47b0      	blx	r6
 8009d9a:	1c43      	adds	r3, r0, #1
 8009d9c:	89a3      	ldrh	r3, [r4, #12]
 8009d9e:	d106      	bne.n	8009dae <__sflush_r+0x66>
 8009da0:	6829      	ldr	r1, [r5, #0]
 8009da2:	291d      	cmp	r1, #29
 8009da4:	d82c      	bhi.n	8009e00 <__sflush_r+0xb8>
 8009da6:	4a2a      	ldr	r2, [pc, #168]	; (8009e50 <__sflush_r+0x108>)
 8009da8:	40ca      	lsrs	r2, r1
 8009daa:	07d6      	lsls	r6, r2, #31
 8009dac:	d528      	bpl.n	8009e00 <__sflush_r+0xb8>
 8009dae:	2200      	movs	r2, #0
 8009db0:	6062      	str	r2, [r4, #4]
 8009db2:	04d9      	lsls	r1, r3, #19
 8009db4:	6922      	ldr	r2, [r4, #16]
 8009db6:	6022      	str	r2, [r4, #0]
 8009db8:	d504      	bpl.n	8009dc4 <__sflush_r+0x7c>
 8009dba:	1c42      	adds	r2, r0, #1
 8009dbc:	d101      	bne.n	8009dc2 <__sflush_r+0x7a>
 8009dbe:	682b      	ldr	r3, [r5, #0]
 8009dc0:	b903      	cbnz	r3, 8009dc4 <__sflush_r+0x7c>
 8009dc2:	6560      	str	r0, [r4, #84]	; 0x54
 8009dc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009dc6:	602f      	str	r7, [r5, #0]
 8009dc8:	2900      	cmp	r1, #0
 8009dca:	d0ca      	beq.n	8009d62 <__sflush_r+0x1a>
 8009dcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009dd0:	4299      	cmp	r1, r3
 8009dd2:	d002      	beq.n	8009dda <__sflush_r+0x92>
 8009dd4:	4628      	mov	r0, r5
 8009dd6:	f7ff fc49 	bl	800966c <_free_r>
 8009dda:	2000      	movs	r0, #0
 8009ddc:	6360      	str	r0, [r4, #52]	; 0x34
 8009dde:	e7c1      	b.n	8009d64 <__sflush_r+0x1c>
 8009de0:	6a21      	ldr	r1, [r4, #32]
 8009de2:	2301      	movs	r3, #1
 8009de4:	4628      	mov	r0, r5
 8009de6:	47b0      	blx	r6
 8009de8:	1c41      	adds	r1, r0, #1
 8009dea:	d1c7      	bne.n	8009d7c <__sflush_r+0x34>
 8009dec:	682b      	ldr	r3, [r5, #0]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d0c4      	beq.n	8009d7c <__sflush_r+0x34>
 8009df2:	2b1d      	cmp	r3, #29
 8009df4:	d001      	beq.n	8009dfa <__sflush_r+0xb2>
 8009df6:	2b16      	cmp	r3, #22
 8009df8:	d101      	bne.n	8009dfe <__sflush_r+0xb6>
 8009dfa:	602f      	str	r7, [r5, #0]
 8009dfc:	e7b1      	b.n	8009d62 <__sflush_r+0x1a>
 8009dfe:	89a3      	ldrh	r3, [r4, #12]
 8009e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e04:	81a3      	strh	r3, [r4, #12]
 8009e06:	e7ad      	b.n	8009d64 <__sflush_r+0x1c>
 8009e08:	690f      	ldr	r7, [r1, #16]
 8009e0a:	2f00      	cmp	r7, #0
 8009e0c:	d0a9      	beq.n	8009d62 <__sflush_r+0x1a>
 8009e0e:	0793      	lsls	r3, r2, #30
 8009e10:	680e      	ldr	r6, [r1, #0]
 8009e12:	bf08      	it	eq
 8009e14:	694b      	ldreq	r3, [r1, #20]
 8009e16:	600f      	str	r7, [r1, #0]
 8009e18:	bf18      	it	ne
 8009e1a:	2300      	movne	r3, #0
 8009e1c:	eba6 0807 	sub.w	r8, r6, r7
 8009e20:	608b      	str	r3, [r1, #8]
 8009e22:	f1b8 0f00 	cmp.w	r8, #0
 8009e26:	dd9c      	ble.n	8009d62 <__sflush_r+0x1a>
 8009e28:	6a21      	ldr	r1, [r4, #32]
 8009e2a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009e2c:	4643      	mov	r3, r8
 8009e2e:	463a      	mov	r2, r7
 8009e30:	4628      	mov	r0, r5
 8009e32:	47b0      	blx	r6
 8009e34:	2800      	cmp	r0, #0
 8009e36:	dc06      	bgt.n	8009e46 <__sflush_r+0xfe>
 8009e38:	89a3      	ldrh	r3, [r4, #12]
 8009e3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e3e:	81a3      	strh	r3, [r4, #12]
 8009e40:	f04f 30ff 	mov.w	r0, #4294967295
 8009e44:	e78e      	b.n	8009d64 <__sflush_r+0x1c>
 8009e46:	4407      	add	r7, r0
 8009e48:	eba8 0800 	sub.w	r8, r8, r0
 8009e4c:	e7e9      	b.n	8009e22 <__sflush_r+0xda>
 8009e4e:	bf00      	nop
 8009e50:	20400001 	.word	0x20400001

08009e54 <_fflush_r>:
 8009e54:	b538      	push	{r3, r4, r5, lr}
 8009e56:	690b      	ldr	r3, [r1, #16]
 8009e58:	4605      	mov	r5, r0
 8009e5a:	460c      	mov	r4, r1
 8009e5c:	b913      	cbnz	r3, 8009e64 <_fflush_r+0x10>
 8009e5e:	2500      	movs	r5, #0
 8009e60:	4628      	mov	r0, r5
 8009e62:	bd38      	pop	{r3, r4, r5, pc}
 8009e64:	b118      	cbz	r0, 8009e6e <_fflush_r+0x1a>
 8009e66:	6983      	ldr	r3, [r0, #24]
 8009e68:	b90b      	cbnz	r3, 8009e6e <_fflush_r+0x1a>
 8009e6a:	f000 f887 	bl	8009f7c <__sinit>
 8009e6e:	4b14      	ldr	r3, [pc, #80]	; (8009ec0 <_fflush_r+0x6c>)
 8009e70:	429c      	cmp	r4, r3
 8009e72:	d11b      	bne.n	8009eac <_fflush_r+0x58>
 8009e74:	686c      	ldr	r4, [r5, #4]
 8009e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d0ef      	beq.n	8009e5e <_fflush_r+0xa>
 8009e7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e80:	07d0      	lsls	r0, r2, #31
 8009e82:	d404      	bmi.n	8009e8e <_fflush_r+0x3a>
 8009e84:	0599      	lsls	r1, r3, #22
 8009e86:	d402      	bmi.n	8009e8e <_fflush_r+0x3a>
 8009e88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e8a:	f000 f915 	bl	800a0b8 <__retarget_lock_acquire_recursive>
 8009e8e:	4628      	mov	r0, r5
 8009e90:	4621      	mov	r1, r4
 8009e92:	f7ff ff59 	bl	8009d48 <__sflush_r>
 8009e96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e98:	07da      	lsls	r2, r3, #31
 8009e9a:	4605      	mov	r5, r0
 8009e9c:	d4e0      	bmi.n	8009e60 <_fflush_r+0xc>
 8009e9e:	89a3      	ldrh	r3, [r4, #12]
 8009ea0:	059b      	lsls	r3, r3, #22
 8009ea2:	d4dd      	bmi.n	8009e60 <_fflush_r+0xc>
 8009ea4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ea6:	f000 f908 	bl	800a0ba <__retarget_lock_release_recursive>
 8009eaa:	e7d9      	b.n	8009e60 <_fflush_r+0xc>
 8009eac:	4b05      	ldr	r3, [pc, #20]	; (8009ec4 <_fflush_r+0x70>)
 8009eae:	429c      	cmp	r4, r3
 8009eb0:	d101      	bne.n	8009eb6 <_fflush_r+0x62>
 8009eb2:	68ac      	ldr	r4, [r5, #8]
 8009eb4:	e7df      	b.n	8009e76 <_fflush_r+0x22>
 8009eb6:	4b04      	ldr	r3, [pc, #16]	; (8009ec8 <_fflush_r+0x74>)
 8009eb8:	429c      	cmp	r4, r3
 8009eba:	bf08      	it	eq
 8009ebc:	68ec      	ldreq	r4, [r5, #12]
 8009ebe:	e7da      	b.n	8009e76 <_fflush_r+0x22>
 8009ec0:	0800a73c 	.word	0x0800a73c
 8009ec4:	0800a75c 	.word	0x0800a75c
 8009ec8:	0800a71c 	.word	0x0800a71c

08009ecc <std>:
 8009ecc:	2300      	movs	r3, #0
 8009ece:	b510      	push	{r4, lr}
 8009ed0:	4604      	mov	r4, r0
 8009ed2:	e9c0 3300 	strd	r3, r3, [r0]
 8009ed6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009eda:	6083      	str	r3, [r0, #8]
 8009edc:	8181      	strh	r1, [r0, #12]
 8009ede:	6643      	str	r3, [r0, #100]	; 0x64
 8009ee0:	81c2      	strh	r2, [r0, #14]
 8009ee2:	6183      	str	r3, [r0, #24]
 8009ee4:	4619      	mov	r1, r3
 8009ee6:	2208      	movs	r2, #8
 8009ee8:	305c      	adds	r0, #92	; 0x5c
 8009eea:	f7fd fd1f 	bl	800792c <memset>
 8009eee:	4b05      	ldr	r3, [pc, #20]	; (8009f04 <std+0x38>)
 8009ef0:	6263      	str	r3, [r4, #36]	; 0x24
 8009ef2:	4b05      	ldr	r3, [pc, #20]	; (8009f08 <std+0x3c>)
 8009ef4:	62a3      	str	r3, [r4, #40]	; 0x28
 8009ef6:	4b05      	ldr	r3, [pc, #20]	; (8009f0c <std+0x40>)
 8009ef8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009efa:	4b05      	ldr	r3, [pc, #20]	; (8009f10 <std+0x44>)
 8009efc:	6224      	str	r4, [r4, #32]
 8009efe:	6323      	str	r3, [r4, #48]	; 0x30
 8009f00:	bd10      	pop	{r4, pc}
 8009f02:	bf00      	nop
 8009f04:	0800a211 	.word	0x0800a211
 8009f08:	0800a233 	.word	0x0800a233
 8009f0c:	0800a26b 	.word	0x0800a26b
 8009f10:	0800a28f 	.word	0x0800a28f

08009f14 <_cleanup_r>:
 8009f14:	4901      	ldr	r1, [pc, #4]	; (8009f1c <_cleanup_r+0x8>)
 8009f16:	f000 b8af 	b.w	800a078 <_fwalk_reent>
 8009f1a:	bf00      	nop
 8009f1c:	08009e55 	.word	0x08009e55

08009f20 <__sfmoreglue>:
 8009f20:	b570      	push	{r4, r5, r6, lr}
 8009f22:	2268      	movs	r2, #104	; 0x68
 8009f24:	1e4d      	subs	r5, r1, #1
 8009f26:	4355      	muls	r5, r2
 8009f28:	460e      	mov	r6, r1
 8009f2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009f2e:	f7ff fc09 	bl	8009744 <_malloc_r>
 8009f32:	4604      	mov	r4, r0
 8009f34:	b140      	cbz	r0, 8009f48 <__sfmoreglue+0x28>
 8009f36:	2100      	movs	r1, #0
 8009f38:	e9c0 1600 	strd	r1, r6, [r0]
 8009f3c:	300c      	adds	r0, #12
 8009f3e:	60a0      	str	r0, [r4, #8]
 8009f40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009f44:	f7fd fcf2 	bl	800792c <memset>
 8009f48:	4620      	mov	r0, r4
 8009f4a:	bd70      	pop	{r4, r5, r6, pc}

08009f4c <__sfp_lock_acquire>:
 8009f4c:	4801      	ldr	r0, [pc, #4]	; (8009f54 <__sfp_lock_acquire+0x8>)
 8009f4e:	f000 b8b3 	b.w	800a0b8 <__retarget_lock_acquire_recursive>
 8009f52:	bf00      	nop
 8009f54:	200004dd 	.word	0x200004dd

08009f58 <__sfp_lock_release>:
 8009f58:	4801      	ldr	r0, [pc, #4]	; (8009f60 <__sfp_lock_release+0x8>)
 8009f5a:	f000 b8ae 	b.w	800a0ba <__retarget_lock_release_recursive>
 8009f5e:	bf00      	nop
 8009f60:	200004dd 	.word	0x200004dd

08009f64 <__sinit_lock_acquire>:
 8009f64:	4801      	ldr	r0, [pc, #4]	; (8009f6c <__sinit_lock_acquire+0x8>)
 8009f66:	f000 b8a7 	b.w	800a0b8 <__retarget_lock_acquire_recursive>
 8009f6a:	bf00      	nop
 8009f6c:	200004de 	.word	0x200004de

08009f70 <__sinit_lock_release>:
 8009f70:	4801      	ldr	r0, [pc, #4]	; (8009f78 <__sinit_lock_release+0x8>)
 8009f72:	f000 b8a2 	b.w	800a0ba <__retarget_lock_release_recursive>
 8009f76:	bf00      	nop
 8009f78:	200004de 	.word	0x200004de

08009f7c <__sinit>:
 8009f7c:	b510      	push	{r4, lr}
 8009f7e:	4604      	mov	r4, r0
 8009f80:	f7ff fff0 	bl	8009f64 <__sinit_lock_acquire>
 8009f84:	69a3      	ldr	r3, [r4, #24]
 8009f86:	b11b      	cbz	r3, 8009f90 <__sinit+0x14>
 8009f88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f8c:	f7ff bff0 	b.w	8009f70 <__sinit_lock_release>
 8009f90:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009f94:	6523      	str	r3, [r4, #80]	; 0x50
 8009f96:	4b13      	ldr	r3, [pc, #76]	; (8009fe4 <__sinit+0x68>)
 8009f98:	4a13      	ldr	r2, [pc, #76]	; (8009fe8 <__sinit+0x6c>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	62a2      	str	r2, [r4, #40]	; 0x28
 8009f9e:	42a3      	cmp	r3, r4
 8009fa0:	bf04      	itt	eq
 8009fa2:	2301      	moveq	r3, #1
 8009fa4:	61a3      	streq	r3, [r4, #24]
 8009fa6:	4620      	mov	r0, r4
 8009fa8:	f000 f820 	bl	8009fec <__sfp>
 8009fac:	6060      	str	r0, [r4, #4]
 8009fae:	4620      	mov	r0, r4
 8009fb0:	f000 f81c 	bl	8009fec <__sfp>
 8009fb4:	60a0      	str	r0, [r4, #8]
 8009fb6:	4620      	mov	r0, r4
 8009fb8:	f000 f818 	bl	8009fec <__sfp>
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	60e0      	str	r0, [r4, #12]
 8009fc0:	2104      	movs	r1, #4
 8009fc2:	6860      	ldr	r0, [r4, #4]
 8009fc4:	f7ff ff82 	bl	8009ecc <std>
 8009fc8:	68a0      	ldr	r0, [r4, #8]
 8009fca:	2201      	movs	r2, #1
 8009fcc:	2109      	movs	r1, #9
 8009fce:	f7ff ff7d 	bl	8009ecc <std>
 8009fd2:	68e0      	ldr	r0, [r4, #12]
 8009fd4:	2202      	movs	r2, #2
 8009fd6:	2112      	movs	r1, #18
 8009fd8:	f7ff ff78 	bl	8009ecc <std>
 8009fdc:	2301      	movs	r3, #1
 8009fde:	61a3      	str	r3, [r4, #24]
 8009fe0:	e7d2      	b.n	8009f88 <__sinit+0xc>
 8009fe2:	bf00      	nop
 8009fe4:	0800a3a0 	.word	0x0800a3a0
 8009fe8:	08009f15 	.word	0x08009f15

08009fec <__sfp>:
 8009fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fee:	4607      	mov	r7, r0
 8009ff0:	f7ff ffac 	bl	8009f4c <__sfp_lock_acquire>
 8009ff4:	4b1e      	ldr	r3, [pc, #120]	; (800a070 <__sfp+0x84>)
 8009ff6:	681e      	ldr	r6, [r3, #0]
 8009ff8:	69b3      	ldr	r3, [r6, #24]
 8009ffa:	b913      	cbnz	r3, 800a002 <__sfp+0x16>
 8009ffc:	4630      	mov	r0, r6
 8009ffe:	f7ff ffbd 	bl	8009f7c <__sinit>
 800a002:	3648      	adds	r6, #72	; 0x48
 800a004:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a008:	3b01      	subs	r3, #1
 800a00a:	d503      	bpl.n	800a014 <__sfp+0x28>
 800a00c:	6833      	ldr	r3, [r6, #0]
 800a00e:	b30b      	cbz	r3, 800a054 <__sfp+0x68>
 800a010:	6836      	ldr	r6, [r6, #0]
 800a012:	e7f7      	b.n	800a004 <__sfp+0x18>
 800a014:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a018:	b9d5      	cbnz	r5, 800a050 <__sfp+0x64>
 800a01a:	4b16      	ldr	r3, [pc, #88]	; (800a074 <__sfp+0x88>)
 800a01c:	60e3      	str	r3, [r4, #12]
 800a01e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a022:	6665      	str	r5, [r4, #100]	; 0x64
 800a024:	f000 f847 	bl	800a0b6 <__retarget_lock_init_recursive>
 800a028:	f7ff ff96 	bl	8009f58 <__sfp_lock_release>
 800a02c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a030:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a034:	6025      	str	r5, [r4, #0]
 800a036:	61a5      	str	r5, [r4, #24]
 800a038:	2208      	movs	r2, #8
 800a03a:	4629      	mov	r1, r5
 800a03c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a040:	f7fd fc74 	bl	800792c <memset>
 800a044:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a048:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a04c:	4620      	mov	r0, r4
 800a04e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a050:	3468      	adds	r4, #104	; 0x68
 800a052:	e7d9      	b.n	800a008 <__sfp+0x1c>
 800a054:	2104      	movs	r1, #4
 800a056:	4638      	mov	r0, r7
 800a058:	f7ff ff62 	bl	8009f20 <__sfmoreglue>
 800a05c:	4604      	mov	r4, r0
 800a05e:	6030      	str	r0, [r6, #0]
 800a060:	2800      	cmp	r0, #0
 800a062:	d1d5      	bne.n	800a010 <__sfp+0x24>
 800a064:	f7ff ff78 	bl	8009f58 <__sfp_lock_release>
 800a068:	230c      	movs	r3, #12
 800a06a:	603b      	str	r3, [r7, #0]
 800a06c:	e7ee      	b.n	800a04c <__sfp+0x60>
 800a06e:	bf00      	nop
 800a070:	0800a3a0 	.word	0x0800a3a0
 800a074:	ffff0001 	.word	0xffff0001

0800a078 <_fwalk_reent>:
 800a078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a07c:	4606      	mov	r6, r0
 800a07e:	4688      	mov	r8, r1
 800a080:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a084:	2700      	movs	r7, #0
 800a086:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a08a:	f1b9 0901 	subs.w	r9, r9, #1
 800a08e:	d505      	bpl.n	800a09c <_fwalk_reent+0x24>
 800a090:	6824      	ldr	r4, [r4, #0]
 800a092:	2c00      	cmp	r4, #0
 800a094:	d1f7      	bne.n	800a086 <_fwalk_reent+0xe>
 800a096:	4638      	mov	r0, r7
 800a098:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a09c:	89ab      	ldrh	r3, [r5, #12]
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d907      	bls.n	800a0b2 <_fwalk_reent+0x3a>
 800a0a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	d003      	beq.n	800a0b2 <_fwalk_reent+0x3a>
 800a0aa:	4629      	mov	r1, r5
 800a0ac:	4630      	mov	r0, r6
 800a0ae:	47c0      	blx	r8
 800a0b0:	4307      	orrs	r7, r0
 800a0b2:	3568      	adds	r5, #104	; 0x68
 800a0b4:	e7e9      	b.n	800a08a <_fwalk_reent+0x12>

0800a0b6 <__retarget_lock_init_recursive>:
 800a0b6:	4770      	bx	lr

0800a0b8 <__retarget_lock_acquire_recursive>:
 800a0b8:	4770      	bx	lr

0800a0ba <__retarget_lock_release_recursive>:
 800a0ba:	4770      	bx	lr

0800a0bc <__swhatbuf_r>:
 800a0bc:	b570      	push	{r4, r5, r6, lr}
 800a0be:	460e      	mov	r6, r1
 800a0c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0c4:	2900      	cmp	r1, #0
 800a0c6:	b096      	sub	sp, #88	; 0x58
 800a0c8:	4614      	mov	r4, r2
 800a0ca:	461d      	mov	r5, r3
 800a0cc:	da08      	bge.n	800a0e0 <__swhatbuf_r+0x24>
 800a0ce:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	602a      	str	r2, [r5, #0]
 800a0d6:	061a      	lsls	r2, r3, #24
 800a0d8:	d410      	bmi.n	800a0fc <__swhatbuf_r+0x40>
 800a0da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a0de:	e00e      	b.n	800a0fe <__swhatbuf_r+0x42>
 800a0e0:	466a      	mov	r2, sp
 800a0e2:	f000 f8fb 	bl	800a2dc <_fstat_r>
 800a0e6:	2800      	cmp	r0, #0
 800a0e8:	dbf1      	blt.n	800a0ce <__swhatbuf_r+0x12>
 800a0ea:	9a01      	ldr	r2, [sp, #4]
 800a0ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a0f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a0f4:	425a      	negs	r2, r3
 800a0f6:	415a      	adcs	r2, r3
 800a0f8:	602a      	str	r2, [r5, #0]
 800a0fa:	e7ee      	b.n	800a0da <__swhatbuf_r+0x1e>
 800a0fc:	2340      	movs	r3, #64	; 0x40
 800a0fe:	2000      	movs	r0, #0
 800a100:	6023      	str	r3, [r4, #0]
 800a102:	b016      	add	sp, #88	; 0x58
 800a104:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a108 <__smakebuf_r>:
 800a108:	898b      	ldrh	r3, [r1, #12]
 800a10a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a10c:	079d      	lsls	r5, r3, #30
 800a10e:	4606      	mov	r6, r0
 800a110:	460c      	mov	r4, r1
 800a112:	d507      	bpl.n	800a124 <__smakebuf_r+0x1c>
 800a114:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a118:	6023      	str	r3, [r4, #0]
 800a11a:	6123      	str	r3, [r4, #16]
 800a11c:	2301      	movs	r3, #1
 800a11e:	6163      	str	r3, [r4, #20]
 800a120:	b002      	add	sp, #8
 800a122:	bd70      	pop	{r4, r5, r6, pc}
 800a124:	ab01      	add	r3, sp, #4
 800a126:	466a      	mov	r2, sp
 800a128:	f7ff ffc8 	bl	800a0bc <__swhatbuf_r>
 800a12c:	9900      	ldr	r1, [sp, #0]
 800a12e:	4605      	mov	r5, r0
 800a130:	4630      	mov	r0, r6
 800a132:	f7ff fb07 	bl	8009744 <_malloc_r>
 800a136:	b948      	cbnz	r0, 800a14c <__smakebuf_r+0x44>
 800a138:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a13c:	059a      	lsls	r2, r3, #22
 800a13e:	d4ef      	bmi.n	800a120 <__smakebuf_r+0x18>
 800a140:	f023 0303 	bic.w	r3, r3, #3
 800a144:	f043 0302 	orr.w	r3, r3, #2
 800a148:	81a3      	strh	r3, [r4, #12]
 800a14a:	e7e3      	b.n	800a114 <__smakebuf_r+0xc>
 800a14c:	4b0d      	ldr	r3, [pc, #52]	; (800a184 <__smakebuf_r+0x7c>)
 800a14e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a150:	89a3      	ldrh	r3, [r4, #12]
 800a152:	6020      	str	r0, [r4, #0]
 800a154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a158:	81a3      	strh	r3, [r4, #12]
 800a15a:	9b00      	ldr	r3, [sp, #0]
 800a15c:	6163      	str	r3, [r4, #20]
 800a15e:	9b01      	ldr	r3, [sp, #4]
 800a160:	6120      	str	r0, [r4, #16]
 800a162:	b15b      	cbz	r3, 800a17c <__smakebuf_r+0x74>
 800a164:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a168:	4630      	mov	r0, r6
 800a16a:	f000 f8c9 	bl	800a300 <_isatty_r>
 800a16e:	b128      	cbz	r0, 800a17c <__smakebuf_r+0x74>
 800a170:	89a3      	ldrh	r3, [r4, #12]
 800a172:	f023 0303 	bic.w	r3, r3, #3
 800a176:	f043 0301 	orr.w	r3, r3, #1
 800a17a:	81a3      	strh	r3, [r4, #12]
 800a17c:	89a0      	ldrh	r0, [r4, #12]
 800a17e:	4305      	orrs	r5, r0
 800a180:	81a5      	strh	r5, [r4, #12]
 800a182:	e7cd      	b.n	800a120 <__smakebuf_r+0x18>
 800a184:	08009f15 	.word	0x08009f15

0800a188 <_raise_r>:
 800a188:	291f      	cmp	r1, #31
 800a18a:	b538      	push	{r3, r4, r5, lr}
 800a18c:	4604      	mov	r4, r0
 800a18e:	460d      	mov	r5, r1
 800a190:	d904      	bls.n	800a19c <_raise_r+0x14>
 800a192:	2316      	movs	r3, #22
 800a194:	6003      	str	r3, [r0, #0]
 800a196:	f04f 30ff 	mov.w	r0, #4294967295
 800a19a:	bd38      	pop	{r3, r4, r5, pc}
 800a19c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a19e:	b112      	cbz	r2, 800a1a6 <_raise_r+0x1e>
 800a1a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a1a4:	b94b      	cbnz	r3, 800a1ba <_raise_r+0x32>
 800a1a6:	4620      	mov	r0, r4
 800a1a8:	f000 f830 	bl	800a20c <_getpid_r>
 800a1ac:	462a      	mov	r2, r5
 800a1ae:	4601      	mov	r1, r0
 800a1b0:	4620      	mov	r0, r4
 800a1b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1b6:	f000 b817 	b.w	800a1e8 <_kill_r>
 800a1ba:	2b01      	cmp	r3, #1
 800a1bc:	d00a      	beq.n	800a1d4 <_raise_r+0x4c>
 800a1be:	1c59      	adds	r1, r3, #1
 800a1c0:	d103      	bne.n	800a1ca <_raise_r+0x42>
 800a1c2:	2316      	movs	r3, #22
 800a1c4:	6003      	str	r3, [r0, #0]
 800a1c6:	2001      	movs	r0, #1
 800a1c8:	e7e7      	b.n	800a19a <_raise_r+0x12>
 800a1ca:	2400      	movs	r4, #0
 800a1cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a1d0:	4628      	mov	r0, r5
 800a1d2:	4798      	blx	r3
 800a1d4:	2000      	movs	r0, #0
 800a1d6:	e7e0      	b.n	800a19a <_raise_r+0x12>

0800a1d8 <raise>:
 800a1d8:	4b02      	ldr	r3, [pc, #8]	; (800a1e4 <raise+0xc>)
 800a1da:	4601      	mov	r1, r0
 800a1dc:	6818      	ldr	r0, [r3, #0]
 800a1de:	f7ff bfd3 	b.w	800a188 <_raise_r>
 800a1e2:	bf00      	nop
 800a1e4:	20000014 	.word	0x20000014

0800a1e8 <_kill_r>:
 800a1e8:	b538      	push	{r3, r4, r5, lr}
 800a1ea:	4d07      	ldr	r5, [pc, #28]	; (800a208 <_kill_r+0x20>)
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	4604      	mov	r4, r0
 800a1f0:	4608      	mov	r0, r1
 800a1f2:	4611      	mov	r1, r2
 800a1f4:	602b      	str	r3, [r5, #0]
 800a1f6:	f7f8 f9af 	bl	8002558 <_kill>
 800a1fa:	1c43      	adds	r3, r0, #1
 800a1fc:	d102      	bne.n	800a204 <_kill_r+0x1c>
 800a1fe:	682b      	ldr	r3, [r5, #0]
 800a200:	b103      	cbz	r3, 800a204 <_kill_r+0x1c>
 800a202:	6023      	str	r3, [r4, #0]
 800a204:	bd38      	pop	{r3, r4, r5, pc}
 800a206:	bf00      	nop
 800a208:	200004d8 	.word	0x200004d8

0800a20c <_getpid_r>:
 800a20c:	f7f8 b99c 	b.w	8002548 <_getpid>

0800a210 <__sread>:
 800a210:	b510      	push	{r4, lr}
 800a212:	460c      	mov	r4, r1
 800a214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a218:	f000 f894 	bl	800a344 <_read_r>
 800a21c:	2800      	cmp	r0, #0
 800a21e:	bfab      	itete	ge
 800a220:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a222:	89a3      	ldrhlt	r3, [r4, #12]
 800a224:	181b      	addge	r3, r3, r0
 800a226:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a22a:	bfac      	ite	ge
 800a22c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a22e:	81a3      	strhlt	r3, [r4, #12]
 800a230:	bd10      	pop	{r4, pc}

0800a232 <__swrite>:
 800a232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a236:	461f      	mov	r7, r3
 800a238:	898b      	ldrh	r3, [r1, #12]
 800a23a:	05db      	lsls	r3, r3, #23
 800a23c:	4605      	mov	r5, r0
 800a23e:	460c      	mov	r4, r1
 800a240:	4616      	mov	r6, r2
 800a242:	d505      	bpl.n	800a250 <__swrite+0x1e>
 800a244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a248:	2302      	movs	r3, #2
 800a24a:	2200      	movs	r2, #0
 800a24c:	f000 f868 	bl	800a320 <_lseek_r>
 800a250:	89a3      	ldrh	r3, [r4, #12]
 800a252:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a256:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a25a:	81a3      	strh	r3, [r4, #12]
 800a25c:	4632      	mov	r2, r6
 800a25e:	463b      	mov	r3, r7
 800a260:	4628      	mov	r0, r5
 800a262:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a266:	f000 b817 	b.w	800a298 <_write_r>

0800a26a <__sseek>:
 800a26a:	b510      	push	{r4, lr}
 800a26c:	460c      	mov	r4, r1
 800a26e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a272:	f000 f855 	bl	800a320 <_lseek_r>
 800a276:	1c43      	adds	r3, r0, #1
 800a278:	89a3      	ldrh	r3, [r4, #12]
 800a27a:	bf15      	itete	ne
 800a27c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a27e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a282:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a286:	81a3      	strheq	r3, [r4, #12]
 800a288:	bf18      	it	ne
 800a28a:	81a3      	strhne	r3, [r4, #12]
 800a28c:	bd10      	pop	{r4, pc}

0800a28e <__sclose>:
 800a28e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a292:	f000 b813 	b.w	800a2bc <_close_r>
	...

0800a298 <_write_r>:
 800a298:	b538      	push	{r3, r4, r5, lr}
 800a29a:	4d07      	ldr	r5, [pc, #28]	; (800a2b8 <_write_r+0x20>)
 800a29c:	4604      	mov	r4, r0
 800a29e:	4608      	mov	r0, r1
 800a2a0:	4611      	mov	r1, r2
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	602a      	str	r2, [r5, #0]
 800a2a6:	461a      	mov	r2, r3
 800a2a8:	f7f8 f98d 	bl	80025c6 <_write>
 800a2ac:	1c43      	adds	r3, r0, #1
 800a2ae:	d102      	bne.n	800a2b6 <_write_r+0x1e>
 800a2b0:	682b      	ldr	r3, [r5, #0]
 800a2b2:	b103      	cbz	r3, 800a2b6 <_write_r+0x1e>
 800a2b4:	6023      	str	r3, [r4, #0]
 800a2b6:	bd38      	pop	{r3, r4, r5, pc}
 800a2b8:	200004d8 	.word	0x200004d8

0800a2bc <_close_r>:
 800a2bc:	b538      	push	{r3, r4, r5, lr}
 800a2be:	4d06      	ldr	r5, [pc, #24]	; (800a2d8 <_close_r+0x1c>)
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	4604      	mov	r4, r0
 800a2c4:	4608      	mov	r0, r1
 800a2c6:	602b      	str	r3, [r5, #0]
 800a2c8:	f7f8 f999 	bl	80025fe <_close>
 800a2cc:	1c43      	adds	r3, r0, #1
 800a2ce:	d102      	bne.n	800a2d6 <_close_r+0x1a>
 800a2d0:	682b      	ldr	r3, [r5, #0]
 800a2d2:	b103      	cbz	r3, 800a2d6 <_close_r+0x1a>
 800a2d4:	6023      	str	r3, [r4, #0]
 800a2d6:	bd38      	pop	{r3, r4, r5, pc}
 800a2d8:	200004d8 	.word	0x200004d8

0800a2dc <_fstat_r>:
 800a2dc:	b538      	push	{r3, r4, r5, lr}
 800a2de:	4d07      	ldr	r5, [pc, #28]	; (800a2fc <_fstat_r+0x20>)
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	4604      	mov	r4, r0
 800a2e4:	4608      	mov	r0, r1
 800a2e6:	4611      	mov	r1, r2
 800a2e8:	602b      	str	r3, [r5, #0]
 800a2ea:	f7f8 f994 	bl	8002616 <_fstat>
 800a2ee:	1c43      	adds	r3, r0, #1
 800a2f0:	d102      	bne.n	800a2f8 <_fstat_r+0x1c>
 800a2f2:	682b      	ldr	r3, [r5, #0]
 800a2f4:	b103      	cbz	r3, 800a2f8 <_fstat_r+0x1c>
 800a2f6:	6023      	str	r3, [r4, #0]
 800a2f8:	bd38      	pop	{r3, r4, r5, pc}
 800a2fa:	bf00      	nop
 800a2fc:	200004d8 	.word	0x200004d8

0800a300 <_isatty_r>:
 800a300:	b538      	push	{r3, r4, r5, lr}
 800a302:	4d06      	ldr	r5, [pc, #24]	; (800a31c <_isatty_r+0x1c>)
 800a304:	2300      	movs	r3, #0
 800a306:	4604      	mov	r4, r0
 800a308:	4608      	mov	r0, r1
 800a30a:	602b      	str	r3, [r5, #0]
 800a30c:	f7f8 f993 	bl	8002636 <_isatty>
 800a310:	1c43      	adds	r3, r0, #1
 800a312:	d102      	bne.n	800a31a <_isatty_r+0x1a>
 800a314:	682b      	ldr	r3, [r5, #0]
 800a316:	b103      	cbz	r3, 800a31a <_isatty_r+0x1a>
 800a318:	6023      	str	r3, [r4, #0]
 800a31a:	bd38      	pop	{r3, r4, r5, pc}
 800a31c:	200004d8 	.word	0x200004d8

0800a320 <_lseek_r>:
 800a320:	b538      	push	{r3, r4, r5, lr}
 800a322:	4d07      	ldr	r5, [pc, #28]	; (800a340 <_lseek_r+0x20>)
 800a324:	4604      	mov	r4, r0
 800a326:	4608      	mov	r0, r1
 800a328:	4611      	mov	r1, r2
 800a32a:	2200      	movs	r2, #0
 800a32c:	602a      	str	r2, [r5, #0]
 800a32e:	461a      	mov	r2, r3
 800a330:	f7f8 f98c 	bl	800264c <_lseek>
 800a334:	1c43      	adds	r3, r0, #1
 800a336:	d102      	bne.n	800a33e <_lseek_r+0x1e>
 800a338:	682b      	ldr	r3, [r5, #0]
 800a33a:	b103      	cbz	r3, 800a33e <_lseek_r+0x1e>
 800a33c:	6023      	str	r3, [r4, #0]
 800a33e:	bd38      	pop	{r3, r4, r5, pc}
 800a340:	200004d8 	.word	0x200004d8

0800a344 <_read_r>:
 800a344:	b538      	push	{r3, r4, r5, lr}
 800a346:	4d07      	ldr	r5, [pc, #28]	; (800a364 <_read_r+0x20>)
 800a348:	4604      	mov	r4, r0
 800a34a:	4608      	mov	r0, r1
 800a34c:	4611      	mov	r1, r2
 800a34e:	2200      	movs	r2, #0
 800a350:	602a      	str	r2, [r5, #0]
 800a352:	461a      	mov	r2, r3
 800a354:	f7f8 f91a 	bl	800258c <_read>
 800a358:	1c43      	adds	r3, r0, #1
 800a35a:	d102      	bne.n	800a362 <_read_r+0x1e>
 800a35c:	682b      	ldr	r3, [r5, #0]
 800a35e:	b103      	cbz	r3, 800a362 <_read_r+0x1e>
 800a360:	6023      	str	r3, [r4, #0]
 800a362:	bd38      	pop	{r3, r4, r5, pc}
 800a364:	200004d8 	.word	0x200004d8

0800a368 <_init>:
 800a368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a36a:	bf00      	nop
 800a36c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a36e:	bc08      	pop	{r3}
 800a370:	469e      	mov	lr, r3
 800a372:	4770      	bx	lr

0800a374 <_fini>:
 800a374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a376:	bf00      	nop
 800a378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a37a:	bc08      	pop	{r3}
 800a37c:	469e      	mov	lr, r3
 800a37e:	4770      	bx	lr
