BEGIN:VCALENDAR
CALSCALE:GREGORIAN
VERSION:2.0
METHOD:PUBLISH
PRODID:explore_courses
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTEND;TZID=America/Los_Angeles:20180403T115000
LAST-MODIFIED:20180401T174156
UID:explore_courses930045bd-d5d7-4ad5-8c40-e60533c2ef7c
DTSTAMP:20180401T174156
LOCATION:STLC118
DESCRIPTION:The class teaches cutting-edge optimization and analysis algorithms for the design of complex digital integrated circuits and their use in designing machine learning hardware. It provides working knowledge of the key technologies in Electronic Design Automation (EDA), focusing on synthesis, placement and routing algorithms that perform the major transformations between levels of abstraction and get a design ready to be fabricated. As an example, the design of a convolutional neural network (CNN) for basic image recognition illustrates the interaction between hardware and software for machine learning. It will be implemented on a state-of-the-art FPGA board. Prerequisite: EE 108.
STATUS:CONFIRMED
SEQUENCE:0
SUMMARY:EE292A LEC
DTSTART;TZID=America/Los_Angeles:20180403T103000
CREATED:20180401T174156
RRULE:FREQ=WEEKLY;INTERVAL=1;UNTIL=20180606T115000;BYDAY=TU,TH
END:VEVENT
END:VCALENDAR