```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  
); 

    assign out = (b & ~d) | (~a & c & ~b) | (a & ~c & d);

endmodule
```