Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 23:06:03 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_42/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.024        0.000                      0                 1300        0.003        0.000                      0                 1300        2.112        0.000                       0                  1279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.387}        4.774           209.468         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.024        0.000                      0                 1300        0.003        0.000                      0                 1300        2.112        0.000                       0                  1279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 genblk1[12].reg_in/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.387ns period=4.774ns})
  Destination:            reg_out/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.387ns period=4.774ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.774ns  (vclock rise@4.774ns - vclock rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 2.172ns (48.000%)  route 2.353ns (52.000%))
  Logic Levels:           21  (CARRY8=12 LUT2=7 LUT4=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.357ns = ( 6.131 - 4.774 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.833ns (routing 0.001ns, distribution 0.832ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1278, routed)        0.833     1.779    genblk1[12].reg_in/clk_IBUF_BUFG
    SLICE_X126Y493       FDRE                                         r  genblk1[12].reg_in/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y493       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.858 r  genblk1[12].reg_in/reg_out_reg[4]/Q
                         net (fo=5, routed)           0.198     2.056    genblk1[12].reg_in/x_reg[12][4]
    SLICE_X126Y493       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     2.145 r  genblk1[12].reg_in/z__0_carry_i_8__1/O
                         net (fo=1, routed)           0.011     2.156    conv/mul05/reg_out[21]_i_263_0[2]
    SLICE_X126Y493       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.311 r  conv/mul05/z__0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.337    conv/mul05/z__0_carry_n_0
    SLICE_X126Y494       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.393 r  conv/mul05/z__0_carry__0/O[0]
                         net (fo=1, routed)           0.178     2.571    genblk1[11].reg_in/reg_out_reg[21]_i_145[6]
    SLICE_X127Y494       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     2.672 r  genblk1[11].reg_in/reg_out[21]_i_256/O
                         net (fo=1, routed)           0.015     2.687    conv/add000076/reg_out_reg[21]_i_105_0[6]
    SLICE_X127Y494       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.804 r  conv/add000076/reg_out_reg[21]_i_146/CO[7]
                         net (fo=1, routed)           0.026     2.830    conv/add000076/reg_out_reg[21]_i_146_n_0
    SLICE_X127Y495       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.886 r  conv/add000076/reg_out_reg[21]_i_145/O[0]
                         net (fo=2, routed)           0.291     3.177    conv/add000076/reg_out_reg[21]_i_145_n_15
    SLICE_X126Y490       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     3.228 r  conv/add000076/reg_out[21]_i_153/O
                         net (fo=1, routed)           0.009     3.237    conv/add000076/reg_out[21]_i_153_n_0
    SLICE_X126Y490       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.437 r  conv/add000076/reg_out_reg[21]_i_86/O[4]
                         net (fo=1, routed)           0.217     3.654    conv/add000076/reg_out_reg[21]_i_86_n_11
    SLICE_X127Y487       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     3.742 r  conv/add000076/reg_out[21]_i_52/O
                         net (fo=1, routed)           0.022     3.764    conv/add000076/reg_out[21]_i_52_n_0
    SLICE_X127Y487       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.923 r  conv/add000076/reg_out_reg[21]_i_27/CO[7]
                         net (fo=1, routed)           0.026     3.949    conv/add000076/reg_out_reg[21]_i_27_n_0
    SLICE_X127Y488       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.005 r  conv/add000076/reg_out_reg[21]_i_24/O[0]
                         net (fo=2, routed)           0.193     4.198    conv/add000076/reg_out_reg[21]_i_24_n_15
    SLICE_X129Y487       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.288 r  conv/add000076/reg_out[21]_i_28/O
                         net (fo=1, routed)           0.015     4.303    conv/add000076/reg_out[21]_i_28_n_0
    SLICE_X129Y487       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.420 r  conv/add000076/reg_out_reg[21]_i_18/CO[7]
                         net (fo=1, routed)           0.026     4.446    conv/add000076/reg_out_reg[21]_i_18_n_0
    SLICE_X129Y488       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.502 r  conv/add000076/reg_out_reg[21]_i_17/O[0]
                         net (fo=2, routed)           0.221     4.723    conv/add000076/reg_out_reg[21]_i_17_n_15
    SLICE_X130Y489       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.774 r  conv/add000076/reg_out[21]_i_21/O
                         net (fo=1, routed)           0.009     4.783    conv/add000076/reg_out[21]_i_21_n_0
    SLICE_X130Y489       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     4.897 r  conv/add000076/reg_out_reg[21]_i_11/O[2]
                         net (fo=2, routed)           0.305     5.202    conv/add000076/reg_out_reg[21]_i_11_n_13
    SLICE_X130Y498       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     5.325 r  conv/add000076/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.010     5.335    conv/add000076/reg_out[21]_i_14_n_0
    SLICE_X130Y498       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[5])
                                                      0.158     5.493 r  conv/add000076/reg_out_reg[21]_i_3/CO[5]
                         net (fo=1, routed)           0.172     5.665    conv/add000076/reg_out_reg[21]_i_3_n_2
    SLICE_X129Y498       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     5.753 r  conv/add000076/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.022     5.775    conv/add000076/reg_out[21]_i_5_n_0
    SLICE_X129Y498       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     5.906 r  conv/add000076/reg_out_reg[21]_i_2/O[6]
                         net (fo=1, routed)           0.121     6.027    reg_out/a[22]
    SLICE_X129Y499       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     6.064 r  reg_out/reg_out[21]_i_1/O
                         net (fo=22, routed)          0.240     6.304    reg_out/reg_out[21]_i_1_n_0
    SLICE_X130Y498       FDRE                                         r  reg_out/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.774     4.774 r  
    AP13                                              0.000     4.774 r  clk (IN)
                         net (fo=0)                   0.000     4.774    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.119 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.119    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.119 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.406    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.430 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1278, routed)        0.701     6.131    reg_out/clk_IBUF_BUFG
    SLICE_X130Y498       FDRE                                         r  reg_out/reg_out_reg[0]/C
                         clock pessimism              0.307     6.438    
                         clock uncertainty           -0.035     6.403    
    SLICE_X130Y498       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     6.329    reg_out/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.329    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  0.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 demux/genblk1[79].z_reg[79][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.387ns period=4.774ns})
  Destination:            genblk1[79].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.387ns period=4.774ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.712ns (routing 0.001ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.001ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1278, routed)        0.712     1.368    demux/clk_IBUF_BUFG
    SLICE_X133Y496       FDRE                                         r  demux/genblk1[79].z_reg[79][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y496       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.426 r  demux/genblk1[79].z_reg[79][0]/Q
                         net (fo=1, routed)           0.113     1.539    genblk1[79].reg_in/D[0]
    SLICE_X132Y497       FDRE                                         r  genblk1[79].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1278, routed)        0.835     1.781    genblk1[79].reg_in/clk_IBUF_BUFG
    SLICE_X132Y497       FDRE                                         r  genblk1[79].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.307     1.474    
    SLICE_X132Y497       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.536    genblk1[79].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.387 }
Period(ns):         4.774
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.774       3.484      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.387       2.112      SLICE_X127Y508  demux/genblk1[11].z_reg[11][6]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.387       2.112      SLICE_X123Y509  demux/genblk1[120].z_reg[120][0]/C



