
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xczu3eg-sbva484-1-e -mode out_of_context -flatten_hierarchy rebuilt
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30585 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2333.555 ; gain = 0.000 ; free physical = 20595 ; free virtual = 40682
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:178]
INFO: [Synth 8-6157] synthesizing module 'std_mem_d3' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:84]
	Parameter width bound to: 32 - type: integer 
	Parameter d0_size bound to: 8 - type: integer 
	Parameter d1_size bound to: 8 - type: integer 
	Parameter d2_size bound to: 4 - type: integer 
	Parameter d0_idx_size bound to: 4 - type: integer 
	Parameter d1_idx_size bound to: 4 - type: integer 
	Parameter d2_idx_size bound to: 3 - type: integer 
WARNING: [Synth 8-5856] 3D RAM mem_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'std_mem_d3' (1#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:84]
INFO: [Synth 8-6157] synthesizing module 'std_reg' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:147]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_reg' (2#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:147]
INFO: [Synth 8-6157] synthesizing module 'std_mem_d2' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:58]
	Parameter width bound to: 32 - type: integer 
	Parameter d0_size bound to: 4 - type: integer 
	Parameter d1_size bound to: 4 - type: integer 
	Parameter d0_idx_size bound to: 3 - type: integer 
	Parameter d1_idx_size bound to: 3 - type: integer 
WARNING: [Synth 8-5856] 3D RAM mem_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'std_mem_d2' (3#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:58]
INFO: [Synth 8-6157] synthesizing module 'std_add' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:1]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_add' (4#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'std_add__parameterized0' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:1]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_add__parameterized0' (4#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'std_and' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:8]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_and' (5#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:8]
INFO: [Synth 8-6157] synthesizing module 'std_and__parameterized0' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:8]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_and__parameterized0' (5#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:8]
INFO: [Synth 8-6157] synthesizing module 'std_const' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:15]
	Parameter width bound to: 4 - type: integer 
	Parameter value bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_const' (6#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:15]
INFO: [Synth 8-6157] synthesizing module 'std_const__parameterized0' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:15]
	Parameter width bound to: 4 - type: integer 
	Parameter value bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_const__parameterized0' (6#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:15]
INFO: [Synth 8-6157] synthesizing module 'std_const__parameterized1' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:15]
	Parameter width bound to: 4 - type: integer 
	Parameter value bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_const__parameterized1' (6#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:15]
INFO: [Synth 8-6157] synthesizing module 'std_const__parameterized2' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:15]
	Parameter width bound to: 4 - type: integer 
	Parameter value bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_const__parameterized2' (6#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:15]
INFO: [Synth 8-6157] synthesizing module 'std_const__parameterized3' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:15]
	Parameter width bound to: 32 - type: integer 
	Parameter value bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_const__parameterized3' (6#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:15]
INFO: [Synth 8-6157] synthesizing module 'std_eq' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:21]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_eq' (7#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:21]
INFO: [Synth 8-6157] synthesizing module 'std_le' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:28]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_le' (8#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:28]
INFO: [Synth 8-6157] synthesizing module 'std_mult_pipe' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:113]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_mult_pipe' (9#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:113]
INFO: [Synth 8-6157] synthesizing module 'std_reg__parameterized0' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:147]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_reg__parameterized0' (9#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:147]
INFO: [Synth 8-6157] synthesizing module 'std_rsh' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:164]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_rsh' (10#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:164]
INFO: [Synth 8-6157] synthesizing module 'std_slice' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:171]
	Parameter in_width bound to: 4 - type: integer 
	Parameter out_width bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_slice' (11#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:171]
INFO: [Synth 8-6157] synthesizing module 'std_mem_d1' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:35]
	Parameter width bound to: 32 - type: integer 
	Parameter size bound to: 4 - type: integer 
	Parameter idx_size bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_mem_d1' (12#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:35]
INFO: [Synth 8-6157] synthesizing module 'std_reg__parameterized1' [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:147]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_reg__parameterized1' (12#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'main' (13#1) [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:178]
WARNING: [Synth 8-3331] design std_mem_d1 has unconnected port addr0[2]
WARNING: [Synth 8-3331] design std_slice has unconnected port in[3]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[31]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[30]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[29]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[28]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[27]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[26]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[25]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[24]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[23]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[22]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[21]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[20]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[19]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[18]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[17]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[16]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[15]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[14]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[13]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[12]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[11]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[10]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[9]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[8]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[7]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[6]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[5]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[4]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[3]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[2]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[1]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2338.555 ; gain = 5.000 ; free physical = 20065 ; free virtual = 40155
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.363 ; gain = 24.809 ; free physical = 20010 ; free virtual = 40102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.363 ; gain = 24.809 ; free physical = 20010 ; free virtual = 40102
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.AsS5UlY9m6/device.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2542.988 ; gain = 11.875 ; free physical = 19658 ; free virtual = 39763
Finished Parsing XDC File [/tmp/tmp.AsS5UlY9m6/device.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.988 ; gain = 0.000 ; free physical = 19650 ; free virtual = 39755
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2548.926 ; gain = 5.938 ; free physical = 19714 ; free virtual = 39818
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2548.926 ; gain = 215.371 ; free physical = 19738 ; free virtual = 39860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2548.926 ; gain = 215.371 ; free physical = 19738 ; free virtual = 39861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2548.926 ; gain = 215.371 ; free physical = 19738 ; free virtual = 39860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 2548.926 ; gain = 215.371 ; free physical = 19785 ; free virtual = 39910
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const10'
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const102'
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const106'
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const11'
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const119'
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const12'
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const13'
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const17'
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const18'
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const19'
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const2'
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const20'
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const21'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const101'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const103'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const104'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const105'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const107'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const108'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const109'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const110'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const111'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const112'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const113'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const114'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const115'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const116'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const117'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const118'
INFO: [Synth 8-223] decloning instance 'const100' (std_const__parameterized1) to 'const120'
INFO: [Synth 8-223] decloning instance 'const57' (std_const__parameterized3) to 'const58'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |std_mem_d3    |           2|     18117|
|2     |main__GC0     |           1|     18689|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 630   
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 316   
+---Multipliers : 
	                32x32  Multipliers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 22    
	   2 Input     32 Bit        Muxes := 67    
	   2 Input      4 Bit        Muxes := 233   
	  12 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 28    
	   2 Input      2 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 848   
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 59    
	   2 Input      4 Bit        Muxes := 233   
	  12 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 28    
	   2 Input      2 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 184   
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module std_mem_d3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 256   
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 292   
Module std_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_mem_d2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 20    
Module std_mem_d2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 20    
Module std_mem_d2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 20    
Module std_mem_d2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 20    
Module std_reg__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module std_add__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module std_add__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module std_add__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module std_add__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module std_reg__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_mult_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module std_mult_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module std_mult_pipe__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module std_mult_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module std_reg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_mem_d1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module std_mem_d1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module std_reg__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_reg__parameterized1__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module std_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:129]
DSP Report: Generating DSP out_tmp0, operation Mode is: A2*B.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: Generating DSP out_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: Generating DSP out_tmp0, operation Mode is: A2*B2.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: Generating DSP out_tmp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:129]
DSP Report: Generating DSP out_tmp0, operation Mode is: A2*B.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: Generating DSP out_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: Generating DSP out_tmp0, operation Mode is: A2*B2.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: Generating DSP out_tmp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:129]
DSP Report: Generating DSP out_tmp0, operation Mode is: A2*B.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: Generating DSP out_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: Generating DSP out_tmp0, operation Mode is: A2*B2.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: Generating DSP out_tmp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/tmp.AsS5UlY9m6/linear-algebra-doitgen.sv:129]
DSP Report: Generating DSP out_tmp0, operation Mode is: A2*B.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: Generating DSP out_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: Generating DSP out_tmp0, operation Mode is: A2*B2.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: Generating DSP out_tmp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
INFO: [Synth 8-6904] The RAM "main/sum0/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "main/sum1/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[31]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[30]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[29]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[28]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[27]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[26]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[25]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[24]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[23]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[22]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[21]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[20]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[19]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[18]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[17]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[16]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[15]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[14]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[13]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[12]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[11]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[10]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[9]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[8]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[7]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[6]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[5]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[4]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[3]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[2]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[1]
WARNING: [Synth 8-3331] design main has unconnected port sum_int0_read_data[0]
INFO: [Synth 8-6904] The RAM "main/sum0/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "main/sum1/mem_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[3]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[4]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[5]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[6]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[7]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[8]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[9]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[10]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[11]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[12]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[13]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[14]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[15]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[16]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[17]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[18]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[19]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[20]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[21]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[22]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[23]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[24]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[25]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[26]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[27]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[28]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[29]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/fsm17/out_reg[30]' (FDE) to 'i_0/fsm17/out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\fsm17/out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[47]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[46]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[45]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[44]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[43]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[42]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[41]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[40]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[39]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[38]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[37]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[36]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[35]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[34]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[33]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[32]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[30]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[29]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[28]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[27]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[26]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[25]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[24]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[23]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[22]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[21]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[20]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[19]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[18]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[17]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[16]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[15]) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[47]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[46]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[45]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[44]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[43]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[42]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[41]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[40]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[39]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[38]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[37]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[36]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[35]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[34]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[33]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[32]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[30]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[29]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[28]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[27]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[26]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[25]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[24]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[23]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[22]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[21]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[20]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[19]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[18]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[17]__0) is unused and will be removed from module std_mult_pipe__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[47]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[46]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[45]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[44]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[43]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[42]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[41]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[40]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[39]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[38]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[37]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[36]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[35]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[34]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[33]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[32]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[30]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[29]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[28]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[27]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[26]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[25]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[24]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[23]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[22]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[21]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[20]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[19]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[18]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[17]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[16]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[15]) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[47]__0) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[46]__0) is unused and will be removed from module std_mult_pipe__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[45]__0) is unused and will be removed from module std_mult_pipe__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 2548.926 ; gain = 215.371 ; free physical = 19273 ; free virtual = 39466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+-----------+----------------------+-----------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------+-----------+----------------------+-----------------+
|main        | sum0/mem_reg | Implied   | 4 x 32               | RAM16X1S x 32   | 
|main        | sum1/mem_reg | Implied   | 4 x 32               | RAM16X1S x 32   | 
+------------+--------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|std_mult_pipe | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|std_mult_pipe | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|std_mult_pipe | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|std_mult_pipe | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|std_mult_pipe | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|std_mult_pipe | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|std_mult_pipe | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|std_mult_pipe | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|std_mult_pipe | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|std_mult_pipe | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|std_mult_pipe | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|std_mult_pipe | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|std_mult_pipe | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|std_mult_pipe | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|std_mult_pipe | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|std_mult_pipe | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+--------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |std_mem_d3    |           2|     17748|
|2     |main__GC0     |           1|     12071|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:03:09 . Memory (MB): peak = 2949.309 ; gain = 615.754 ; free physical = 16701 ; free virtual = 36915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:03:28 . Memory (MB): peak = 3063.613 ; gain = 730.059 ; free physical = 15817 ; free virtual = 36031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------+-----------+----------------------+-----------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------+-----------+----------------------+-----------------+
|main        | sum0/mem_reg | Implied   | 4 x 32               | RAM16X1S x 32   | 
|main        | sum1/mem_reg | Implied   | 4 x 32               | RAM16X1S x 32   | 
+------------+--------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |std_mem_d3    |           2|     17748|
|2     |main__GC0     |           1|     12053|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:03:40 . Memory (MB): peak = 3092.688 ; gain = 759.133 ; free physical = 15654 ; free virtual = 35868
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:03:44 . Memory (MB): peak = 3092.691 ; gain = 759.137 ; free physical = 15662 ; free virtual = 35888
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:03:44 . Memory (MB): peak = 3092.691 ; gain = 759.137 ; free physical = 15645 ; free virtual = 35871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:03:47 . Memory (MB): peak = 3092.691 ; gain = 759.137 ; free physical = 15754 ; free virtual = 35974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:03:47 . Memory (MB): peak = 3092.691 ; gain = 759.137 ; free physical = 15870 ; free virtual = 36090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:02 ; elapsed = 00:03:48 . Memory (MB): peak = 3092.691 ; gain = 759.137 ; free physical = 17295 ; free virtual = 37515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:02 ; elapsed = 00:03:48 . Memory (MB): peak = 3092.691 ; gain = 759.137 ; free physical = 17282 ; free virtual = 37502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    24|
|2     |DSP_ALU         |    12|
|3     |DSP_A_B_DATA    |    12|
|4     |DSP_C_DATA      |    12|
|5     |DSP_MULTIPLIER  |    12|
|6     |DSP_M_DATA      |    12|
|7     |DSP_OUTPUT      |     8|
|8     |DSP_OUTPUT_1    |     4|
|9     |DSP_PREADD      |    12|
|10    |DSP_PREADD_DATA |    12|
|11    |LUT1            |     3|
|12    |LUT2            |   440|
|13    |LUT3            |   561|
|14    |LUT4            |   577|
|15    |LUT5            |   193|
|16    |LUT6            |  5846|
|17    |MUXF7           |  2304|
|18    |MUXF8           |  1120|
|19    |RAM16X1S        |    64|
|20    |FDRE            | 19482|
+------+----------------+------+

Report Instance Areas: 
+------+------------------+----------------------------+------+
|      |Instance          |Module                      |Cells |
+------+------------------+----------------------------+------+
|1     |top               |                            | 30710|
|2     |  A0_0_0          |std_mem_d3                  | 11971|
|3     |  A0_0_1          |std_mem_d3_0                | 11937|
|4     |  A_int_read0_0   |std_reg                     |    33|
|5     |  A_read0_0_00    |std_reg_1                   |    33|
|6     |  A_read0_0_10    |std_reg_2                   |    33|
|7     |  A_read0_1_00    |std_reg_3                   |    33|
|8     |  A_read0_1_10    |std_reg_4                   |    33|
|9     |  A_sh_read0_0    |std_reg_5                   |    67|
|10    |  C40_0           |std_mem_d2                  |   742|
|11    |  C40_1           |std_mem_d2_6                |   766|
|12    |  C41_0           |std_mem_d2_7                |   766|
|13    |  C41_1           |std_mem_d2_8                |   745|
|14    |  C4_int_read0_0  |std_reg_9                   |    33|
|15    |  C4_read0_0_00   |std_reg_10                  |    33|
|16    |  C4_read0_0_10   |std_reg_11                  |    33|
|17    |  C4_read0_1_00   |std_reg_12                  |    33|
|18    |  C4_read0_1_10   |std_reg_13                  |    33|
|19    |  C4_sh_read0_0   |std_reg_14                  |    65|
|20    |  add3            |std_add__parameterized0     |    36|
|21    |  add4            |std_add__parameterized0_15  |    68|
|22    |  add5            |std_add__parameterized0_16  |    36|
|23    |  add6            |std_add__parameterized0_17  |    68|
|24    |  bin_read2_0     |std_reg_18                  |    33|
|25    |  bin_read3_0     |std_reg_19                  |    33|
|26    |  cond_computed   |std_reg__parameterized1     |     3|
|27    |  cond_computed0  |std_reg__parameterized1_20  |     4|
|28    |  cond_computed1  |std_reg__parameterized1_21  |     1|
|29    |  cond_computed10 |std_reg__parameterized1_22  |     1|
|30    |  cond_computed11 |std_reg__parameterized1_23  |     2|
|31    |  cond_computed12 |std_reg__parameterized1_24  |     1|
|32    |  cond_computed13 |std_reg__parameterized1_25  |     1|
|33    |  cond_computed14 |std_reg__parameterized1_26  |     1|
|34    |  cond_computed15 |std_reg__parameterized1_27  |     1|
|35    |  cond_computed16 |std_reg__parameterized1_28  |     3|
|36    |  cond_computed17 |std_reg__parameterized1_29  |     2|
|37    |  cond_computed18 |std_reg__parameterized1_30  |     5|
|38    |  cond_computed19 |std_reg__parameterized1_31  |     2|
|39    |  cond_computed2  |std_reg__parameterized1_32  |     2|
|40    |  cond_computed20 |std_reg__parameterized1_33  |     1|
|41    |  cond_computed21 |std_reg__parameterized1_34  |     2|
|42    |  cond_computed22 |std_reg__parameterized1_35  |     2|
|43    |  cond_computed23 |std_reg__parameterized1_36  |     1|
|44    |  cond_computed3  |std_reg__parameterized1_37  |     2|
|45    |  cond_computed4  |std_reg__parameterized1_38  |     4|
|46    |  cond_computed5  |std_reg__parameterized1_39  |     1|
|47    |  cond_computed6  |std_reg__parameterized1_40  |     2|
|48    |  cond_computed7  |std_reg__parameterized1_41  |     1|
|49    |  cond_computed8  |std_reg__parameterized1_42  |     1|
|50    |  cond_computed9  |std_reg__parameterized1_43  |     1|
|51    |  cond_stored     |std_reg__parameterized1_44  |     1|
|52    |  cond_stored0    |std_reg__parameterized1_45  |   131|
|53    |  cond_stored1    |std_reg__parameterized1_46  |     1|
|54    |  cond_stored10   |std_reg__parameterized1_47  |     1|
|55    |  cond_stored11   |std_reg__parameterized1_48  |     1|
|56    |  cond_stored12   |std_reg__parameterized1_49  |     1|
|57    |  cond_stored13   |std_reg__parameterized1_50  |     1|
|58    |  cond_stored14   |std_reg__parameterized1_51  |     1|
|59    |  cond_stored15   |std_reg__parameterized1_52  |     2|
|60    |  cond_stored16   |std_reg__parameterized1_53  |     3|
|61    |  cond_stored17   |std_reg__parameterized1_54  |     2|
|62    |  cond_stored18   |std_reg__parameterized1_55  |    65|
|63    |  cond_stored19   |std_reg__parameterized1_56  |     2|
|64    |  cond_stored2    |std_reg__parameterized1_57  |     1|
|65    |  cond_stored20   |std_reg__parameterized1_58  |     2|
|66    |  cond_stored21   |std_reg__parameterized1_59  |     1|
|67    |  cond_stored22   |std_reg__parameterized1_60  |     1|
|68    |  cond_stored23   |std_reg__parameterized1_61  |     1|
|69    |  cond_stored3    |std_reg__parameterized1_62  |     2|
|70    |  cond_stored4    |std_reg__parameterized1_63  |     2|
|71    |  cond_stored5    |std_reg__parameterized1_64  |     1|
|72    |  cond_stored6    |std_reg__parameterized1_65  |     1|
|73    |  cond_stored7    |std_reg__parameterized1_66  |     1|
|74    |  cond_stored8    |std_reg__parameterized1_67  |     1|
|75    |  cond_stored9    |std_reg__parameterized1_68  |     2|
|76    |  done_reg        |std_reg__parameterized1_69  |     2|
|77    |  done_reg0       |std_reg__parameterized1_70  |     2|
|78    |  done_reg1       |std_reg__parameterized1_71  |     1|
|79    |  done_reg10      |std_reg__parameterized1_72  |     1|
|80    |  done_reg11      |std_reg__parameterized1_73  |     1|
|81    |  done_reg12      |std_reg__parameterized1_74  |     1|
|82    |  done_reg13      |std_reg__parameterized1_75  |     1|
|83    |  done_reg14      |std_reg__parameterized1_76  |     1|
|84    |  done_reg15      |std_reg__parameterized1_77  |     1|
|85    |  done_reg16      |std_reg__parameterized1_78  |     1|
|86    |  done_reg17      |std_reg__parameterized1_79  |     2|
|87    |  done_reg18      |std_reg__parameterized1_80  |     2|
|88    |  done_reg19      |std_reg__parameterized1_81  |     2|
|89    |  done_reg2       |std_reg__parameterized1_82  |     2|
|90    |  done_reg20      |std_reg__parameterized1_83  |     1|
|91    |  done_reg21      |std_reg__parameterized1_84  |     1|
|92    |  done_reg22      |std_reg__parameterized1_85  |     2|
|93    |  done_reg23      |std_reg__parameterized1_86  |     1|
|94    |  done_reg3       |std_reg__parameterized1_87  |     2|
|95    |  done_reg4       |std_reg__parameterized1_88  |     2|
|96    |  done_reg5       |std_reg__parameterized1_89  |     1|
|97    |  done_reg6       |std_reg__parameterized1_90  |     1|
|98    |  done_reg7       |std_reg__parameterized1_91  |     1|
|99    |  done_reg8       |std_reg__parameterized1_92  |     1|
|100   |  done_reg9       |std_reg__parameterized1_93  |     1|
|101   |  fsm             |std_reg_94                  |   153|
|102   |  fsm0            |std_reg_95                  |    14|
|103   |  fsm1            |std_reg_96                  |    63|
|104   |  fsm10           |std_reg_97                  |    24|
|105   |  fsm11           |std_reg_98                  |    14|
|106   |  fsm12           |std_reg_99                  |    24|
|107   |  fsm13           |std_reg_100                 |    12|
|108   |  fsm14           |std_reg_101                 |    18|
|109   |  fsm15           |std_reg_102                 |    18|
|110   |  fsm16           |std_reg_103                 |    57|
|111   |  fsm17           |std_reg_104                 |    31|
|112   |  fsm2            |std_reg_105                 |    50|
|113   |  fsm3            |std_reg_106                 |     9|
|114   |  fsm4            |std_reg_107                 |     9|
|115   |  fsm5            |std_reg_108                 |     9|
|116   |  fsm6            |std_reg_109                 |     9|
|117   |  fsm7            |std_reg_110                 |   424|
|118   |  fsm8            |std_reg_111                 |    35|
|119   |  fsm9            |std_reg_112                 |    34|
|120   |  mult_pipe0      |std_mult_pipe               |   191|
|121   |    out_tmp0      |out_tmp0_funnel             |     8|
|122   |    out_tmp0__0   |out_tmp0__0_funnel          |     8|
|123   |    out_tmp_reg   |out_tmp0_funnel__1          |     8|
|124   |  mult_pipe1      |std_mult_pipe_113           |   158|
|125   |    out_tmp0      |out_tmp0_funnel__2          |     8|
|126   |    out_tmp0__0   |out_tmp0__0_funnel__1       |     8|
|127   |    out_tmp_reg   |out_tmp0_funnel__3          |     8|
|128   |  mult_pipe2      |std_mult_pipe_114           |   191|
|129   |    out_tmp0      |out_tmp0_funnel__4          |     8|
|130   |    out_tmp0__0   |out_tmp0__0_funnel__2       |     8|
|131   |    out_tmp_reg   |out_tmp0_funnel__5          |     8|
|132   |  mult_pipe3      |std_mult_pipe_115           |   191|
|133   |    out_tmp0      |out_tmp0_funnel__6          |     8|
|134   |    out_tmp0__0   |out_tmp0__0_funnel__3       |     8|
|135   |    out_tmp_reg   |out_tmp0_funnel__7          |     8|
|136   |  p0              |std_reg__parameterized0     |    78|
|137   |  p1              |std_reg__parameterized0_116 |    13|
|138   |  par_done_reg    |std_reg__parameterized1_117 |     2|
|139   |  par_done_reg0   |std_reg__parameterized1_118 |     1|
|140   |  par_done_reg1   |std_reg__parameterized1_119 |     2|
|141   |  par_done_reg10  |std_reg__parameterized1_120 |     1|
|142   |  par_done_reg11  |std_reg__parameterized1_121 |     1|
|143   |  par_done_reg12  |std_reg__parameterized1_122 |     1|
|144   |  par_done_reg13  |std_reg__parameterized1_123 |     3|
|145   |  par_done_reg14  |std_reg__parameterized1_124 |     1|
|146   |  par_done_reg15  |std_reg__parameterized1_125 |     1|
|147   |  par_done_reg16  |std_reg__parameterized1_126 |     1|
|148   |  par_done_reg17  |std_reg__parameterized1_127 |     1|
|149   |  par_done_reg18  |std_reg__parameterized1_128 |     1|
|150   |  par_done_reg19  |std_reg__parameterized1_129 |     1|
|151   |  par_done_reg2   |std_reg__parameterized1_130 |     1|
|152   |  par_done_reg20  |std_reg__parameterized1_131 |     2|
|153   |  par_done_reg21  |std_reg__parameterized1_132 |     1|
|154   |  par_done_reg22  |std_reg__parameterized1_133 |     1|
|155   |  par_done_reg23  |std_reg__parameterized1_134 |     1|
|156   |  par_done_reg24  |std_reg__parameterized1_135 |     1|
|157   |  par_done_reg25  |std_reg__parameterized1_136 |     1|
|158   |  par_done_reg26  |std_reg__parameterized1_137 |     1|
|159   |  par_done_reg27  |std_reg__parameterized1_138 |     1|
|160   |  par_done_reg28  |std_reg__parameterized1_139 |     1|
|161   |  par_done_reg29  |std_reg__parameterized1_140 |     1|
|162   |  par_done_reg3   |std_reg__parameterized1_141 |     2|
|163   |  par_done_reg30  |std_reg__parameterized1_142 |     2|
|164   |  par_done_reg31  |std_reg__parameterized1_143 |     2|
|165   |  par_done_reg32  |std_reg__parameterized1_144 |     3|
|166   |  par_done_reg33  |std_reg__parameterized1_145 |     2|
|167   |  par_done_reg34  |std_reg__parameterized1_146 |     1|
|168   |  par_done_reg35  |std_reg__parameterized1_147 |     1|
|169   |  par_done_reg36  |std_reg__parameterized1_148 |     2|
|170   |  par_done_reg4   |std_reg__parameterized1_149 |     3|
|171   |  par_done_reg5   |std_reg__parameterized1_150 |     2|
|172   |  par_done_reg6   |std_reg__parameterized1_151 |     3|
|173   |  par_done_reg7   |std_reg__parameterized1_152 |     1|
|174   |  par_done_reg8   |std_reg__parameterized1_153 |     2|
|175   |  par_done_reg9   |std_reg__parameterized1_154 |     3|
|176   |  par_reset       |std_reg__parameterized1_155 |     1|
|177   |  par_reset0      |std_reg__parameterized1_156 |     2|
|178   |  par_reset1      |std_reg__parameterized1_157 |     5|
|179   |  par_reset10     |std_reg__parameterized1_158 |     3|
|180   |  par_reset2      |std_reg__parameterized1_159 |     3|
|181   |  par_reset3      |std_reg__parameterized1_160 |     9|
|182   |  par_reset4      |std_reg__parameterized1_161 |     1|
|183   |  par_reset5      |std_reg__parameterized1_162 |     3|
|184   |  par_reset6      |std_reg__parameterized1_163 |     1|
|185   |  par_reset7      |std_reg__parameterized1_164 |     1|
|186   |  par_reset8      |std_reg__parameterized1_165 |     3|
|187   |  par_reset9      |std_reg__parameterized1_166 |     5|
|188   |  q0              |std_reg__parameterized0_167 |    28|
|189   |  q1              |std_reg__parameterized0_168 |     8|
|190   |  r0              |std_reg__parameterized0_169 |     7|
|191   |  r1              |std_reg__parameterized0_170 |     5|
|192   |  r2              |std_reg__parameterized0_171 |   341|
|193   |  s1              |std_reg__parameterized0_172 |    34|
|194   |  sum0            |std_mem_d1                  |    64|
|195   |  sum1            |std_mem_d1_173              |    64|
|196   |  sum_sh_read0_0  |std_reg_174                 |    69|
|197   |  v_0_00          |std_reg_175                 |    64|
|198   |  v_0_10          |std_reg_176                 |    33|
|199   |  v_1_00          |std_reg_177                 |    64|
|200   |  v_1_10          |std_reg_178                 |    33|
+------+------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:02 ; elapsed = 00:03:48 . Memory (MB): peak = 3092.691 ; gain = 759.137 ; free physical = 17282 ; free virtual = 37502
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 288 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:03:29 . Memory (MB): peak = 3092.691 ; gain = 568.574 ; free physical = 17316 ; free virtual = 37537
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:03:48 . Memory (MB): peak = 3092.695 ; gain = 759.137 ; free physical = 17315 ; free virtual = 37536
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.707 ; gain = 0.000 ; free physical = 18811 ; free virtual = 39026
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:04:37 . Memory (MB): peak = 3124.707 ; gain = 1622.180 ; free physical = 18930 ; free virtual = 39146
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3124.707 ; gain = 0.000 ; free physical = 18929 ; free virtual = 39145
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.AsS5UlY9m6/out/FutilBuild.runs/synth_1/main.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3148.723 ; gain = 24.016 ; free physical = 20365 ; free virtual = 40557
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 13:51:54 2020...
