

================================================================
== Vitis HLS Report for 'extractEFrames_accel'
================================================================
* Date:           Sun Sep  4 18:21:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  5.440 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %width" [xf_hud_accel.cpp:199]   --->   Operation 10 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %height" [xf_hud_accel.cpp:199]   --->   Operation 11 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%LEF_Img_rows_c = alloca i64 1" [xf_hud_accel.cpp:199]   --->   Operation 12 'alloca' 'LEF_Img_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%InImg_cols_c = alloca i64 1" [xf_hud_accel.cpp:199]   --->   Operation 13 'alloca' 'InImg_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%InImg_data = alloca i64 1" [xf_hud_accel.cpp:190]   --->   Operation 14 'alloca' 'InImg_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%LEF_Img_data = alloca i64 1" [xf_hud_accel.cpp:192]   --->   Operation 15 'alloca' 'LEF_Img_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%SEF_Img_data = alloca i64 1" [xf_hud_accel.cpp:193]   --->   Operation 16 'alloca' 'SEF_Img_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 17 [1/1] (1.77ns)   --->   "%call_ret = call i73 @Block_entry5_proc, i16 %height_read, i16 %width_read" [xf_hud_accel.cpp:199]   --->   Operation 17 'call' 'call_ret' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%InImg_rows_channel = extractvalue i73 %call_ret" [xf_hud_accel.cpp:199]   --->   Operation 18 'extractvalue' 'InImg_rows_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%LEF_Img_cols_channel = extractvalue i73 %call_ret" [xf_hud_accel.cpp:199]   --->   Operation 19 'extractvalue' 'LEF_Img_cols_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%SEF_Img_rows_channel = extractvalue i73 %call_ret" [xf_hud_accel.cpp:199]   --->   Operation 20 'extractvalue' 'SEF_Img_rows_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%SEF_Img_cols_channel = extractvalue i73 %call_ret" [xf_hud_accel.cpp:199]   --->   Operation 21 'extractvalue' 'SEF_Img_cols_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%InImg_cols_c15_channel = extractvalue i73 %call_ret" [xf_hud_accel.cpp:199]   --->   Operation 22 'extractvalue' 'InImg_cols_c15_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%LEF_Img_rows_c16_channel = extractvalue i73 %call_ret" [xf_hud_accel.cpp:199]   --->   Operation 23 'extractvalue' 'LEF_Img_rows_c16_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 24 [2/2] (2.40ns)   --->   "%call_ln202 = call void @AXIVideo2BayerMat<0, 4320, 3848, 2, 3>, i16 %in_ptr_V_data_V, i2 %in_ptr_V_keep_V, i2 %in_ptr_V_strb_V, i1 %in_ptr_V_user_V, i1 %in_ptr_V_last_V, i1 %in_ptr_V_id_V, i1 %in_ptr_V_dest_V, i13 %InImg_rows_channel, i12 %InImg_cols_c15_channel, i16 %InImg_data, i12 %InImg_cols_c" [xf_hud_accel.cpp:202]   --->   Operation 24 'call' 'call_ln202' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln202 = call void @AXIVideo2BayerMat<0, 4320, 3848, 2, 3>, i16 %in_ptr_V_data_V, i2 %in_ptr_V_keep_V, i2 %in_ptr_V_strb_V, i1 %in_ptr_V_user_V, i1 %in_ptr_V_last_V, i1 %in_ptr_V_id_V, i1 %in_ptr_V_dest_V, i13 %InImg_rows_channel, i12 %InImg_cols_c15_channel, i16 %InImg_data, i12 %InImg_cols_c" [xf_hud_accel.cpp:202]   --->   Operation 25 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 26 [2/2] (2.40ns)   --->   "%call_ln204 = call void @extractExposureFrames<0, 8, 8, 2160, 3840, 2, 3, 3, 3, 0>, i12 %InImg_cols_c, i16 %InImg_data, i12 %LEF_Img_rows_c16_channel, i16 %LEF_Img_data, i16 %SEF_Img_data, i12 %LEF_Img_rows_c" [xf_hud_accel.cpp:204]   --->   Operation 26 'call' 'call_ln204' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln204 = call void @extractExposureFrames<0, 8, 8, 2160, 3840, 2, 3, 3, 3, 0>, i12 %InImg_cols_c, i16 %InImg_data, i12 %LEF_Img_rows_c16_channel, i16 %LEF_Img_data, i16 %SEF_Img_data, i12 %LEF_Img_rows_c" [xf_hud_accel.cpp:204]   --->   Operation 27 'call' 'call_ln204' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.20>
ST_7 : Operation 28 [2/2] (1.20ns)   --->   "%call_ln208 = call void @GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>, i12 %LEF_Img_rows_c, i12 %LEF_Img_cols_channel, i16 %LEF_Img_data, i16 %lef_ptr_V_data_V, i2 %lef_ptr_V_keep_V, i2 %lef_ptr_V_strb_V, i1 %lef_ptr_V_user_V, i1 %lef_ptr_V_last_V, i1 %lef_ptr_V_id_V, i1 %lef_ptr_V_dest_V" [xf_hud_accel.cpp:208]   --->   Operation 28 'call' 'call_ln208' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 29 [2/2] (1.20ns)   --->   "%call_ln209 = call void @GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>.1, i12 %SEF_Img_rows_channel, i12 %SEF_Img_cols_channel, i16 %SEF_Img_data, i16 %sef_ptr_V_data_V, i2 %sef_ptr_V_keep_V, i2 %sef_ptr_V_strb_V, i1 %sef_ptr_V_user_V, i1 %sef_ptr_V_last_V, i1 %sef_ptr_V_id_V, i1 %sef_ptr_V_dest_V" [xf_hud_accel.cpp:209]   --->   Operation 29 'call' 'call_ln209' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln208 = call void @GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>, i12 %LEF_Img_rows_c, i12 %LEF_Img_cols_channel, i16 %LEF_Img_data, i16 %lef_ptr_V_data_V, i2 %lef_ptr_V_keep_V, i2 %lef_ptr_V_strb_V, i1 %lef_ptr_V_user_V, i1 %lef_ptr_V_last_V, i1 %lef_ptr_V_id_V, i1 %lef_ptr_V_dest_V" [xf_hud_accel.cpp:208]   --->   Operation 30 'call' 'call_ln208' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln209 = call void @GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>.1, i12 %SEF_Img_rows_channel, i12 %SEF_Img_cols_channel, i16 %SEF_Img_data, i16 %sef_ptr_V_data_V, i2 %sef_ptr_V_keep_V, i2 %sef_ptr_V_strb_V, i1 %sef_ptr_V_user_V, i1 %sef_ptr_V_last_V, i1 %sef_ptr_V_id_V, i1 %sef_ptr_V_dest_V" [xf_hud_accel.cpp:209]   --->   Operation 31 'call' 'call_ln209' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @LEF_Img_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %LEF_Img_rows_c, i12 %LEF_Img_rows_c" [xf_hud_accel.cpp:199]   --->   Operation 32 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln199 = specinterface void @_ssdm_op_SpecInterface, i12 %LEF_Img_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [xf_hud_accel.cpp:199]   --->   Operation 33 'specinterface' 'specinterface_ln199' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @InImg_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %InImg_cols_c, i12 %InImg_cols_c" [xf_hud_accel.cpp:199]   --->   Operation 34 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln199 = specinterface void @_ssdm_op_SpecInterface, i12 %InImg_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [xf_hud_accel.cpp:199]   --->   Operation 35 'specinterface' 'specinterface_ln199' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln199 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_18" [xf_hud_accel.cpp:199]   --->   Operation 36 'specdataflowpipeline' 'specdataflowpipeline_ln199' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln169 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [xf_hud_accel.cpp:169]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln169' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_ptr_V_data_V, i2 %in_ptr_V_keep_V, i2 %in_ptr_V_strb_V, i1 %in_ptr_V_user_V, i1 %in_ptr_V_last_V, i1 %in_ptr_V_id_V, i1 %in_ptr_V_dest_V, void @empty_20, i32 1, i32 1, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_ptr_V_data_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_ptr_V_keep_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_ptr_V_strb_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_ptr_V_user_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_ptr_V_last_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_ptr_V_id_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_ptr_V_dest_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lef_ptr_V_data_V, i2 %lef_ptr_V_keep_V, i2 %lef_ptr_V_strb_V, i1 %lef_ptr_V_user_V, i1 %lef_ptr_V_last_V, i1 %lef_ptr_V_id_V, i1 %lef_ptr_V_dest_V, void @empty_20, i32 1, i32 1, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %lef_ptr_V_data_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %lef_ptr_V_keep_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %lef_ptr_V_strb_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %lef_ptr_V_user_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %lef_ptr_V_last_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %lef_ptr_V_id_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %lef_ptr_V_dest_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sef_ptr_V_data_V, i2 %sef_ptr_V_keep_V, i2 %sef_ptr_V_strb_V, i1 %sef_ptr_V_user_V, i1 %sef_ptr_V_last_V, i1 %sef_ptr_V_id_V, i1 %sef_ptr_V_dest_V, void @empty_20, i32 1, i32 1, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sef_ptr_V_data_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %sef_ptr_V_keep_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %sef_ptr_V_strb_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sef_ptr_V_user_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sef_ptr_V_last_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sef_ptr_V_id_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sef_ptr_V_dest_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %height"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_15, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %width"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_15, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_3, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @InImg_OC_data_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i16 %InImg_data, i16 %InImg_data"   --->   Operation 69 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InImg_data, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @LEF_Img_OC_data_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i16 %LEF_Img_data, i16 %LEF_Img_data"   --->   Operation 71 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LEF_Img_data, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @SEF_Img_OC_data_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i16 %SEF_Img_data, i16 %SEF_Img_data"   --->   Operation 73 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEF_Img_data, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln210 = ret" [xf_hud_accel.cpp:210]   --->   Operation 75 'ret' 'ret_ln210' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('_cols', xf_hud_accel.cpp:199) on port 'width' (xf_hud_accel.cpp:199) [24]  (1 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'call' operation ('call_ret', xf_hud_accel.cpp:199) to 'Block_entry5_proc' [74]  (1.78 ns)

 <State 3>: 2.41ns
The critical path consists of the following:
	'call' operation ('call_ln202', xf_hud_accel.cpp:202) to 'AXIVideo2BayerMat<0, 4320, 3848, 2, 3>' [81]  (2.41 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.41ns
The critical path consists of the following:
	'call' operation ('call_ln204', xf_hud_accel.cpp:204) to 'extractExposureFrames<0, 8, 8, 2160, 3840, 2, 3, 3, 3, 0>' [82]  (2.41 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.2ns
The critical path consists of the following:
	'call' operation ('call_ln208', xf_hud_accel.cpp:208) to 'GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>' [83]  (1.2 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
