<h1 align="center">Hi 👋, I'm Manikanta D</h1>
<h3 align="center">🔬 VLSI Design & Verification Engineer | RTL Enthusiast | Final Year ECE Student</h3>

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&pause=1000&color=F75C7E&center=true&vCenter=true&width=440&lines=Aspiring+VLSI+Engineer;RTL+%7C+UVM+%7C+SystemVerilog+%7C+STA;Passionate+about+Semiconductor+Design;Let's+build+chips+that+change+the+world!" />
</p>

---

## 🔧 Tech Toolbox

![Verilog](https://img.shields.io/badge/-Verilog-000?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-blue?style=for-the-badge)
![UVM](https://img.shields.io/badge/-UVM-purple?style=for-the-badge)
![QuestaSim](https://img.shields.io/badge/-QuestaSim-green?style=for-the-badge)
![SpyGlass](https://img.shields.io/badge/-SpyGlass-yellow?style=for-the-badge)
![Xilinx ISE](https://img.shields.io/badge/-Xilinx%20ISE-red?style=for-the-badge)
![Python](https://img.shields.io/badge/-Python-FFD43B?style=for-the-badge&logo=python)
![Ubuntu](https://img.shields.io/badge/-Ubuntu-black?style=for-the-badge&logo=ubuntu)

---

## 🚀 Projects

### 🔷 1×3 Router – RTL Design & Verification
- Implemented Router in Verilog using FIFO, FSM, and synchronizer blocks.
- Verified using ModelSim & QuestaSim with 95% coverage.
- ASIC flow adapted using SpyGlass and STA.

### 🔷 FSM-Based Washing Machine Controller
- FSM designed in Verilog for multi-cycle washing operation (wash/rinse/spin).
- Simulated in Xilinx ISE for RTL analysis and testing.

### 🔷 Adder Cum Subtractor with UVM
- RTL + UVM verification project using industry tools.
- Synthesized using Yosys and layouted in OpenROAD (GDSII generated).

---

## 📜 Certifications

- ✅ *VLSI For Beginners* – NIELIT Calicut  
- ✅ *VLSI & Verilog Programming* – Infosys Springboard  
- ✅ *Semiconductor Devices & Circuits* – Infosys Springboard  
- ✅ *IoT Fundamentals* – GTTC Mangalore  

---

## 💼 Experience

- **Maven Silicon (Trainee)** – RTL coding, FSMs, STA, SV/UVM  
- **VTU Internship** – HDL, synthesis, OpenROAD  
- **GTTC Mangalore (IoT Intern)** – ThingWorx & PLC basics  
- **CACS Bangalore (Technician)** – BMS, chillers, site inspections  

---

## 📊 GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Manikanta-Devadiga&show_icons=true&theme=radical" width="48%"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Manikanta-Devadiga&layout=compact&theme=tokyonight" width="48%"/>
</p>

---

## 📫 Let's Connect

- 📧 Email: [maniprince4925@gmail.com](mailto:maniprince4925@gmail.com)  
- 🔗 [LinkedIn](https://www.linkedin.com/in/manikanta-devadiga-4b7284208)  
- 🐙 GitHub: [https://github.com/Manikanta-Devadiga](https://github.com/Manikanta-Devadiga)

---

<p align="center">
⚡ *Designing circuits that power tomorrow’s innovations.*
</p>
