{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540417289743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540417289744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 16:41:29 2018 " "Processing started: Wed Oct 24 16:41:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540417289744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540417289744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mux12 -c Mux12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mux12 -c Mux12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540417289744 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540417290421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux12-Mux12_arc " "Found design unit 1: Mux12-Mux12_arc" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540417292092 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux12 " "Found entity 1: Mux12" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540417292092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540417292092 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mux12 " "Elaborating entity \"Mux12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540417292232 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux12.vhd(33) " "Inferred latch for \"Output\[0\]\" at Mux12.vhd(33)" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540417292236 "|Mux12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux12.vhd(33) " "Inferred latch for \"Output\[1\]\" at Mux12.vhd(33)" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540417292236 "|Mux12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux12.vhd(33) " "Inferred latch for \"Output\[2\]\" at Mux12.vhd(33)" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540417292237 "|Mux12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux12.vhd(33) " "Inferred latch for \"Output\[3\]\" at Mux12.vhd(33)" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540417292237 "|Mux12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux12.vhd(33) " "Inferred latch for \"Output\[4\]\" at Mux12.vhd(33)" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540417292237 "|Mux12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux12.vhd(33) " "Inferred latch for \"Output\[5\]\" at Mux12.vhd(33)" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540417292237 "|Mux12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux12.vhd(33) " "Inferred latch for \"Output\[6\]\" at Mux12.vhd(33)" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540417292237 "|Mux12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux12.vhd(33) " "Inferred latch for \"Output\[7\]\" at Mux12.vhd(33)" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540417292238 "|Mux12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] Mux12.vhd(33) " "Inferred latch for \"Output\[8\]\" at Mux12.vhd(33)" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540417292238 "|Mux12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] Mux12.vhd(33) " "Inferred latch for \"Output\[9\]\" at Mux12.vhd(33)" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540417292238 "|Mux12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] Mux12.vhd(33) " "Inferred latch for \"Output\[10\]\" at Mux12.vhd(33)" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540417292238 "|Mux12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] Mux12.vhd(33) " "Inferred latch for \"Output\[11\]\" at Mux12.vhd(33)" {  } { { "Mux12.vhd" "" { Text "C:/VHDL/Mux12/Mux12.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540417292238 "|Mux12"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540417293320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540417293320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540417294495 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540417294495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540417294495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540417294495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540417294517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 16:41:34 2018 " "Processing ended: Wed Oct 24 16:41:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540417294517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540417294517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540417294517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540417294517 ""}
