Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 18 22:36:02 2024
| Host         : Petrichor running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     35          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (73)
5. checking no_input_delay (11)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/core/pc_reg[2]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/core/pc_reg[3]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/core/pc_reg[4]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/core/pc_reg[5]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/core/pc_reg[6]_rep/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (73)
-------------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.563        0.000                      0                 3278        0.063        0.000                      0                 3278        3.000        0.000                       0                   864  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.353        0.000                      0                  191        0.227        0.000                      0                  191        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      8.408        0.000                       0                     3  
  clkout2          37.519        0.000                      0                   20        0.304        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          32.393        0.000                      0                 2492        0.063        0.000                      0                 2492       48.870        0.000                       0                   748  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         6.624        0.000                      0                   17        0.243        0.000                      0                   17  
sys_clk_pin   clkout3             5.563        0.000                      0                   11        0.101        0.000                      0                   11  
clkout2       clkout3            17.425        0.000                      0                    2        0.322        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 92.574        0.000                      0                  559        0.303        0.000                      0                  559  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clkfbout                    
(none)        clkout2                     
(none)        clkout3                     
(none)        sys_clk_pin                 
(none)                      clkout2       
(none)                      clkout3       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.589ns (18.228%)  route 2.642ns (81.772%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372     4.582    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.379     4.961 f  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.914     5.876    CLK_GEN/led_counter[23]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.981 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           0.883     6.864    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.969 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.845     7.814    CLK_GEN/led_clk
    SLICE_X52Y95         FDRE                                         r  CLK_GEN/led_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.260    14.312    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.352    14.167    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.589ns (18.228%)  route 2.642ns (81.772%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372     4.582    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.379     4.961 f  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.914     5.876    CLK_GEN/led_counter[23]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.981 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           0.883     6.864    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.969 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.845     7.814    CLK_GEN/led_clk
    SLICE_X52Y95         FDRE                                         r  CLK_GEN/led_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.260    14.312    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.352    14.167    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.589ns (18.228%)  route 2.642ns (81.772%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372     4.582    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.379     4.961 f  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.914     5.876    CLK_GEN/led_counter[23]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.981 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           0.883     6.864    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.969 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.845     7.814    CLK_GEN/led_clk
    SLICE_X52Y95         FDRE                                         r  CLK_GEN/led_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.260    14.312    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.352    14.167    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.589ns (18.228%)  route 2.642ns (81.772%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372     4.582    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.379     4.961 f  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.914     5.876    CLK_GEN/led_counter[23]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.981 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           0.883     6.864    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.969 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.845     7.814    CLK_GEN/led_clk
    SLICE_X52Y95         FDRE                                         r  CLK_GEN/led_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.260    14.312    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.352    14.167    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.589ns (18.861%)  route 2.534ns (81.139%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372     4.582    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.379     4.961 f  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.914     5.876    CLK_GEN/led_counter[23]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.981 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           0.883     6.864    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.969 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.737     7.705    CLK_GEN/led_clk
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.260    14.312    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[21]/C
                         clock pessimism              0.271    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.352    14.195    CLK_GEN/led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.589ns (18.861%)  route 2.534ns (81.139%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372     4.582    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.379     4.961 f  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.914     5.876    CLK_GEN/led_counter[23]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.981 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           0.883     6.864    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.969 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.737     7.705    CLK_GEN/led_clk
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.260    14.312    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
                         clock pessimism              0.271    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.352    14.195    CLK_GEN/led_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.589ns (18.861%)  route 2.534ns (81.139%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372     4.582    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.379     4.961 f  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.914     5.876    CLK_GEN/led_counter[23]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.981 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           0.883     6.864    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.969 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.737     7.705    CLK_GEN/led_clk
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.260    14.312    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
                         clock pessimism              0.271    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.352    14.195    CLK_GEN/led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.589ns (18.861%)  route 2.534ns (81.139%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372     4.582    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.379     4.961 f  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.914     5.876    CLK_GEN/led_counter[23]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.981 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           0.883     6.864    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.969 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.737     7.705    CLK_GEN/led_clk
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.260    14.312    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism              0.271    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.352    14.195    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.589ns (19.305%)  route 2.462ns (80.695%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372     4.582    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.379     4.961 f  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.914     5.876    CLK_GEN/led_counter[23]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.981 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           0.883     6.864    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.969 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.665     7.633    CLK_GEN/led_clk
    SLICE_X52Y96         FDRE                                         r  CLK_GEN/led_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.260    14.312    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.352    14.167    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.589ns (19.305%)  route 2.462ns (80.695%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372     4.582    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.379     4.961 f  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.914     5.876    CLK_GEN/led_counter[23]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.981 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           0.883     6.864    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.969 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.665     7.633    CLK_GEN/led_clk
    SLICE_X52Y96         FDRE                                         r  CLK_GEN/led_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.260    14.312    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.352    14.167    CLK_GEN/led_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  6.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.795%)  route 0.124ns (37.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_tx_ctrl/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.124     1.783    uart_tx_ctrl/bitIndex_reg[2]
    SLICE_X11Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.828 r  uart_tx_ctrl/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.828    uart_tx_ctrl/txBit_i_3_n_0
    SLICE_X11Y53         FDSE                                         r  uart_tx_ctrl/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y53         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X11Y53         FDSE (Hold_fdse_C_D)         0.091     1.601    uart_tx_ctrl/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.477%)  route 0.166ns (47.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.562     1.481    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  CLK_GEN/led_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     1.622 f  CLK_GEN/led_counter_reg[0]/Q
                         net (fo=3, routed)           0.166     1.788    CLK_GEN/led_counter[0]
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.042     1.830 r  CLK_GEN/led_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    CLK_GEN/p_1_in[0]
    SLICE_X53Y89         FDRE                                         r  CLK_GEN/led_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  CLK_GEN/led_counter_reg[0]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X53Y89         FDRE (Hold_fdre_C_D)         0.105     1.586    CLK_GEN/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.574     1.493    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y58         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  uart_tx_ctrl/bitIndex_reg[26]/Q
                         net (fo=2, routed)           0.122     1.779    uart_tx_ctrl/bitIndex_reg[26]
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  uart_tx_ctrl/bitIndex_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    uart_tx_ctrl/bitIndex_reg[24]_i_1_n_5
    SLICE_X10Y58         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.845     2.010    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y58         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[26]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.134     1.627    uart_tx_ctrl/bitIndex_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y55         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  uart_tx_ctrl/bitIndex_reg[14]/Q
                         net (fo=2, routed)           0.122     1.780    uart_tx_ctrl/bitIndex_reg[14]
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  uart_tx_ctrl/bitIndex_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    uart_tx_ctrl/bitIndex_reg[12]_i_1_n_5
    SLICE_X10Y55         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y55         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[14]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.134     1.628    uart_tx_ctrl/bitIndex_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CLK_GEN/led_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  CLK_GEN/led_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_clk_reg/Q
                         net (fo=2, routed)           0.167     1.791    CLK_GEN/led_clk_reg_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.836 r  CLK_GEN/led_clk_i_1/O
                         net (fo=1, routed)           0.000     1.836    CLK_GEN/led_clk_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  CLK_GEN/led_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  CLK_GEN/led_clk_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    CLK_GEN/led_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y55         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.118     1.753    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  uart_tx_ctrl/bitTmr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    uart_tx_ctrl/bitTmr_reg[8]_i_1_n_4
    SLICE_X15Y55         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y55         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X15Y55         FDRE (Hold_fdre_C_D)         0.105     1.599    uart_tx_ctrl/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart_tx_ctrl/bitTmr_reg[3]/Q
                         net (fo=2, routed)           0.118     1.753    uart_tx_ctrl/bitTmr_reg[3]
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  uart_tx_ctrl/bitTmr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.861    uart_tx_ctrl/bitTmr_reg[0]_i_2_n_4
    SLICE_X15Y53         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X15Y53         FDRE (Hold_fdre_C_D)         0.105     1.599    uart_tx_ctrl/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.574     1.493    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  uart_tx_ctrl/bitIndex_reg[22]/Q
                         net (fo=2, routed)           0.123     1.780    uart_tx_ctrl/bitIndex_reg[22]
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  uart_tx_ctrl/bitIndex_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    uart_tx_ctrl/bitIndex_reg[20]_i_1_n_5
    SLICE_X10Y57         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.845     2.010    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[22]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X10Y57         FDRE (Hold_fdre_C_D)         0.134     1.627    uart_tx_ctrl/bitIndex_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  uart_tx_ctrl/bitIndex_reg[10]/Q
                         net (fo=2, routed)           0.123     1.781    uart_tx_ctrl/bitIndex_reg[10]
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  uart_tx_ctrl/bitIndex_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    uart_tx_ctrl/bitIndex_reg[8]_i_1_n_5
    SLICE_X10Y54         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[10]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.134     1.628    uart_tx_ctrl/bitIndex_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.574     1.493    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  uart_tx_ctrl/bitIndex_reg[30]/Q
                         net (fo=2, routed)           0.124     1.781    uart_tx_ctrl/bitIndex_reg[30]
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  uart_tx_ctrl/bitIndex_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    uart_tx_ctrl/bitIndex_reg[28]_i_1_n_5
    SLICE_X10Y59         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.845     2.010    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[30]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.134     1.627    uart_tx_ctrl/bitIndex_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y89     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y91     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y91     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y91     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y92     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y92     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y92     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y89     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y89     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y91     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y91     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y91     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y91     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y89     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y89     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y91     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y91     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y91     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y91     CLK_GEN/led_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       37.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.519ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.385ns (57.128%)  route 1.039ns (42.872%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.031     6.064    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.169 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.169    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.609 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.609    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.707 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.707    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.813    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.078 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.078    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.243    44.628    
                         clock uncertainty           -0.091    44.537    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.059    44.596    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         44.596    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                 37.519    

Slack (MET) :             37.524ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.380ns (57.039%)  route 1.039ns (42.961%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.031     6.064    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.169 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.169    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.609 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.609    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.707 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.707    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.813    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.073 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.073    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.243    44.628    
                         clock uncertainty           -0.091    44.537    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.059    44.596    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         44.596    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 37.524    

Slack (MET) :             37.530ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.399ns (57.374%)  route 1.039ns (42.626%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 44.387 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.031     6.064    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.169 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.169    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.609 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.609    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.707 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.707    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.813    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.911 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.911    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.092 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.092    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.333    44.387    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.267    44.653    
                         clock uncertainty           -0.091    44.562    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.059    44.621    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         44.621    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                 37.530    

Slack (MET) :             37.566ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 1.350ns (56.500%)  route 1.039ns (43.500%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 44.387 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.031     6.064    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.169 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.169    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.609 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.609    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.707 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.707    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.813    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.911 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.911    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.043 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     7.043    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.333    44.387    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.267    44.653    
                         clock uncertainty           -0.091    44.562    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.046    44.608    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         44.608    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                 37.566    

Slack (MET) :             37.584ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.320ns (55.947%)  route 1.039ns (44.053%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.031     6.064    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.169 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.169    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.609 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.609    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.707 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.707    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.813    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.013 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.013    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.243    44.628    
                         clock uncertainty           -0.091    44.537    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.059    44.596    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         44.596    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                 37.584    

Slack (MET) :             37.603ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.301ns (55.589%)  route 1.039ns (44.411%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.031     6.064    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.169 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.169    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.609 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.609    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.707 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.707    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.805 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.813    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.994 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.994    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.243    44.628    
                         clock uncertainty           -0.091    44.537    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.059    44.596    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         44.596    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                 37.603    

Slack (MET) :             37.608ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 1.287ns (55.514%)  route 1.031ns (44.486%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.031     6.064    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.169 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.169    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.609 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.609    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.707 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.707    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.972 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.972    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.226    44.611    
                         clock uncertainty           -0.091    44.520    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.059    44.579    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         44.579    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                 37.608    

Slack (MET) :             37.613ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.282ns (55.418%)  route 1.031ns (44.582%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.031     6.064    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.169 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.169    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.609 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.609    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.707 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.707    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.967 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.967    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.226    44.611    
                         clock uncertainty           -0.091    44.520    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.059    44.579    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         44.579    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                 37.613    

Slack (MET) :             37.673ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 1.222ns (54.231%)  route 1.031ns (45.769%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.031     6.064    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.169 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.169    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.609 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.609    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.707 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.707    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.907 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.907    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.226    44.611    
                         clock uncertainty           -0.091    44.520    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.059    44.579    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         44.579    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                 37.673    

Slack (MET) :             37.692ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.203ns (53.842%)  route 1.031ns (46.158%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 44.386 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.031     6.064    BTN_SCAN/p_0_in
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.105     6.169 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.169    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.609 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.609    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.707 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.707    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.888 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.888    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.332    44.386    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism              0.226    44.611    
                         clock uncertainty           -0.091    44.520    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.059    44.579    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         44.579    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 37.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.160     1.811    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.856 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.856    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.919 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[15]/Q
                         net (fo=1, routed)           0.160     1.811    BTN_SCAN/clk_count_reg_n_0_[15]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.856 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.856    BTN_SCAN/clk_count[12]_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.919 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y72          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.160     1.814    BTN_SCAN/clk_count_reg_n_0_[3]
    SLICE_X0Y72          LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.859    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.922 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    BTN_SCAN/clk_count_reg[0]_i_1_n_4
    SLICE_X0Y72          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y72          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X0Y73          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.160     1.812    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.857    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.920 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    BTN_SCAN/clk_count_reg[4]_i_1_n_4
    SLICE_X0Y73          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/clk_disp
    SLICE_X0Y73          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y72          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.166     1.820    BTN_SCAN/clk_count_reg_n_0_[0]
    SLICE_X0Y72          LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.865    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.935 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    BTN_SCAN/clk_count_reg[0]_i_1_n_7
    SLICE_X0Y72          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y72          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.166     1.817    BTN_SCAN/clk_count_reg_n_0_[12]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.862 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.862    BTN_SCAN/clk_count[12]_i_5_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.932 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.932    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.166     1.818    BTN_SCAN/clk_count_reg_n_0_[16]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     1.863 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.863    BTN_SCAN/clk_count[16]_i_2_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.933 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X0Y73          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.166     1.818    BTN_SCAN/clk_count_reg_n_0_[4]
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.863 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.863    BTN_SCAN/clk_count[4]_i_5_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.933 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    BTN_SCAN/clk_count_reg[4]_i_1_n_7
    SLICE_X0Y73          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/clk_disp
    SLICE_X0Y73          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[8]/Q
                         net (fo=1, routed)           0.166     1.817    BTN_SCAN/clk_count_reg_n_0_[8]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.862 r  BTN_SCAN/clk_count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.862    BTN_SCAN/clk_count[8]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.932 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.932    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.251ns (54.115%)  route 0.213ns (45.885%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.213     1.865    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.045     1.910 r  BTN_SCAN/clk_count[8]_i_4/O
                         net (fo=1, routed)           0.000     1.910    BTN_SCAN/clk_count[8]_i_4_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.975 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.975    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.651    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y4    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y72      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y74      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y74      BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y75      BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y75      BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y75      BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y75      BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y76      BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y72      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y72      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y72      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y72      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       32.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.393ns  (required time - arrival time)
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.388ns  (logic 2.659ns (16.225%)  route 13.729ns (83.775%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.595ns = ( 56.595 - 50.000 ) 
    Source Clock Delay      (SCD):    7.263ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 r  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 r  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 f  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 f  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 f  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.119    22.385 r  core/core/ALU/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.267    23.651    core/mem/d_mem/data_reg_0_255_23_23/WE
    SLICE_X46Y79         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714    54.768    CLK_GEN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.852 r  CLK_GEN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.265    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.342 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.254    56.595    core/mem/d_mem/data_reg_0_255_23_23/WCLK
    SLICE_X46Y79         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_A/CLK
                         clock pessimism              0.160    56.755    
                         clock uncertainty           -0.106    56.649    
    SLICE_X46Y79         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.044    core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         56.044    
                         arrival time                         -23.651    
  -------------------------------------------------------------------
                         slack                                 32.393    

Slack (MET) :             32.393ns  (required time - arrival time)
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.388ns  (logic 2.659ns (16.225%)  route 13.729ns (83.775%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.595ns = ( 56.595 - 50.000 ) 
    Source Clock Delay      (SCD):    7.263ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 r  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 r  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 f  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 f  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 f  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.119    22.385 r  core/core/ALU/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.267    23.651    core/mem/d_mem/data_reg_0_255_23_23/WE
    SLICE_X46Y79         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714    54.768    CLK_GEN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.852 r  CLK_GEN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.265    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.342 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.254    56.595    core/mem/d_mem/data_reg_0_255_23_23/WCLK
    SLICE_X46Y79         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_B/CLK
                         clock pessimism              0.160    56.755    
                         clock uncertainty           -0.106    56.649    
    SLICE_X46Y79         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.044    core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         56.044    
                         arrival time                         -23.651    
  -------------------------------------------------------------------
                         slack                                 32.393    

Slack (MET) :             32.393ns  (required time - arrival time)
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.388ns  (logic 2.659ns (16.225%)  route 13.729ns (83.775%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.595ns = ( 56.595 - 50.000 ) 
    Source Clock Delay      (SCD):    7.263ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 r  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 r  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 f  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 f  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 f  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.119    22.385 r  core/core/ALU/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.267    23.651    core/mem/d_mem/data_reg_0_255_23_23/WE
    SLICE_X46Y79         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714    54.768    CLK_GEN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.852 r  CLK_GEN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.265    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.342 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.254    56.595    core/mem/d_mem/data_reg_0_255_23_23/WCLK
    SLICE_X46Y79         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_C/CLK
                         clock pessimism              0.160    56.755    
                         clock uncertainty           -0.106    56.649    
    SLICE_X46Y79         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.044    core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         56.044    
                         arrival time                         -23.651    
  -------------------------------------------------------------------
                         slack                                 32.393    

Slack (MET) :             32.393ns  (required time - arrival time)
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.388ns  (logic 2.659ns (16.225%)  route 13.729ns (83.775%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.595ns = ( 56.595 - 50.000 ) 
    Source Clock Delay      (SCD):    7.263ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 r  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 r  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 f  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 f  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 f  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.119    22.385 r  core/core/ALU/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.267    23.651    core/mem/d_mem/data_reg_0_255_23_23/WE
    SLICE_X46Y79         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714    54.768    CLK_GEN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.852 r  CLK_GEN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.265    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.342 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.254    56.595    core/mem/d_mem/data_reg_0_255_23_23/WCLK
    SLICE_X46Y79         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_D/CLK
                         clock pessimism              0.160    56.755    
                         clock uncertainty           -0.106    56.649    
    SLICE_X46Y79         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.044    core/mem/d_mem/data_reg_0_255_23_23/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         56.044    
                         arrival time                         -23.651    
  -------------------------------------------------------------------
                         slack                                 32.393    

Slack (MET) :             32.611ns  (required time - arrival time)
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.172ns  (logic 2.659ns (16.442%)  route 13.513ns (83.558%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 56.597 - 50.000 ) 
    Source Clock Delay      (SCD):    7.263ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 r  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 r  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 f  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 f  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 f  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.119    22.385 r  core/core/ALU/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.050    23.435    core/mem/d_mem/data_reg_0_255_28_28/WE
    SLICE_X46Y81         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714    54.768    CLK_GEN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.852 r  CLK_GEN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.265    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.342 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.256    56.597    core/mem/d_mem/data_reg_0_255_28_28/WCLK
    SLICE_X46Y81         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_A/CLK
                         clock pessimism              0.160    56.757    
                         clock uncertainty           -0.106    56.651    
    SLICE_X46Y81         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.046    core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         56.046    
                         arrival time                         -23.435    
  -------------------------------------------------------------------
                         slack                                 32.611    

Slack (MET) :             32.611ns  (required time - arrival time)
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.172ns  (logic 2.659ns (16.442%)  route 13.513ns (83.558%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 56.597 - 50.000 ) 
    Source Clock Delay      (SCD):    7.263ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 r  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 r  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 f  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 f  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 f  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.119    22.385 r  core/core/ALU/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.050    23.435    core/mem/d_mem/data_reg_0_255_28_28/WE
    SLICE_X46Y81         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714    54.768    CLK_GEN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.852 r  CLK_GEN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.265    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.342 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.256    56.597    core/mem/d_mem/data_reg_0_255_28_28/WCLK
    SLICE_X46Y81         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_B/CLK
                         clock pessimism              0.160    56.757    
                         clock uncertainty           -0.106    56.651    
    SLICE_X46Y81         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.046    core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         56.046    
                         arrival time                         -23.435    
  -------------------------------------------------------------------
                         slack                                 32.611    

Slack (MET) :             32.611ns  (required time - arrival time)
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.172ns  (logic 2.659ns (16.442%)  route 13.513ns (83.558%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 56.597 - 50.000 ) 
    Source Clock Delay      (SCD):    7.263ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 r  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 r  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 f  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 f  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 f  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.119    22.385 r  core/core/ALU/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.050    23.435    core/mem/d_mem/data_reg_0_255_28_28/WE
    SLICE_X46Y81         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714    54.768    CLK_GEN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.852 r  CLK_GEN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.265    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.342 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.256    56.597    core/mem/d_mem/data_reg_0_255_28_28/WCLK
    SLICE_X46Y81         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_C/CLK
                         clock pessimism              0.160    56.757    
                         clock uncertainty           -0.106    56.651    
    SLICE_X46Y81         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.046    core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         56.046    
                         arrival time                         -23.435    
  -------------------------------------------------------------------
                         slack                                 32.611    

Slack (MET) :             32.611ns  (required time - arrival time)
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.172ns  (logic 2.659ns (16.442%)  route 13.513ns (83.558%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 56.597 - 50.000 ) 
    Source Clock Delay      (SCD):    7.263ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 r  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 r  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 f  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 f  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 f  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.119    22.385 r  core/core/ALU/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.050    23.435    core/mem/d_mem/data_reg_0_255_28_28/WE
    SLICE_X46Y81         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714    54.768    CLK_GEN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.852 r  CLK_GEN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.265    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.342 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.256    56.597    core/mem/d_mem/data_reg_0_255_28_28/WCLK
    SLICE_X46Y81         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_D/CLK
                         clock pessimism              0.160    56.757    
                         clock uncertainty           -0.106    56.651    
    SLICE_X46Y81         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.046    core/mem/d_mem/data_reg_0_255_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         56.046    
                         arrival time                         -23.435    
  -------------------------------------------------------------------
                         slack                                 32.611    

Slack (MET) :             32.705ns  (required time - arrival time)
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.074ns  (logic 2.659ns (16.543%)  route 13.415ns (83.457%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.593ns = ( 56.593 - 50.000 ) 
    Source Clock Delay      (SCD):    7.263ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 r  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 r  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 f  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 f  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 f  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.119    22.385 r  core/core/ALU/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.952    23.337    core/mem/d_mem/data_reg_0_255_7_7/WE
    SLICE_X46Y71         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714    54.768    CLK_GEN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.852 r  CLK_GEN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.265    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.342 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.252    56.593    core/mem/d_mem/data_reg_0_255_7_7/WCLK
    SLICE_X46Y71         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_A/CLK
                         clock pessimism              0.160    56.753    
                         clock uncertainty           -0.106    56.647    
    SLICE_X46Y71         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.042    core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         56.042    
                         arrival time                         -23.337    
  -------------------------------------------------------------------
                         slack                                 32.705    

Slack (MET) :             32.705ns  (required time - arrival time)
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        16.074ns  (logic 2.659ns (16.543%)  route 13.415ns (83.457%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.593ns = ( 56.593 - 50.000 ) 
    Source Clock Delay      (SCD):    7.263ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 r  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 r  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 f  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 f  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 f  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.119    22.385 r  core/core/ALU/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         0.952    23.337    core/mem/d_mem/data_reg_0_255_7_7/WE
    SLICE_X46Y71         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714    54.768    CLK_GEN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.852 r  CLK_GEN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.412    55.265    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.342 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.252    56.593    core/mem/d_mem/data_reg_0_255_7_7/WCLK
    SLICE_X46Y71         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_B/CLK
                         clock pessimism              0.160    56.753    
                         clock uncertainty           -0.106    56.647    
    SLICE_X46Y71         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605    56.042    core/mem/d_mem/data_reg_0_255_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         56.042    
                         arrival time                         -23.337    
  -------------------------------------------------------------------
                         slack                                 32.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.027%)  route 0.159ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/tail_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/tail_reg[7]/Q
                         net (fo=3, routed)           0.159     1.795    UART_BUFF/tail_reg_n_0_[7]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.882     2.049    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.549    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.732    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.200%)  route 0.178ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X9Y51          FDRE                                         r  UART_BUFF/tail_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/tail_reg[6]/Q
                         net (fo=4, routed)           0.178     1.814    UART_BUFF/tail_reg_n_0_[6]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.882     2.049    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.549    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.732    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core/core/pc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/CSRFile/CSR_reg[1][13]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.796     1.718    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.248     2.011    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.037 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.557     2.594    core/core/debug_clk
    SLICE_X31Y73         FDCE                                         r  core/core/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDCE (Prop_fdce_C_Q)         0.141     2.735 r  core/core/pc_reg[13]/Q
                         net (fo=7, routed)           0.065     2.800    core/core/ALU/CSR_reg[1][31][12]
    SLICE_X30Y73         LUT5 (Prop_lut5_I0_O)        0.045     2.845 r  core/core/ALU/CSR[1][13]_i_1/O
                         net (fo=1, routed)           0.000     2.845    core/core/CSRFile/CSR_reg[1][31]_2[13]
    SLICE_X30Y73         FDCE                                         r  core/core/CSRFile/CSR_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.825     3.476    core/core/CSRFile/debug_clk
    SLICE_X30Y73         FDCE                                         r  core/core/CSRFile/CSR_reg[1][13]/C
                         clock pessimism             -0.869     2.607    
    SLICE_X30Y73         FDCE (Hold_fdce_C_D)         0.121     2.728    core/core/CSRFile/CSR_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.590%)  route 0.234ns (62.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X9Y51          FDRE                                         r  UART_BUFF/tail_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/tail_reg[5]/Q
                         net (fo=5, routed)           0.234     1.870    UART_BUFF/tail_reg_n_0_[5]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.882     2.049    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.549    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.732    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.529%)  route 0.245ns (63.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X9Y51          FDRE                                         r  UART_BUFF/tail_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/tail_reg[2]/Q
                         net (fo=9, routed)           0.245     1.881    UART_BUFF/tail_reg_n_0_[2]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.882     2.049    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.549    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.732    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.179%)  route 0.255ns (60.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X10Y51         FDRE                                         r  UART_BUFF/tail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  UART_BUFF/tail_reg[4]/Q
                         net (fo=7, routed)           0.255     1.914    UART_BUFF/tail_reg_n_0_[4]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.882     2.049    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.479     1.570    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.753    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.895%)  route 0.237ns (59.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  UART_BUFF/head_reg[5]/Q
                         net (fo=7, routed)           0.237     1.896    UART_BUFF/head[5]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.883     2.050    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.550    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.733    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 core/core/CSRFile/CSR_reg[1][13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/pc_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.687%)  route 0.060ns (22.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.796     1.718    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.248     2.011    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.037 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.557     2.594    core/core/CSRFile/debug_clk
    SLICE_X30Y73         FDCE                                         r  core/core/CSRFile/CSR_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  core/core/CSRFile/CSR_reg[1][13]/Q
                         net (fo=2, routed)           0.060     2.818    core/core/ALU/pc_reg[30][11]
    SLICE_X31Y73         LUT5 (Prop_lut5_I1_O)        0.045     2.863 r  core/core/ALU/pc[13]_i_1/O
                         net (fo=1, routed)           0.000     2.863    core/core/ALU_n_374
    SLICE_X31Y73         FDCE                                         r  core/core/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.825     3.476    core/core/debug_clk
    SLICE_X31Y73         FDCE                                         r  core/core/pc_reg[13]/C
                         clock pessimism             -0.869     2.607    
    SLICE_X31Y73         FDCE (Hold_fdce_C_D)         0.092     2.699    core/core/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.501%)  route 0.241ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  UART_BUFF/head_reg[1]/Q
                         net (fo=12, routed)          0.241     1.900    UART_BUFF/head[1]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.883     2.050    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.550    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.733    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.127%)  route 0.245ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X8Y51          FDRE                                         r  UART_BUFF/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  UART_BUFF/head_reg[2]/Q
                         net (fo=10, routed)          0.245     1.904    UART_BUFF/head[2]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.883     2.050    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.550    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.733    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X0Y20     UART_BUFF/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB18_X0Y20     UART_BUFF/buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y1    clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0    regs_reg[1][31]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y2    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y78     rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y79     rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y78     rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y78     rst_count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X46Y72     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X46Y72     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y71     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X46Y72     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X46Y72     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 2.125ns (71.722%)  route 0.838ns (28.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.838     7.603    uart_tx_ctrl/D[1]
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y53          FDRE (Setup_fdre_C_D)       -0.059    14.227    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 2.125ns (75.711%)  route 0.682ns (24.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.682     7.447    uart_tx_ctrl/D[7]
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y53          FDRE (Setup_fdre_C_D)       -0.039    14.247    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 2.125ns (76.565%)  route 0.650ns (23.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[3]
                         net (fo=1, routed)           0.650     7.416    uart_tx_ctrl/D[3]
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X8Y53          FDRE (Setup_fdre_C_D)       -0.015    14.271    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 2.125ns (79.316%)  route 0.554ns (20.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.554     7.319    uart_tx_ctrl/D[0]
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y53          FDRE (Setup_fdre_C_D)       -0.047    14.239    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 2.125ns (79.197%)  route 0.558ns (20.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.558     7.323    uart_tx_ctrl/D[2]
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y53          FDRE (Setup_fdre_C_D)       -0.042    14.244    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 2.125ns (79.562%)  route 0.546ns (20.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.546     7.311    uart_tx_ctrl/D[4]
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X8Y53          FDRE (Setup_fdre_C_D)       -0.027    14.259    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 2.125ns (79.502%)  route 0.548ns (20.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.548     7.313    uart_tx_ctrl/D[5]
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X8Y53          FDRE (Setup_fdre_C_D)       -0.012    14.274    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 2.125ns (79.502%)  route 0.548ns (20.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.548     7.313    uart_tx_ctrl/D[6]
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X8Y53          FDRE (Setup_fdre_C_D)       -0.012    14.274    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.484ns (25.610%)  route 1.406ns (74.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.389     4.602    UART_BUFF/clk_cpu
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.379     4.981 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.406     6.387    uart_tx_ctrl/E[0]
    SLICE_X11Y54         LUT6 (Prop_lut6_I0_O)        0.105     6.492 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     6.492    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X11Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X11Y54         FDRE (Setup_fdre_C_D)        0.030    14.316    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                  7.824    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.379ns (22.729%)  route 1.289ns (77.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.389     4.602    UART_BUFF/clk_cpu
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.379     4.981 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.289     6.270    uart_tx_ctrl/E[0]
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.159    14.490    
                         clock uncertainty           -0.205    14.286    
    SLICE_X9Y53          FDRE (Setup_fdre_C_CE)      -0.168    14.118    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.118    
                         arrival time                          -6.270    
  -------------------------------------------------------------------
                         slack                                  7.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.061%)  route 0.562ns (79.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    UART_BUFF/clk_cpu
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.562     2.197    uart_tx_ctrl/E[0]
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X8Y53          FDRE (Hold_fdre_C_CE)       -0.016     1.954    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.061%)  route 0.562ns (79.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    UART_BUFF/clk_cpu
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.562     2.197    uart_tx_ctrl/E[0]
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X8Y53          FDRE (Hold_fdre_C_CE)       -0.016     1.954    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.061%)  route 0.562ns (79.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    UART_BUFF/clk_cpu
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.562     2.197    uart_tx_ctrl/E[0]
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X8Y53          FDRE (Hold_fdre_C_CE)       -0.016     1.954    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.141ns (20.061%)  route 0.562ns (79.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    UART_BUFF/clk_cpu
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.562     2.197    uart_tx_ctrl/E[0]
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X8Y53          FDRE (Hold_fdre_C_CE)       -0.016     1.954    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.631%)  route 0.674ns (78.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    UART_BUFF/clk_cpu
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.674     2.309    uart_tx_ctrl/E[0]
    SLICE_X11Y54         LUT6 (Prop_lut6_I0_O)        0.045     2.354 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.354    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X11Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X11Y54         FDRE (Hold_fdre_C_D)         0.091     2.061    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.585ns (70.980%)  route 0.239ns (29.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.612     1.534    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.119 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.239     2.358    uart_tx_ctrl/D[0]
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.070     2.040    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.585ns (70.894%)  route 0.240ns (29.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.612     1.534    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     2.119 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.240     2.359    uart_tx_ctrl/D[2]
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.070     2.040    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.585ns (71.264%)  route 0.236ns (28.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.612     1.534    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.585     2.119 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.236     2.355    uart_tx_ctrl/D[5]
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.063     2.033    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.585ns (71.264%)  route 0.236ns (28.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.612     1.534    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     2.119 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.236     2.355    uart_tx_ctrl/D[6]
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.063     2.033    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.516%)  route 0.621ns (81.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    UART_BUFF/clk_cpu
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.621     2.256    uart_tx_ctrl/E[0]
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y53          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.325    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.153ns  (logic 1.589ns (38.263%)  route 2.564ns (61.737%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 94.602 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.392    94.602    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.433    95.035 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.971    96.006    UART_BUFF/txState[1]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.105    96.111 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.667    96.778    UART_BUFF/update_head
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.105    96.883 f  UART_BUFF/full0_carry_i_8/O
                         net (fo=1, routed)           0.220    97.102    UART_BUFF/full0_carry_i_8_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.105    97.207 f  UART_BUFF/full0_carry_i_5/O
                         net (fo=1, routed)           0.223    97.431    UART_BUFF/full0_carry_i_5_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.105    97.536 r  UART_BUFF/full0_carry_i_2/O
                         net (fo=1, routed)           0.000    97.536    UART_BUFF/full0_carry_i_2_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    98.011 r  UART_BUFF/full0_carry/CO[2]
                         net (fo=1, routed)           0.483    98.494    uart_tx_ctrl/full_reg[0]
    SLICE_X11Y55         LUT6 (Prop_lut6_I3_O)        0.261    98.755 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000    98.755    UART_BUFF/full_reg_0
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X11Y55         FDRE (Setup_fdre_C_D)        0.032   104.318    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        104.318    
                         arrival time                         -98.755    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.396ns  (logic 0.560ns (23.375%)  route 1.836ns (76.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 94.602 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.392    94.602    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.433    95.035 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.971    96.006    uart_tx_ctrl/txState[1]
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.127    96.133 r  uart_tx_ctrl/buffer_reg_i_2/O
                         net (fo=1, routed)           0.865    96.998    UART_BUFF/buffer_reg_0
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.316   104.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism              0.159   104.529    
                         clock uncertainty           -0.205   104.325    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.550   103.775    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        103.775    
                         arrival time                         -96.998    
  -------------------------------------------------------------------
                         slack                                  6.776    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.307ns  (logic 0.538ns (23.317%)  route 1.769ns (76.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 94.602 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.392    94.602    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.433    95.035 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.971    96.006    UART_BUFF/txState[1]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.105    96.111 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.799    96.910    UART_BUFF/update_head
    SLICE_X8Y51          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X8Y51          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X8Y51          FDRE (Setup_fdre_C_CE)      -0.136   104.150    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                        104.150    
                         arrival time                         -96.910    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.307ns  (logic 0.538ns (23.317%)  route 1.769ns (76.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 94.602 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.392    94.602    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.433    95.035 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.971    96.006    UART_BUFF/txState[1]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.105    96.111 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.799    96.910    UART_BUFF/update_head
    SLICE_X8Y51          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X8Y51          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X8Y51          FDRE (Setup_fdre_C_CE)      -0.136   104.150    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        104.150    
                         arrival time                         -96.910    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.307ns  (logic 0.538ns (23.317%)  route 1.769ns (76.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 94.602 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.392    94.602    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.433    95.035 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.971    96.006    UART_BUFF/txState[1]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.105    96.111 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.799    96.910    UART_BUFF/update_head
    SLICE_X8Y51          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X8Y51          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X8Y51          FDRE (Setup_fdre_C_CE)      -0.136   104.150    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        104.150    
                         arrival time                         -96.910    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.166ns  (logic 0.538ns (24.836%)  route 1.628ns (75.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 94.602 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.392    94.602    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.433    95.035 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.971    96.006    UART_BUFF/txState[1]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.105    96.111 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.658    96.769    UART_BUFF/update_head
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.136   104.150    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        104.150    
                         arrival time                         -96.769    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.166ns  (logic 0.538ns (24.836%)  route 1.628ns (75.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 94.602 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.392    94.602    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.433    95.035 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.971    96.006    UART_BUFF/txState[1]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.105    96.111 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.658    96.769    UART_BUFF/update_head
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.136   104.150    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                        104.150    
                         arrival time                         -96.769    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.166ns  (logic 0.538ns (24.836%)  route 1.628ns (75.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 94.602 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.392    94.602    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.433    95.035 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.971    96.006    UART_BUFF/txState[1]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.105    96.111 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.658    96.769    UART_BUFF/update_head
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.136   104.150    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        104.150    
                         arrival time                         -96.769    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.166ns  (logic 0.538ns (24.836%)  route 1.628ns (75.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 94.602 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.392    94.602    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.433    95.035 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.971    96.006    UART_BUFF/txState[1]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.105    96.111 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.658    96.769    UART_BUFF/update_head
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.136   104.150    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                        104.150    
                         arrival time                         -96.769    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.039ns  (logic 0.538ns (26.388%)  route 1.501ns (73.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 94.602 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.392    94.602    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.433    95.035 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.971    96.006    UART_BUFF/txState[1]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.105    96.111 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.530    96.641    UART_BUFF/update_head
    SLICE_X11Y51         FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X11Y51         FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X11Y51         FDRE (Setup_fdre_C_CE)      -0.168   104.118    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        104.118    
                         arrival time                         -96.641    
  -------------------------------------------------------------------
                         slack                                  7.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.261%)  route 0.460ns (68.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.460     2.118    uart_tx_ctrl/txState[1]
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.045     2.163 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000     2.163    UART_BUFF/full_reg_0
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X11Y55         FDRE (Hold_fdre_C_D)         0.092     2.062    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.209ns (28.582%)  route 0.522ns (71.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.164     1.658 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.522     2.181    UART_BUFF/txState[1]
    SLICE_X11Y55         LUT6 (Prop_lut6_I2_O)        0.045     2.226 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.226    UART_BUFF/send_i_1_n_0
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X11Y55         FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X11Y55         FDRE (Hold_fdre_C_D)         0.091     2.061    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.753%)  route 0.597ns (76.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.362     1.997    UART_BUFF/txState[0]
    SLICE_X11Y54         LUT4 (Prop_lut4_I3_O)        0.045     2.042 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.235     2.277    UART_BUFF/update_head
    SLICE_X11Y51         FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.845     2.012    UART_BUFF/clk_cpu
    SLICE_X11Y51         FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.766    
                         clock uncertainty            0.205     1.971    
    SLICE_X11Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.932    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.492%)  route 0.679ns (78.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.362     1.997    UART_BUFF/txState[0]
    SLICE_X11Y54         LUT4 (Prop_lut4_I3_O)        0.045     2.042 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.318     2.360    UART_BUFF/update_head
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.845     2.012    UART_BUFF/clk_cpu
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.766    
                         clock uncertainty            0.205     1.971    
    SLICE_X8Y52          FDRE (Hold_fdre_C_CE)       -0.016     1.955    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.492%)  route 0.679ns (78.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.362     1.997    UART_BUFF/txState[0]
    SLICE_X11Y54         LUT4 (Prop_lut4_I3_O)        0.045     2.042 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.318     2.360    UART_BUFF/update_head
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.845     2.012    UART_BUFF/clk_cpu
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.245     1.766    
                         clock uncertainty            0.205     1.971    
    SLICE_X8Y52          FDRE (Hold_fdre_C_CE)       -0.016     1.955    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.492%)  route 0.679ns (78.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.362     1.997    UART_BUFF/txState[0]
    SLICE_X11Y54         LUT4 (Prop_lut4_I3_O)        0.045     2.042 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.318     2.360    UART_BUFF/update_head
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.845     2.012    UART_BUFF/clk_cpu
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.766    
                         clock uncertainty            0.205     1.971    
    SLICE_X8Y52          FDRE (Hold_fdre_C_CE)       -0.016     1.955    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.492%)  route 0.679ns (78.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.362     1.997    UART_BUFF/txState[0]
    SLICE_X11Y54         LUT4 (Prop_lut4_I3_O)        0.045     2.042 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.318     2.360    UART_BUFF/update_head
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.845     2.012    UART_BUFF/clk_cpu
    SLICE_X8Y52          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.766    
                         clock uncertainty            0.205     1.971    
    SLICE_X8Y52          FDRE (Hold_fdre_C_CE)       -0.016     1.955    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.192ns (19.856%)  route 0.775ns (80.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.362     1.997    uart_tx_ctrl/txState[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I0_O)        0.051     2.048 r  uart_tx_ctrl/buffer_reg_i_2/O
                         net (fo=1, routed)           0.413     2.461    UART_BUFF/buffer_reg_0
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.883     2.050    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.805    
                         clock uncertainty            0.205     2.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.031     2.041    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.186ns (20.653%)  route 0.715ns (79.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.362     1.997    UART_BUFF/txState[0]
    SLICE_X11Y54         LUT4 (Prop_lut4_I3_O)        0.045     2.042 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.353     2.395    UART_BUFF/update_head
    SLICE_X8Y51          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.845     2.012    UART_BUFF/clk_cpu
    SLICE_X8Y51          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.766    
                         clock uncertainty            0.205     1.971    
    SLICE_X8Y51          FDRE (Hold_fdre_C_CE)       -0.016     1.955    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.186ns (20.653%)  route 0.715ns (79.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.362     1.997    UART_BUFF/txState[0]
    SLICE_X11Y54         LUT4 (Prop_lut4_I3_O)        0.045     2.042 r  UART_BUFF/head[0]_i_1/O
                         net (fo=14, routed)          0.353     2.395    UART_BUFF/update_head
    SLICE_X8Y51          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.845     2.012    UART_BUFF/clk_cpu
    SLICE_X8Y51          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.766    
                         clock uncertainty            0.205     1.971    
    SLICE_X8Y51          FDRE (Hold_fdre_C_CE)       -0.016     1.955    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       17.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.425ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.121ns  (logic 0.484ns (22.822%)  route 1.637ns (77.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 104.323 - 100.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 84.658 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    81.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    83.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    83.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    84.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344    81.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    83.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    83.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445    84.658    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    85.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.637    86.674    BTN_SCAN/LED_OBUF[0]
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.105    86.779 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    86.779    DEBUG_CTRL/done_reg_0
    SLICE_X33Y62         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.269   104.323    DEBUG_CTRL/clk_cpu
    SLICE_X33Y62         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.075   104.398    
                         clock uncertainty           -0.226   104.172    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)        0.032   104.204    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.204    
                         arrival time                         -86.779    
  -------------------------------------------------------------------
                         slack                                 17.425    

Slack (MET) :             17.656ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        1.890ns  (logic 0.484ns (25.612%)  route 1.406ns (74.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 104.323 - 100.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 84.658 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    81.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    83.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    83.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    84.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344    81.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    83.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    83.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445    84.658    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379    85.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.406    86.443    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X33Y62         LUT6 (Prop_lut6_I2_O)        0.105    86.548 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    86.548    DEBUG_CTRL/start_i_1_n_0
    SLICE_X33Y62         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.269   104.323    DEBUG_CTRL/clk_cpu
    SLICE_X33Y62         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.075   104.398    
                         clock uncertainty           -0.226   104.172    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)        0.032   104.204    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.204    
                         arrival time                         -86.548    
  -------------------------------------------------------------------
                         slack                                 17.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.814%)  route 0.753ns (80.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.753     2.408    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X33Y62         LUT6 (Prop_lut6_I2_O)        0.045     2.453 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.453    DEBUG_CTRL/start_i_1_n_0
    SLICE_X33Y62         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.836     2.003    DEBUG_CTRL/clk_cpu
    SLICE_X33Y62         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.813    
                         clock uncertainty            0.226     2.039    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.092     2.131    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.151%)  route 0.839ns (81.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.839     2.494    BTN_SCAN/LED_OBUF[0]
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.539 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.539    DEBUG_CTRL/done_reg_0
    SLICE_X33Y62         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.836     2.003    DEBUG_CTRL/clk_cpu
    SLICE_X33Y62         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.813    
                         clock uncertainty            0.226     2.039    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.092     2.131    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       92.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.574ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[24][7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 0.433ns (4.684%)  route 8.812ns (95.316%))
  Logic Levels:           0  
  Clock Path Skew:        2.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.684ns = ( 106.684 - 100.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.374     4.587    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.433     5.020 f  rst_all_reg/Q
                         net (fo=618, routed)         8.812    13.832    core/core/RegFile/rst_all
    SLICE_X55Y67         FDCE                                         f  core/core/RegFile/regs_reg[24][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714   104.768    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.852 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.503   105.356    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.433 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.251   106.684    core/core/RegFile/debug_clk
    SLICE_X55Y67         FDCE                                         r  core/core/RegFile/regs_reg[24][7]/C
                         clock pessimism              0.160   106.843    
                         clock uncertainty           -0.106   106.737    
    SLICE_X55Y67         FDCE (Recov_fdce_C_CLR)     -0.331   106.406    core/core/RegFile/regs_reg[24][7]
  -------------------------------------------------------------------
                         required time                        106.406    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                 92.574    

Slack (MET) :             92.647ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[29][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 0.433ns (4.684%)  route 8.812ns (95.316%))
  Logic Levels:           0  
  Clock Path Skew:        2.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.684ns = ( 106.684 - 100.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.374     4.587    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.433     5.020 f  rst_all_reg/Q
                         net (fo=618, routed)         8.812    13.832    core/core/RegFile/rst_all
    SLICE_X54Y67         FDCE                                         f  core/core/RegFile/regs_reg[29][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714   104.768    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.852 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.503   105.356    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.433 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.251   106.684    core/core/RegFile/debug_clk
    SLICE_X54Y67         FDCE                                         r  core/core/RegFile/regs_reg[29][2]/C
                         clock pessimism              0.160   106.843    
                         clock uncertainty           -0.106   106.737    
    SLICE_X54Y67         FDCE (Recov_fdce_C_CLR)     -0.258   106.479    core/core/RegFile/regs_reg[29][2]
  -------------------------------------------------------------------
                         required time                        106.479    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                 92.647    

Slack (MET) :             92.647ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[29][7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 0.433ns (4.684%)  route 8.812ns (95.316%))
  Logic Levels:           0  
  Clock Path Skew:        2.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.684ns = ( 106.684 - 100.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.374     4.587    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.433     5.020 f  rst_all_reg/Q
                         net (fo=618, routed)         8.812    13.832    core/core/RegFile/rst_all
    SLICE_X54Y67         FDCE                                         f  core/core/RegFile/regs_reg[29][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714   104.768    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.852 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.503   105.356    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.433 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.251   106.684    core/core/RegFile/debug_clk
    SLICE_X54Y67         FDCE                                         r  core/core/RegFile/regs_reg[29][7]/C
                         clock pessimism              0.160   106.843    
                         clock uncertainty           -0.106   106.737    
    SLICE_X54Y67         FDCE (Recov_fdce_C_CLR)     -0.258   106.479    core/core/RegFile/regs_reg[29][7]
  -------------------------------------------------------------------
                         required time                        106.479    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                 92.647    

Slack (MET) :             92.682ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[24][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 0.433ns (4.740%)  route 8.703ns (95.260%))
  Logic Levels:           0  
  Clock Path Skew:        2.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.683ns = ( 106.683 - 100.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.374     4.587    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.433     5.020 f  rst_all_reg/Q
                         net (fo=618, routed)         8.703    13.723    core/core/RegFile/rst_all
    SLICE_X55Y68         FDCE                                         f  core/core/RegFile/regs_reg[24][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714   104.768    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.852 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.503   105.356    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.433 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.250   106.683    core/core/RegFile/debug_clk
    SLICE_X55Y68         FDCE                                         r  core/core/RegFile/regs_reg[24][9]/C
                         clock pessimism              0.160   106.842    
                         clock uncertainty           -0.106   106.736    
    SLICE_X55Y68         FDCE (Recov_fdce_C_CLR)     -0.331   106.405    core/core/RegFile/regs_reg[24][9]
  -------------------------------------------------------------------
                         required time                        106.405    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                 92.682    

Slack (MET) :             92.755ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[29][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 0.433ns (4.740%)  route 8.703ns (95.260%))
  Logic Levels:           0  
  Clock Path Skew:        2.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.683ns = ( 106.683 - 100.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.374     4.587    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.433     5.020 f  rst_all_reg/Q
                         net (fo=618, routed)         8.703    13.723    core/core/RegFile/rst_all
    SLICE_X54Y68         FDCE                                         f  core/core/RegFile/regs_reg[29][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714   104.768    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.852 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.503   105.356    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.433 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.250   106.683    core/core/RegFile/debug_clk
    SLICE_X54Y68         FDCE                                         r  core/core/RegFile/regs_reg[29][9]/C
                         clock pessimism              0.160   106.842    
                         clock uncertainty           -0.106   106.736    
    SLICE_X54Y68         FDCE (Recov_fdce_C_CLR)     -0.258   106.478    core/core/RegFile/regs_reg[29][9]
  -------------------------------------------------------------------
                         required time                        106.478    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                 92.755    

Slack (MET) :             92.867ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[1][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 0.433ns (4.799%)  route 8.590ns (95.201%))
  Logic Levels:           0  
  Clock Path Skew:        2.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.683ns = ( 106.683 - 100.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.374     4.587    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.433     5.020 f  rst_all_reg/Q
                         net (fo=618, routed)         8.590    13.611    core/core/RegFile/rst_all
    SLICE_X56Y70         FDCE                                         f  core/core/RegFile/regs_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714   104.768    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.852 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.503   105.356    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.433 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.250   106.683    core/core/RegFile/debug_clk
    SLICE_X56Y70         FDCE                                         r  core/core/RegFile/regs_reg[1][8]/C
                         clock pessimism              0.160   106.842    
                         clock uncertainty           -0.106   106.736    
    SLICE_X56Y70         FDCE (Recov_fdce_C_CLR)     -0.258   106.478    core/core/RegFile/regs_reg[1][8]
  -------------------------------------------------------------------
                         required time                        106.478    
                         arrival time                         -13.611    
  -------------------------------------------------------------------
                         slack                                 92.867    

Slack (MET) :             92.878ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[5][7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 0.433ns (4.805%)  route 8.579ns (95.195%))
  Logic Levels:           0  
  Clock Path Skew:        2.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns = ( 106.682 - 100.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.374     4.587    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.433     5.020 f  rst_all_reg/Q
                         net (fo=618, routed)         8.579    13.599    core/core/RegFile/rst_all
    SLICE_X54Y69         FDCE                                         f  core/core/RegFile/regs_reg[5][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714   104.768    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.852 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.503   105.356    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.433 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.249   106.682    core/core/RegFile/debug_clk
    SLICE_X54Y69         FDCE                                         r  core/core/RegFile/regs_reg[5][7]/C
                         clock pessimism              0.160   106.841    
                         clock uncertainty           -0.106   106.735    
    SLICE_X54Y69         FDCE (Recov_fdce_C_CLR)     -0.258   106.477    core/core/RegFile/regs_reg[5][7]
  -------------------------------------------------------------------
                         required time                        106.477    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                 92.878    

Slack (MET) :             92.924ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[31][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 0.433ns (4.870%)  route 8.459ns (95.130%))
  Logic Levels:           0  
  Clock Path Skew:        2.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns = ( 106.681 - 100.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.374     4.587    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.433     5.020 f  rst_all_reg/Q
                         net (fo=618, routed)         8.459    13.479    core/core/RegFile/rst_all
    SLICE_X55Y70         FDCE                                         f  core/core/RegFile/regs_reg[31][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714   104.768    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.852 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.503   105.356    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.433 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.248   106.681    core/core/RegFile/debug_clk
    SLICE_X55Y70         FDCE                                         r  core/core/RegFile/regs_reg[31][9]/C
                         clock pessimism              0.160   106.840    
                         clock uncertainty           -0.106   106.734    
    SLICE_X55Y70         FDCE (Recov_fdce_C_CLR)     -0.331   106.403    core/core/RegFile/regs_reg[31][9]
  -------------------------------------------------------------------
                         required time                        106.403    
                         arrival time                         -13.479    
  -------------------------------------------------------------------
                         slack                                 92.924    

Slack (MET) :             92.992ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[5][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 0.433ns (4.867%)  route 8.464ns (95.133%))
  Logic Levels:           0  
  Clock Path Skew:        2.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns = ( 106.681 - 100.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.374     4.587    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.433     5.020 f  rst_all_reg/Q
                         net (fo=618, routed)         8.464    13.484    core/core/RegFile/rst_all
    SLICE_X56Y71         FDCE                                         f  core/core/RegFile/regs_reg[5][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714   104.768    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.852 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.503   105.356    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.433 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.248   106.681    core/core/RegFile/debug_clk
    SLICE_X56Y71         FDCE                                         r  core/core/RegFile/regs_reg[5][8]/C
                         clock pessimism              0.160   106.840    
                         clock uncertainty           -0.106   106.734    
    SLICE_X56Y71         FDCE (Recov_fdce_C_CLR)     -0.258   106.476    core/core/RegFile/regs_reg[5][8]
  -------------------------------------------------------------------
                         required time                        106.476    
                         arrival time                         -13.484    
  -------------------------------------------------------------------
                         slack                                 92.992    

Slack (MET) :             92.992ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[5][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 0.433ns (4.867%)  route 8.464ns (95.133%))
  Logic Levels:           0  
  Clock Path Skew:        2.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns = ( 106.681 - 100.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.374     4.587    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.433     5.020 f  rst_all_reg/Q
                         net (fo=618, routed)         8.464    13.484    core/core/RegFile/rst_all
    SLICE_X56Y71         FDCE                                         f  core/core/RegFile/regs_reg[5][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714   104.768    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.852 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.503   105.356    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.433 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.248   106.681    core/core/RegFile/debug_clk
    SLICE_X56Y71         FDCE                                         r  core/core/RegFile/regs_reg[5][9]/C
                         clock pessimism              0.160   106.840    
                         clock uncertainty           -0.106   106.734    
    SLICE_X56Y71         FDCE (Recov_fdce_C_CLR)     -0.258   106.476    core/core/RegFile/regs_reg[5][9]
  -------------------------------------------------------------------
                         required time                        106.476    
                         arrival time                         -13.484    
  -------------------------------------------------------------------
                         slack                                 92.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/CSRFile/CSR_reg[0][3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.164ns (8.255%)  route 1.823ns (91.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.563     1.484    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  rst_all_reg/Q
                         net (fo=618, routed)         1.823     3.471    core/core/CSRFile/rst_all
    SLICE_X30Y70         FDCE                                         f  core/core/CSRFile/CSR_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.829     3.480    core/core/CSRFile/debug_clk
    SLICE_X30Y70         FDCE                                         r  core/core/CSRFile/CSR_reg[0][3]/C
                         clock pessimism             -0.245     3.235    
    SLICE_X30Y70         FDCE (Remov_fdce_C_CLR)     -0.067     3.168    core/core/CSRFile/CSR_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/CSRFile/CSR_reg[0][7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.164ns (8.255%)  route 1.823ns (91.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.563     1.484    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  rst_all_reg/Q
                         net (fo=618, routed)         1.823     3.471    core/core/CSRFile/rst_all
    SLICE_X30Y70         FDCE                                         f  core/core/CSRFile/CSR_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.829     3.480    core/core/CSRFile/debug_clk
    SLICE_X30Y70         FDCE                                         r  core/core/CSRFile/CSR_reg[0][7]/C
                         clock pessimism             -0.245     3.235    
    SLICE_X30Y70         FDCE (Remov_fdce_C_CLR)     -0.067     3.168    core/core/CSRFile/CSR_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/CSRFile/CSR_reg[2][18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.164ns (8.298%)  route 1.812ns (91.702%))
  Logic Levels:           0  
  Clock Path Skew:        1.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.563     1.484    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  rst_all_reg/Q
                         net (fo=618, routed)         1.812     3.461    core/core/CSRFile/rst_all
    SLICE_X28Y76         FDCE                                         f  core/core/CSRFile/CSR_reg[2][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.825     3.476    core/core/CSRFile/debug_clk
    SLICE_X28Y76         FDCE                                         r  core/core/CSRFile/CSR_reg[2][18]/C
                         clock pessimism             -0.245     3.231    
    SLICE_X28Y76         FDCE (Remov_fdce_C_CLR)     -0.092     3.139    core/core/CSRFile/CSR_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/CSRFile/CSR_reg[4][10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.164ns (8.255%)  route 1.823ns (91.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.563     1.484    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  rst_all_reg/Q
                         net (fo=618, routed)         1.823     3.471    core/core/CSRFile/rst_all
    SLICE_X31Y70         FDCE                                         f  core/core/CSRFile/CSR_reg[4][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.829     3.480    core/core/CSRFile/debug_clk
    SLICE_X31Y70         FDCE                                         r  core/core/CSRFile/CSR_reg[4][10]/C
                         clock pessimism             -0.245     3.235    
    SLICE_X31Y70         FDCE (Remov_fdce_C_CLR)     -0.092     3.143    core/core/CSRFile/CSR_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/CSRFile/CSR_reg[4][11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.164ns (8.255%)  route 1.823ns (91.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.563     1.484    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  rst_all_reg/Q
                         net (fo=618, routed)         1.823     3.471    core/core/CSRFile/rst_all
    SLICE_X31Y70         FDCE                                         f  core/core/CSRFile/CSR_reg[4][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.829     3.480    core/core/CSRFile/debug_clk
    SLICE_X31Y70         FDCE                                         r  core/core/CSRFile/CSR_reg[4][11]/C
                         clock pessimism             -0.245     3.235    
    SLICE_X31Y70         FDCE (Remov_fdce_C_CLR)     -0.092     3.143    core/core/CSRFile/CSR_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/CSRFile/CSR_reg[4][7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.164ns (8.255%)  route 1.823ns (91.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.563     1.484    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  rst_all_reg/Q
                         net (fo=618, routed)         1.823     3.471    core/core/CSRFile/rst_all
    SLICE_X31Y70         FDCE                                         f  core/core/CSRFile/CSR_reg[4][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.829     3.480    core/core/CSRFile/debug_clk
    SLICE_X31Y70         FDCE                                         r  core/core/CSRFile/CSR_reg[4][7]/C
                         clock pessimism             -0.245     3.235    
    SLICE_X31Y70         FDCE (Remov_fdce_C_CLR)     -0.092     3.143    core/core/CSRFile/CSR_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/CSRFile/CSR_reg[4][8]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.164ns (8.255%)  route 1.823ns (91.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.563     1.484    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  rst_all_reg/Q
                         net (fo=618, routed)         1.823     3.471    core/core/CSRFile/rst_all
    SLICE_X31Y70         FDCE                                         f  core/core/CSRFile/CSR_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.829     3.480    core/core/CSRFile/debug_clk
    SLICE_X31Y70         FDCE                                         r  core/core/CSRFile/CSR_reg[4][8]/C
                         clock pessimism             -0.245     3.235    
    SLICE_X31Y70         FDCE (Remov_fdce_C_CLR)     -0.092     3.143    core/core/CSRFile/CSR_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/CSRFile/CSR_reg[0][11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.164ns (8.213%)  route 1.833ns (91.787%))
  Logic Levels:           0  
  Clock Path Skew:        1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.563     1.484    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  rst_all_reg/Q
                         net (fo=618, routed)         1.833     3.481    core/core/CSRFile/rst_all
    SLICE_X32Y71         FDCE                                         f  core/core/CSRFile/CSR_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.828     3.479    core/core/CSRFile/debug_clk
    SLICE_X32Y71         FDCE                                         r  core/core/CSRFile/CSR_reg[0][11]/C
                         clock pessimism             -0.245     3.234    
    SLICE_X32Y71         FDCE (Remov_fdce_C_CLR)     -0.092     3.142    core/core/CSRFile/CSR_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/CSRFile/CSR_reg[2][7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.164ns (8.165%)  route 1.845ns (91.835%))
  Logic Levels:           0  
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.563     1.484    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  rst_all_reg/Q
                         net (fo=618, routed)         1.845     3.493    core/core/CSRFile/rst_all
    SLICE_X28Y69         FDCE                                         f  core/core/CSRFile/CSR_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.830     3.481    core/core/CSRFile/debug_clk
    SLICE_X28Y69         FDCE                                         r  core/core/CSRFile/CSR_reg[2][7]/C
                         clock pessimism             -0.245     3.236    
    SLICE_X28Y69         FDCE (Remov_fdce_C_CLR)     -0.092     3.144    core/core/CSRFile/CSR_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/CSRFile/CSR_reg[1][11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.164ns (7.788%)  route 1.942ns (92.212%))
  Logic Levels:           0  
  Clock Path Skew:        1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.563     1.484    clk_cpu
    SLICE_X12Y78         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  rst_all_reg/Q
                         net (fo=618, routed)         1.942     3.590    core/core/CSRFile/rst_all
    SLICE_X30Y71         FDCE                                         f  core/core/CSRFile/CSR_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.828     3.479    core/core/CSRFile/debug_clk
    SLICE_X30Y71         FDCE                                         r  core/core/CSRFile/CSR_reg[1][11]/C
                         clock pessimism             -0.245     3.234    
    SLICE_X30Y71         FDCE (Remov_fdce_C_CLR)     -0.067     3.167    core/core/CSRFile/CSR_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.590    
  -------------------------------------------------------------------
                         slack                                  0.423    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.733ns  (logic 4.695ns (48.235%)  route 5.038ns (51.765%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  SW_IBUF[12]_inst/O
                         net (fo=3, routed)           5.038     6.436    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.297     9.733 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.733    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.302ns  (logic 4.404ns (47.345%)  route 4.898ns (52.655%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[1]/C
    SLICE_X43Y81         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[1]/Q
                         net (fo=17, routed)          1.045     1.424    core/dr/c0/clk_div_reg[1]
    SLICE_X41Y79         LUT6 (Prop_lut6_I4_O)        0.105     1.529 r  core/dr/c0/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     1.529    core/dr/c0/CA_OBUF_inst_i_7_n_0
    SLICE_X41Y79         MUXF7 (Prop_muxf7_I1_O)      0.182     1.711 r  core/dr/c0/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.661     2.371    core/dr/c0/CA_OBUF_inst_i_2_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.272     2.643 r  core/dr/c0/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.192     5.836    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.466     9.302 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.302    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/Hexs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.242ns  (logic 4.399ns (47.603%)  route 4.842ns (52.397%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[1]/C
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core/dr/Hexs_reg[1]/Q
                         net (fo=2, routed)           1.110     1.489    core/dr/c0/Q[1]
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.105     1.594 r  core/dr/c0/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     1.594    core/dr/c0/CA_OBUF_inst_i_12_n_0
    SLICE_X39Y81         MUXF7 (Prop_muxf7_I0_O)      0.178     1.772 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.934     2.706    core/dr/c0/CA_OBUF_inst_i_5_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I3_O)        0.268     2.974 r  core/dr/c0/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.798     5.772    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.469     9.242 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     9.242    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/Hexs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.964ns  (logic 4.237ns (47.262%)  route 4.728ns (52.738%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[1]/C
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core/dr/Hexs_reg[1]/Q
                         net (fo=2, routed)           1.110     1.489    core/dr/c0/Q[1]
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.105     1.594 r  core/dr/c0/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     1.594    core/dr/c0/CA_OBUF_inst_i_12_n_0
    SLICE_X39Y81         MUXF7 (Prop_muxf7_I0_O)      0.178     1.772 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.729     2.501    core/dr/c0/CA_OBUF_inst_i_5_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.252     2.753 r  core/dr/c0/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.888     5.642    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.323     8.964 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     8.964    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/Hexs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 4.153ns (46.727%)  route 4.734ns (53.273%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[1]/C
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core/dr/Hexs_reg[1]/Q
                         net (fo=2, routed)           1.110     1.489    core/dr/c0/Q[1]
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.105     1.594 r  core/dr/c0/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     1.594    core/dr/c0/CA_OBUF_inst_i_12_n_0
    SLICE_X39Y81         MUXF7 (Prop_muxf7_I0_O)      0.178     1.772 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.934     2.706    core/dr/c0/CA_OBUF_inst_i_5_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.252     2.958 r  core/dr/c0/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.690     5.648    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.239     8.887 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     8.887    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.844ns  (logic 4.219ns (47.707%)  route 4.625ns (52.293%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[1]/C
    SLICE_X43Y81         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[1]/Q
                         net (fo=17, routed)          1.045     1.424    core/dr/c0/clk_div_reg[1]
    SLICE_X41Y79         LUT6 (Prop_lut6_I4_O)        0.105     1.529 r  core/dr/c0/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     1.529    core/dr/c0/CA_OBUF_inst_i_7_n_0
    SLICE_X41Y79         MUXF7 (Prop_muxf7_I1_O)      0.182     1.711 r  core/dr/c0/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.661     2.371    core/dr/c0/CA_OBUF_inst_i_2_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I0_O)        0.252     2.623 r  core/dr/c0/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.919     5.543    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.301     8.844 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     8.844    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/Hexs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.725ns  (logic 4.197ns (48.103%)  route 4.528ns (51.897%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[1]/C
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core/dr/Hexs_reg[1]/Q
                         net (fo=2, routed)           1.110     1.489    core/dr/c0/Q[1]
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.105     1.594 r  core/dr/c0/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     1.594    core/dr/c0/CA_OBUF_inst_i_12_n_0
    SLICE_X39Y81         MUXF7 (Prop_muxf7_I0_O)      0.178     1.772 r  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.938     2.710    core/dr/c0/CA_OBUF_inst_i_5_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I4_O)        0.252     2.962 r  core/dr/c0/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.480     5.442    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.283     8.725 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     8.725    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.199ns (48.895%)  route 4.389ns (51.105%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.899     0.899 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.389     5.288    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.300     8.587 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.587    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/Hexs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.547ns  (logic 4.376ns (51.201%)  route 4.171ns (48.799%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[1]/C
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  core/dr/Hexs_reg[1]/Q
                         net (fo=2, routed)           1.110     1.489    core/dr/c0/Q[1]
    SLICE_X39Y81         LUT6 (Prop_lut6_I2_O)        0.105     1.594 f  core/dr/c0/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     1.594    core/dr/c0/CA_OBUF_inst_i_12_n_0
    SLICE_X39Y81         MUXF7 (Prop_muxf7_I0_O)      0.178     1.772 f  core/dr/c0/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.729     2.501    core/dr/c0/CA_OBUF_inst_i_5_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.273     2.774 r  core/dr/c0/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.332     5.106    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.441     8.547 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.547    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.497ns  (logic 4.207ns (49.517%)  route 4.289ns (50.483%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=10, routed)          4.289     5.203    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.293     8.497 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.497    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.256ns (57.352%)  route 0.190ns (42.648%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X43Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=17, routed)          0.190     0.331    core/dr/c0/clk_div_reg[0]
    SLICE_X43Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.376 r  core/dr/c0/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     0.376    core/dr/c0/clk_div[0]_i_2_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.446 r  core/dr/c0/clk_div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.446    core/dr/c0/clk_div_reg[0]_i_1_n_7
    SLICE_X43Y81         FDCE                                         r  core/dr/c0/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.292ns (60.535%)  route 0.190ns (39.465%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X43Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=17, routed)          0.190     0.331    core/dr/c0/clk_div_reg[0]
    SLICE_X43Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.376 r  core/dr/c0/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     0.376    core/dr/c0/clk_div[0]_i_2_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.482 r  core/dr/c0/clk_div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.482    core/dr/c0/clk_div_reg[0]_i_1_n_6
    SLICE_X43Y81         FDCE                                         r  core/dr/c0/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.332ns (63.557%)  route 0.190ns (36.443%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X43Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=17, routed)          0.190     0.331    core/dr/c0/clk_div_reg[0]
    SLICE_X43Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.376 r  core/dr/c0/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     0.376    core/dr/c0/clk_div[0]_i_2_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.522 r  core/dr/c0/clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.522    core/dr/c0/clk_div_reg[0]_i_1_n_5
    SLICE_X43Y81         FDCE                                         r  core/dr/c0/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.517ns (80.826%)  route 0.360ns (19.174%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.360     0.622    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.877 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.877    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.467ns (73.955%)  route 0.517ns (26.045%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.517     0.762    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.983 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.983    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.546ns (77.669%)  route 0.444ns (22.331%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           0.444     0.735    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.990 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.990    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.484ns (74.308%)  route 0.513ns (25.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.513     0.760    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.996 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.996    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.513ns (75.742%)  route 0.484ns (24.258%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.484     0.745    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.997 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.997    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.496ns (74.519%)  route 0.512ns (25.481%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.512     0.757    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.008 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.008    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.503ns (73.815%)  route 0.533ns (26.185%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.533     0.783    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.036 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.036    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.344ns  (logic 0.081ns (2.422%)  route 3.263ns (97.578%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     8.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     9.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.344     6.419 f  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.714     8.133    CLK_GEN/clkfbout
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     8.214 f  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.549     9.763    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkfbout
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.009ns  (logic 3.695ns (61.493%)  route 2.314ns (38.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.314     7.351    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.316    10.667 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.667    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.600ns  (logic 3.694ns (65.957%)  route 1.906ns (34.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.440     4.653    BTN_SCAN/clk_disp
    SLICE_X1Y76          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.379     5.032 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           1.906     6.939    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.315    10.253 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.253    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.410ns (69.796%)  route 0.610ns (30.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X1Y76          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           0.610     2.263    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.532 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.532    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.412ns (63.808%)  route 0.801ns (36.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.801     2.456    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.727 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.727    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout3
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.263ns  (logic 2.645ns (16.264%)  route 13.618ns (83.736%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 f  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 f  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 r  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 r  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 r  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.105    22.371 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.155    23.526    core/dr/E[0]
    SLICE_X44Y80         FDRE                                         r  core/dr/Hexs_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.263ns  (logic 2.645ns (16.264%)  route 13.618ns (83.736%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 f  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 f  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 r  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 r  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 r  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.105    22.371 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.155    23.526    core/dr/E[0]
    SLICE_X44Y80         FDRE                                         r  core/dr/Hexs_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.263ns  (logic 2.645ns (16.264%)  route 13.618ns (83.736%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 f  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 f  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 r  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 r  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 r  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.105    22.371 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.155    23.526    core/dr/E[0]
    SLICE_X44Y80         FDRE                                         r  core/dr/Hexs_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.237ns  (logic 2.645ns (16.290%)  route 13.592ns (83.710%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 f  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 f  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 r  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 r  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 r  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.105    22.371 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.130    23.500    core/dr/E[0]
    SLICE_X39Y80         FDRE                                         r  core/dr/Hexs_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.237ns  (logic 2.645ns (16.290%)  route 13.592ns (83.710%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 f  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 f  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 r  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 r  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 r  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.105    22.371 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.130    23.500    core/dr/E[0]
    SLICE_X39Y80         FDRE                                         r  core/dr/Hexs_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.237ns  (logic 2.645ns (16.290%)  route 13.592ns (83.710%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 f  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 f  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 r  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 r  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 r  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.105    22.371 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.130    23.500    core/dr/E[0]
    SLICE_X39Y80         FDRE                                         r  core/dr/Hexs_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.237ns  (logic 2.645ns (16.290%)  route 13.592ns (83.710%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 f  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 f  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 r  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 r  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 r  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.105    22.371 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.130    23.500    core/dr/E[0]
    SLICE_X39Y80         FDRE                                         r  core/dr/Hexs_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.115ns  (logic 2.645ns (16.413%)  route 13.470ns (83.587%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 f  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 f  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 r  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 r  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 r  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.105    22.371 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.008    23.378    core/dr/E[0]
    SLICE_X40Y79         FDRE                                         r  core/dr/Hexs_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.115ns  (logic 2.645ns (16.413%)  route 13.470ns (83.587%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 f  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 f  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 r  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 r  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 r  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.105    22.371 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.008    23.378    core/dr/E[0]
    SLICE_X40Y79         FDRE                                         r  core/dr/Hexs_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.115ns  (logic 2.645ns (16.413%)  route 13.470ns (83.587%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.929     5.143    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.248 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.567     5.815    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.896 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.367     7.263    core/core/debug_clk
    SLICE_X43Y69         FDCE                                         r  core/core/pc_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.348     7.611 r  core/core/pc_reg[5]_rep__1/Q
                         net (fo=124, routed)         3.139    10.750    core/core/Comparator/Hexs_reg[6]
    SLICE_X56Y80         LUT5 (Prop_lut5_I0_O)        0.242    10.992 f  core/core/Comparator/CSR[4][31]_i_7/O
                         net (fo=102, routed)         2.488    13.479    core/core/RegFile/regs_reg[1][21]_i_8_0[5]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.115    13.594 r  core/core/RegFile/Hexs[8]_i_9/O
                         net (fo=1, routed)           0.477    14.071    core/core/RegFile/Hexs[8]_i_9_n_0
    SLICE_X55Y69         LUT3 (Prop_lut3_I0_O)        0.264    14.335 r  core/core/RegFile/Hexs_reg[8]_i_4/O
                         net (fo=1, routed)           0.339    14.674    core/core/RegFile/Hexs_reg[8]_i_4_n_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I4_O)        0.105    14.779 r  core/core/RegFile/Hexs[8]_i_1/O
                         net (fo=10, routed)          0.986    15.765    core/core/RegFile/pc_reg[5]_rep__1_11
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105    15.870 r  core/core/RegFile/b_carry__1_i_8/O
                         net (fo=2, routed)           0.486    16.356    core/core/RegFile/b_carry__1_i_8_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.105    16.461 r  core/core/RegFile/b_carry__1_i_4/O
                         net (fo=1, routed)           0.000    16.461    core/core/ALU/data_reg_0_255_0_0_i_3_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    16.804 f  core/core/ALU/b_carry__1/O[1]
                         net (fo=1, routed)           0.938    17.742    core/core/ALU/data1[9]
    SLICE_X41Y79         LUT3 (Prop_lut3_I1_O)        0.263    18.005 f  core/core/ALU/data_reg_0_255_0_0_i_10/O
                         net (fo=165, routed)         1.524    19.530    core/core/ALU/p_0_in[0]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.278    19.808 r  core/core/ALU/Hexs[31]_i_23/O
                         net (fo=1, routed)           0.619    20.427    core/core/ALU/Hexs[31]_i_23_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.267    20.694 r  core/core/ALU/Hexs[31]_i_13/O
                         net (fo=1, routed)           0.238    20.932    core/core/ALU/Hexs[31]_i_13_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.105    21.037 r  core/core/ALU/Hexs[31]_i_6/O
                         net (fo=35, routed)          1.229    22.266    core/core/ALU/Hexs[31]_i_16_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.105    22.371 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.008    23.378    core/dr/E[0]
    SLICE_X40Y79         FDRE                                         r  core/dr/Hexs_reg[26]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/core/pc_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.254ns (31.349%)  route 0.556ns (68.651%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.796     1.718    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.248     2.011    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.037 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.558     2.595    core/core/debug_clk
    SLICE_X42Y69         FDCE                                         r  core/core/pc_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     2.759 r  core/core/pc_reg[2]_rep__1/Q
                         net (fo=124, routed)         0.169     2.928    core/core/ALU/regs_reg[24][15]_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I4_O)        0.045     2.973 f  core/core/ALU/Hexs[31]_i_5/O
                         net (fo=5, routed)           0.264     3.237    core/core/ALU/pc_reg[5]_rep__1
    SLICE_X39Y71         LUT4 (Prop_lut4_I2_O)        0.045     3.282 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.123     3.405    core/dr/E[0]
    SLICE_X39Y73         FDRE                                         r  core/dr/Hexs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.254ns (31.349%)  route 0.556ns (68.651%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.796     1.718    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.248     2.011    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.037 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.558     2.595    core/core/debug_clk
    SLICE_X42Y69         FDCE                                         r  core/core/pc_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     2.759 r  core/core/pc_reg[2]_rep__1/Q
                         net (fo=124, routed)         0.169     2.928    core/core/ALU/regs_reg[24][15]_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I4_O)        0.045     2.973 f  core/core/ALU/Hexs[31]_i_5/O
                         net (fo=5, routed)           0.264     3.237    core/core/ALU/pc_reg[5]_rep__1
    SLICE_X39Y71         LUT4 (Prop_lut4_I2_O)        0.045     3.282 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.123     3.405    core/dr/E[0]
    SLICE_X39Y73         FDRE                                         r  core/dr/Hexs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/RegFile/regs_reg[12][16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.814ns  (logic 0.358ns (43.975%)  route 0.456ns (56.025%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.796     1.718    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.248     2.011    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.037 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.556     2.593    core/core/RegFile/debug_clk
    SLICE_X47Y80         FDCE                                         r  core/core/RegFile/regs_reg[12][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDCE (Prop_fdce_C_Q)         0.141     2.734 r  core/core/RegFile/regs_reg[12][16]/Q
                         net (fo=3, routed)           0.077     2.811    core/core/RegFile/dbg_regs[12]_3[16]
    SLICE_X46Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.856 r  core/core/RegFile/Hexs[16]_i_8/O
                         net (fo=1, routed)           0.000     2.856    core/core/RegFile/Hexs[16]_i_8_n_0
    SLICE_X46Y80         MUXF7 (Prop_muxf7_I1_O)      0.064     2.920 r  core/core/RegFile/Hexs_reg[16]_i_3/O
                         net (fo=1, routed)           0.209     3.130    core/core/RegFile/Hexs_reg[16]_i_3_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I2_O)        0.108     3.238 r  core/core/RegFile/Hexs[16]_i_1/O
                         net (fo=10, routed)          0.169     3.407    core/dr/i_data[16]
    SLICE_X44Y80         FDRE                                         r  core/dr/Hexs_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.896ns  (logic 0.254ns (28.358%)  route 0.642ns (71.642%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.796     1.718    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.248     2.011    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.037 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.558     2.595    core/core/debug_clk
    SLICE_X42Y69         FDCE                                         r  core/core/pc_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     2.759 r  core/core/pc_reg[2]_rep__1/Q
                         net (fo=124, routed)         0.169     2.928    core/core/ALU/regs_reg[24][15]_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I4_O)        0.045     2.973 f  core/core/ALU/Hexs[31]_i_5/O
                         net (fo=5, routed)           0.264     3.237    core/core/ALU/pc_reg[5]_rep__1
    SLICE_X39Y71         LUT4 (Prop_lut4_I2_O)        0.045     3.282 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.208     3.491    core/dr/E[0]
    SLICE_X43Y73         FDRE                                         r  core/dr/Hexs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.896ns  (logic 0.254ns (28.358%)  route 0.642ns (71.642%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.796     1.718    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.248     2.011    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.037 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.558     2.595    core/core/debug_clk
    SLICE_X42Y69         FDCE                                         r  core/core/pc_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     2.759 r  core/core/pc_reg[2]_rep__1/Q
                         net (fo=124, routed)         0.169     2.928    core/core/ALU/regs_reg[24][15]_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I4_O)        0.045     2.973 f  core/core/ALU/Hexs[31]_i_5/O
                         net (fo=5, routed)           0.264     3.237    core/core/ALU/pc_reg[5]_rep__1
    SLICE_X39Y71         LUT4 (Prop_lut4_I2_O)        0.045     3.282 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.208     3.491    core/dr/E[0]
    SLICE_X43Y73         FDRE                                         r  core/dr/Hexs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.896ns  (logic 0.254ns (28.358%)  route 0.642ns (71.642%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.796     1.718    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.248     2.011    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.037 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.558     2.595    core/core/debug_clk
    SLICE_X42Y69         FDCE                                         r  core/core/pc_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     2.759 r  core/core/pc_reg[2]_rep__1/Q
                         net (fo=124, routed)         0.169     2.928    core/core/ALU/regs_reg[24][15]_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I4_O)        0.045     2.973 f  core/core/ALU/Hexs[31]_i_5/O
                         net (fo=5, routed)           0.264     3.237    core/core/ALU/pc_reg[5]_rep__1
    SLICE_X39Y71         LUT4 (Prop_lut4_I2_O)        0.045     3.282 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.208     3.491    core/dr/E[0]
    SLICE_X43Y73         FDRE                                         r  core/dr/Hexs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/RegFile/regs_reg[14][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.934ns  (logic 0.359ns (38.446%)  route 0.575ns (61.554%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.796     1.718    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.248     2.011    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.037 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.560     2.597    core/core/RegFile/debug_clk
    SLICE_X49Y86         FDCE                                         r  core/core/RegFile/regs_reg[14][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDCE (Prop_fdce_C_Q)         0.141     2.738 r  core/core/RegFile/regs_reg[14][28]/Q
                         net (fo=3, routed)           0.068     2.806    core/core/RegFile/dbg_regs[14]_5[28]
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.851 r  core/core/RegFile/Hexs[28]_i_8/O
                         net (fo=1, routed)           0.000     2.851    core/core/RegFile/Hexs[28]_i_8_n_0
    SLICE_X48Y86         MUXF7 (Prop_muxf7_I1_O)      0.065     2.916 r  core/core/RegFile/Hexs_reg[28]_i_3/O
                         net (fo=1, routed)           0.155     3.071    core/core/RegFile/Hexs_reg[28]_i_3_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I2_O)        0.108     3.179 r  core/core/RegFile/Hexs[28]_i_1/O
                         net (fo=10, routed)          0.352     3.531    core/dr/i_data[28]
    SLICE_X44Y80         FDRE                                         r  core/dr/Hexs_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.254ns (26.854%)  route 0.692ns (73.146%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.796     1.718    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.248     2.011    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.037 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.558     2.595    core/core/debug_clk
    SLICE_X42Y69         FDCE                                         r  core/core/pc_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     2.759 r  core/core/pc_reg[2]_rep__1/Q
                         net (fo=124, routed)         0.169     2.928    core/core/ALU/regs_reg[24][15]_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I4_O)        0.045     2.973 f  core/core/ALU/Hexs[31]_i_5/O
                         net (fo=5, routed)           0.264     3.237    core/core/ALU/pc_reg[5]_rep__1
    SLICE_X39Y71         LUT4 (Prop_lut4_I2_O)        0.045     3.282 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.259     3.541    core/dr/E[0]
    SLICE_X45Y74         FDRE                                         r  core/dr/Hexs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.254ns (26.854%)  route 0.692ns (73.146%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.796     1.718    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.248     2.011    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.037 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.558     2.595    core/core/debug_clk
    SLICE_X42Y69         FDCE                                         r  core/core/pc_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     2.759 r  core/core/pc_reg[2]_rep__1/Q
                         net (fo=124, routed)         0.169     2.928    core/core/ALU/regs_reg[24][15]_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I4_O)        0.045     2.973 f  core/core/ALU/Hexs[31]_i_5/O
                         net (fo=5, routed)           0.264     3.237    core/core/ALU/pc_reg[5]_rep__1
    SLICE_X39Y71         LUT4 (Prop_lut4_I2_O)        0.045     3.282 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.259     3.541    core/dr/E[0]
    SLICE_X45Y74         FDRE                                         r  core/dr/Hexs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.956ns  (logic 0.254ns (26.574%)  route 0.702ns (73.426%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.796     1.718    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.248     2.011    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.037 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.558     2.595    core/core/debug_clk
    SLICE_X42Y69         FDCE                                         r  core/core/pc_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     2.759 r  core/core/pc_reg[2]_rep__1/Q
                         net (fo=124, routed)         0.169     2.928    core/core/ALU/regs_reg[24][15]_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I4_O)        0.045     2.973 f  core/core/ALU/Hexs[31]_i_5/O
                         net (fo=5, routed)           0.264     3.237    core/core/ALU/pc_reg[5]_rep__1
    SLICE_X39Y71         LUT4 (Prop_lut4_I2_O)        0.045     3.282 r  core/core/ALU/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.269     3.551    core/dr/E[0]
    SLICE_X40Y73         FDRE                                         r  core/dr/Hexs_reg[9]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_ctrl/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.576ns  (logic 3.680ns (42.910%)  route 4.896ns (57.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.392     4.602    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y53         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDSE (Prop_fdse_C_Q)         0.379     4.981 r  uart_tx_ctrl/txBit_reg/Q
                         net (fo=1, routed)           4.896     9.877    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.301    13.178 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.178    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_ctrl/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.694ns  (logic 1.397ns (37.817%)  route 2.297ns (62.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.575     1.494    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y53         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  uart_tx_ctrl/txBit_reg/Q
                         net (fo=1, routed)           2.297     3.932    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.188 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     5.188    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.180ns  (logic 1.408ns (64.581%)  route 0.772ns (35.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.772     2.180    BTN_SCAN/BTN_C_IBUF
    SLICE_X1Y76          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.333     4.387    BTN_SCAN/clk_disp
    SLICE_X1Y76          FDRE                                         r  BTN_SCAN/result_reg[1]/C

Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.005ns  (logic 1.398ns (69.744%)  route 0.607ns (30.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.607     2.005    BTN_SCAN/BTN_R_IBUF
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337     4.391    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.235ns (44.663%)  route 0.292ns (55.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.292     0.527    BTN_SCAN/BTN_R_IBUF
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C

Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.244ns (39.721%)  route 0.371ns (60.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.371     0.615    BTN_SCAN/BTN_C_IBUF
    SLICE_X1Y76          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/clk_disp
    SLICE_X1Y76          FDRE                                         r  BTN_SCAN/result_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout3

Max Delay          1207 Endpoints
Min Delay          1207 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.539ns  (logic 2.664ns (15.189%)  route 14.875ns (84.811%))
  Logic Levels:           10  (IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=10, routed)          3.282     4.196    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X34Y66         LUT3 (Prop_lut3_I2_O)        0.118     4.314 r  DEBUG_CTRL/buffer_reg_i_241/O
                         net (fo=96, routed)          5.033     9.346    core/core/RegFile/buffer_reg_i_237[2]
    SLICE_X38Y84         MUXF7 (Prop_muxf7_S_O)       0.400     9.746 f  core/core/RegFile/buffer_reg_i_347/O
                         net (fo=1, routed)           0.822    10.569    DEBUG_CTRL/buffer_reg_i_180_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I2_O)        0.241    10.810 f  DEBUG_CTRL/buffer_reg_i_237/O
                         net (fo=1, routed)           0.971    11.780    DEBUG_CTRL/debug_data[31]
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    11.885 f  DEBUG_CTRL/buffer_reg_i_180/O
                         net (fo=5, routed)           1.310    13.195    DEBUG_CTRL/buffer_reg_i_180_n_0
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.115    13.310 f  DEBUG_CTRL/buffer_reg_i_122/O
                         net (fo=4, routed)           0.761    14.071    DEBUG_CTRL/p_3_out[110]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.275    14.346 r  DEBUG_CTRL/buffer_reg_i_132/O
                         net (fo=2, routed)           0.663    15.009    DEBUG_CTRL/buffer_reg_i_132_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.105    15.114 r  DEBUG_CTRL/buffer_reg_i_63/O
                         net (fo=1, routed)           0.516    15.629    DEBUG_CTRL/buffer_reg_i_63_n_0
    SLICE_X31Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.753 r  DEBUG_CTRL/buffer_reg_i_20/O
                         net (fo=1, routed)           0.502    16.255    DEBUG_CTRL/buffer_reg_i_20_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I2_O)        0.267    16.522 r  DEBUG_CTRL/buffer_reg_i_5/O
                         net (fo=1, routed)           1.017    17.539    UART_BUFF/DIADI[4]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.316     4.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.976ns  (logic 2.573ns (15.157%)  route 14.402ns (84.843%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=10, routed)          3.282     4.196    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X34Y66         LUT3 (Prop_lut3_I2_O)        0.118     4.314 r  DEBUG_CTRL/buffer_reg_i_241/O
                         net (fo=96, routed)          5.033     9.346    core/core/RegFile/buffer_reg_i_237[2]
    SLICE_X38Y84         MUXF7 (Prop_muxf7_S_O)       0.400     9.746 f  core/core/RegFile/buffer_reg_i_347/O
                         net (fo=1, routed)           0.822    10.569    DEBUG_CTRL/buffer_reg_i_180_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I2_O)        0.241    10.810 f  DEBUG_CTRL/buffer_reg_i_237/O
                         net (fo=1, routed)           0.971    11.780    DEBUG_CTRL/debug_data[31]
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    11.885 f  DEBUG_CTRL/buffer_reg_i_180/O
                         net (fo=5, routed)           0.717    12.602    DEBUG_CTRL/buffer_reg_i_180_n_0
    SLICE_X32Y68         LUT4 (Prop_lut4_I2_O)        0.108    12.710 r  DEBUG_CTRL/buffer_reg_i_160/O
                         net (fo=2, routed)           0.557    13.267    DEBUG_CTRL/buffer_reg_i_160_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.267    13.534 r  DEBUG_CTRL/buffer_reg_i_224/O
                         net (fo=1, routed)           0.656    14.190    DEBUG_CTRL/buffer_reg_i_224_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.105    14.295 r  DEBUG_CTRL/buffer_reg_i_167/O
                         net (fo=1, routed)           0.330    14.625    DEBUG_CTRL/buffer_reg_i_167_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.105    14.730 r  DEBUG_CTRL/buffer_reg_i_97/O
                         net (fo=1, routed)           0.546    15.276    DEBUG_CTRL/buffer_reg_i_97_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.105    15.381 r  DEBUG_CTRL/buffer_reg_i_33/O
                         net (fo=1, routed)           0.225    15.606    DEBUG_CTRL/buffer_reg_i_33_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I4_O)        0.105    15.711 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           1.264    16.976    UART_BUFF/DIADI[1]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.316     4.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.850ns  (logic 2.378ns (14.114%)  route 14.471ns (85.886%))
  Logic Levels:           9  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=10, routed)          3.282     4.196    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X34Y66         LUT3 (Prop_lut3_I2_O)        0.118     4.314 r  DEBUG_CTRL/buffer_reg_i_241/O
                         net (fo=96, routed)          5.033     9.346    core/core/RegFile/buffer_reg_i_237[2]
    SLICE_X38Y84         MUXF7 (Prop_muxf7_S_O)       0.400     9.746 r  core/core/RegFile/buffer_reg_i_347/O
                         net (fo=1, routed)           0.822    10.569    DEBUG_CTRL/buffer_reg_i_180_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I2_O)        0.241    10.810 r  DEBUG_CTRL/buffer_reg_i_237/O
                         net (fo=1, routed)           0.971    11.780    DEBUG_CTRL/debug_data[31]
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    11.885 r  DEBUG_CTRL/buffer_reg_i_180/O
                         net (fo=5, routed)           1.310    13.195    DEBUG_CTRL/buffer_reg_i_180_n_0
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.115    13.310 r  DEBUG_CTRL/buffer_reg_i_122/O
                         net (fo=4, routed)           1.082    14.392    DEBUG_CTRL/p_3_out[110]
    SLICE_X30Y64         LUT6 (Prop_lut6_I2_O)        0.275    14.667 r  DEBUG_CTRL/buffer_reg_i_44/O
                         net (fo=1, routed)           0.371    15.039    DEBUG_CTRL/buffer_reg_i_44_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I0_O)        0.105    15.144 r  DEBUG_CTRL/buffer_reg_i_12/O
                         net (fo=1, routed)           0.528    15.672    DEBUG_CTRL/buffer_reg_i_12_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I1_O)        0.105    15.777 r  DEBUG_CTRL/buffer_reg_i_3/O
                         net (fo=1, routed)           1.073    16.850    UART_BUFF/DIADI[6]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.316     4.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.785ns  (logic 2.483ns (14.793%)  route 14.302ns (85.207%))
  Logic Levels:           10  (IBUF=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=10, routed)          3.282     4.196    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X34Y66         LUT3 (Prop_lut3_I2_O)        0.118     4.314 r  DEBUG_CTRL/buffer_reg_i_241/O
                         net (fo=96, routed)          5.033     9.346    core/core/RegFile/buffer_reg_i_237[2]
    SLICE_X38Y84         MUXF7 (Prop_muxf7_S_O)       0.400     9.746 f  core/core/RegFile/buffer_reg_i_347/O
                         net (fo=1, routed)           0.822    10.569    DEBUG_CTRL/buffer_reg_i_180_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I2_O)        0.241    10.810 f  DEBUG_CTRL/buffer_reg_i_237/O
                         net (fo=1, routed)           0.971    11.780    DEBUG_CTRL/debug_data[31]
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    11.885 f  DEBUG_CTRL/buffer_reg_i_180/O
                         net (fo=5, routed)           1.310    13.195    DEBUG_CTRL/buffer_reg_i_180_n_0
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.115    13.310 f  DEBUG_CTRL/buffer_reg_i_122/O
                         net (fo=4, routed)           0.761    14.071    DEBUG_CTRL/p_3_out[110]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.275    14.346 r  DEBUG_CTRL/buffer_reg_i_132/O
                         net (fo=2, routed)           0.519    14.866    DEBUG_CTRL/buffer_reg_i_132_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.105    14.971 r  DEBUG_CTRL/buffer_reg_i_55/O
                         net (fo=1, routed)           0.120    15.091    DEBUG_CTRL/buffer_reg_i_55_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I3_O)        0.105    15.196 r  DEBUG_CTRL/buffer_reg_i_17/O
                         net (fo=1, routed)           0.467    15.663    DEBUG_CTRL/buffer_reg_i_17_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I2_O)        0.105    15.768 r  DEBUG_CTRL/buffer_reg_i_4/O
                         net (fo=1, routed)           1.017    16.785    UART_BUFF/DIADI[5]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.316     4.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.543ns  (logic 2.300ns (13.903%)  route 14.243ns (86.097%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=10, routed)          3.282     4.196    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X34Y66         LUT3 (Prop_lut3_I2_O)        0.118     4.314 r  DEBUG_CTRL/buffer_reg_i_241/O
                         net (fo=96, routed)          5.139     9.453    DEBUG_CTRL/reg_counter_reg[2]_0[2]
    SLICE_X55Y84         MUXF7 (Prop_muxf7_S_O)       0.386     9.839 f  DEBUG_CTRL/buffer_reg_i_355/O
                         net (fo=1, routed)           0.234    10.073    DEBUG_CTRL/buffer_reg_i_355_n_0
    SLICE_X54Y83         LUT5 (Prop_lut5_I0_O)        0.252    10.325 f  DEBUG_CTRL/buffer_reg_i_240/O
                         net (fo=1, routed)           1.117    11.442    DEBUG_CTRL/debug_data[27]
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    11.547 f  DEBUG_CTRL/buffer_reg_i_183/O
                         net (fo=5, routed)           1.141    12.687    DEBUG_CTRL/buffer_reg_i_183_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I3_O)        0.105    12.792 r  DEBUG_CTRL/buffer_reg_i_148/O
                         net (fo=2, routed)           0.796    13.588    DEBUG_CTRL/p_3_out[98]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.105    13.693 r  DEBUG_CTRL/buffer_reg_i_153/O
                         net (fo=1, routed)           0.516    14.210    DEBUG_CTRL/buffer_reg_i_153_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.105    14.315 r  DEBUG_CTRL/buffer_reg_i_87/O
                         net (fo=1, routed)           0.393    14.707    DEBUG_CTRL/buffer_reg_i_87_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.105    14.812 r  DEBUG_CTRL/buffer_reg_i_29/O
                         net (fo=1, routed)           0.326    15.139    DEBUG_CTRL/buffer_reg_i_29_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I4_O)        0.105    15.244 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           1.299    16.543    UART_BUFF/DIADI[2]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.316     4.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.424ns  (logic 2.475ns (15.070%)  route 13.949ns (84.930%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=10, routed)          3.282     4.196    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X34Y66         LUT3 (Prop_lut3_I2_O)        0.118     4.314 r  DEBUG_CTRL/buffer_reg_i_241/O
                         net (fo=96, routed)          5.033     9.346    core/core/RegFile/buffer_reg_i_237[2]
    SLICE_X38Y84         MUXF7 (Prop_muxf7_S_O)       0.400     9.746 r  core/core/RegFile/buffer_reg_i_347/O
                         net (fo=1, routed)           0.822    10.569    DEBUG_CTRL/buffer_reg_i_180_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I2_O)        0.241    10.810 r  DEBUG_CTRL/buffer_reg_i_237/O
                         net (fo=1, routed)           0.971    11.780    DEBUG_CTRL/debug_data[31]
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.105    11.885 r  DEBUG_CTRL/buffer_reg_i_180/O
                         net (fo=5, routed)           1.310    13.195    DEBUG_CTRL/buffer_reg_i_180_n_0
    SLICE_X32Y68         LUT4 (Prop_lut4_I2_O)        0.105    13.300 r  DEBUG_CTRL/buffer_reg_i_168/O
                         net (fo=2, routed)           0.669    13.969    DEBUG_CTRL/p_3_out[104]
    SLICE_X31Y67         LUT5 (Prop_lut5_I0_O)        0.115    14.084 r  DEBUG_CTRL/buffer_reg_i_172/O
                         net (fo=1, routed)           0.115    14.200    DEBUG_CTRL/buffer_reg_i_172_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.267    14.467 r  DEBUG_CTRL/buffer_reg_i_104/O
                         net (fo=1, routed)           0.225    14.692    DEBUG_CTRL/buffer_reg_i_104_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I0_O)        0.105    14.797 r  DEBUG_CTRL/buffer_reg_i_37/O
                         net (fo=1, routed)           0.323    15.119    DEBUG_CTRL/buffer_reg_i_37_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.105    15.224 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           1.200    16.424    UART_BUFF/DIADI[0]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.316     4.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.337ns  (logic 2.102ns (12.867%)  route 14.235ns (87.133%))
  Logic Levels:           9  (IBUF=1 LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=10, routed)          3.282     4.196    DEBUG_CTRL/LED_OBUF[6]
    SLICE_X34Y66         LUT3 (Prop_lut3_I2_O)        0.118     4.314 r  DEBUG_CTRL/buffer_reg_i_241/O
                         net (fo=96, routed)          5.140     9.454    DEBUG_CTRL/reg_counter_reg[2]_0[2]
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.277     9.731 f  DEBUG_CTRL/buffer_reg_i_354/O
                         net (fo=1, routed)           0.554    10.285    DEBUG_CTRL/buffer_reg_i_354_n_0
    SLICE_X52Y85         LUT5 (Prop_lut5_I4_O)        0.268    10.553 f  DEBUG_CTRL/buffer_reg_i_239/O
                         net (fo=1, routed)           0.823    11.376    DEBUG_CTRL/debug_data[26]
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.105    11.481 f  DEBUG_CTRL/buffer_reg_i_182/O
                         net (fo=5, routed)           1.169    12.650    DEBUG_CTRL/buffer_reg_i_182_n_0
    SLICE_X30Y71         LUT3 (Prop_lut3_I1_O)        0.105    12.755 r  DEBUG_CTRL/buffer_reg_i_138/O
                         net (fo=2, routed)           0.643    13.398    DEBUG_CTRL/p_3_out[99]
    SLICE_X31Y67         LUT6 (Prop_lut6_I3_O)        0.105    13.503 r  DEBUG_CTRL/buffer_reg_i_65/O
                         net (fo=1, routed)           0.932    14.435    DEBUG_CTRL/buffer_reg_i_65_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.105    14.540 r  DEBUG_CTRL/buffer_reg_i_21/O
                         net (fo=1, routed)           0.547    15.087    DEBUG_CTRL/buffer_reg_i_21_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.105    15.192 r  DEBUG_CTRL/buffer_reg_i_6/O
                         net (fo=1, routed)           1.145    16.337    UART_BUFF/DIADI[3]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.316     4.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/core/RegFile/regs_reg[31][5]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.908ns  (logic 1.818ns (13.068%)  route 12.091ns (86.932%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        6.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.398     1.398 f  SW_IBUF[12]_inst/O
                         net (fo=3, routed)           3.450     4.847    core/core/CSRFile/LED_OBUF[0]
    SLICE_X34Y71         LUT2 (Prop_lut2_I0_O)        0.105     4.952 r  core/core/CSRFile/regs[1][31]_i_7/O
                         net (fo=3, routed)           0.452     5.404    core/core/ALU/CSR_reg[2][1]
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.105     5.509 f  core/core/ALU/regs[1][31]_i_4/O
                         net (fo=126, routed)         3.064     8.573    core/core/ALU/CSR_reg[0][3]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.105     8.678 r  core/core/ALU/regs[5][31]_i_3/O
                         net (fo=40, routed)          1.201     9.879    core/core/ALU/regs[5][31]_i_3_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I0_O)        0.105     9.984 r  core/core/ALU/regs[31][31]_i_1/O
                         net (fo=32, routed)          3.925    13.908    core/core/RegFile/regs_reg[31][31]_1[0]
    SLICE_X43Y67         FDCE                                         r  core/core/RegFile/regs_reg[31][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714     4.768    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.084     4.852 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.503     5.356    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.433 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.261     6.694    core/core/RegFile/debug_clk
    SLICE_X43Y67         FDCE                                         r  core/core/RegFile/regs_reg[31][5]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/core/RegFile/regs_reg[31][0]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.897ns  (logic 1.818ns (13.079%)  route 12.080ns (86.921%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        6.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.398     1.398 f  SW_IBUF[12]_inst/O
                         net (fo=3, routed)           3.450     4.847    core/core/CSRFile/LED_OBUF[0]
    SLICE_X34Y71         LUT2 (Prop_lut2_I0_O)        0.105     4.952 r  core/core/CSRFile/regs[1][31]_i_7/O
                         net (fo=3, routed)           0.452     5.404    core/core/ALU/CSR_reg[2][1]
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.105     5.509 f  core/core/ALU/regs[1][31]_i_4/O
                         net (fo=126, routed)         3.064     8.573    core/core/ALU/CSR_reg[0][3]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.105     8.678 r  core/core/ALU/regs[5][31]_i_3/O
                         net (fo=40, routed)          1.201     9.879    core/core/ALU/regs[5][31]_i_3_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I0_O)        0.105     9.984 r  core/core/ALU/regs[31][31]_i_1/O
                         net (fo=32, routed)          3.913    13.897    core/core/RegFile/regs_reg[31][31]_1[0]
    SLICE_X45Y71         FDCE                                         r  core/core/RegFile/regs_reg[31][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714     4.768    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.084     4.852 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.503     5.356    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.433 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.256     6.689    core/core/RegFile/debug_clk
    SLICE_X45Y71         FDCE                                         r  core/core/RegFile/regs_reg[31][0]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/core/RegFile/regs_reg[31][6]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.658ns  (logic 1.818ns (13.308%)  route 11.840ns (86.692%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        6.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.398     1.398 f  SW_IBUF[12]_inst/O
                         net (fo=3, routed)           3.450     4.847    core/core/CSRFile/LED_OBUF[0]
    SLICE_X34Y71         LUT2 (Prop_lut2_I0_O)        0.105     4.952 r  core/core/CSRFile/regs[1][31]_i_7/O
                         net (fo=3, routed)           0.452     5.404    core/core/ALU/CSR_reg[2][1]
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.105     5.509 f  core/core/ALU/regs[1][31]_i_4/O
                         net (fo=126, routed)         3.064     8.573    core/core/ALU/CSR_reg[0][3]
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.105     8.678 r  core/core/ALU/regs[5][31]_i_3/O
                         net (fo=40, routed)          1.201     9.879    core/core/ALU/regs[5][31]_i_3_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I0_O)        0.105     9.984 r  core/core/ALU/regs[31][31]_i_1/O
                         net (fo=32, routed)          3.674    13.658    core/core/RegFile/regs_reg[31][31]_1[0]
    SLICE_X45Y67         FDCE                                         r  core/core/RegFile/regs_reg[31][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.714     4.768    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.084     4.852 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.503     5.356    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.433 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         1.261     6.694    core/core/RegFile/debug_clk
    SLICE_X45Y67         FDCE                                         r  core/core/RegFile/regs_reg[31][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/core/Ctrl/CSR_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            core/core/CSRFile/CSR_reg[0][26]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.265ns (50.985%)  route 0.255ns (49.015%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         LDCE                         0.000     0.000 r  core/core/Ctrl/CSR_op_reg[0]/G
    SLICE_X36Y83         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  core/core/Ctrl/CSR_op_reg[0]/Q
                         net (fo=32, routed)          0.255     0.475    core/core/Ctrl/CSR_ctrl[0]
    SLICE_X33Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.520 r  core/core/Ctrl/CSR[0][26]_i_2/O
                         net (fo=5, routed)           0.000     0.520    core/core/CSRFile/D[26]
    SLICE_X33Y82         FDCE                                         r  core/core/CSRFile/CSR_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.832     3.483    core/core/CSRFile/debug_clk
    SLICE_X33Y82         FDCE                                         r  core/core/CSRFile/CSR_reg[0][26]/C

Slack:                    inf
  Source:                 core/core/Ctrl/CSR_op_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            core/core/CSRFile/CSR_reg[0][29]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.265ns (50.423%)  route 0.261ns (49.577%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         LDCE                         0.000     0.000 r  core/core/Ctrl/CSR_op_reg[1]/G
    SLICE_X36Y83         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  core/core/Ctrl/CSR_op_reg[1]/Q
                         net (fo=32, routed)          0.088     0.308    core/core/Ctrl/CSR_ctrl[1]
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  core/core/Ctrl/CSR[0][29]_i_2/O
                         net (fo=5, routed)           0.173     0.526    core/core/CSRFile/D[29]
    SLICE_X35Y83         FDCE                                         r  core/core/CSRFile/CSR_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.832     3.483    core/core/CSRFile/debug_clk
    SLICE_X35Y83         FDCE                                         r  core/core/CSRFile/CSR_reg[0][29]/C

Slack:                    inf
  Source:                 core/core/Ctrl/CSR_op_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            core/core/CSRFile/CSR_reg[2][29]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.310ns (50.170%)  route 0.308ns (49.830%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         LDCE                         0.000     0.000 r  core/core/Ctrl/CSR_op_reg[1]/G
    SLICE_X36Y83         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  core/core/Ctrl/CSR_op_reg[1]/Q
                         net (fo=32, routed)          0.088     0.308    core/core/Ctrl/CSR_ctrl[1]
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  core/core/Ctrl/CSR[0][29]_i_2/O
                         net (fo=5, routed)           0.220     0.573    core/core/Ctrl/D[29]
    SLICE_X34Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.618 r  core/core/Ctrl/CSR[2][29]_i_1/O
                         net (fo=1, routed)           0.000     0.618    core/core/CSRFile/CSR_reg[2][31]_1[29]
    SLICE_X34Y83         FDCE                                         r  core/core/CSRFile/CSR_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.832     3.483    core/core/CSRFile/debug_clk
    SLICE_X34Y83         FDCE                                         r  core/core/CSRFile/CSR_reg[2][29]/C

Slack:                    inf
  Source:                 core/core/Ctrl/CSR_op_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            core/core/CSRFile/CSR_reg[4][31]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.265ns (42.844%)  route 0.354ns (57.156%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         LDCE                         0.000     0.000 r  core/core/Ctrl/CSR_op_reg[1]/G
    SLICE_X36Y83         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  core/core/Ctrl/CSR_op_reg[1]/Q
                         net (fo=32, routed)          0.171     0.391    core/core/Ctrl/CSR_ctrl[1]
    SLICE_X37Y82         LUT5 (Prop_lut5_I0_O)        0.045     0.436 r  core/core/Ctrl/CSR[0][31]_i_5/O
                         net (fo=5, routed)           0.183     0.619    core/core/CSRFile/D[31]
    SLICE_X37Y82         FDCE                                         r  core/core/CSRFile/CSR_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.831     3.482    core/core/CSRFile/debug_clk
    SLICE_X37Y82         FDCE                                         r  core/core/CSRFile/CSR_reg[4][31]/C

Slack:                    inf
  Source:                 core/core/Ctrl/CSR_op_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            core/core/CSRFile/CSR_reg[3][29]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.310ns (48.245%)  route 0.333ns (51.755%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         LDCE                         0.000     0.000 r  core/core/Ctrl/CSR_op_reg[1]/G
    SLICE_X36Y83         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  core/core/Ctrl/CSR_op_reg[1]/Q
                         net (fo=32, routed)          0.088     0.308    core/core/Ctrl/CSR_ctrl[1]
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  core/core/Ctrl/CSR[0][29]_i_2/O
                         net (fo=5, routed)           0.245     0.598    core/core/ALU/CSR_reg[3][29]
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.045     0.643 r  core/core/ALU/CSR[3][29]_i_1/O
                         net (fo=1, routed)           0.000     0.643    core/core/CSRFile/CSR_reg[3][31]_1[29]
    SLICE_X33Y83         FDCE                                         r  core/core/CSRFile/CSR_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.833     3.484    core/core/CSRFile/debug_clk
    SLICE_X33Y83         FDCE                                         r  core/core/CSRFile/CSR_reg[3][29]/C

Slack:                    inf
  Source:                 core/core/Ctrl/CSR_op_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            core/core/CSRFile/CSR_reg[0][31]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.265ns (41.190%)  route 0.378ns (58.810%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         LDCE                         0.000     0.000 r  core/core/Ctrl/CSR_op_reg[1]/G
    SLICE_X36Y83         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  core/core/Ctrl/CSR_op_reg[1]/Q
                         net (fo=32, routed)          0.171     0.391    core/core/Ctrl/CSR_ctrl[1]
    SLICE_X37Y82         LUT5 (Prop_lut5_I0_O)        0.045     0.436 r  core/core/Ctrl/CSR[0][31]_i_5/O
                         net (fo=5, routed)           0.208     0.643    core/core/CSRFile/D[31]
    SLICE_X33Y82         FDCE                                         r  core/core/CSRFile/CSR_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.832     3.483    core/core/CSRFile/debug_clk
    SLICE_X33Y82         FDCE                                         r  core/core/CSRFile/CSR_reg[0][31]/C

Slack:                    inf
  Source:                 core/core/Ctrl/CSR_op_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            core/core/CSRFile/CSR_reg[4][25]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.265ns (41.051%)  route 0.381ns (58.948%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         LDCE                         0.000     0.000 r  core/core/Ctrl/CSR_op_reg[1]/G
    SLICE_X36Y83         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  core/core/Ctrl/CSR_op_reg[1]/Q
                         net (fo=32, routed)          0.257     0.477    core/core/Ctrl/CSR_ctrl[1]
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.045     0.522 r  core/core/Ctrl/CSR[0][25]_i_2/O
                         net (fo=5, routed)           0.124     0.646    core/core/CSRFile/D[25]
    SLICE_X37Y82         FDCE                                         r  core/core/CSRFile/CSR_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.831     3.482    core/core/CSRFile/debug_clk
    SLICE_X37Y82         FDCE                                         r  core/core/CSRFile/CSR_reg[4][25]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/RegFile/regs_reg[11][9]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.276ns (42.281%)  route 0.377ns (57.719%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[9]/C
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[9]/Q
                         net (fo=2, routed)           0.129     0.270    core/core/ALU/Q[9]
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.045     0.315 r  core/core/ALU/regs[1][9]_i_4/O
                         net (fo=1, routed)           0.056     0.371    core/core/ALU/regs[1][9]_i_4_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.045     0.416 r  core/core/ALU/regs[1][9]_i_2/O
                         net (fo=8, routed)           0.192     0.608    core/core/ALU/rd_val[9]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.045     0.653 r  core/core/ALU/regs[11][9]_i_1/O
                         net (fo=1, routed)           0.000     0.653    core/core/RegFile/regs_reg[11][31]_1[9]
    SLICE_X48Y70         FDCE                                         r  core/core/RegFile/regs_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.824     3.475    core/core/RegFile/debug_clk
    SLICE_X48Y70         FDCE                                         r  core/core/RegFile/regs_reg[11][9]/C

Slack:                    inf
  Source:                 core/core/Ctrl/CSR_op_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            core/core/CSRFile/CSR_reg[1][29]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.310ns (46.206%)  route 0.361ns (53.794%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         LDCE                         0.000     0.000 r  core/core/Ctrl/CSR_op_reg[1]/G
    SLICE_X36Y83         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  core/core/Ctrl/CSR_op_reg[1]/Q
                         net (fo=32, routed)          0.088     0.308    core/core/Ctrl/CSR_ctrl[1]
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  core/core/Ctrl/CSR[0][29]_i_2/O
                         net (fo=5, routed)           0.273     0.626    core/core/ALU/CSR_reg[3][29]
    SLICE_X32Y83         LUT5 (Prop_lut5_I4_O)        0.045     0.671 r  core/core/ALU/CSR[1][29]_i_1/O
                         net (fo=1, routed)           0.000     0.671    core/core/CSRFile/CSR_reg[1][31]_2[29]
    SLICE_X32Y83         FDCE                                         r  core/core/CSRFile/CSR_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.833     3.484    core/core/CSRFile/debug_clk
    SLICE_X32Y83         FDCE                                         r  core/core/CSRFile/CSR_reg[1][29]/C

Slack:                    inf
  Source:                 core/core/Ctrl/CSR_op_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            core/core/CSRFile/CSR_reg[4][30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.265ns (39.358%)  route 0.408ns (60.642%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         LDCE                         0.000     0.000 r  core/core/Ctrl/CSR_op_reg[1]/G
    SLICE_X36Y83         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  core/core/Ctrl/CSR_op_reg[1]/Q
                         net (fo=32, routed)          0.279     0.499    core/core/Ctrl/CSR_ctrl[1]
    SLICE_X31Y81         LUT5 (Prop_lut5_I1_O)        0.045     0.544 r  core/core/Ctrl/CSR[0][30]_i_2/O
                         net (fo=5, routed)           0.130     0.673    core/core/CSRFile/D[30]
    SLICE_X30Y82         FDCE                                         r  core/core/CSRFile/CSR_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.117     2.284    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.340 r  BTN_SCAN/regs[1][31]_i_6/O
                         net (fo=1, routed)           0.282     2.623    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.652 r  regs_reg[1][31]_i_3/O
                         net (fo=559, routed)         0.832     3.483    core/core/CSRFile/debug_clk
    SLICE_X30Y82         FDCE                                         r  core/core/CSRFile/CSR_reg[4][30]/C





