`timescale 1ns / 1ps


module SR_latch_dataflow(
    input R,
    input S,
    output Q,
    output Qbar
    );
    assign #2 Q_i = Q;
    assign #2 Qbar_i = Qbar;
    assign #2 Q = ~(R | Qbar);
    assign #2 Qbar = ~(S | Q);
endmodule
