Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/aj/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 602edb71c4d349a6ba1bfa3b09c5ba2d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.mem_model
Compiling module xil_defaultlib.mem_prog
Compiling module xil_defaultlib.tb_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_main_behav
