;redcode
;assert 1
	SPL 0, <832
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 27, @12
	SLT @216, 60
	ADD <280, <90
	JMN -7, @-20
	JMP <127, 106
	JMP <127, 106
	SUB @121, 103
	SUB @127, 106
	DAT <470, #-9
	MOV 27, @12
	JMP -577, -428
	SPL -208, @720
	JMN 0, <332
	MOV -1, <-20
	MOV -7, <-20
	ADD #277, <1
	SUB #20, <72
	CMP 27, @12
	CMP 27, @12
	SUB @127, 106
	JMP -7, @120
	JMP <127, 106
	DAT <277, #1
	JMP -7, @120
	ADD <-30, 9
	SUB @147, @-100
	SUB @121, 106
	ADD <-30, 9
	DAT <277, #1
	CMP 27, @12
	SLT <300, 90
	SLT 27, @12
	SUB @-27, 100
	ADD 210, 60
	SPL 0, <332
	SUB #0, -33
	SUB #277, <1
	JMZ <-127, <100
	SLT #277, <1
	SPL 700, <72
	SUB @0, @2
	MOV -7, <-20
	DJN 700, <72
	ADD 210, 60
	SUB 1, 27
	SLT 27, @12
	CMP -277, <-126
