16:01:16 INFO  : Registering command handlers for SDK TCF services
16:01:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\temp_xsdb_launch_script.tcl
16:01:19 INFO  : XSCT server has started successfully.
16:01:19 INFO  : Successfully done setting XSCT server connection channel  
16:01:21 INFO  : Successfully done setting SDK workspace  
16:02:13 INFO  : Project 'system_wrapper_hw_platform_0' created. You can now create BSPs and application projects targeting this hardware platform.
16:02:44 ERROR : Failed to closesw "C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest_bsp/system.mss"
Reason: Cannot close sw design 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest_bsp/system.mss'.
Design is not opened in the current session.


16:04:41 INFO  : No changes in MSS file content so not generating sources.
16:05:51 INFO  : Project 'system_wrapper_hw_platform_0' created. You can now create BSPs and application projects targeting this hardware platform.
16:06:46 INFO  : Refreshed build settings on project zycapTest
16:07:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:21 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/bitstreams/config2/config2.bit"
16:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:45 INFO  : 'fpga -state' command is executed.
16:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:45 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
16:07:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:47 INFO  : 'jtag frequency' command is executed.
16:07:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:47 INFO  : Context for 'APU' is selected.
16:07:47 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:07:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:47 INFO  : Context for 'APU' is selected.
16:07:48 INFO  : 'stop' command is executed.
16:07:55 INFO  : 'ps7_init' command is executed.
16:07:55 INFO  : 'ps7_post_config' command is executed.
16:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:58 ERROR : Memory write error at 0x100000. AP transaction timeout
16:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
----------------End of Script----------------

16:08:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:08:30 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/bitstreams/config2/config2.bit"
16:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:08:38 INFO  : 'fpga -state' command is executed.
16:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:38 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
16:08:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:08:39 INFO  : 'jtag frequency' command is executed.
16:08:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:39 INFO  : Context for 'APU' is selected.
16:08:39 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:39 INFO  : Context for 'APU' is selected.
16:08:39 INFO  : 'stop' command is executed.
16:08:40 INFO  : 'ps7_init' command is executed.
16:08:40 INFO  : 'ps7_post_config' command is executed.
16:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:40 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:40 INFO  : Memory regions updated for context APU
16:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:40 INFO  : 'con' command is executed.
16:08:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:08:40 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
16:09:54 INFO  : Disconnected from the channel tcfchan#1.
16:12:50 INFO  : Registering command handlers for SDK TCF services
16:12:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\temp_xsdb_launch_script.tcl
16:12:51 INFO  : XSCT server has started successfully.
16:12:51 INFO  : Successfully done setting XSCT server connection channel  
16:12:52 INFO  : Successfully done setting SDK workspace  
16:15:32 INFO  : No changes in MSS file content so not generating sources.
16:15:53 INFO  : Successfully generated C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\zycapTest\src\lscript.ld.
16:15:53 INFO  : Applying linker script to all configurations of project zycapTest.
16:15:53 INFO  : Setting rebuild state to true for all configurations of project zycapTest.
16:18:17 INFO  : Refreshed build settings on project zycapTest
16:18:47 ERROR : Failed to regenerate sources for BSP project zycapTest_bsp
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:795)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:750)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Could not delete '/zycapTest_bsp/ps7_cortexa9_0'.
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.delete(FileSystemResourceManager.java:370)
	at org.eclipse.core.internal.resources.ResourceTree.internalDeleteFolder(ResourceTree.java:358)
	at org.eclipse.core.internal.resources.ResourceTree.standardDeleteFolder(ResourceTree.java:810)
	at org.eclipse.core.internal.resources.Resource.unprotectedDelete(Resource.java:1832)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:782)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:750)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Problems encountered while deleting files.
Contains: Could not delete: C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\zycapTest_bsp\ps7_cortexa9_0\libsrc\standalone_v6_5\src\xil_testmem.o.
java.nio.file.FileSystemException: C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\zycapTest_bsp\ps7_cortexa9_0\libsrc\standalone_v6_5\src\xil_testmem.o: The process cannot access the file because it is being used by another process.

	at sun.nio.fs.WindowsException.translateToIOException(WindowsException.java:86)
	at sun.nio.fs.WindowsException.rethrowAsIOException(WindowsException.java:97)
	at sun.nio.fs.WindowsException.rethrowAsIOException(WindowsException.java:102)
	at sun.nio.fs.WindowsFileSystemProvider.implDelete(WindowsFileSystemProvider.java:269)
	at sun.nio.fs.AbstractFileSystemProvider.deleteIfExists(AbstractFileSystemProvider.java:108)
	at java.nio.file.Files.deleteIfExists(Files.java:1165)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:218)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.delete(LocalFile.java:136)
	at org.eclipse.core.internal.localstore.DeleteVisitor.delete(DeleteVisitor.java:63)
	at org.eclipse.core.internal.localstore.DeleteVisitor.visit(DeleteVisitor.java:151)
	at org.eclipse.core.internal.localstore.UnifiedTree.accept(UnifiedTree.java:111)
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.delete(FileSystemResourceManager.java:367)
	at org.eclipse.core.internal.resources.ResourceTree.internalDeleteFolder(ResourceTree.java:358)
	at org.eclipse.core.internal.resources.ResourceTree.standardDeleteFolder(ResourceTree.java:810)
	at org.eclipse.core.internal.resources.Resource.unprotectedDelete(Resource.java:1832)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:782)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:750)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Could not delete: C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\zycapTest_bsp\ps7_cortexa9_0\libsrc\standalone_v6_5\src.
Contains: Could not delete: C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\zycapTest_bsp\ps7_cortexa9_0\libsrc\standalone_v6_5.
Contains: Could not delete: C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\zycapTest_bsp\ps7_cortexa9_0\libsrc.
Contains: Could not delete: C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\zycapTest_bsp\ps7_cortexa9_0.
16:19:04 INFO  : Refreshed build settings on project zycapTest
16:19:13 INFO  : No changes in MSS file content so not generating sources.
16:21:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:22:04 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/bitstreams/config2/config2.bit"
16:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:22:10 INFO  : 'fpga -state' command is executed.
16:22:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:22:11 INFO  : 'jtag frequency' command is executed.
16:22:11 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:11 INFO  : Context for 'APU' is selected.
16:22:11 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:22:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:11 INFO  : Context for 'APU' is selected.
16:22:11 INFO  : 'stop' command is executed.
16:22:11 INFO  : 'ps7_init' command is executed.
16:22:11 INFO  : 'ps7_post_config' command is executed.
16:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:12 INFO  : Memory regions updated for context APU
16:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:12 INFO  : 'con' command is executed.
16:22:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:22:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
16:22:30 INFO  : Disconnected from the channel tcfchan#1.
16:22:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:22:31 INFO  : 'fpga -state' command is executed.
16:22:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:22:31 INFO  : 'jtag frequency' command is executed.
16:22:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:31 INFO  : Context for 'APU' is selected.
16:22:33 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:22:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:33 INFO  : Context for 'APU' is selected.
16:22:33 INFO  : 'stop' command is executed.
16:22:34 INFO  : 'ps7_init' command is executed.
16:22:34 INFO  : 'ps7_post_config' command is executed.
16:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:35 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:35 INFO  : Memory regions updated for context APU
16:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:35 INFO  : 'con' command is executed.
16:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:22:35 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
16:22:51 INFO  : Disconnected from the channel tcfchan#2.
16:22:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:22:58 INFO  : 'fpga -state' command is executed.
16:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:22:58 INFO  : 'jtag frequency' command is executed.
16:22:58 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:58 INFO  : Context for 'APU' is selected.
16:22:58 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:22:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:58 INFO  : Context for 'APU' is selected.
16:22:58 INFO  : 'stop' command is executed.
16:22:59 INFO  : 'ps7_init' command is executed.
16:22:59 INFO  : 'ps7_post_config' command is executed.
16:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:00 INFO  : Memory regions updated for context APU
16:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:00 INFO  : 'con' command is executed.
16:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:23:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
16:23:47 INFO  : Disconnected from the channel tcfchan#3.
16:30:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:08 INFO  : 'fpga -state' command is executed.
16:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:08 INFO  : 'jtag frequency' command is executed.
16:30:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:08 INFO  : Context for 'APU' is selected.
16:30:08 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:30:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:08 INFO  : Context for 'APU' is selected.
16:30:08 INFO  : 'stop' command is executed.
16:30:09 INFO  : 'ps7_init' command is executed.
16:30:09 INFO  : 'ps7_post_config' command is executed.
16:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:10 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:10 INFO  : Memory regions updated for context APU
16:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:10 INFO  : 'con' command is executed.
16:30:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:30:10 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
16:35:00 INFO  : Disconnected from the channel tcfchan#4.
16:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:51 INFO  : 'fpga -state' command is executed.
16:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:51 INFO  : 'jtag frequency' command is executed.
16:35:51 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:51 INFO  : Context for 'APU' is selected.
16:35:51 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:35:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:51 INFO  : Context for 'APU' is selected.
16:35:52 INFO  : 'stop' command is executed.
16:35:52 INFO  : 'ps7_init' command is executed.
16:35:52 INFO  : 'ps7_post_config' command is executed.
16:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:53 INFO  : Memory regions updated for context APU
16:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:53 INFO  : 'con' command is executed.
16:35:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:35:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
16:36:07 INFO  : Disconnected from the channel tcfchan#5.
16:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:36:18 INFO  : 'fpga -state' command is executed.
16:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:36:18 INFO  : 'jtag frequency' command is executed.
16:36:18 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:18 INFO  : Context for 'APU' is selected.
16:36:21 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:21 INFO  : Context for 'APU' is selected.
16:36:21 INFO  : 'stop' command is executed.
16:36:21 INFO  : 'ps7_init' command is executed.
16:36:21 INFO  : 'ps7_post_config' command is executed.
16:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:22 INFO  : Memory regions updated for context APU
16:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:22 INFO  : 'con' command is executed.
16:36:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:36:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
16:40:22 INFO  : Disconnected from the channel tcfchan#6.
16:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:40:52 INFO  : 'fpga -state' command is executed.
16:40:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:40:52 INFO  : 'jtag frequency' command is executed.
16:40:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:52 INFO  : Context for 'APU' is selected.
16:40:52 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:40:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:52 INFO  : Context for 'APU' is selected.
16:40:52 INFO  : 'stop' command is executed.
16:40:53 INFO  : 'ps7_init' command is executed.
16:40:53 INFO  : 'ps7_post_config' command is executed.
16:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:54 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:54 INFO  : Memory regions updated for context APU
16:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:54 INFO  : 'con' command is executed.
16:40:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:40:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
16:50:45 INFO  : Disconnected from the channel tcfchan#7.
16:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:50:54 INFO  : 'fpga -state' command is executed.
16:50:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:50:55 INFO  : 'jtag frequency' command is executed.
16:50:55 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:55 INFO  : Context for 'APU' is selected.
16:50:57 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:50:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:57 INFO  : Context for 'APU' is selected.
16:50:57 INFO  : 'stop' command is executed.
16:50:57 INFO  : 'ps7_init' command is executed.
16:50:57 INFO  : 'ps7_post_config' command is executed.
16:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:58 INFO  : Memory regions updated for context APU
16:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:58 INFO  : 'con' command is executed.
16:50:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:50:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
16:55:24 INFO  : Disconnected from the channel tcfchan#8.
16:55:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:55:34 INFO  : 'fpga -state' command is executed.
16:55:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:55:34 INFO  : 'jtag frequency' command is executed.
16:55:34 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:34 INFO  : Context for 'APU' is selected.
16:55:34 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:55:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:35 INFO  : Context for 'APU' is selected.
16:55:35 INFO  : 'stop' command is executed.
16:55:35 INFO  : 'ps7_init' command is executed.
16:55:35 INFO  : 'ps7_post_config' command is executed.
16:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:36 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:36 INFO  : Memory regions updated for context APU
16:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:36 INFO  : 'con' command is executed.
16:55:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:55:36 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
17:02:23 INFO  : Disconnected from the channel tcfchan#9.
17:13:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:13:05 INFO  : 'fpga -state' command is executed.
17:13:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:05 INFO  : 'jtag frequency' command is executed.
17:13:05 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:05 INFO  : Context for 'APU' is selected.
17:13:05 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:13:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:05 INFO  : Context for 'APU' is selected.
17:13:05 INFO  : 'stop' command is executed.
17:13:06 INFO  : 'ps7_init' command is executed.
17:13:06 INFO  : 'ps7_post_config' command is executed.
17:13:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:13:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:07 INFO  : Memory regions updated for context APU
17:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:07 INFO  : 'con' command is executed.
17:13:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:13:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
17:32:12 INFO  : Disconnected from the channel tcfchan#10.
17:40:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:40:26 INFO  : 'fpga -state' command is executed.
17:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:26 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
17:40:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:40:29 INFO  : 'jtag frequency' command is executed.
17:40:29 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:29 INFO  : Context for 'APU' is selected.
17:40:29 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:40:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:29 INFO  : Context for 'APU' is selected.
17:40:29 INFO  : 'stop' command is executed.
17:40:29 INFO  : 'ps7_init' command is executed.
17:40:29 INFO  : 'ps7_post_config' command is executed.
17:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:30 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:30 INFO  : Memory regions updated for context APU
17:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:30 INFO  : 'con' command is executed.
17:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:40:30 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
17:45:14 INFO  : Disconnected from the channel tcfchan#11.
17:46:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:46:07 INFO  : 'fpga -state' command is executed.
17:46:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:07 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
17:46:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:08 INFO  : 'jtag frequency' command is executed.
17:46:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:08 INFO  : Context for 'APU' is selected.
17:46:08 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:46:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:08 INFO  : Context for 'APU' is selected.
17:46:08 INFO  : 'stop' command is executed.
17:46:08 INFO  : 'ps7_init' command is executed.
17:46:08 INFO  : 'ps7_post_config' command is executed.
17:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:09 INFO  : Memory regions updated for context APU
17:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:09 INFO  : 'con' command is executed.
17:46:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:46:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
17:46:36 INFO  : Disconnected from the channel tcfchan#12.
17:46:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:46:39 INFO  : 'fpga -state' command is executed.
17:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:39 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
17:46:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:40 INFO  : 'jtag frequency' command is executed.
17:46:40 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:40 INFO  : Context for 'APU' is selected.
17:46:43 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:46:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:43 INFO  : Context for 'APU' is selected.
17:46:43 INFO  : 'stop' command is executed.
17:46:43 INFO  : 'ps7_init' command is executed.
17:46:43 INFO  : 'ps7_post_config' command is executed.
17:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:44 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:44 INFO  : Memory regions updated for context APU
17:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:44 INFO  : 'con' command is executed.
17:46:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:46:44 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
17:46:51 INFO  : Disconnected from the channel tcfchan#13.
17:46:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:46:53 INFO  : 'fpga -state' command is executed.
17:46:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:53 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
17:46:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:55 INFO  : 'jtag frequency' command is executed.
17:46:55 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:55 INFO  : Context for 'APU' is selected.
17:46:57 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:46:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:57 INFO  : Context for 'APU' is selected.
17:46:57 INFO  : 'stop' command is executed.
17:46:57 INFO  : 'ps7_init' command is executed.
17:46:57 INFO  : 'ps7_post_config' command is executed.
17:46:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:58 INFO  : Memory regions updated for context APU
17:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:58 INFO  : 'con' command is executed.
17:46:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:46:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
17:47:32 INFO  : Disconnected from the channel tcfchan#14.
17:48:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:33 INFO  : 'fpga -state' command is executed.
17:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:33 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
17:48:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:35 INFO  : 'jtag frequency' command is executed.
17:48:35 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:35 INFO  : Context for 'APU' is selected.
17:48:37 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:48:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:37 INFO  : Context for 'APU' is selected.
17:48:37 INFO  : 'stop' command is executed.
17:48:37 INFO  : 'ps7_init' command is executed.
17:48:37 INFO  : 'ps7_post_config' command is executed.
17:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:38 INFO  : Memory regions updated for context APU
17:48:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:38 INFO  : 'con' command is executed.
17:48:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:38 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
17:48:44 INFO  : Disconnected from the channel tcfchan#15.
17:48:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:51 INFO  : 'fpga -state' command is executed.
17:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:51 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
17:48:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:52 INFO  : 'jtag frequency' command is executed.
17:48:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:52 INFO  : Context for 'APU' is selected.
17:48:54 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:48:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:54 INFO  : Context for 'APU' is selected.
17:48:54 INFO  : 'stop' command is executed.
17:48:55 INFO  : 'ps7_init' command is executed.
17:48:55 INFO  : 'ps7_post_config' command is executed.
17:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:56 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:56 INFO  : Memory regions updated for context APU
17:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:56 INFO  : 'con' command is executed.
17:48:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:56 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
18:43:56 INFO  : Disconnected from the channel tcfchan#16.
18:49:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:49:15 INFO  : 'fpga -state' command is executed.
18:49:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:15 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
18:49:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:49:16 INFO  : 'jtag frequency' command is executed.
18:49:16 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:16 INFO  : Context for 'APU' is selected.
18:49:19 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:49:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:19 INFO  : Context for 'APU' is selected.
18:49:19 INFO  : 'stop' command is executed.
18:49:19 INFO  : 'ps7_init' command is executed.
18:49:19 INFO  : 'ps7_post_config' command is executed.
18:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:20 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:20 INFO  : Memory regions updated for context APU
18:49:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:20 INFO  : 'con' command is executed.
18:49:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:49:20 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
18:52:10 INFO  : Refreshed build settings on project zycapTest
18:52:17 INFO  : Disconnected from the channel tcfchan#17.
18:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:53:00 INFO  : 'fpga -state' command is executed.
18:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:00 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
18:53:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:53:01 INFO  : 'jtag frequency' command is executed.
18:53:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:01 INFO  : Context for 'APU' is selected.
18:53:01 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:53:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:02 INFO  : Context for 'APU' is selected.
18:53:02 INFO  : 'stop' command is executed.
18:53:02 INFO  : 'ps7_init' command is executed.
18:53:02 INFO  : 'ps7_post_config' command is executed.
18:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:03 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:03 INFO  : Memory regions updated for context APU
18:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:03 INFO  : 'con' command is executed.
18:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:53:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
18:55:07 INFO  : Disconnected from the channel tcfchan#18.
18:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:55:54 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/bitstreams/config2/config2.bit"
18:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:56:38 INFO  : 'fpga -state' command is executed.
18:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:38 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
18:56:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:39 INFO  : 'jtag frequency' command is executed.
18:56:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:39 INFO  : Context for 'APU' is selected.
18:56:39 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:39 INFO  : Context for 'APU' is selected.
18:56:39 INFO  : 'stop' command is executed.
18:56:40 INFO  : 'ps7_init' command is executed.
18:56:40 INFO  : 'ps7_post_config' command is executed.
18:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:41 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:41 INFO  : Memory regions updated for context APU
18:56:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:41 INFO  : 'con' command is executed.
18:56:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:56:41 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
19:01:20 INFO  : Disconnected from the channel tcfchan#19.
19:01:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:01:23 INFO  : 'fpga -state' command is executed.
19:01:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:23 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
19:01:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:01:25 INFO  : 'jtag frequency' command is executed.
19:01:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:01:25 INFO  : Context for 'APU' is selected.
19:01:27 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:01:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:27 INFO  : Context for 'APU' is selected.
19:01:27 INFO  : 'stop' command is executed.
19:01:27 INFO  : 'ps7_init' command is executed.
19:01:27 INFO  : 'ps7_post_config' command is executed.
19:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:28 INFO  : Memory regions updated for context APU
19:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:28 INFO  : 'con' command is executed.
19:01:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:01:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
19:03:31 INFO  : Disconnected from the channel tcfchan#20.
19:11:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:11:00 INFO  : 'fpga -state' command is executed.
19:11:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:00 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
19:11:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:11:01 INFO  : 'jtag frequency' command is executed.
19:11:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:01 INFO  : Context for 'APU' is selected.
19:11:01 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:11:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:01 INFO  : Context for 'APU' is selected.
19:11:01 INFO  : 'stop' command is executed.
19:11:01 INFO  : 'ps7_init' command is executed.
19:11:01 INFO  : 'ps7_post_config' command is executed.
19:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:03 INFO  : Memory regions updated for context APU
19:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:03 INFO  : 'con' command is executed.
19:11:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:11:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
19:12:39 INFO  : Disconnected from the channel tcfchan#21.
19:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:12:41 INFO  : 'fpga -state' command is executed.
19:12:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:41 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
19:12:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:12:43 INFO  : 'jtag frequency' command is executed.
19:12:43 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:12:43 INFO  : Context for 'APU' is selected.
19:12:45 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:45 INFO  : Context for 'APU' is selected.
19:12:45 INFO  : 'stop' command is executed.
19:12:45 INFO  : 'ps7_init' command is executed.
19:12:45 INFO  : 'ps7_post_config' command is executed.
19:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:47 INFO  : Memory regions updated for context APU
19:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:47 INFO  : 'con' command is executed.
19:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:12:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
19:12:56 INFO  : Disconnected from the channel tcfchan#22.
19:13:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:13:00 INFO  : 'fpga -state' command is executed.
19:13:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:00 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
19:13:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:13:02 INFO  : 'jtag frequency' command is executed.
19:13:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:02 INFO  : Context for 'APU' is selected.
19:13:04 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:04 INFO  : Context for 'APU' is selected.
19:13:04 INFO  : 'stop' command is executed.
19:13:04 INFO  : 'ps7_init' command is executed.
19:13:04 INFO  : 'ps7_post_config' command is executed.
19:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:05 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:05 INFO  : Memory regions updated for context APU
19:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:05 INFO  : 'con' command is executed.
19:13:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:13:05 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
19:16:10 INFO  : Disconnected from the channel tcfchan#23.
19:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:16:11 INFO  : 'fpga -state' command is executed.
19:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:11 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
19:16:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:16:13 INFO  : 'jtag frequency' command is executed.
19:16:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:16:13 INFO  : Context for 'APU' is selected.
19:16:15 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:16:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:15 INFO  : Context for 'APU' is selected.
19:16:15 INFO  : 'stop' command is executed.
19:16:16 INFO  : 'ps7_init' command is executed.
19:16:16 INFO  : 'ps7_post_config' command is executed.
19:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:17 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:17 INFO  : Memory regions updated for context APU
19:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:17 INFO  : 'con' command is executed.
19:16:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:16:17 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
19:22:53 INFO  : Disconnected from the channel tcfchan#24.
19:25:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:25:47 INFO  : 'fpga -state' command is executed.
19:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:47 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
19:25:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:25:49 INFO  : 'jtag frequency' command is executed.
19:25:49 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:49 INFO  : Context for 'APU' is selected.
19:25:51 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:25:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:51 INFO  : Context for 'APU' is selected.
19:25:51 INFO  : 'stop' command is executed.
19:25:51 INFO  : 'ps7_init' command is executed.
19:25:51 INFO  : 'ps7_post_config' command is executed.
19:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:52 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:52 INFO  : Memory regions updated for context APU
19:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:53 INFO  : 'con' command is executed.
19:25:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:25:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
19:52:03 INFO  : Disconnected from the channel tcfchan#25.
19:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:52:14 INFO  : 'fpga -state' command is executed.
19:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:14 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
19:52:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:52:17 INFO  : 'jtag frequency' command is executed.
19:52:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:17 INFO  : Context for 'APU' is selected.
19:52:17 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:17 INFO  : Context for 'APU' is selected.
19:52:17 INFO  : 'stop' command is executed.
19:52:17 INFO  : 'ps7_init' command is executed.
19:52:17 INFO  : 'ps7_post_config' command is executed.
19:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:18 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:18 INFO  : Memory regions updated for context APU
19:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:18 INFO  : 'con' command is executed.
19:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:52:18 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
19:54:41 INFO  : Disconnected from the channel tcfchan#26.
19:58:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:58:53 INFO  : 'fpga -state' command is executed.
19:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:53 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
19:58:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:58:55 INFO  : 'jtag frequency' command is executed.
19:58:55 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:55 INFO  : Context for 'APU' is selected.
19:58:55 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:58:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:55 INFO  : Context for 'APU' is selected.
19:58:55 INFO  : 'stop' command is executed.
19:58:55 INFO  : 'ps7_init' command is executed.
19:58:55 INFO  : 'ps7_post_config' command is executed.
19:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:56 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:56 INFO  : Memory regions updated for context APU
19:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:56 INFO  : 'con' command is executed.
19:58:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:58:56 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
20:00:18 INFO  : Disconnected from the channel tcfchan#27.
20:01:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:01:24 INFO  : 'fpga -state' command is executed.
20:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:24 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
20:01:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:01:25 INFO  : 'jtag frequency' command is executed.
20:01:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:25 INFO  : Context for 'APU' is selected.
20:01:25 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:25 INFO  : Context for 'APU' is selected.
20:01:25 INFO  : 'stop' command is executed.
20:01:26 INFO  : 'ps7_init' command is executed.
20:01:26 INFO  : 'ps7_post_config' command is executed.
20:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:27 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:27 INFO  : Memory regions updated for context APU
20:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:27 INFO  : 'con' command is executed.
20:01:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:01:27 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
20:02:15 INFO  : Disconnected from the channel tcfchan#28.
20:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:48 INFO  : 'fpga -state' command is executed.
20:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:48 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
20:03:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:50 INFO  : 'jtag frequency' command is executed.
20:03:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:50 INFO  : Context for 'APU' is selected.
20:03:50 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:03:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:50 INFO  : Context for 'APU' is selected.
20:03:50 INFO  : 'stop' command is executed.
20:03:51 INFO  : 'ps7_init' command is executed.
20:03:51 INFO  : 'ps7_post_config' command is executed.
20:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:52 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:52 INFO  : Memory regions updated for context APU
20:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:52 INFO  : 'con' command is executed.
20:03:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:03:52 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
20:03:57 INFO  : Disconnected from the channel tcfchan#29.
20:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:02 INFO  : 'fpga -state' command is executed.
20:04:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:02 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
20:04:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:04 INFO  : 'jtag frequency' command is executed.
20:04:04 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:04 INFO  : Context for 'APU' is selected.
20:04:06 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:04:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:06 INFO  : Context for 'APU' is selected.
20:04:06 INFO  : 'stop' command is executed.
20:04:06 INFO  : 'ps7_init' command is executed.
20:04:06 INFO  : 'ps7_post_config' command is executed.
20:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:08 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:08 INFO  : Memory regions updated for context APU
20:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:08 INFO  : 'con' command is executed.
20:04:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:04:08 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
20:04:55 INFO  : Disconnected from the channel tcfchan#30.
20:04:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:56 INFO  : 'fpga -state' command is executed.
20:04:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:56 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
20:04:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:57 INFO  : 'jtag frequency' command is executed.
20:04:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:57 INFO  : Context for 'APU' is selected.
20:05:00 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:00 INFO  : Context for 'APU' is selected.
20:05:00 INFO  : 'stop' command is executed.
20:05:00 INFO  : 'ps7_init' command is executed.
20:05:00 INFO  : 'ps7_post_config' command is executed.
20:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:01 INFO  : Memory regions updated for context APU
20:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:01 INFO  : 'con' command is executed.
20:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:05:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
20:05:11 INFO  : Disconnected from the channel tcfchan#31.
20:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:05:19 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/bitstreams/config2/config2.bit"
20:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:05:24 INFO  : 'fpga -state' command is executed.
20:05:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:24 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
20:05:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:05:26 INFO  : 'jtag frequency' command is executed.
20:05:26 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:26 INFO  : Context for 'APU' is selected.
20:05:26 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:05:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:26 INFO  : Context for 'APU' is selected.
20:05:26 INFO  : 'stop' command is executed.
20:05:27 INFO  : 'ps7_init' command is executed.
20:05:27 INFO  : 'ps7_post_config' command is executed.
20:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:28 INFO  : Memory regions updated for context APU
20:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:28 INFO  : 'con' command is executed.
20:05:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:05:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
20:32:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1615343534897,  Project:1615326316244
20:32:18 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:51:33 INFO  : Copied contents of C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
21:51:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:51:41 INFO  : 
21:51:42 INFO  : Updating hardware inferred compiler options for zycapTest.
21:51:42 INFO  : Clearing existing target manager status.
21:51:42 WARN  : Given IPC port value is invalid. Using default port 2350
21:51:42 WARN  : Given XMD timeout value is invalid. Using default value of 50000
21:51:43 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
21:53:01 INFO  : Disconnected from the channel tcfchan#32.
21:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:53:23 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/bitstreams/config2/config2.bit"
21:55:43 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:30:48 INFO  : Registering command handlers for SDK TCF services
09:30:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\temp_xsdb_launch_script.tcl
09:30:51 INFO  : XSCT server has started successfully.
09:30:53 INFO  : Successfully done setting XSCT server connection channel  
09:30:53 INFO  : Successfully done setting SDK workspace  
09:30:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1615389281860,  Project:1615343534897
09:30:58 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:31:04 INFO  : Copied contents of C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
09:31:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:31:14 INFO  : 
09:31:15 INFO  : Updating hardware inferred compiler options for zycapTest.
09:31:15 INFO  : Clearing existing target manager status.
09:31:15 WARN  : Given IPC port value is invalid. Using default port 2350
09:31:15 WARN  : Given XMD timeout value is invalid. Using default value of 50000
09:31:16 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
09:31:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:31:49 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/bitstreams/config2/config2.bit"
09:31:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:31:55 INFO  : 'fpga -state' command is executed.
09:31:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:31:56 INFO  : 'jtag frequency' command is executed.
09:31:56 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:31:56 INFO  : Context for 'APU' is selected.
09:31:56 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:31:56 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:56 INFO  : Context for 'APU' is selected.
09:31:56 INFO  : 'stop' command is executed.
09:31:56 INFO  : 'ps7_init' command is executed.
09:31:56 INFO  : 'ps7_post_config' command is executed.
09:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:31:57 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:57 INFO  : Memory regions updated for context APU
09:31:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:57 INFO  : 'con' command is executed.
09:31:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:31:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
09:32:12 INFO  : Disconnected from the channel tcfchan#1.
09:32:12 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:33:56 INFO  : Registering command handlers for SDK TCF services
09:33:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\temp_xsdb_launch_script.tcl
09:33:57 INFO  : XSCT server has started successfully.
09:33:57 INFO  : Successfully done setting XSCT server connection channel  
09:33:57 INFO  : Successfully done setting SDK workspace  
10:36:15 INFO  : Registering command handlers for SDK TCF services
10:36:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\temp_xsdb_launch_script.tcl
10:36:17 INFO  : XSCT server has started successfully.
10:36:19 INFO  : Successfully done setting XSCT server connection channel  
10:36:19 INFO  : Successfully done setting SDK workspace  
10:37:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:37:06 INFO  : 'fpga -state' command is executed.
10:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:06 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
10:37:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:37:10 INFO  : 'jtag frequency' command is executed.
10:37:10 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:10 INFO  : Context for 'APU' is selected.
10:37:10 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:37:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:11 INFO  : Context for 'APU' is selected.
10:37:11 INFO  : 'stop' command is executed.
10:38:48 INFO  : 'ps7_init' command is executed.
10:38:50 INFO  : 'ps7_post_config' command is executed.
10:38:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:38:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:38:50 ERROR : Code 16 Time 1615394330558 Format {Invalid context}
10:38:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
----------------End of Script----------------

10:38:50 INFO  : 'fpga -state' command is executed.
10:38:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:25 INFO  : Registering command handlers for SDK TCF services
10:39:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\temp_xsdb_launch_script.tcl
10:39:26 INFO  : XSCT server has started successfully.
10:39:26 INFO  : Successfully done setting XSCT server connection channel  
10:39:27 INFO  : Successfully done setting SDK workspace  
10:39:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:39:37 INFO  : 'fpga -state' command is executed.
10:39:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:37 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
10:39:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:39:40 INFO  : 'jtag frequency' command is executed.
10:39:40 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:39:40 INFO  : Context for 'APU' is selected.
10:39:40 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:39:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:40 INFO  : Context for 'APU' is selected.
10:39:40 INFO  : 'stop' command is executed.
10:39:41 ERROR : Memory read error at 0xF8F00208. Timeout waiting for the Instruction Complete bit
10:39:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

10:39:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:39:59 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/bitstreams/config2/config2.bit"
10:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:41:57 INFO  : 'fpga -state' command is executed.
10:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:57 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
10:41:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:41:57 INFO  : 'jtag frequency' command is executed.
10:41:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:57 INFO  : Context for 'APU' is selected.
10:41:57 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:41:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:57 INFO  : Context for 'APU' is selected.
10:41:57 INFO  : 'stop' command is executed.
10:41:57 INFO  : 'ps7_init' command is executed.
10:41:57 INFO  : 'ps7_post_config' command is executed.
10:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:58 INFO  : Memory regions updated for context APU
10:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:58 INFO  : 'con' command is executed.
10:41:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:41:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
11:00:56 INFO  : Disconnected from the channel tcfchan#1.
