# The-project-of-Verilog
1.  sync_fifo ver1 in verilog and their testbench.

2.  sync_fifo ver2 in verilog and their testbench.

3.  async fifo ver1 in verilog and it's testbench.

4.  mod3

5.  The communication by the way of Shake_hand:send part

6.  The communication by the way of Shake_hand:receive part

7.  The top level of hand_shake consiting of 5&6's codes

8.  Random number generator

9.  IIC communication module

10. 8 bits adder based on two stages pipeline

11. 8 bits adder based on four states pipeline


