(S (NP (PRP We)) (VP (VBP propose) (NP (NP (DT an) (NN implementation)) (PP (IN of) (NP (NP (DT an) (ADJP (NP (JJ interior) (HYPH -) (NN point)) (HYPH -) (VBN based)) (JJ nonlinear) (JJ predictive) (NN controller)) (PP (IN on) (NP (DT a) (JJ heterogeneous) (NN processor))))))) (. .))
(S (NP (DT The) (NN workload)) (VP (MD can) (VP (VB be) (VP (VBN split) (PP (IN between) (NP (NP (DT a) (NML (JJ general) (HYPH -) (NN purpose)) (NN CPU)) (CC and) (NP (NP (DT a) (NN field)) (HYPH -) (NP (JJ programmable) (NN gate) (NN array))))) (S (VP (TO to) (VP (VB trade) (PRT (RP off)) (NP (NP (DT the) (VBG contradicting) (NN design) (NNS objectives)) (PP (IN of) (NP (NML (NML (NN control) (NN performance)) (CC and) (NML (JJ computational) (NN resource))) (NN usage)))))))))) (. .))
(NP (NP (DT A) (JJ new) (NN way)) (PP (IN of) (S (VP (VBG exploiting) (NP (NP (DT the) (NN structure)) (PP (IN of) (NP (NP (DT the) (NML (NNP KKT) (NN matrix)) (NNS yields)) (NP (JJ significant) (NN memory) (NNS savings)))))))) (. .))
(S (NP (PRP We)) (VP (VBP report) (NP (NP (NP (DT an) (NML (NN 18x) (NN memory)) (NN saving)) (, ,) (PP (VBN compared) (PP (IN to) (NP (VBG existing) (NNS approaches))))) (, ,) (CC and) (NP (NP (DT a) (NN 36x) (NN speedup)) (PP (IN over) (NP (NP (DT a) (NN software) (NN implementation)) (PP (IN with) (NP (DT an) (NN ARM) (NML (NN Cortex) (HYPH -) (NN A9)) (NN processor)))))))) (. .))
(S (NP (PRP We)) (VP (VP (ADVP (RB also)) (VBP introduce) (NP (NP (DT a) (JJ new) (NN release)) (PP (IN of) (NP (NNP Protoip)))) (, ,) (SBAR (WHNP (WDT which)) (S (NP (NP (NNS abstracts)) (NP (NP (NML (JJ low) (HYPH -) (NN level)) (NNS details)) (PP (IN of) (NP (JJ heterogeneous) (NN programming)))))))) (CC and) (VP (VBZ allows) (NP (NML (NP (NN processor)) (HYPH -) (PP (IN in) (HYPH -) (NP (DT the) (HYPH -) (NN loop)))) (NN verification)))) (. .))
