vhdl xil_defaultlib  \
"../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ip/AXI_UART_rst_ps7_0_50M_0/sim/AXI_UART_rst_ps7_0_50M_0.vhd" \

# Do not sort compile order
nosort
