Analysis & Synthesis report for TopDE
Sat Jun 02 16:26:25 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1
 17. Source assignments for CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1
 18. Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI
 20. Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CtrUNI"
 24. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemLoad:MemLoad0"
 25. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemStore:MemStore0"
 26. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit"
 27. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|ALUControl:ALUControlunit"
 28. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor"
 29. Port Connectivity Checks: "CPU:CPU0"
 30. Port Connectivity Checks: "CLOCK_Interface:CLOCK0"
 31. In-System Memory Content Editor Settings
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jun 02 16:26:25 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; TopDE                                       ;
; Top-level Entity Name           ; TopDE                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 436                                         ;
; Total pins                      ; 305                                         ;
; Total virtual pins              ; 307                                         ;
; Total block memory bits         ; 196,608                                     ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopDE              ; TopDE              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; CPU/Ctrl_Transf.v                                                  ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/CPU/Ctrl_Transf.v                                                  ;             ;
; CPU/Parametros.v                                                   ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/CPU/Parametros.v                                                   ;             ;
; CPU/Imm_Generator.v                                                ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/CPU/Imm_Generator.v                                                ;             ;
; TopDE.v                                                            ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/TopDE.v                                                            ;             ;
; de1_text.mif                                                       ; yes             ; User Memory Initialization File              ; D:/Documents/tt/RISCV-v1.2/Core/de1_text.mif                                                       ;             ;
; de1_data.mif                                                       ; yes             ; User Memory Initialization File              ; D:/Documents/tt/RISCV-v1.2/Core/de1_data.mif                                                       ;             ;
; CPU/CPU.v                                                          ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/CPU/CPU.v                                                          ;             ;
; CPU/Datapath_UNI.v                                                 ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v                                                 ;             ;
; CPU/Control_UNI.v                                                  ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/CPU/Control_UNI.v                                                  ;             ;
; CPU/ALU.v                                                          ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/CPU/ALU.v                                                          ;             ;
; CPU/ALUControl.v                                                   ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/CPU/ALUControl.v                                                   ;             ;
; CPU/Registers.v                                                    ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/CPU/Registers.v                                                    ;             ;
; Tempo/CLOCK_Interface.v                                            ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/Tempo/CLOCK_Interface.v                                            ;             ;
; Tempo/mono.v                                                       ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/Tempo/mono.v                                                       ;             ;
; Tempo/reset_delay.v                                                ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/Tempo/reset_delay.v                                                ;             ;
; Tempo/PLL_Main.v                                                   ; yes             ; User Wizard-Generated File                   ; D:/Documents/tt/RISCV-v1.2/Core/Tempo/PLL_Main.v                                                   ; PLL_Main    ;
; Tempo/PLL_Main/PLL_Main_0002.v                                     ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/Tempo/PLL_Main/PLL_Main_0002.v                                     ; PLL_Main    ;
; Memoria/CodeMemory_Interface.v                                     ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v                                     ;             ;
; Memoria/DataMemory_Interface.v                                     ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v                                     ;             ;
; Memoria/MemStore.v                                                 ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/Memoria/MemStore.v                                                 ;             ;
; Memoria/MemLoad.v                                                  ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/Memoria/MemLoad.v                                                  ;             ;
; Memoria/UserDataBlock.v                                            ; yes             ; User Wizard-Generated File                   ; D:/Documents/tt/RISCV-v1.2/Core/Memoria/UserDataBlock.v                                            ;             ;
; Memoria/UserCodeBlock.v                                            ; yes             ; User Wizard-Generated File                   ; D:/Documents/tt/RISCV-v1.2/Core/Memoria/UserCodeBlock.v                                            ;             ;
; stopwatch/STOPWATCH_Interface.v                                    ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/stopwatch/STOPWATCH_Interface.v                                    ;             ;
; stopwatch/Stopwatch_divider_clk.v                                  ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/stopwatch/Stopwatch_divider_clk.v                                  ;             ;
; lfsr/lfsr_interface.v                                              ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/lfsr/lfsr_interface.v                                              ;             ;
; lfsr/LFSR_word.v                                                   ; yes             ; User Verilog HDL File                        ; D:/Documents/tt/RISCV-v1.2/Core/lfsr/LFSR_word.v                                                   ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                ;             ;
; db/altsyncram_2ns1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_2ns1.tdf                                             ;             ;
; db/altsyncram_e1j2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_e1j2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv           ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                              ;             ;
; db/altsyncram_ups1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_ups1.tdf                                             ;             ;
; db/altsyncram_53j2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_53j2.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                 ; altera_sld  ;
; db/ip/sld8245b184/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Documents/tt/RISCV-v1.2/Core/db/ip/sld8245b184/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Documents/tt/RISCV-v1.2/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Documents/tt/RISCV-v1.2/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Documents/tt/RISCV-v1.2/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Documents/tt/RISCV-v1.2/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Documents/tt/RISCV-v1.2/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                            ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 947                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 1131                     ;
;     -- 7 input functions                    ; 10                       ;
;     -- 6 input functions                    ; 343                      ;
;     -- 5 input functions                    ; 173                      ;
;     -- 4 input functions                    ; 184                      ;
;     -- <=3 input functions                  ; 421                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 436                      ;
;                                             ;                          ;
; Virtual pins                                ; 307                      ;
; I/O pins                                    ; 305                      ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 196608                   ;
;                                             ;                          ;
; Total DSP Blocks                            ; 6                        ;
;                                             ;                          ;
; Total PLLs                                  ; 2                        ;
;     -- PLLs                                 ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 344                      ;
; Total fan-out                               ; 9193                     ;
; Average fan-out                             ; 3.45                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TopDE                                                                                                                                  ; 1131 (1)            ; 436 (0)                   ; 196608            ; 6          ; 305  ; 307          ; |TopDE                                                                                                                                                                                                                                                                                                                                            ; TopDE                             ; work         ;
;    |CLOCK_Interface:CLOCK0|                                                                                                             ; 105 (63)            ; 75 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0                                                                                                                                                                                                                                                                                                                     ; CLOCK_Interface                   ; work         ;
;       |PLL_Main:PLL1|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                                                                                       ; PLL_Main                          ; PLL_Main     ;
;          |PLL_Main_0002:pll_main_inst|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst                                                                                                                                                                                                                                                                           ; PLL_Main_0002                     ; PLL_Main     ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                   ; altera_pll                        ; work         ;
;       |mono:Timer10|                                                                                                                    ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10                                                                                                                                                                                                                                                                                                        ; mono                              ; work         ;
;    |CPU:CPU0|                                                                                                                           ; 649 (0)             ; 30 (0)                    ; 0                 ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0                                                                                                                                                                                                                                                                                                                                   ; CPU                               ; work         ;
;       |Datapath_UNI:Processor|                                                                                                          ; 649 (183)           ; 30 (30)                   ; 0                 ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor                                                                                                                                                                                                                                                                                                            ; Datapath_UNI                      ; work         ;
;          |ALU:ALUunit|                                                                                                                  ; 411 (411)           ; 0 (0)                     ; 0                 ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit                                                                                                                                                                                                                                                                                                ; ALU                               ; work         ;
;          |ALUControl:ALUControlunit|                                                                                                    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALUControl:ALUControlunit                                                                                                                                                                                                                                                                                  ; ALUControl                        ; work         ;
;          |Control_UNI:CtrUNI|                                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CtrUNI                                                                                                                                                                                                                                                                                         ; Control_UNI                       ; work         ;
;          |Imm_Generator:ImmGen|                                                                                                         ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Imm_Generator:ImmGen                                                                                                                                                                                                                                                                                       ; Imm_Generator                     ; work         ;
;          |Registers:RegsUNI|                                                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI                                                                                                                                                                                                                                                                                          ; Registers                         ; work         ;
;    |CodeMemory_Interface:MEMCODE|                                                                                                       ; 77 (26)             ; 68 (0)                    ; 131072            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE                                                                                                                                                                                                                                                                                                               ; CodeMemory_Interface              ; work         ;
;       |UserCodeBlock:MB0|                                                                                                               ; 51 (0)              ; 68 (0)                    ; 131072            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                                                                                                                                                                                             ; UserCodeBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 51 (0)              ; 68 (0)                    ; 131072            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_ups1:auto_generated|                                                                                            ; 51 (0)              ; 68 (0)                    ; 131072            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated                                                                                                                                                                                                                              ; altsyncram_ups1                   ; work         ;
;                |altsyncram_53j2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1                                                                                                                                                                                                  ; altsyncram_53j2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 51 (34)             ; 68 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |DataMemory_Interface:MEMDATA|                                                                                                       ; 124 (75)            ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA                                                                                                                                                                                                                                                                                                               ; DataMemory_Interface              ; work         ;
;       |UserDataBlock:MB0|                                                                                                               ; 49 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                                                                                                                                                                                             ; UserDataBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 49 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_2ns1:auto_generated|                                                                                            ; 49 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated                                                                                                                                                                                                                              ; altsyncram_2ns1                   ; work         ;
;                |altsyncram_e1j2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1                                                                                                                                                                                                  ; altsyncram_e1j2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 49 (33)             ; 67 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |LFSR_interface:lfsr0|                                                                                                               ; 3 (2)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0                                                                                                                                                                                                                                                                                                                       ; LFSR_interface                    ; work         ;
;       |LFSR_word:lfsr|                                                                                                                  ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0|LFSR_word:lfsr                                                                                                                                                                                                                                                                                                        ; LFSR_word                         ; work         ;
;    |STOPWATCH_Interface:stopwatch0|                                                                                                     ; 62 (41)             ; 50 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0                                                                                                                                                                                                                                                                                                             ; STOPWATCH_Interface               ; work         ;
;       |Stopwatch_divider_clk:divider|                                                                                                   ; 21 (21)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider                                                                                                                                                                                                                                                                               ; Stopwatch_divider_clk             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 110 (1)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 109 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 109 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 109 (1)             ; 114 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 108 (0)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 108 (75)            ; 108 (80)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------+
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; de1_text.mif ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; de1_data.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 4           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 6           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 5           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; altera_pll   ; 18.0    ; N/A          ; N/A          ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                ; Tempo/PLL_Main.v        ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                                                                                                                      ; Memoria/UserCodeBlock.v ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                                                                                                                      ; Memoria/UserDataBlock.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                   ;
+---------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                                             ;
+---------------------------------------------------------------------+--------------------------------------------------------------------------------+
; CPU:CPU0|Datapath_UNI:Processor|PC[1]                               ; Merged with CPU:CPU0|Datapath_UNI:Processor|PC[0]                              ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[11][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[12][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[13][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[14][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[15][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[16][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[17][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[18][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[19][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][0]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][10]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][11]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][12]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][13]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][14]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][15]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][16]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][17]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][18]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][19]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][1]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][20]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][21]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][22]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][23]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][24]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][25]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][26]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][27]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][28]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][29]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][2]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][30]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][31]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][3]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][4]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][5]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][6]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][7]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][8]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[1][9]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[20][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[21][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[22][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[23][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[24][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[25][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[26][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[27][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[28][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[29][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][0]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][13]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][14]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][15]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][17]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][18]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][19]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][1]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][20]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][21]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][22]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][23]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][24]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][25]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][26]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][27]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][29]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][30]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][31]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[30][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][0]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][10] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][11] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][12] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][13] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][14] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][15] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][16] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][17] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][18] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][19] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][1]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][20] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][21] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][22] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][23] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][24] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][25] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][26] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][27] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][28] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][29] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][2]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][30] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][31] ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][3]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][4]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][5]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][6]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][7]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][8]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[31][9]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][0]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][10]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][11]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][12]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][13]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][14]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][15]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][16]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][17]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][18]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][19]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][1]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][20]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][21]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][22]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][23]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][24]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][25]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][26]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][27]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][28]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][29]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][2]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][30]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][31]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][3]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][4]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][5]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][6]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][7]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][8]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[3][9]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][0]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][10]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][11]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][12]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][13]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][14]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][15]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][16]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][17]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][18]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][19]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][1]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][20]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][21]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][22]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][23]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][24]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][25]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][26]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][27]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][28]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][29]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][2]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][30]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][31]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][3]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][4]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][5]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][6]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][7]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][8]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[4][9]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][0]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][10]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][11]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][12]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][13]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][14]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][15]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][16]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][17]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][18]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][19]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][1]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][20]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][21]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][22]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][23]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][24]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][25]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][26]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][27]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][28]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][29]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][2]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][30]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][31]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][3]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][4]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][5]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][6]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][7]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][8]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[5][9]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][0]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][10]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][11]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][12]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][13]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][14]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][15]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][16]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][17]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][18]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][19]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][1]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][20]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][21]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][22]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][23]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][24]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][25]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][26]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][27]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][28]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][29]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][2]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][30]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][31]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][3]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][4]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][5]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][6]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][7]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][8]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[6][9]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][0]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][10]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][11]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][12]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][13]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][14]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][15]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][16]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][17]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][18]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][19]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][1]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][20]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][21]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][22]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][23]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][24]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][25]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][26]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][27]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][28]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][29]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][2]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][30]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][31]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][3]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][4]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][5]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][6]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][7]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][8]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[7][9]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][0]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][10]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][11]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][12]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][13]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][14]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][15]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][16]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][17]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][18]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][19]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][1]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][20]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][21]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][22]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][23]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][24]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][25]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][26]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][27]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][28]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][29]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][2]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][30]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][31]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][3]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][4]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][5]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][6]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][7]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][8]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[8][9]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][0]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][10]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][11]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][12]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][13]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][14]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][15]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][16]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][17]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][18]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][19]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][1]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][20]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][21]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][22]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][23]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][24]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][25]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][26]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][27]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][28]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][29]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][2]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][30]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][31]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][3]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][4]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][5]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][6]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][7]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][8]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[9][9]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][11]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][12]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][16]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][28]  ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][2]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][3]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][4]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][5]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][6]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][7]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][8]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][9]   ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10] ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][0]   ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[10][0]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[2][10]  ; Stuck at VCC due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][31]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][30]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][29]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][28]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][27]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][26]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][25]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][24]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][23]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][22]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][21]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][20]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][19]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][18]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][17]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][16]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][15]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][14]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][13]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][12]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][11]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][10]  ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][9]   ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][8]   ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][7]   ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][6]   ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][5]   ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][4]   ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][3]   ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][2]   ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][1]   ; Stuck at GND due to stuck port clock_enable                                    ;
; CPU:CPU0|Datapath_UNI:Processor|PC[0]                               ; Stuck at GND due to stuck port data_in                                         ;
; Total Number of Removed Registers = 1026                            ;                                                                                ;
+---------------------------------------------------------------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                              ;
+-------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal             ; Registers Removed due to This Register                              ;
+-------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------+
; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][0] ; Stuck at GND                   ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][28], ;
;                                                                   ; due to stuck port clock_enable ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][26], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][25], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][24], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][23], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][22], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][21], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][20], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][19], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][18], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][17], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][16], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][15], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][14], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][13], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][12], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][11], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][10], ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][9],  ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][8],  ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][7],  ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][6],  ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][5],  ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][4],  ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][3],  ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][2],  ;
;                                                                   ;                                ; CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|registers[0][1]   ;
+-------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 436   ;
; Number of registers using Synchronous Clear  ; 89    ;
; Number of registers using Synchronous Load   ; 126   ;
; Number of registers using Asynchronous Clear ; 178   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 237   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU:CPU0|Datapath_UNI:Processor|PC[22]                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 3                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10|contador[27]                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Imm_Generator:ImmGen|Selector5                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Mux32                                                                                                                                                                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Mux6                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit|ShiftLeft0                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Selector26                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Selector10                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Selector14                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Selector19                                                                                                                                                                 ;
; 17:1               ; 3 bits    ; 33 LEs        ; 24 LEs               ; 9 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit|Mux0                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|DwByteEnable[0]                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|DwByteEnable[3]                                                                                                                                                            ;
; 17:1               ; 3 bits    ; 33 LEs        ; 27 LEs               ; 6 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit|Mux18                                                                                                                                                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 22 LEs               ; 2 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit|Mux26                                                                                                                                                          ;
; 129:1              ; 3 bits    ; 258 LEs       ; 51 LEs               ; 207 LEs                ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Selector28                                                                                                                                                                 ;
; 20:1               ; 2 bits    ; 26 LEs        ; 22 LEs               ; 4 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit|Mux9                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                  ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                ;
; fractional_vco_multiplier            ; false                  ; String                                                                ;
; pll_type                             ; General                ; String                                                                ;
; pll_subtype                          ; General                ; String                                                                ;
; number_of_clocks                     ; 6                      ; Signed Integer                                                        ;
; operation_mode                       ; direct                 ; String                                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                                        ;
; data_rate                            ; 0                      ; Signed Integer                                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                        ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                ;
; phase_shift1                         ; 0 ps                   ; String                                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency2              ; 150.000000 MHz         ; String                                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency3              ; 200.000000 MHz         ; String                                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency4              ; 18.461538 MHz          ; String                                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency5              ; 27.272727 MHz          ; String                                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                        ;
; clock_name_0                         ;                        ; String                                                                ;
; clock_name_1                         ;                        ; String                                                                ;
; clock_name_2                         ;                        ; String                                                                ;
; clock_name_3                         ;                        ; String                                                                ;
; clock_name_4                         ;                        ; String                                                                ;
; clock_name_5                         ;                        ; String                                                                ;
; clock_name_6                         ;                        ; String                                                                ;
; clock_name_7                         ;                        ; String                                                                ;
; clock_name_8                         ;                        ; String                                                                ;
; clock_name_global_0                  ; false                  ; String                                                                ;
; clock_name_global_1                  ; false                  ; String                                                                ;
; clock_name_global_2                  ; false                  ; String                                                                ;
; clock_name_global_3                  ; false                  ; String                                                                ;
; clock_name_global_4                  ; false                  ; String                                                                ;
; clock_name_global_5                  ; false                  ; String                                                                ;
; clock_name_global_6                  ; false                  ; String                                                                ;
; clock_name_global_7                  ; false                  ; String                                                                ;
; clock_name_global_8                  ; false                  ; String                                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                        ;
; pll_slf_rst                          ; false                  ; String                                                                ;
; pll_bw_sel                           ; low                    ; String                                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; SPR            ; 00010 ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_data.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_2ns1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_text.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ups1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                              ;
; Entity Instance                           ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CtrUNI"                                                                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iopc     ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "iopc[6..6]" will be connected to GND.                          ;
; oOrigALU ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemLoad:MemLoad0"                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; iLoadTypeF ; Input  ; Info     ; Stuck at VCC                                                                        ;
; oData      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oException ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemStore:MemStore0" ;
+-------------+--------+----------+----------------------------------------------+
; Port        ; Type   ; Severity ; Details                                      ;
+-------------+--------+----------+----------------------------------------------+
; iWriteTypeF ; Input  ; Info     ; Stuck at VCC                                 ;
; oException  ; Output ; Info     ; Explicitly unconnected                       ;
+-------------+--------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit"                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; oZero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|ALUControl:ALUControlunit"                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; iOpcode ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "iOpcode[6..6]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor"                                                                                                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wCOrigALU ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "wCOrigALU[1..1]" have no fanouts ;
; wMuxPC    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; wOPBJ     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; wCTransf  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0"                                                                                                                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iInitialPC[31..23]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; iInitialPC[21..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; iInitialPC[22]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; wControlSignals       ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (18 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
; wControlSignals[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; wVGARead              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCK_Interface:CLOCK0"                                                                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oCLK_100    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_150    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_200    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_25     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_27     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_18     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; fdiv[7..5]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; iBreak      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; CLKAutoFast ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wClk        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                            ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; 0              ; DATA        ; 32    ; 2048  ; Read/Write ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated ;
; 1              ; TEXT        ; 32    ; 4096  ; Read/Write ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 322                         ;
;     CLR               ; 80                          ;
;     ENA               ; 18                          ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 23                          ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 64                          ;
;     SCLR              ; 50                          ;
;     plain             ; 41                          ;
; arriav_io_obuf        ; 161                         ;
; arriav_lcell_comb     ; 1022                        ;
;     arith             ; 322                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 178                         ;
;         2 data inputs ; 86                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 29                          ;
;         5 data inputs ; 20                          ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 692                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 67                          ;
;         4 data inputs ; 144                         ;
;         5 data inputs ; 123                         ;
;         6 data inputs ; 321                         ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 666                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 6.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Jun 02 16:25:52 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu/ctrl_transf.v
    Info (12023): Found entity 1: Ctrl_Transf File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Ctrl_Transf.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file cpu/parametros.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/imm_generator.v
    Info (12023): Found entity 1: Imm_Generator File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Imm_Generator.v Line: 9
Warning (10275): Verilog HDL Module Instantiation warning at TopDE.v(344): ignored dangling comma in List of Port Connections File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 344
Info (12021): Found 1 design units, including 1 entities, in source file topde.v
    Info (12023): Found entity 1: TopDE File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: CPU File: D:/Documents/tt/RISCV-v1.2/Core/CPU/CPU.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v
    Info (12023): Found entity 1: Datapath_UNI File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_uni.v
    Info (12023): Found entity 1: Control_UNI File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Control_UNI.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: ALU File: D:/Documents/tt/RISCV-v1.2/Core/CPU/ALU.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alucontrol.v
    Info (12023): Found entity 1: ALUControl File: D:/Documents/tt/RISCV-v1.2/Core/CPU/ALUControl.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file cpu/registers.v
    Info (12023): Found entity 1: Registers File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Registers.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v
    Info (12023): Found entity 1: HazardUnitM File: D:/Documents/tt/RISCV-v1.2/Core/CPU/HazardUnitM.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v
    Info (12023): Found entity 1: ForwardUnitM File: D:/Documents/tt/RISCV-v1.2/Core/CPU/ForwardUnitM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tempo/clock_interface.v
    Info (12023): Found entity 1: CLOCK_Interface File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/CLOCK_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/break_interface.v
    Info (12023): Found entity 1: Break_Interface File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/Break_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tempo/oneshot.v
    Info (12023): Found entity 1: oneshot File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/oneshot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/mono.v
    Info (12023): Found entity 1: mono File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/mono.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file tempo/breaker.v
    Info (12023): Found entity 1: breaker_lpm_constant_kva File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/breaker.v Line: 46
    Info (12023): Found entity 2: breaker File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/breaker.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file tempo/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main.v
    Info (12023): Found entity 1: PLL_Main File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/PLL_Main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v
    Info (12023): Found entity 1: PLL_Main_0002 File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v
    Info (12023): Found entity 1: CodeMemory_Interface File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v
    Info (12023): Found entity 1: DataMemory_Interface File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memory_interface.v
    Info (12023): Found entity 1: Memory_Interface File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/Memory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memstore.v
    Info (12023): Found entity 1: MemStore File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/MemStore.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memload.v
    Info (12023): Found entity 1: MemLoad File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/MemLoad.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file memoria/userdatablock.v
    Info (12023): Found entity 1: UserDataBlock File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/UserDataBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v
    Info (12023): Found entity 1: UserCodeBlock File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/UserCodeBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v
    Info (12023): Found entity 1: STOPWATCH_Interface File: D:/Documents/tt/RISCV-v1.2/Core/stopwatch/STOPWATCH_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v
    Info (12023): Found entity 1: Stopwatch_divider_clk File: D:/Documents/tt/RISCV-v1.2/Core/stopwatch/Stopwatch_divider_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v
    Info (12023): Found entity 1: Sintetizador_Interface File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/Sintetizador_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv
    Info (12023): Found entity 1: SyscallSynthControl File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/SyscallSynthControl.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv
    Info (12023): Found entity 1: SampleSynthesizer File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/Synthesizer.sv Line: 3
    Info (12023): Found entity 2: PolyphonicSynthesizer File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/Synthesizer.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v
    Info (12023): Found entity 1: SynthControl File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/SynthControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v
    Info (12023): Found entity 1: Sintetizador File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/Sintetizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v
    Info (12023): Found entity 1: SineTable File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/SineTable.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv
    Info (12023): Found entity 1: SineCalculator File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/SineCalculator.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv
    Info (12022): Found design unit 1: OscillatorSine (SystemVerilog) File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/Oscillator.sv Line: 40
    Info (12023): Found entity 1: Oscillator File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/Oscillator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/notetable.v
    Info (12023): Found entity 1: NoteTable File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/NoteTable.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/note.sv
    Info (12023): Found entity 1: NoteController File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/Note.sv Line: 3
    Info (12023): Found entity 2: NoteInfoDatabase File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/Note.sv Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/filter.sv
    Info (12022): Found design unit 1: DigitalFilterSine (SystemVerilog) File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/Filter.sv Line: 59
    Info (12023): Found entity 1: DigitalFilter File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/Filter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv
    Info (12023): Found entity 1: Envelope File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/Envelope.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/channel.sv
    Info (12023): Found entity 1: ChannelBank File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/Channel.sv Line: 3
    Info (12023): Found entity 2: Mixer File: D:/Documents/tt/RISCV-v1.2/Core/Sintetizador/Channel.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v
    Info (12023): Found entity 1: TecladoPS2_Interface File: D:/Documents/tt/RISCV-v1.2/Core/PS2/TecladoPS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v
    Info (12023): Found entity 1: MousePS2_Interface File: D:/Documents/tt/RISCV-v1.2/Core/PS2/MousePS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2.v
    Info (12023): Found entity 1: tecladoPS2 File: D:/Documents/tt/RISCV-v1.2/Core/PS2/tecladoPS2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v
    Info (12023): Found entity 1: scan2ascii File: D:/Documents/tt/RISCV-v1.2/Core/PS2/scan2ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: D:/Documents/tt/RISCV-v1.2/Core/PS2/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v
    Info (12023): Found entity 1: mouse_hugo File: D:/Documents/tt/RISCV-v1.2/Core/PS2/mouse_hugo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyscan.v
    Info (12023): Found entity 1: keyscan File: D:/Documents/tt/RISCV-v1.2/Core/PS2/keyscan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyboard.v
    Info (12023): Found entity 1: keyboard File: D:/Documents/tt/RISCV-v1.2/Core/PS2/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: D:/Documents/tt/RISCV-v1.2/Core/PS2/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: D:/Documents/tt/RISCV-v1.2/Core/PS2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v
    Info (12023): Found entity 1: LFSR_interface File: D:/Documents/tt/RISCV-v1.2/Core/lfsr/lfsr_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v
    Info (12023): Found entity 1: LFSR_word File: D:/Documents/tt/RISCV-v1.2/Core/lfsr/LFSR_word.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_interface.v
    Info (12023): Found entity 1: IrDA_Interface File: D:/Documents/tt/RISCV-v1.2/Core/IrDA/IrDA_Interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v
    Info (12023): Found entity 1: IrDA_transmitter File: D:/Documents/tt/RISCV-v1.2/Core/IrDA/IrDA_transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_receiver.v
    Info (12023): Found entity 1: IrDA_receiver File: D:/Documents/tt/RISCV-v1.2/Core/IrDA/IrDA_receiver.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file irda/irda_parameters.v
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_decoder.v
    Info (12023): Found entity 1: IrDA_decoder File: D:/Documents/tt/RISCV-v1.2/Core/IrDA/IrDA_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_clk.v
    Info (12023): Found entity 1: IrDA_clk File: D:/Documents/tt/RISCV-v1.2/Core/IrDA/IrDA_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/display7_interface.v
    Info (12023): Found entity 1: Display7_Interface File: D:/Documents/tt/RISCV-v1.2/Core/Display7/Display7_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/decoder7.v
    Info (12023): Found entity 1: Decoder7 File: D:/Documents/tt/RISCV-v1.2/Core/Display7/decoder7.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v
    Info (12023): Found entity 1: AudioCODEC_Interface File: D:/Documents/tt/RISCV-v1.2/Core/AudioCODEC/AudioCODEC_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/Documents/tt/RISCV-v1.2/Core/AudioCODEC/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: D:/Documents/tt/RISCV-v1.2/Core/AudioCODEC/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v
    Info (12023): Found entity 1: AudioVideo_PLL File: D:/Documents/tt/RISCV-v1.2/Core/AudioCODEC/AudioVideo_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v
    Info (12023): Found entity 1: audio_converter File: D:/Documents/tt/RISCV-v1.2/Core/AudioCODEC/audio_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v
    Info (12023): Found entity 1: audio_clock File: D:/Documents/tt/RISCV-v1.2/Core/AudioCODEC/audio_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_interface.v
    Info (12023): Found entity 1: VGA_Interface File: D:/Documents/tt/RISCV-v1.2/Core/VGA/VGA_Interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll.v
    Info (12023): Found entity 1: VgaPll File: D:/Documents/tt/RISCV-v1.2/Core/VGA/VgaPll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v
    Info (12023): Found entity 1: VgaPll_0002 File: D:/Documents/tt/RISCV-v1.2/Core/VGA/VgaPll/VgaPll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgaadapter.v
    Info (12023): Found entity 1: VgaAdapter File: D:/Documents/tt/RISCV-v1.2/Core/VGA/VgaAdapter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: D:/Documents/tt/RISCV-v1.2/Core/VGA/VGA_Audio_PLL.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga/regdisplay.v
    Info (12023): Found entity 1: RegDisplay File: D:/Documents/tt/RISCV-v1.2/Core/VGA/RegDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/hexfont.v
    Info (12023): Found entity 1: HexFont File: D:/Documents/tt/RISCV-v1.2/Core/VGA/HexFont.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/memoryvga.v
    Info (12023): Found entity 1: MemoryVGA File: D:/Documents/tt/RISCV-v1.2/Core/VGA/MemoryVGA.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(113): created implicit net for "wCodeMemoryWrite" File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 113
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(171): created implicit net for "oZero" File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 171
Info (12127): Elaborating entity "TopDE" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at TopDE.v(64) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
Warning (10034): Output port "DRAM_BA" at TopDE.v(65) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 65
Warning (10034): Output port "HEX0" at TopDE.v(89) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 89
Warning (10034): Output port "HEX1" at TopDE.v(92) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 92
Warning (10034): Output port "HEX2" at TopDE.v(95) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 95
Warning (10034): Output port "HEX3" at TopDE.v(98) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 98
Warning (10034): Output port "HEX4" at TopDE.v(101) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 101
Warning (10034): Output port "HEX5" at TopDE.v(104) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 104
Warning (10034): Output port "VGA_B" at TopDE.v(189) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 189
Warning (10034): Output port "VGA_G" at TopDE.v(192) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 192
Warning (10034): Output port "VGA_R" at TopDE.v(194) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 194
Warning (10034): Output port "ADC_DIN" at TopDE.v(39) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 39
Warning (10034): Output port "ADC_SCLK" at TopDE.v(41) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 41
Warning (10034): Output port "AUD_DACDAT" at TopDE.v(47) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 47
Warning (10034): Output port "AUD_XCK" at TopDE.v(49) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 49
Warning (10034): Output port "DRAM_CAS_N" at TopDE.v(66) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 66
Warning (10034): Output port "DRAM_CKE" at TopDE.v(67) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 67
Warning (10034): Output port "DRAM_CLK" at TopDE.v(68) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 68
Warning (10034): Output port "DRAM_CS_N" at TopDE.v(69) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 69
Warning (10034): Output port "DRAM_LDQM" at TopDE.v(71) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 71
Warning (10034): Output port "DRAM_RAS_N" at TopDE.v(72) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 72
Warning (10034): Output port "DRAM_UDQM" at TopDE.v(73) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 73
Warning (10034): Output port "DRAM_WE_N" at TopDE.v(74) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 74
Warning (10034): Output port "FAN_CTRL" at TopDE.v(77) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 77
Warning (10034): Output port "FPGA_I2C_SCLK" at TopDE.v(80) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 80
Warning (10034): Output port "IRDA_TXD" at TopDE.v(164) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 164
Warning (10034): Output port "TD_RESET_N" at TopDE.v(185) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 185
Warning (10034): Output port "VGA_BLANK_N" at TopDE.v(190) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 190
Warning (10034): Output port "VGA_CLK" at TopDE.v(191) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 191
Warning (10034): Output port "VGA_HS" at TopDE.v(193) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 193
Warning (10034): Output port "VGA_SYNC_N" at TopDE.v(195) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 195
Warning (10034): Output port "VGA_VS" at TopDE.v(200) has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 200
Info (12128): Elaborating entity "CLOCK_Interface" for hierarchy "CLOCK_Interface:CLOCK0" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 302
Info (12128): Elaborating entity "PLL_Main" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1" File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/CLOCK_Interface.v Line: 59
Info (12128): Elaborating entity "PLL_Main_0002" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst" File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/PLL_Main.v Line: 30
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (12133): Instantiated megafunction "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "6"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "18.461538 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "27.272727 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "mono" for hierarchy "CLOCK_Interface:CLOCK0|mono:Timer10" File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/CLOCK_Interface.v Line: 77
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:CPU0" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 344
Info (12128): Elaborating entity "Datapath_UNI" for hierarchy "CPU:CPU0|Datapath_UNI:Processor" File: D:/Documents/tt/RISCV-v1.2/Core/CPU/CPU.v Line: 87
Warning (10036): Verilog HDL or VHDL warning at Datapath_UNI.v(64): object "PCgambs" assigned a value but never read File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at Datapath_UNI.v(69): object "wAddrRd" assigned a value but never read File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 69
Warning (10230): Verilog HDL assignment warning at Datapath_UNI.v(106): truncated value with size 7 to match size of target (6) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 106
Warning (10240): Verilog HDL Always Construct warning at Datapath_UNI.v(265): inferring latch(es) for variable "wMemDataWrite", which holds its previous value in one or more paths through the always construct File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[0]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[1]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[2]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[3]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[4]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[5]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[6]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[7]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[8]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[9]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[10]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[11]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[12]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[13]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[14]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[15]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[16]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[17]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[18]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[19]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[20]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[21]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[22]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[23]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[24]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[25]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[26]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[27]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[28]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[29]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[30]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (10041): Inferred latch for "wMemDataWrite[31]" at Datapath_UNI.v(265) File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Info (12128): Elaborating entity "Registers" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI" File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 143
Info (12128): Elaborating entity "ALUControl" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|ALUControl:ALUControlunit" File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 152
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|ALU:ALUunit" File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 161
Warning (10240): Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable "aux", which holds its previous value in one or more paths through the always construct File: D:/Documents/tt/RISCV-v1.2/Core/CPU/ALU.v Line: 21
Info (12128): Elaborating entity "Imm_Generator" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|Imm_Generator:ImmGen" File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 166
Info (12128): Elaborating entity "Ctrl_Transf" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|Ctrl_Transf:CtrlT" File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 173
Info (12128): Elaborating entity "MemStore" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|MemStore:MemStore0" File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 184
Info (10264): Verilog HDL Case Statement information at MemStore.v(35): all case item expressions in this case statement are onehot File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/MemStore.v Line: 35
Info (10264): Verilog HDL Case Statement information at MemStore.v(45): all case item expressions in this case statement are onehot File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/MemStore.v Line: 45
Info (12128): Elaborating entity "MemLoad" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|MemLoad:MemLoad0" File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 201
Info (10264): Verilog HDL Case Statement information at MemLoad.v(55): all case item expressions in this case statement are onehot File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/MemLoad.v Line: 55
Info (12128): Elaborating entity "Control_UNI" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CtrUNI" File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 215
Info (12128): Elaborating entity "DataMemory_Interface" for hierarchy "DataMemory_Interface:MEMDATA" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 377
Info (12128): Elaborating entity "UserDataBlock" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0" File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/UserDataBlock.v Line: 88
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/UserDataBlock.v Line: 88
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/UserDataBlock.v Line: 88
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ns1.tdf
    Info (12023): Found entity 1: altsyncram_2ns1 File: D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_2ns1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2ns1" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e1j2.tdf
    Info (12023): Found entity 1: altsyncram_e1j2 File: D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_e1j2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e1j2" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1" File: D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_2ns1.tdf Line: 37
Warning (113028): 1024 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/Documents/tt/RISCV-v1.2/Core/de1_data.mif Line: 1
    Warning (113027): Addresses ranging from 1024 to 2047 are not initialized File: D:/Documents/tt/RISCV-v1.2/Core/de1_data.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_2ns1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_2ns1.tdf Line: 38
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_2ns1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145132097"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "CodeMemory_Interface" for hierarchy "CodeMemory_Interface:MEMCODE" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 389
Info (12128): Elaborating entity "UserCodeBlock" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0" File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/UserCodeBlock.v Line: 88
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/UserCodeBlock.v Line: 88
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/UserCodeBlock.v Line: 88
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_text.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ups1.tdf
    Info (12023): Found entity 1: altsyncram_ups1 File: D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_ups1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ups1" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_53j2.tdf
    Info (12023): Found entity 1: altsyncram_53j2 File: D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_53j2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_53j2" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1" File: D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_ups1.tdf Line: 37
Warning (113028): 4044 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/Documents/tt/RISCV-v1.2/Core/de1_text.mif Line: 1
    Warning (113027): Addresses ranging from 52 to 4095 are not initialized File: D:/Documents/tt/RISCV-v1.2/Core/de1_text.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_ups1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_ups1.tdf Line: 38
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Documents/tt/RISCV-v1.2/Core/db/altsyncram_ups1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1413830740"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "STOPWATCH_Interface" for hierarchy "STOPWATCH_Interface:stopwatch0" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 415
Info (12128): Elaborating entity "Stopwatch_divider_clk" for hierarchy "STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider" File: D:/Documents/tt/RISCV-v1.2/Core/stopwatch/STOPWATCH_Interface.v Line: 22
Info (12128): Elaborating entity "LFSR_interface" for hierarchy "LFSR_interface:lfsr0" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 425
Info (12128): Elaborating entity "LFSR_word" for hierarchy "LFSR_interface:lfsr0|LFSR_word:lfsr" File: D:/Documents/tt/RISCV-v1.2/Core/lfsr/lfsr_interface.v Line: 18
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.06.02.16:26:10 Progress: Loading sld8245b184/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Documents/tt/RISCV-v1.2/Core/db/ip/sld8245b184/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Documents/tt/RISCV-v1.2/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Documents/tt/RISCV-v1.2/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Documents/tt/RISCV-v1.2/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Documents/tt/RISCV-v1.2/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Documents/tt/RISCV-v1.2/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Documents/tt/RISCV-v1.2/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[3]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[4]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[5]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|oCLK_50 File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/CLOCK_Interface.v Line: 3
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/CLOCK_Interface.v Line: 4
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK~0 File: D:/Documents/tt/RISCV-v1.2/Core/Tempo/CLOCK_Interface.v Line: 4
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[5]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[4]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[3]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[2]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[1]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[0]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[7]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[6]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[8]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[9]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[10]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[11]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[12]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[13]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[14]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[15]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[16]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[17]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[18]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[19]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[20]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[21]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[22]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[23]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[24]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[25]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[26]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[27]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[28]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[29]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[30]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (14026): LATCH primitive "CPU:CPU0|Datapath_UNI:Processor|wMemDataWrite[31]" is permanently enabled File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 265
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 38
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 45
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 46
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 70
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 81
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 85
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 173
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 174
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 175
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 176
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[0]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CtrUNI|Decoder0" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[1]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CtrUNI|Decoder0" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[2]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CtrUNI|Decoder0" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[3]" to the node "CPU:CPU0|Datapath_UNI:Processor|Selector28" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[4]" to the node "CPU:CPU0|Datapath_UNI:Processor|Selector28" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[5]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CtrUNI|Decoder0" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[6]" to the node "CPU:CPU0|Datapath_UNI:Processor|Selector28" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[7]" to the node "CPU:CPU0|Datapath_UNI:Processor|Imm_Generator:ImmGen|Selector5" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[8]" to the node "CPU:CPU0|Datapath_UNI:Processor|Imm_Generator:ImmGen|Selector4" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[9]" to the node "CPU:CPU0|Datapath_UNI:Processor|Selector29" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[10]" to the node "CPU:CPU0|Datapath_UNI:Processor|Selector28" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[11]" to the node "CPU:CPU0|Datapath_UNI:Processor|Selector27" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[12]" to the node "CPU:CPU0|Datapath_UNI:Processor|MemStore:MemStore0|Decoder0" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[13]" to the node "CPU:CPU0|Datapath_UNI:Processor|MemStore:MemStore0|Selector5" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[14]" to the node "CPU:CPU0|Datapath_UNI:Processor|MemStore:MemStore0|Selector5" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[15]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|Mux29" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[16]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|Mux29" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[17]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|Mux29" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[18]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|Mux29" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[19]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|Mux29" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[20]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|Mux61" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[21]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|Mux61" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[22]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|Mux61" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[23]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|Mux61" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[24]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:RegsUNI|Mux61" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[25]" to the node "CPU:CPU0|Datapath_UNI:Processor|ALUControl:ALUControlunit|Equal0" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[26]" to the node "CPU:CPU0|Datapath_UNI:Processor|ALUControl:ALUControlunit|Equal0" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[27]" to the node "CPU:CPU0|Datapath_UNI:Processor|ALUControl:ALUControlunit|Equal0" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[28]" to the node "CPU:CPU0|Datapath_UNI:Processor|ALUControl:ALUControlunit|Equal0" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[29]" to the node "CPU:CPU0|Datapath_UNI:Processor|ALUControl:ALUControlunit|Equal0" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[30]" to the node "CPU:CPU0|Datapath_UNI:Processor|ALUControl:ALUControlunit|Equal0" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[31]" to the node "CPU:CPU0|Datapath_UNI:Processor|ALUControl:ALUControlunit|Equal0" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/CodeMemory_Interface.v Line: 12
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[0]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux33" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[1]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux32" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[2]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux31" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[3]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux30" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[4]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux29" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[5]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux28" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[6]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux27" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[7]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux26" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[8]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux25" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[9]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux24" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[10]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux23" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[11]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux22" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[12]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux21" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[13]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux20" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[14]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux19" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[15]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux18" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[16]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux17" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[17]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux16" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[18]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux15" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[19]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux14" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[20]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux13" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[21]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux12" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[22]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux11" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[23]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux10" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[24]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux9" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[25]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux8" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[26]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux7" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[27]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux6" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[28]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux5" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[29]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux4" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[30]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux3" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "DataMemory_Interface:MEMDATA|wReadData[31]" to the node "CPU:CPU0|Datapath_UNI:Processor|Mux2" into an OR gate File: D:/Documents/tt/RISCV-v1.2/Core/Memoria/DataMemory_Interface.v Line: 12
Info (13000): Registers with preset signals will power-up high File: D:/Documents/tt/RISCV-v1.2/Core/CPU/Datapath_UNI.v Line: 299
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 39
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 41
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 47
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 49
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 64
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 65
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 65
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 66
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 67
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 68
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 69
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 71
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 72
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 73
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 74
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 77
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 80
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 89
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 89
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 89
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 89
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 89
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 89
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 89
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 92
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 92
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 92
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 92
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 92
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 92
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 92
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 95
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 95
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 95
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 95
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 95
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 95
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 95
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 98
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 98
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 98
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 98
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 98
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 98
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 98
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 101
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 101
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 101
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 101
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 101
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 101
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 101
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 104
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 104
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 104
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 104
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 104
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 104
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 104
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 164
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 170
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 170
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 170
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 170
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 170
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 170
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 170
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 185
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 189
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 189
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 189
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 189
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 189
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 189
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 189
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 189
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 190
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 191
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 192
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 192
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 192
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 192
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 192
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 192
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 192
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 192
    Warning (13410): Pin "VGA_HS" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 193
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 194
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 194
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 194
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 194
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 194
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 194
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 194
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 194
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 195
    Warning (13410): Pin "VGA_VS" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 200
    Warning (13410): Pin "PC[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Warning (13410): Pin "PC[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Warning (13410): Pin "BR_Leitura1[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[13]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[14]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[15]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[17]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[18]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[19]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[20]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[21]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[22]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[23]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[24]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[25]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[26]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[27]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[29]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[30]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura1[31]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Warning (13410): Pin "BR_Leitura2[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[13]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[14]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[15]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[17]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[18]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[19]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[20]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[21]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[22]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[23]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[24]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[25]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[26]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[27]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[29]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[30]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "BR_Leitura2[31]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Warning (13410): Pin "RegDisp[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[13]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[14]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[15]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[17]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[18]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[19]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[20]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[21]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[22]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[23]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[24]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[25]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[26]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[27]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[29]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[30]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "RegDisp[31]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Warning (13410): Pin "MemD_DadoEscrita[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Warning (13410): Pin "MemD_DadoEscrita[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Warning (13410): Pin "MemD_DadoEscrita[17]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Warning (13410): Pin "Estado[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Warning (13410): Pin "Estado[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Warning (13410): Pin "Estado[2]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Warning (13410): Pin "Estado[3]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Warning (13410): Pin "Estado[4]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Warning (13410): Pin "Estado[5]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Warning (13410): Pin "Estado[6]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Warning (13410): Pin "Debug[0]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Warning (13410): Pin "Debug[1]" is stuck at GND File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 13 assignments for entity "VgaPll" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "VgaPll_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file D:/Documents/tt/RISCV-v1.2/Core/output_files/TopDE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (15717): Design contains 307 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "MClock" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 201
    Info (15719): Pin "PC[0]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[1]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[2]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[3]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[4]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[5]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[6]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[7]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[8]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[9]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[10]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[11]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[12]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[13]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[14]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[15]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[16]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[17]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[18]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[19]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[20]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[21]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[22]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[23]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[24]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[25]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[26]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[27]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[28]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[29]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[30]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "PC[31]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 202
    Info (15719): Pin "BR_Leitura1[0]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[1]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[2]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[3]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[4]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[5]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[6]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[7]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[8]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[9]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[10]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[11]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[12]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[13]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[14]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[15]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[16]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[17]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[18]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[19]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[20]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[21]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[22]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[23]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[24]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[25]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[26]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[27]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[28]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[29]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[30]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura1[31]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 204
    Info (15719): Pin "BR_Leitura2[0]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[1]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[2]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[3]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[4]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[5]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[6]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[7]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[8]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[9]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[10]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[11]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[12]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[13]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[14]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[15]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[16]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[17]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[18]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[19]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[20]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[21]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[22]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[23]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[24]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[25]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[26]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[27]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[28]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[29]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[30]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Leitura2[31]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 205
    Info (15719): Pin "BR_Escrita[0]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[1]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[2]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[3]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[4]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[5]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[6]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[7]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[8]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[9]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[10]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[11]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[12]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[13]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[14]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[15]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[16]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[17]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[18]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[19]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[20]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[21]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[22]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[23]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[24]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[25]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[26]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[27]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[28]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[29]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[30]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "BR_Escrita[31]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 206
    Info (15719): Pin "Saida_ULA[0]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[1]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[2]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[3]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[4]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[5]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[6]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[7]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[8]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[9]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[10]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[11]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[12]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[13]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[14]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[15]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[16]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[17]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[18]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[19]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[20]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[21]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[22]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[23]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[24]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[25]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[26]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[27]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[28]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[29]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[30]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "Saida_ULA[31]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 207
    Info (15719): Pin "RegDisp[0]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[1]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[2]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[3]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[4]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[5]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[6]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[7]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[8]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[9]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[10]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[11]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[12]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[13]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[14]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[15]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[16]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[17]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[18]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[19]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[20]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[21]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[22]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[23]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[24]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[25]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[26]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[27]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[28]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[29]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[30]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "RegDisp[31]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 209
    Info (15719): Pin "LeMem" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 210
    Info (15719): Pin "EscreveMem" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 211
    Info (15719): Pin "MemD_Endereco[0]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[1]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[2]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[3]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[4]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[5]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[6]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[7]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[8]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[9]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[10]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[11]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[12]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[13]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[14]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[15]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[16]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[17]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[18]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[19]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[20]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[21]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[22]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[23]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[24]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[25]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[26]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[27]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[28]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[29]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[30]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_Endereco[31]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 212
    Info (15719): Pin "MemD_DadoEscrita[0]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[1]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[2]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[3]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[4]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[5]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[6]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[7]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[8]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[9]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[10]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[11]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[12]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[13]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[14]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[15]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[16]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[17]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[18]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[19]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[20]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[21]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[22]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[23]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[24]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[25]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[26]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[27]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[28]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[29]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[30]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_DadoEscrita[31]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 213
    Info (15719): Pin "MemD_ByteEnable[0]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 215
    Info (15719): Pin "MemD_ByteEnable[1]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 215
    Info (15719): Pin "MemD_ByteEnable[2]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 215
    Info (15719): Pin "MemD_ByteEnable[3]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 215
    Info (15719): Pin "Estado[0]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Info (15719): Pin "Estado[1]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Info (15719): Pin "Estado[2]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Info (15719): Pin "Estado[3]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Info (15719): Pin "Estado[4]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Info (15719): Pin "Estado[5]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Info (15719): Pin "Estado[6]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 216
    Info (15719): Pin "Debug[0]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[1]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[2]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[3]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[4]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[5]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[6]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[7]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[8]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[9]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[10]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[11]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[12]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[13]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[14]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[15]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[16]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[17]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[18]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[19]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[20]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[21]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[22]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[23]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[24]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[25]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[26]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[27]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[28]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[29]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[30]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15719): Pin "Debug[31]" is virtual output pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 220
    Info (15718): Pin "RegDispSelect[0]" is virtual input pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 208
    Info (15718): Pin "RegDispSelect[1]" is virtual input pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 208
    Info (15718): Pin "RegDispSelect[2]" is virtual input pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 208
    Info (15718): Pin "RegDispSelect[3]" is virtual input pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 208
    Info (15718): Pin "RegDispSelect[4]" is virtual input pin File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 208
Warning (15752): Ignored 104 Virtual Pin logic option assignments
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[0]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[1]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[2]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[3]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[4]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[5]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[6]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[7]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[8]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[9]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[10]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[11]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[12]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[13]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[14]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[15]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[16]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[17]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[18]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[19]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[20]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[21]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[22]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[23]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[24]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[25]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[26]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[27]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[28]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[29]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[30]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[31]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[0]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[1]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[2]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[3]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[4]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[5]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[6]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[7]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[8]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[9]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[10]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[11]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[12]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[13]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[14]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[15]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[16]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[17]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[18]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[19]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[20]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[21]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[22]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[23]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[24]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[25]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[26]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[27]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[28]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[29]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[30]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[31]"
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[6]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[5]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[4]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[3]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[3]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[29]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[2]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[0]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[25]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[19]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[26]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[7]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[5]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[13]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[15]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[12]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[21]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[30]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[31]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[28]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[7]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[8]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[4]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[2]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[22]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[10]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[17]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[1]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[27]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[20]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[9]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[6]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[16]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[24]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[11]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[23]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[18]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[1]".
    Warning (15751): Ignored Virtual Pin assignment to "FlagsFPU[0]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispFPU[14]".
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 40
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 44
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 52
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 55
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 58
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 163
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 179
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 179
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 179
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 179
    Warning (15610): No output dependent on input pin "TD_CLK27" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 182
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 183
    Warning (15610): No output dependent on input pin "TD_HS" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 184
    Warning (15610): No output dependent on input pin "TD_VS" File: D:/Documents/tt/RISCV-v1.2/Core/TopDE.v Line: 186
Info (21057): Implemented 2010 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 177 output pins
    Info (21060): Implemented 97 bidirectional pins
    Info (21061): Implemented 1628 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 563 warnings
    Info: Peak virtual memory: 4969 megabytes
    Info: Processing ended: Sat Jun 02 16:26:25 2018
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:01:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Documents/tt/RISCV-v1.2/Core/output_files/TopDE.map.smsg.


