{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572533570689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572533570705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 20:22:50 2019 " "Processing started: Thu Oct 31 20:22:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572533570705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533570705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dadda_Multiplier -c Dadda_Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dadda_Multiplier -c Dadda_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533570705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572533571110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572533571110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_Adder-ha " "Found design unit 1: full_Adder-ha" {  } { { "full_Adder.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/full_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579924 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_Adder " "Found entity 1: full_Adder" {  } { { "full_Adder.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_Adder-ha " "Found design unit 1: half_Adder-ha" {  } { { "half_Adder.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/half_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579924 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_Adder " "Found entity 1: half_Adder" {  } { { "half_Adder.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/half_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pp_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pp_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_Generator-A1 " "Found design unit 1: pp_Generator-A1" {  } { { "pp_Generator.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/pp_Generator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579924 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_Generator " "Found entity 1: pp_Generator" {  } { { "pp_Generator.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/pp_Generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_gate-nand_delay " "Found design unit 1: nand_gate-nand_delay" {  } { { "nand_gate.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/nand_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579924 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_gate " "Found entity 1: nand_gate" {  } { { "nand_gate.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/nand_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-not_delay " "Found design unit 1: not_gate-not_delay" {  } { { "not_gate.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/not_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579924 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/not_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-and_delay " "Found design unit 1: and_gate-and_delay" {  } { { "and_gate.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/and_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/and_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dadda_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dadda_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dadda_Multiplier-sixteen_bit " "Found design unit 1: Dadda_Multiplier-sixteen_bit" {  } { { "Dadda_Multiplier.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Dadda_Multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dadda_Multiplier " "Found entity 1: Dadda_Multiplier" {  } { { "Dadda_Multiplier.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Dadda_Multiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dadda_multiplier_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dadda_multiplier_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dadda_Multiplier_tb-tb " "Found design unit 1: Dadda_Multiplier_tb-tb" {  } { { "Dadda_Multiplier_tb.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Dadda_Multiplier_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dadda_Multiplier_tb " "Found entity 1: Dadda_Multiplier_tb" {  } { { "Dadda_Multiplier_tb.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Dadda_Multiplier_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pass-a1 " "Found design unit 1: Pass-a1" {  } { { "Pass.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Pass.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pass " "Found entity 1: Pass" {  } { { "Pass.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Pass.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_gate-nor_delay " "Found design unit 1: nor_gate-nor_delay" {  } { { "nor_gate.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/nor_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "nor_gate.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/nor_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-xor_delay " "Found design unit 1: xor_gate-xor_delay" {  } { { "xor_gate.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/xor_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/xor_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gp-gp_arch " "Found design unit 1: gp-gp_arch" {  } { { "gp.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/gp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""} { "Info" "ISGN_ENTITY_NAME" "1 gp " "Found entity 1: gp" {  } { { "gp.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/gp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic-logic_delay " "Found design unit 1: logic-logic_delay" {  } { { "logic.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/logic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579955 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "logic.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "black_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file black_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 black_block-black_block_arch " "Found design unit 1: black_block-black_block_arch" {  } { { "black_block.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/black_block.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579955 ""} { "Info" "ISGN_ENTITY_NAME" "1 black_block " "Found entity 1: black_block" {  } { { "black_block.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/black_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gray_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_block-gray_block_arch " "Found design unit 1: gray_block-gray_block_arch" {  } { { "gray_block.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/gray_block.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579955 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_block " "Found entity 1: gray_block" {  } { { "gray_block.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/gray_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brent_kung_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brent_kung_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Brent_Kung_Adder-thirtytwo_bit " "Found design unit 1: Brent_Kung_Adder-thirtytwo_bit" {  } { { "Brent_Kung_Adder.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Brent_Kung_Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Brent_Kung_Adder " "Found entity 1: Brent_Kung_Adder" {  } { { "Brent_Kung_Adder.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Brent_Kung_Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572533579955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533579955 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage0_generator.vhd " "Can't analyze file -- file Stage0_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572533579955 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage1_generator.vhd " "Can't analyze file -- file Stage1_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572533579955 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage2_generator.vhd " "Can't analyze file -- file Stage2_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572533579971 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage3_generator.vhd " "Can't analyze file -- file Stage3_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572533579971 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage4_generator.vhd " "Can't analyze file -- file Stage4_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572533579971 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage5_generator.vhd " "Can't analyze file -- file Stage5_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572533579971 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage6_generator.vhd " "Can't analyze file -- file Stage6_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572533579971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dadda_Multiplier " "Elaborating entity \"Dadda_Multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572533580017 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_carry Dadda_Multiplier.vhd(47) " "Verilog HDL or VHDL warning at Dadda_Multiplier.vhd(47): object \"o_carry\" assigned a value but never read" {  } { { "Dadda_Multiplier.vhd" "" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Dadda_Multiplier.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572533580017 "|Dadda_Multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:\\gen_0:0:gen_0_1:0:uut_0 " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:\\gen_0:0:gen_0_1:0:uut_0\"" {  } { { "Dadda_Multiplier.vhd" "\\gen_0:0:gen_0_1:0:uut_0" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Dadda_Multiplier.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572533580173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pass Pass:\\gen_s0_R1:0:gen_s0_R1_1:0:uut_s0_R1 " "Elaborating entity \"Pass\" for hierarchy \"Pass:\\gen_s0_R1:0:gen_s0_R1_1:0:uut_s0_R1\"" {  } { { "Dadda_Multiplier.vhd" "\\gen_s0_R1:0:gen_s0_R1_1:0:uut_s0_R1" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Dadda_Multiplier.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572533580251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_Adder half_Adder:s0_c13_HA0 " "Elaborating entity \"half_Adder\" for hierarchy \"half_Adder:s0_c13_HA0\"" {  } { { "Dadda_Multiplier.vhd" "s0_c13_HA0" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Dadda_Multiplier.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572533580329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_Adder full_Adder:s0_c14_FA0 " "Elaborating entity \"full_Adder\" for hierarchy \"full_Adder:s0_c14_FA0\"" {  } { { "Dadda_Multiplier.vhd" "s0_c14_FA0" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Dadda_Multiplier.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572533580329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Brent_Kung_Adder Brent_Kung_Adder:bkadder " "Elaborating entity \"Brent_Kung_Adder\" for hierarchy \"Brent_Kung_Adder:bkadder\"" {  } { { "Dadda_Multiplier.vhd" "bkadder" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Dadda_Multiplier.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572533580501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gp Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1 " "Elaborating entity \"gp\" for hierarchy \"Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\"" {  } { { "Brent_Kung_Adder.vhd" "\\gen_0:0:uut_1" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Brent_Kung_Adder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572533580501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_gate Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\|nand_gate:uut_1 " "Elaborating entity \"nand_gate\" for hierarchy \"Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\|nand_gate:uut_1\"" {  } { { "gp.vhd" "uut_1" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/gp.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572533580501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\|not_gate:uut_2 " "Elaborating entity \"not_gate\" for hierarchy \"Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\|not_gate:uut_2\"" {  } { { "gp.vhd" "uut_2" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/gp.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572533580501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\|xor_gate:uut_3 " "Elaborating entity \"xor_gate\" for hierarchy \"Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\|xor_gate:uut_3\"" {  } { { "gp.vhd" "uut_3" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/gp.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572533580501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray_block Brent_Kung_Adder:bkadder\|gray_block:\\gen_1:0:gray:uut_1 " "Elaborating entity \"gray_block\" for hierarchy \"Brent_Kung_Adder:bkadder\|gray_block:\\gen_1:0:gray:uut_1\"" {  } { { "Brent_Kung_Adder.vhd" "\\gen_1:0:gray:uut_1" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Brent_Kung_Adder.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572533580563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic Brent_Kung_Adder:bkadder\|gray_block:\\gen_1:0:gray:uut_1\|logic:uut_1 " "Elaborating entity \"logic\" for hierarchy \"Brent_Kung_Adder:bkadder\|gray_block:\\gen_1:0:gray:uut_1\|logic:uut_1\"" {  } { { "gray_block.vhd" "uut_1" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/gray_block.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572533580579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "black_block Brent_Kung_Adder:bkadder\|black_block:\\gen_1:1:black:uut_1 " "Elaborating entity \"black_block\" for hierarchy \"Brent_Kung_Adder:bkadder\|black_block:\\gen_1:1:black:uut_1\"" {  } { { "Brent_Kung_Adder.vhd" "\\gen_1:1:black:uut_1" { Text "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/Brent_Kung_Adder.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572533580579 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572533583124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572533584809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572533584809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "543 " "Implemented 543 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572533584871 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572533584871 ""} { "Info" "ICUT_CUT_TM_LCELLS" "479 " "Implemented 479 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572533584871 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572533584871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572533584887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 20:23:04 2019 " "Processing ended: Thu Oct 31 20:23:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572533584887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572533584887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572533584887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572533584887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572533586041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572533586057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 20:23:05 2019 " "Processing started: Thu Oct 31 20:23:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572533586057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572533586057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Dadda_Multiplier -c Dadda_Multiplier " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Dadda_Multiplier -c Dadda_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572533586057 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572533586135 ""}
{ "Info" "0" "" "Project  = Dadda_Multiplier" {  } {  } 0 0 "Project  = Dadda_Multiplier" 0 0 "Fitter" 0 0 1572533586135 ""}
{ "Info" "0" "" "Revision = Dadda_Multiplier" {  } {  } 0 0 "Revision = Dadda_Multiplier" 0 0 "Fitter" 0 0 1572533586135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572533586275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572533586275 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Dadda_Multiplier 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Dadda_Multiplier\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572533586291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572533586338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572533586338 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572533586774 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572533586806 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572533586946 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 64 " "No exact pin location assignment(s) for 64 pins of 64 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572533587180 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1572533594451 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572533594778 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572533594778 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572533594778 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572533594778 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572533594778 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572533594778 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572533594778 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572533594778 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572533594778 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572533594778 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572533594809 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Dadda_Multiplier.sdc " "Synopsys Design Constraints File file not found: 'Dadda_Multiplier.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572533600629 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572533600629 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1572533600629 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1572533600629 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572533600629 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1572533600629 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572533600629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572533600645 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1572533600707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572533602345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572533603687 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572533604389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572533604389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572533605715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572533611315 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572533611315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572533611814 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1572533611814 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572533611814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572533611830 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572533613546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572533613593 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572533614092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572533614092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572533615122 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572533618694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/output_files/Dadda_Multiplier.fit.smsg " "Generated suppressed messages file C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/output_files/Dadda_Multiplier.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572533619053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2522 " "Peak virtual memory: 2522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572533619646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 20:23:39 2019 " "Processing ended: Thu Oct 31 20:23:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572533619646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572533619646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572533619646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572533619646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572533620800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572533620800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 20:23:40 2019 " "Processing started: Thu Oct 31 20:23:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572533620800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572533620800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Dadda_Multiplier -c Dadda_Multiplier " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Dadda_Multiplier -c Dadda_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572533620816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572533621486 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572533627696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572533628055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 20:23:48 2019 " "Processing ended: Thu Oct 31 20:23:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572533628055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572533628055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572533628055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572533628055 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572533628773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572533629256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572533629256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 20:23:49 2019 " "Processing started: Thu Oct 31 20:23:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572533629256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572533629256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Dadda_Multiplier -c Dadda_Multiplier " "Command: quartus_sta Dadda_Multiplier -c Dadda_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572533629256 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572533629334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572533629943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572533629943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572533629989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572533629989 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Dadda_Multiplier.sdc " "Synopsys Design Constraints File file not found: 'Dadda_Multiplier.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572533630582 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572533630582 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1572533630582 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1572533630582 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572533630582 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1572533630582 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572533630582 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1572533630598 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572533630598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533630598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533630613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533630613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533630613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533630613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533630613 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572533630613 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572533630660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572533632158 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572533632283 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1572533632283 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1572533632283 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1572533632283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533632283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533632283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533632283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533632283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533632283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533632283 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572533632283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572533632532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572533633343 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572533633390 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1572533633390 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1572533633390 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1572533633390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533633390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533633390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533633390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533633390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533633406 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572533633406 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572533633546 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1572533633546 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1572533633546 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1572533633546 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533633546 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533633562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533633562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533633562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572533633562 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572533634950 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572533634950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1042 " "Peak virtual memory: 1042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572533635013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 20:23:55 2019 " "Processing ended: Thu Oct 31 20:23:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572533635013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572533635013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572533635013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572533635013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1572533636089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572533636105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 20:23:55 2019 " "Processing started: Thu Oct 31 20:23:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572533636105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572533636105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Dadda_Multiplier -c Dadda_Multiplier " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Dadda_Multiplier -c Dadda_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572533636105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1572533636963 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1572533636994 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dadda_Multiplier.vho C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/simulation/modelsim/ simulation " "Generated file Dadda_Multiplier.vho in folder \"C:/Users/Aditya/Downloads/Assignment_3-20191028T084537Z-001/Assignment_3/VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572533637212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572533637275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 20:23:57 2019 " "Processing ended: Thu Oct 31 20:23:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572533637275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572533637275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572533637275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572533637275 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572533637961 ""}
