library IEEE;
use IEEE.std_logic_1164.all;
entity fullAdder is
port(
 a:in std_logic;
 b:in std_logic;
 c_in:in std_logic;
 s:out std_logic;
 c_out: out std_logic);
end fullAdder;
architecture add of fullAdder is
begin
 s<= a xor b xor c_in;
 c_out<= (a and b)or(b and c_in)or(a and c_in);
end add;