TimeQuest Timing Analyzer report for AP9
Fri Dec 15 15:39:22 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 85C Model Setup Summary
  8. Slow 1100mV 85C Model Hold Summary
  9. Slow 1100mV 85C Model Recovery Summary
 10. Slow 1100mV 85C Model Removal Summary
 11. Slow 1100mV 85C Model Minimum Pulse Width Summary
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Slow 1100mV 85C Model Metastability Report
 17. Slow 1100mV 0C Model Fmax Summary
 18. Slow 1100mV 0C Model Setup Summary
 19. Slow 1100mV 0C Model Hold Summary
 20. Slow 1100mV 0C Model Recovery Summary
 21. Slow 1100mV 0C Model Removal Summary
 22. Slow 1100mV 0C Model Minimum Pulse Width Summary
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Slow 1100mV 0C Model Metastability Report
 28. Fast 1100mV 85C Model Setup Summary
 29. Fast 1100mV 85C Model Hold Summary
 30. Fast 1100mV 85C Model Recovery Summary
 31. Fast 1100mV 85C Model Removal Summary
 32. Fast 1100mV 85C Model Minimum Pulse Width Summary
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Fast 1100mV 85C Model Metastability Report
 38. Fast 1100mV 0C Model Setup Summary
 39. Fast 1100mV 0C Model Hold Summary
 40. Fast 1100mV 0C Model Recovery Summary
 41. Fast 1100mV 0C Model Removal Summary
 42. Fast 1100mV 0C Model Minimum Pulse Width Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1100mV 0C Model Metastability Report
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1100mv 0c Model)
 56. Signal Integrity Metrics (Slow 1100mv 85c Model)
 57. Signal Integrity Metrics (Fast 1100mv 0c Model)
 58. Signal Integrity Metrics (Fast 1100mv 85c Model)
 59. Setup Transfers
 60. Hold Transfers
 61. Recovery Transfers
 62. Removal Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; AP9                                                                ;
; Device Family      ; Cyclone V                                                          ;
; Device Name        ; 5CEBA4F23C7                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.86        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  28.6%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                         ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; Clock Name                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                            ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; clk_div:inst25|clock_1KHz                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1KHz }                      ;
; clk_div:inst25|clock_1Khz_int                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1Khz_int }                  ;
; clk_div:inst25|clock_1Mhz_int                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1Mhz_int }                  ;
; clk_div:inst25|clock_10Hz_int                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_10Hz_int }                  ;
; clk_div:inst25|clock_10Khz_int                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_10Khz_int }                 ;
; clk_div:inst25|clock_100hz_int                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100hz_int }                 ;
; clk_div:inst25|clock_100KHz                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100KHz }                    ;
; clk_div:inst25|clock_100Khz_int                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100Khz_int }                ;
; CLOCK_50                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                       ;
; dec_keyboard:inst11|f3                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dec_keyboard:inst11|f3 }                         ;
; keyboard:inst14|ready_set                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { keyboard:inst14|ready_set }                      ;
; keyboard:inst14|scan_ready                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { keyboard:inst14|scan_ready }                     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] } ;
; PS2_CLK                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PS2_CLK }                                        ;
; SW[8]                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[8] }                                          ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 34.39 MHz  ; 34.39 MHz       ; SW[8]                                          ;      ;
; 72.9 MHz   ; 72.9 MHz        ; CLOCK_50                                       ;      ;
; 138.33 MHz ; 138.33 MHz      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;      ;
; 175.35 MHz ; 175.35 MHz      ; PS2_CLK                                        ;      ;
; 426.62 MHz ; 426.62 MHz      ; clk_div:inst25|clock_1Mhz_int                  ;      ;
; 430.66 MHz ; 430.66 MHz      ; clk_div:inst25|clock_10Hz_int                  ;      ;
; 430.85 MHz ; 430.85 MHz      ; clk_div:inst25|clock_100Khz_int                ;      ;
; 451.67 MHz ; 451.67 MHz      ; clk_div:inst25|clock_1Khz_int                  ;      ;
; 454.96 MHz ; 454.96 MHz      ; clk_div:inst25|clock_100hz_int                 ;      ;
; 490.2 MHz  ; 490.2 MHz       ; dec_keyboard:inst11|f3                         ;      ;
; 492.85 MHz ; 492.85 MHz      ; clk_div:inst25|clock_10Khz_int                 ;      ;
; 530.79 MHz ; 530.79 MHz      ; clk_div:inst25|clock_1KHz                      ;      ;
; 588.93 MHz ; 588.93 MHz      ; clk_div:inst25|clock_100KHz                    ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[8]                                          ; -28.079 ; -7295.928     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -22.634 ; -1380.573     ;
; CLOCK_50                                       ; -9.702  ; -9643.961     ;
; dec_keyboard:inst11|f3                         ; -9.493  ; -87.222       ;
; PS2_CLK                                        ; -4.703  ; -41.298       ;
; clk_div:inst25|clock_1Mhz_int                  ; -1.344  ; -5.563        ;
; clk_div:inst25|clock_10Hz_int                  ; -1.322  ; -8.371        ;
; clk_div:inst25|clock_100Khz_int                ; -1.321  ; -7.146        ;
; clk_div:inst25|clock_1Khz_int                  ; -1.214  ; -6.751        ;
; clk_div:inst25|clock_100hz_int                 ; -1.198  ; -5.226        ;
; clk_div:inst25|clock_10Khz_int                 ; -1.029  ; -5.438        ;
; clk_div:inst25|clock_1KHz                      ; -1.017  ; -2.908        ;
; clk_div:inst25|clock_100KHz                    ; -0.698  ; -2.892        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -4.897 ; -92.079       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -3.849 ; -50.868       ;
; CLOCK_50                                       ; -2.221 ; -430.932      ;
; PS2_CLK                                        ; -2.158 ; -2.158        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.799 ; -0.799        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.796 ; -0.796        ;
; clk_div:inst25|clock_100hz_int                 ; -0.559 ; -0.559        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.466 ; -0.466        ;
; clk_div:inst25|clock_100Khz_int                ; -0.300 ; -0.300        ;
; clk_div:inst25|clock_1KHz                      ; 0.167  ; 0.000         ;
; dec_keyboard:inst11|f3                         ; 0.275  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.314  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.533  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|scan_ready ; -0.386 ; -0.386        ;
; keyboard:inst14|ready_set  ; -0.259 ; -0.259        ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -0.455 ; -0.455        ;
; keyboard:inst14|scan_ready ; -0.115 ; -0.115        ;
+----------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.636 ; -7140.710     ;
; SW[8]                                          ; -0.930 ; -1388.005     ;
; PS2_CLK                                        ; -0.753 ; -25.097       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.538 ; -140.090      ;
; dec_keyboard:inst11|f3                         ; -0.538 ; -8.769        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.538 ; -5.594        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.538 ; -4.870        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.538 ; -4.749        ;
; clk_div:inst25|clock_100KHz                    ; -0.538 ; -4.620        ;
; clk_div:inst25|clock_100Khz_int                ; -0.538 ; -4.614        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.538 ; -4.027        ;
; clk_div:inst25|clock_100hz_int                 ; -0.538 ; -3.854        ;
; clk_div:inst25|clock_1KHz                      ; -0.538 ; -2.334        ;
; keyboard:inst14|ready_set                      ; -0.538 ; -0.804        ;
; keyboard:inst14|scan_ready                     ; -0.538 ; -0.787        ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 6.268 ; 6.579 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 0.955 ; 1.773 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 0.955 ; 1.773 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 1.424 ; 2.007 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 2.315 ; 3.264 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 2.315 ; 3.264 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 3.562 ; 4.249 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 3.562 ; 4.249 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.567 ; 3.669 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.567 ; 3.669 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.520 ; 2.080 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.520 ; 2.080 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.428 ; 1.933 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.585 ; 1.223 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -1.686 ; -2.085 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 3.683  ; 2.975  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 3.683  ; 2.975  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 3.767  ; 3.283  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 5.026  ; 4.462  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 5.026  ; 4.462  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -2.679 ; -3.273 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -2.679 ; -3.273 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.074  ; 1.510  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.074  ; 1.510  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.089  ; 2.670  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.903  ; 2.370  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.089  ; 2.670  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.471  ; 1.877  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.799  ; 8.312  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.799  ; 8.312  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.799  ; 8.312  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.799  ; 8.312  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.958 ; 15.572 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.958 ; 15.572 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.011 ; 14.387 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.274 ; 15.013 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.330 ; 14.908 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.394 ; 14.768 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.071 ; 14.562 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.394 ; 14.768 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.535 ; 13.828 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.270 ; 14.753 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.405 ; 14.989 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.113 ; 15.885 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.055 ; 14.590 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.884 ; 14.295 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.119 ; 14.650 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.113 ; 15.885 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.528 ; 15.265 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.244  ; 7.686  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.244  ; 7.686  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.244  ; 7.686  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.244  ; 7.686  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.041 ; 10.317 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.862 ; 11.310 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.041 ; 10.317 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.221 ; 10.759 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.308 ; 10.756 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.614  ; 9.841  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.083 ; 10.423 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.380 ; 10.627 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.614  ; 9.841  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.260 ; 10.611 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.400 ; 10.869 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.931  ; 10.272 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.071 ; 10.495 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.931  ; 10.272 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.121 ; 10.524 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.024 ; 11.628 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.495 ; 11.060 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 32.8 MHz   ; 32.8 MHz        ; SW[8]                                          ;      ;
; 75.13 MHz  ; 75.13 MHz       ; CLOCK_50                                       ;      ;
; 133.51 MHz ; 133.51 MHz      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;      ;
; 169.2 MHz  ; 169.2 MHz       ; PS2_CLK                                        ;      ;
; 414.77 MHz ; 414.77 MHz      ; clk_div:inst25|clock_1Mhz_int                  ;      ;
; 415.97 MHz ; 415.97 MHz      ; clk_div:inst25|clock_10Hz_int                  ;      ;
; 417.54 MHz ; 417.54 MHz      ; clk_div:inst25|clock_100Khz_int                ;      ;
; 439.37 MHz ; 439.37 MHz      ; clk_div:inst25|clock_1Khz_int                  ;      ;
; 440.72 MHz ; 440.72 MHz      ; clk_div:inst25|clock_100hz_int                 ;      ;
; 479.62 MHz ; 479.62 MHz      ; clk_div:inst25|clock_10Khz_int                 ;      ;
; 489.0 MHz  ; 489.0 MHz       ; dec_keyboard:inst11|f3                         ;      ;
; 524.11 MHz ; 524.11 MHz      ; clk_div:inst25|clock_1KHz                      ;      ;
; 565.29 MHz ; 565.29 MHz      ; clk_div:inst25|clock_100KHz                    ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[8]                                          ; -29.492 ; -7115.400     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -23.248 ; -1402.454     ;
; dec_keyboard:inst11|f3                         ; -9.522  ; -87.784       ;
; CLOCK_50                                       ; -9.388  ; -9276.758     ;
; PS2_CLK                                        ; -4.910  ; -40.202       ;
; clk_div:inst25|clock_1Mhz_int                  ; -1.411  ; -5.651        ;
; clk_div:inst25|clock_10Hz_int                  ; -1.404  ; -8.712        ;
; clk_div:inst25|clock_100Khz_int                ; -1.395  ; -7.435        ;
; clk_div:inst25|clock_1Khz_int                  ; -1.276  ; -6.971        ;
; clk_div:inst25|clock_100hz_int                 ; -1.269  ; -5.444        ;
; clk_div:inst25|clock_10Khz_int                 ; -1.085  ; -5.533        ;
; clk_div:inst25|clock_1KHz                      ; -0.996  ; -2.685        ;
; clk_div:inst25|clock_100KHz                    ; -0.769  ; -3.020        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -5.011 ; -94.694       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -3.815 ; -48.259       ;
; CLOCK_50                                       ; -2.387 ; -644.753      ;
; PS2_CLK                                        ; -2.090 ; -2.090        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.753 ; -0.753        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.719 ; -0.719        ;
; clk_div:inst25|clock_100hz_int                 ; -0.471 ; -0.471        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.319 ; -0.319        ;
; clk_div:inst25|clock_100Khz_int                ; -0.178 ; -0.178        ;
; clk_div:inst25|clock_1KHz                      ; 0.153  ; 0.000         ;
; dec_keyboard:inst11|f3                         ; 0.285  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.301  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.487  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|scan_ready ; -0.332 ; -0.332        ;
; keyboard:inst14|ready_set  ; -0.304 ; -0.304        ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1100mV 0C Model Removal Summary                ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -0.424 ; -0.424        ;
; keyboard:inst14|scan_ready ; -0.141 ; -0.141        ;
+----------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.636 ; -7137.953     ;
; SW[8]                                          ; -0.903 ; -1392.657     ;
; PS2_CLK                                        ; -0.797 ; -22.836       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.538 ; -136.427      ;
; dec_keyboard:inst11|f3                         ; -0.538 ; -8.540        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.538 ; -5.531        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.538 ; -4.816        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.538 ; -4.740        ;
; clk_div:inst25|clock_100Khz_int                ; -0.538 ; -4.635        ;
; clk_div:inst25|clock_100KHz                    ; -0.538 ; -4.632        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.538 ; -3.980        ;
; clk_div:inst25|clock_100hz_int                 ; -0.538 ; -3.868        ;
; clk_div:inst25|clock_1KHz                      ; -0.538 ; -2.334        ;
; keyboard:inst14|ready_set                      ; -0.538 ; -0.796        ;
; keyboard:inst14|scan_ready                     ; -0.538 ; -0.779        ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 5.967 ; 6.375 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 0.855 ; 1.707 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 0.855 ; 1.707 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 1.581 ; 2.218 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 2.337 ; 3.332 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 2.337 ; 3.332 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 3.543 ; 4.296 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 3.543 ; 4.296 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.339 ; 3.521 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.339 ; 3.521 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.622 ; 2.264 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.622 ; 2.264 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.502 ; 2.071 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.686 ; 1.359 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -1.472 ; -1.898 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 3.770  ; 3.031  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 3.770  ; 3.031  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 3.831  ; 3.277  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 4.952  ; 4.351  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 4.952  ; 4.351  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -2.645 ; -3.300 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -2.645 ; -3.300 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.154  ; 1.536  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.154  ; 1.536  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.083  ; 2.614  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.851  ; 2.293  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.083  ; 2.614  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.372  ; 1.768  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.423  ; 7.985  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.423  ; 7.985  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.423  ; 7.985  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.423  ; 7.985  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.413 ; 15.009 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.413 ; 15.009 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.492 ; 13.861 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.751 ; 14.457 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.795 ; 14.368 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.840 ; 14.229 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.528 ; 14.044 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.840 ; 14.229 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.039 ; 13.334 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.723 ; 14.209 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.885 ; 14.442 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.551 ; 15.295 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.521 ; 14.047 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.350 ; 13.769 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.550 ; 14.094 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.551 ; 15.295 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.986 ; 14.688 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 6.871  ; 7.356  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 6.871  ; 7.356  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 6.871  ; 7.356  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 6.871  ; 7.356  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.577  ; 9.863  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.384 ; 10.843 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.577  ; 9.863  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.772  ; 10.292 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.842  ; 10.300 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.174  ; 9.407  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.600  ; 9.980  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.886  ; 10.168 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.174  ; 9.407  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.768  ; 10.146 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.948  ; 10.401 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.466  ; 9.823  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.605  ; 10.038 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.466  ; 9.823  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.623  ; 10.061 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.528 ; 11.145 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.019 ; 10.585 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[8]                                          ; -14.030 ; -3795.052     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -9.726  ; -579.193      ;
; CLOCK_50                                       ; -4.985  ; -4545.287     ;
; dec_keyboard:inst11|f3                         ; -4.181  ; -38.937       ;
; PS2_CLK                                        ; -1.895  ; -10.015       ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.340  ; -1.254        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.325  ; -1.857        ;
; clk_div:inst25|clock_100Khz_int                ; -0.282  ; -1.519        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.276  ; -1.388        ;
; clk_div:inst25|clock_100hz_int                 ; -0.263  ; -0.967        ;
; clk_div:inst25|clock_1KHz                      ; -0.207  ; -0.365        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.163  ; -0.797        ;
; clk_div:inst25|clock_100KHz                    ; -0.008  ; -0.018        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -2.283 ; -41.883       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -2.198 ; -28.327       ;
; CLOCK_50                                       ; -1.361 ; -305.900      ;
; PS2_CLK                                        ; -0.974 ; -0.974        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.624 ; -0.624        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.535 ; -0.535        ;
; clk_div:inst25|clock_100hz_int                 ; -0.450 ; -0.450        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.445 ; -0.445        ;
; clk_div:inst25|clock_100Khz_int                ; -0.313 ; -0.313        ;
; clk_div:inst25|clock_1KHz                      ; -0.093 ; -0.259        ;
; dec_keyboard:inst11|f3                         ; 0.061  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.091  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.220  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -0.150 ; -0.150        ;
; keyboard:inst14|scan_ready ; 0.174  ; 0.000         ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1100mV 85C Model Removal Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -0.464 ; -0.464        ;
; keyboard:inst14|scan_ready ; -0.343 ; -0.343        ;
+----------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.174 ; -5859.122     ;
; SW[8]                                          ; -0.922 ; -1310.121     ;
; PS2_CLK                                        ; -0.837 ; -21.442       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.064 ; -3.030        ;
; dec_keyboard:inst11|f3                         ; -0.029 ; -0.108        ;
; clk_div:inst25|clock_10Khz_int                 ; 0.088  ; 0.000         ;
; keyboard:inst14|scan_ready                     ; 0.094  ; 0.000         ;
; keyboard:inst14|ready_set                      ; 0.099  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.112  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.120  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                 ; 0.124  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.131  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                  ; 0.135  ; 0.000         ;
; clk_div:inst25|clock_1KHz                      ; 0.141  ; 0.000         ;
; clk_div:inst25|clock_100Khz_int                ; 0.145  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                               ;
+-----------+------------------------------------------------+--------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 3.342  ; 4.113 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 0.377  ; 1.506 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 0.377  ; 1.506 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 0.653  ; 1.704 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 1.289  ; 2.605 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 1.289  ; 2.605 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 1.677  ; 2.705 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 1.677  ; 2.705 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.818  ; 2.223 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.818  ; 2.223 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.222  ; 1.125 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.222  ; 1.125 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.194  ; 1.095 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.210 ; 0.771 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.550 ; -1.386 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 1.858  ; 0.827  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 1.858  ; 0.827  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 1.876  ; 0.909  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 2.550  ; 1.519  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 2.550  ; 1.519  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -1.236 ; -2.201 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -1.236 ; -2.201 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.343  ; 0.343  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.343  ; 0.343  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.812  ; 0.972  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.750  ; 0.888  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.812  ; 0.972  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.547  ; 0.600  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                    ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 4.173 ; 5.098 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 4.173 ; 5.098 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 4.173 ; 5.098 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 4.173 ; 5.098 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.025 ; 8.565 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.025 ; 8.565 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.454 ; 7.772 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.603 ; 8.238 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.617 ; 8.126 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.688 ; 8.029 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.360 ; 7.795 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.688 ; 8.029 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.064 ; 7.343 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.585 ; 7.982 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.854 ; 8.373 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.183 ; 8.866 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.421 ; 7.913 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.324 ; 7.730 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.477 ; 7.980 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.183 ; 8.866 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.003 ; 8.654 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.930 ; 4.817 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.930 ; 4.817 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.930 ; 4.817 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.930 ; 4.817 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.703 ; 5.954 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.206 ; 6.640 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.703 ; 5.954 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.818 ; 6.321 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.852 ; 6.283 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.360 ; 5.600 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.620 ; 5.960 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.916 ; 6.172 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.360 ; 5.600 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.816 ; 6.126 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.098 ; 6.550 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.604 ; 5.966 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.680 ; 6.095 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.604 ; 5.966 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.730 ; 6.140 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.360 ; 6.923 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.219 ; 6.745 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[8]                                          ; -12.497 ; -3278.861     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -9.165  ; -534.857      ;
; CLOCK_50                                       ; -4.412  ; -3993.685     ;
; dec_keyboard:inst11|f3                         ; -4.022  ; -37.598       ;
; PS2_CLK                                        ; -1.939  ; -7.737        ;
; clk_div:inst25|clock_100Khz_int                ; -0.292  ; -1.296        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.290  ; -0.987        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.275  ; -1.530        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.232  ; -1.117        ;
; clk_div:inst25|clock_100hz_int                 ; -0.223  ; -0.818        ;
; clk_div:inst25|clock_1KHz                      ; -0.155  ; -0.194        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.145  ; -0.566        ;
; clk_div:inst25|clock_100KHz                    ; 0.014   ; 0.000         ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -2.355 ; -43.382       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -2.179 ; -28.245       ;
; CLOCK_50                                       ; -1.338 ; -416.519      ;
; PS2_CLK                                        ; -0.940 ; -0.940        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.586 ; -0.586        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.511 ; -0.511        ;
; clk_div:inst25|clock_100hz_int                 ; -0.427 ; -0.427        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.403 ; -0.403        ;
; clk_div:inst25|clock_100Khz_int                ; -0.290 ; -0.290        ;
; clk_div:inst25|clock_1KHz                      ; -0.131 ; -0.373        ;
; dec_keyboard:inst11|f3                         ; 0.052  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.073  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.191  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -0.133 ; -0.133        ;
; keyboard:inst14|scan_ready ; 0.209  ; 0.000         ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1100mV 0C Model Removal Summary                ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -0.450 ; -0.450        ;
; keyboard:inst14|scan_ready ; -0.362 ; -0.362        ;
+----------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.174 ; -5959.888     ;
; SW[8]                                          ; -0.898 ; -1281.727     ;
; PS2_CLK                                        ; -0.855 ; -21.823       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.042 ; -0.042        ;
; dec_keyboard:inst11|f3                         ; 0.012  ; 0.000         ;
; clk_div:inst25|clock_10Khz_int                 ; 0.113  ; 0.000         ;
; keyboard:inst14|scan_ready                     ; 0.113  ; 0.000         ;
; keyboard:inst14|ready_set                      ; 0.116  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                 ; 0.126  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.127  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.130  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.130  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                  ; 0.140  ; 0.000         ;
; clk_div:inst25|clock_100Khz_int                ; 0.143  ; 0.000         ;
; clk_div:inst25|clock_1KHz                      ; 0.143  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                               ;
+-----------+------------------------------------------------+--------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 2.878  ; 3.712 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 0.311  ; 1.455 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 0.311  ; 1.455 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 0.650  ; 1.710 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 1.053  ; 2.329 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 1.053  ; 2.329 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 1.587  ; 2.621 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 1.587  ; 2.621 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.672  ; 2.039 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.672  ; 2.039 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.180  ; 1.129 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.180  ; 1.129 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.142  ; 1.080 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.206 ; 0.794 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.418 ; -1.307 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 1.950  ; 0.913  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 1.950  ; 0.913  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 1.935  ; 0.949  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 2.490  ; 1.459  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 2.490  ; 1.459  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -1.163 ; -2.143 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -1.163 ; -2.143 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.357  ; 0.342  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.357  ; 0.342  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.793  ; 0.917  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.721  ; 0.825  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.793  ; 0.917  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.514  ; 0.560  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                    ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.819 ; 4.774 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.819 ; 4.774 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.819 ; 4.774 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.819 ; 4.774 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.449 ; 7.880 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.449 ; 7.880 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.892 ; 7.159 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.061 ; 7.552 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.057 ; 7.467 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.106 ; 7.391 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.846 ; 7.207 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.106 ; 7.391 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.548 ; 6.785 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.997 ; 7.326 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.335 ; 7.751 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.590 ; 8.123 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.898 ; 7.285 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.793 ; 7.119 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.930 ; 7.324 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.590 ; 8.123 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.460 ; 7.959 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.589 ; 4.502 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.589 ; 4.502 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.589 ; 4.502 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.589 ; 4.502 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.175 ; 5.391 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.669 ; 6.019 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.175 ; 5.391 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.308 ; 5.689 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.325 ; 5.666 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.871 ; 5.071 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.137 ; 5.425 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.370 ; 5.595 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.871 ; 5.071 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.264 ; 5.530 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.609 ; 5.963 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.100 ; 5.386 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.188 ; 5.516 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.100 ; 5.386 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.212 ; 5.541 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.806 ; 6.257 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.709 ; 6.123 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------+------------+----------+----------+---------+---------------------+
; Clock                                           ; Setup      ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+------------+----------+----------+---------+---------------------+
; Worst-case Slack                                ; -29.492    ; -5.011   ; -0.386   ; -0.464  ; -2.636              ;
;  CLOCK_50                                       ; -9.702     ; -2.387   ; N/A      ; N/A     ; -2.636              ;
;  PS2_CLK                                        ; -4.910     ; -2.158   ; N/A      ; N/A     ; -0.855              ;
;  SW[8]                                          ; -29.492    ; -5.011   ; N/A      ; N/A     ; -0.930              ;
;  clk_div:inst25|clock_100KHz                    ; -0.769     ; 0.073    ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_100Khz_int                ; -1.395     ; -0.313   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_100hz_int                 ; -1.269     ; -0.559   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_10Hz_int                  ; -1.404     ; 0.191    ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_10Khz_int                 ; -1.085     ; -0.799   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_1KHz                      ; -1.017     ; -0.131   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_1Khz_int                  ; -1.276     ; -0.796   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_1Mhz_int                  ; -1.411     ; -0.466   ; N/A      ; N/A     ; -0.538              ;
;  dec_keyboard:inst11|f3                         ; -9.522     ; 0.052    ; N/A      ; N/A     ; -0.538              ;
;  keyboard:inst14|ready_set                      ; N/A        ; N/A      ; -0.304   ; -0.464  ; -0.538              ;
;  keyboard:inst14|scan_ready                     ; N/A        ; N/A      ; -0.386   ; -0.362  ; -0.538              ;
;  lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -23.248    ; -3.849   ; N/A      ; N/A     ; -0.538              ;
; Design-wide TNS                                 ; -18493.277 ; -792.236 ; -0.645   ; -0.812  ; -8738.924           ;
;  CLOCK_50                                       ; -9643.961  ; -644.753 ; N/A      ; N/A     ; -7140.710           ;
;  PS2_CLK                                        ; -41.298    ; -2.158   ; N/A      ; N/A     ; -25.097             ;
;  SW[8]                                          ; -7295.928  ; -94.694  ; N/A      ; N/A     ; -1392.657           ;
;  clk_div:inst25|clock_100KHz                    ; -3.020     ; 0.000    ; N/A      ; N/A     ; -4.632              ;
;  clk_div:inst25|clock_100Khz_int                ; -7.435     ; -0.313   ; N/A      ; N/A     ; -4.635              ;
;  clk_div:inst25|clock_100hz_int                 ; -5.444     ; -0.559   ; N/A      ; N/A     ; -3.868              ;
;  clk_div:inst25|clock_10Hz_int                  ; -8.712     ; 0.000    ; N/A      ; N/A     ; -5.594              ;
;  clk_div:inst25|clock_10Khz_int                 ; -5.533     ; -0.799   ; N/A      ; N/A     ; -4.870              ;
;  clk_div:inst25|clock_1KHz                      ; -2.908     ; -0.373   ; N/A      ; N/A     ; -2.334              ;
;  clk_div:inst25|clock_1Khz_int                  ; -6.971     ; -0.796   ; N/A      ; N/A     ; -4.749              ;
;  clk_div:inst25|clock_1Mhz_int                  ; -5.651     ; -0.466   ; N/A      ; N/A     ; -4.027              ;
;  dec_keyboard:inst11|f3                         ; -87.784    ; 0.000    ; N/A      ; N/A     ; -8.769              ;
;  keyboard:inst14|ready_set                      ; N/A        ; N/A      ; -0.304   ; -0.464  ; -0.804              ;
;  keyboard:inst14|scan_ready                     ; N/A        ; N/A      ; -0.386   ; -0.362  ; -0.787              ;
;  lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -1402.454  ; -50.868  ; N/A      ; N/A     ; -140.090            ;
+-------------------------------------------------+------------+----------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 6.268 ; 6.579 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 0.955 ; 1.773 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 0.955 ; 1.773 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 1.581 ; 2.218 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 2.337 ; 3.332 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 2.337 ; 3.332 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 3.562 ; 4.296 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 3.562 ; 4.296 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.567 ; 3.669 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.567 ; 3.669 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.622 ; 2.264 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.622 ; 2.264 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.502 ; 2.071 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.686 ; 1.359 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.418 ; -1.307 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 3.770  ; 3.031  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 3.770  ; 3.031  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 3.831  ; 3.283  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 5.026  ; 4.462  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 5.026  ; 4.462  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -1.163 ; -2.143 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -1.163 ; -2.143 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.154  ; 1.536  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.154  ; 1.536  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.089  ; 2.670  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.903  ; 2.370  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.089  ; 2.670  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.471  ; 1.877  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.799  ; 8.312  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.799  ; 8.312  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.799  ; 8.312  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.799  ; 8.312  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.958 ; 15.572 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.958 ; 15.572 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.011 ; 14.387 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.274 ; 15.013 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.330 ; 14.908 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.394 ; 14.768 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.071 ; 14.562 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.394 ; 14.768 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.535 ; 13.828 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.270 ; 14.753 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.405 ; 14.989 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.113 ; 15.885 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.055 ; 14.590 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.884 ; 14.295 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.119 ; 14.650 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.113 ; 15.885 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.528 ; 15.265 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.589 ; 4.502 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.589 ; 4.502 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.589 ; 4.502 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.589 ; 4.502 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.175 ; 5.391 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.669 ; 6.019 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.175 ; 5.391 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.308 ; 5.689 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.325 ; 5.666 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.871 ; 5.071 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.137 ; 5.425 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.370 ; 5.595 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.871 ; 5.071 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.264 ; 5.530 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.609 ; 5.963 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.100 ; 5.386 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.188 ; 5.516 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.100 ; 5.386 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.212 ; 5.541 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.806 ; 6.257 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.709 ; 6.123 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------+
; Input Transition Times                                      ;
+----------+--------------+-----------------+-----------------+
; Pin      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------+--------------+-----------------+-----------------+
; SW[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+----------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; clk_div:inst25|clock_1KHz                      ; clk_div:inst25|clock_1KHz                      ; 4            ; 0        ; 0        ; 0        ;
; keyboard:inst14|scan_ready                     ; clk_div:inst25|clock_1KHz                      ; 3            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_1Khz_int                  ; 17           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_1Khz_int                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; clk_div:inst25|clock_1Mhz_int                  ; 14           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_1Mhz_int                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_10Hz_int                  ; 21           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_10Khz_int                 ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_10Khz_int                 ; 16           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_100hz_int                 ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_100hz_int                 ; 13           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                    ; clk_div:inst25|clock_100KHz                    ; 8            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_100Khz_int                ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_100Khz_int                ; 16           ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 6056         ; 1000     ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                                       ; 49273        ; 1001     ; 0        ; 0        ;
; dec_keyboard:inst11|f3                         ; dec_keyboard:inst11|f3                         ; 12           ; 0        ; 0        ; 0        ;
; PS2_CLK                                        ; dec_keyboard:inst11|f3                         ; 232          ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz                      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 76           ; 0        ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4459         ; 0        ; 0        ; 0        ;
; SW[8]                                          ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; keyboard:inst14|ready_set                      ; PS2_CLK                                        ; 1            ; 1        ; 0        ; 0        ;
; PS2_CLK                                        ; PS2_CLK                                        ; 130          ; 0        ; 0        ; 0        ;
; dec_keyboard:inst11|f3                         ; SW[8]                                          ; 253          ; 0        ; 0        ; 0        ;
; SW[8]                                          ; SW[8]                                          ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; clk_div:inst25|clock_1KHz                      ; clk_div:inst25|clock_1KHz                      ; 4            ; 0        ; 0        ; 0        ;
; keyboard:inst14|scan_ready                     ; clk_div:inst25|clock_1KHz                      ; 3            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_1Khz_int                  ; 17           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_1Khz_int                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; clk_div:inst25|clock_1Mhz_int                  ; 14           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_1Mhz_int                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_10Hz_int                  ; 21           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_10Khz_int                 ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_10Khz_int                 ; 16           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_100hz_int                 ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_100hz_int                 ; 13           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                    ; clk_div:inst25|clock_100KHz                    ; 8            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_100Khz_int                ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_100Khz_int                ; 16           ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 6056         ; 1000     ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                                       ; 49273        ; 1001     ; 0        ; 0        ;
; dec_keyboard:inst11|f3                         ; dec_keyboard:inst11|f3                         ; 12           ; 0        ; 0        ; 0        ;
; PS2_CLK                                        ; dec_keyboard:inst11|f3                         ; 232          ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz                      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 76           ; 0        ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4459         ; 0        ; 0        ; 0        ;
; SW[8]                                          ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; keyboard:inst14|ready_set                      ; PS2_CLK                                        ; 1            ; 1        ; 0        ; 0        ;
; PS2_CLK                                        ; PS2_CLK                                        ; 130          ; 0        ; 0        ; 0        ;
; dec_keyboard:inst11|f3                         ; SW[8]                                          ; 253          ; 0        ; 0        ; 0        ;
; SW[8]                                          ; SW[8]                                          ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                  ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; keyboard:inst14|scan_ready ; keyboard:inst14|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz  ; keyboard:inst14|scan_ready ; 1        ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                   ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; keyboard:inst14|scan_ready ; keyboard:inst14|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz  ; keyboard:inst14|scan_ready ; 1        ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 1116  ; 1116 ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Dec 15 15:38:36 2017
Info: Command: quartus_sta AP9 -c AP9
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]
    Info (332105): create_clock -period 1.000 -name SW[8] SW[8]
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100Khz_int clk_div:inst25|clock_100Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1Mhz_int clk_div:inst25|clock_1Mhz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100hz_int clk_div:inst25|clock_100hz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1Khz_int clk_div:inst25|clock_1Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_10Khz_int clk_div:inst25|clock_10Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_10Hz_int clk_div:inst25|clock_10Hz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100KHz clk_div:inst25|clock_100KHz
    Info (332105): create_clock -period 1.000 -name dec_keyboard:inst11|f3 dec_keyboard:inst11|f3
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1KHz clk_div:inst25|clock_1KHz
    Info (332105): create_clock -period 1.000 -name keyboard:inst14|scan_ready keyboard:inst14|scan_ready
    Info (332105): create_clock -period 1.000 -name keyboard:inst14|ready_set keyboard:inst14|ready_set
    Info (332105): create_clock -period 1.000 -name PS2_CLK PS2_CLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datad  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -28.079
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -28.079     -7295.928 SW[8] 
    Info (332119):   -22.634     -1380.573 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -9.702     -9643.961 CLOCK_50 
    Info (332119):    -9.493       -87.222 dec_keyboard:inst11|f3 
    Info (332119):    -4.703       -41.298 PS2_CLK 
    Info (332119):    -1.344        -5.563 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -1.322        -8.371 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -1.321        -7.146 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -1.214        -6.751 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -1.198        -5.226 clk_div:inst25|clock_100hz_int 
    Info (332119):    -1.029        -5.438 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -1.017        -2.908 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.698        -2.892 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -4.897
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.897       -92.079 SW[8] 
    Info (332119):    -3.849       -50.868 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -2.221      -430.932 CLOCK_50 
    Info (332119):    -2.158        -2.158 PS2_CLK 
    Info (332119):    -0.799        -0.799 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.796        -0.796 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.559        -0.559 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.466        -0.466 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.300        -0.300 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.167         0.000 clk_div:inst25|clock_1KHz 
    Info (332119):     0.275         0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.314         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.533         0.000 clk_div:inst25|clock_10Hz_int 
Info (332146): Worst-case recovery slack is -0.386
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.386        -0.386 keyboard:inst14|scan_ready 
    Info (332119):    -0.259        -0.259 keyboard:inst14|ready_set 
Info (332146): Worst-case removal slack is -0.455
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.455        -0.455 keyboard:inst14|ready_set 
    Info (332119):    -0.115        -0.115 keyboard:inst14|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.636     -7140.710 CLOCK_50 
    Info (332119):    -0.930     -1388.005 SW[8] 
    Info (332119):    -0.753       -25.097 PS2_CLK 
    Info (332119):    -0.538      -140.090 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.538        -8.769 dec_keyboard:inst11|f3 
    Info (332119):    -0.538        -5.594 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.538        -4.870 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.538        -4.749 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.538        -4.620 clk_div:inst25|clock_100KHz 
    Info (332119):    -0.538        -4.614 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.538        -4.027 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.538        -3.854 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.538        -2.334 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.538        -0.804 keyboard:inst14|ready_set 
    Info (332119):    -0.538        -0.787 keyboard:inst14|scan_ready 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -29.492
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -29.492     -7115.400 SW[8] 
    Info (332119):   -23.248     -1402.454 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -9.522       -87.784 dec_keyboard:inst11|f3 
    Info (332119):    -9.388     -9276.758 CLOCK_50 
    Info (332119):    -4.910       -40.202 PS2_CLK 
    Info (332119):    -1.411        -5.651 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -1.404        -8.712 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -1.395        -7.435 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -1.276        -6.971 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -1.269        -5.444 clk_div:inst25|clock_100hz_int 
    Info (332119):    -1.085        -5.533 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.996        -2.685 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.769        -3.020 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -5.011
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.011       -94.694 SW[8] 
    Info (332119):    -3.815       -48.259 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -2.387      -644.753 CLOCK_50 
    Info (332119):    -2.090        -2.090 PS2_CLK 
    Info (332119):    -0.753        -0.753 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.719        -0.719 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.471        -0.471 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.319        -0.319 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.178        -0.178 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.153         0.000 clk_div:inst25|clock_1KHz 
    Info (332119):     0.285         0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.301         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.487         0.000 clk_div:inst25|clock_10Hz_int 
Info (332146): Worst-case recovery slack is -0.332
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.332        -0.332 keyboard:inst14|scan_ready 
    Info (332119):    -0.304        -0.304 keyboard:inst14|ready_set 
Info (332146): Worst-case removal slack is -0.424
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.424        -0.424 keyboard:inst14|ready_set 
    Info (332119):    -0.141        -0.141 keyboard:inst14|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.636     -7137.953 CLOCK_50 
    Info (332119):    -0.903     -1392.657 SW[8] 
    Info (332119):    -0.797       -22.836 PS2_CLK 
    Info (332119):    -0.538      -136.427 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.538        -8.540 dec_keyboard:inst11|f3 
    Info (332119):    -0.538        -5.531 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.538        -4.816 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.538        -4.740 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.538        -4.635 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.538        -4.632 clk_div:inst25|clock_100KHz 
    Info (332119):    -0.538        -3.980 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.538        -3.868 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.538        -2.334 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.538        -0.796 keyboard:inst14|ready_set 
    Info (332119):    -0.538        -0.779 keyboard:inst14|scan_ready 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.030
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.030     -3795.052 SW[8] 
    Info (332119):    -9.726      -579.193 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -4.985     -4545.287 CLOCK_50 
    Info (332119):    -4.181       -38.937 dec_keyboard:inst11|f3 
    Info (332119):    -1.895       -10.015 PS2_CLK 
    Info (332119):    -0.340        -1.254 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.325        -1.857 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.282        -1.519 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.276        -1.388 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.263        -0.967 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.207        -0.365 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.163        -0.797 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.008        -0.018 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -2.283
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.283       -41.883 SW[8] 
    Info (332119):    -2.198       -28.327 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -1.361      -305.900 CLOCK_50 
    Info (332119):    -0.974        -0.974 PS2_CLK 
    Info (332119):    -0.624        -0.624 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.535        -0.535 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.450        -0.450 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.445        -0.445 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.313        -0.313 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.093        -0.259 clk_div:inst25|clock_1KHz 
    Info (332119):     0.061         0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.091         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.220         0.000 clk_div:inst25|clock_10Hz_int 
Info (332146): Worst-case recovery slack is -0.150
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.150        -0.150 keyboard:inst14|ready_set 
    Info (332119):     0.174         0.000 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is -0.464
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.464        -0.464 keyboard:inst14|ready_set 
    Info (332119):    -0.343        -0.343 keyboard:inst14|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.174     -5859.122 CLOCK_50 
    Info (332119):    -0.922     -1310.121 SW[8] 
    Info (332119):    -0.837       -21.442 PS2_CLK 
    Info (332119):    -0.064        -3.030 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.029        -0.108 dec_keyboard:inst11|f3 
    Info (332119):     0.088         0.000 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.094         0.000 keyboard:inst14|scan_ready 
    Info (332119):     0.099         0.000 keyboard:inst14|ready_set 
    Info (332119):     0.112         0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.120         0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     0.124         0.000 clk_div:inst25|clock_100hz_int 
    Info (332119):     0.131         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.135         0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.141         0.000 clk_div:inst25|clock_1KHz 
    Info (332119):     0.145         0.000 clk_div:inst25|clock_100Khz_int 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.497
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.497     -3278.861 SW[8] 
    Info (332119):    -9.165      -534.857 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -4.412     -3993.685 CLOCK_50 
    Info (332119):    -4.022       -37.598 dec_keyboard:inst11|f3 
    Info (332119):    -1.939        -7.737 PS2_CLK 
    Info (332119):    -0.292        -1.296 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.290        -0.987 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.275        -1.530 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.232        -1.117 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.223        -0.818 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.155        -0.194 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.145        -0.566 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.014         0.000 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -2.355
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.355       -43.382 SW[8] 
    Info (332119):    -2.179       -28.245 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -1.338      -416.519 CLOCK_50 
    Info (332119):    -0.940        -0.940 PS2_CLK 
    Info (332119):    -0.586        -0.586 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.511        -0.511 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.427        -0.427 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.403        -0.403 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.290        -0.290 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.131        -0.373 clk_div:inst25|clock_1KHz 
    Info (332119):     0.052         0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.073         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.191         0.000 clk_div:inst25|clock_10Hz_int 
Info (332146): Worst-case recovery slack is -0.133
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.133        -0.133 keyboard:inst14|ready_set 
    Info (332119):     0.209         0.000 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is -0.450
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.450        -0.450 keyboard:inst14|ready_set 
    Info (332119):    -0.362        -0.362 keyboard:inst14|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.174     -5959.888 CLOCK_50 
    Info (332119):    -0.898     -1281.727 SW[8] 
    Info (332119):    -0.855       -21.823 PS2_CLK 
    Info (332119):    -0.042        -0.042 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):     0.012         0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.113         0.000 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.113         0.000 keyboard:inst14|scan_ready 
    Info (332119):     0.116         0.000 keyboard:inst14|ready_set 
    Info (332119):     0.126         0.000 clk_div:inst25|clock_100hz_int 
    Info (332119):     0.127         0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.130         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.130         0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     0.140         0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.143         0.000 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.143         0.000 clk_div:inst25|clock_1KHz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1148 megabytes
    Info: Processing ended: Fri Dec 15 15:39:22 2017
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:26


