0.6
2019.2
Nov  6 2019
21:57:16
D:/VLSI_ARCHITECTURE/Turbo Encoder/Turbo Encoder.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/VLSI_ARCHITECTURE/Turbo Encoder/Turbo Encoder.srcs/sources_1/new/Main_Encoder.v,1711042549,verilog,,D:/VLSI_ARCHITECTURE/Turbo Encoder/Turbo Encoder.srcs/sources_1/new/units_b.v,,Main_Encoder,,,,,,,,
D:/VLSI_ARCHITECTURE/Turbo Encoder/Turbo Encoder.srcs/sources_1/new/TB.v,1711043304,verilog,,,,TB,,,,,,,,
D:/VLSI_ARCHITECTURE/Turbo Encoder/Turbo Encoder.srcs/sources_1/new/units_b.v,1711043245,verilog,,D:/VLSI_ARCHITECTURE/Turbo Encoder/Turbo Encoder.srcs/sources_1/new/TB.v,,ACC1;BRAM;GAMMA;counter;encoder1;interl,,,,,,,,
