vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\COUNTER_6B_LUT_FIFO_MODE.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\COUNTER_11B_EN_TRANS.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\comp_6b_equal.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\comp_11b_equal.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\TARGET_EOF.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\REG_8b_wren.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\REG_16B_WREN.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\PACKET_RECEIVER_FSM.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\OVERRIDE_LUT_CONTROL.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\IPV4_LUT_INDEXER.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\ENABLE_USER_DATA_TRANSMISSION.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\dist_mem_64x8.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\COUNTER_11B_EN_RECEIV.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\ALLOW_ZERO_UDP_CHECKSUM.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\CoreGEN\v5_emac_v1_5\example_design\v5_emac_v1_5.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\CoreGEN\v5_emac_v1_5\example_design\physical\gmii_if.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\CoreGEN\v5_emac_v1_5\example_design\client\fifo\tx_client_fifo_8.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\CoreGEN\v5_emac_v1_5\example_design\client\fifo\rx_client_fifo_8.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\IPV4_PACKET_TRANSMITTER.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\IPv4_PACKET_RECEIVER.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\CoreGEN\v5_emac_v1_5\example_design\v5_emac_v1_5_block.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\CoreGEN\v5_emac_v1_5\example_design\client\fifo\eth_fifo_8.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\UDPIP\udp_ip__core\trunk\UDP_IP_CORE\UDP_IP_CORE__Virtex5\UDP_IP_Core.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\CoreGEN\v5_emac_v1_5\example_design\v5_emac_v1_5_locallink.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\HDL\UDP\CoreGEN\v5_emac_v1_5\example_design\v5_emac_v1_5_example_design.vhd"
