// Seed: 2507198814
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    input wand id_5,
    output supply1 id_6,
    input tri1 id_7,
    output logic id_8,
    output tri id_9,
    output wand id_10
);
  wire id_12;
  always @(1 or negedge 1) if (1) id_8 <= 1;
  assign module_1.id_5 = 0;
  assign id_2 = id_0;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2,
    output logic id_3
    , id_5
);
  reg id_6;
  always id_3 <= #1 id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_1,
      id_1
  );
  wire id_7;
  assign id_5 = id_6;
  assign id_6 = 1 ^ 1;
endmodule
