Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 848e23a304244e3d96473c2d1f765274 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vedic_4CSA_behav xil_defaultlib.vedic_4CSA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port s [C:/Users/ADMIN/vedic using CSA/vedic using CSA.srcs/sources_1/new/vedic 4x4 CSA.v:31]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port s [C:/Users/ADMIN/vedic using CSA/vedic using CSA.srcs/sources_1/new/vedic 4x4 CSA.v:32]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port s [C:/Users/ADMIN/vedic using CSA/vedic using CSA.srcs/sources_1/new/vedic 4x4 CSA.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
