{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 09:52:33 2014 " "Info: Processing started: Tue Aug 05 09:52:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dds.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Info: Found entity 1: DDS" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select/cs_trans.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file select/cs_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CS_TRANS-TRANS " "Info: Found design unit 1: CS_TRANS-TRANS" {  } { { "select/CS_TRANS.vhd" "" { Text "E:/nios/chen/DDS/select/CS_TRANS.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CS_TRANS " "Info: Found entity 1: CS_TRANS" {  } { { "select/CS_TRANS.vhd" "" { Text "E:/nios/chen/DDS/select/CS_TRANS.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll/pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Info: Found design unit 1: pll1-SYN" {  } { { "pll/pll1.vhd" "" { Text "E:/nios/chen/DDS/pll/pll1.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Info: Found entity 1: pll1" {  } { { "pll/pll1.vhd" "" { Text "E:/nios/chen/DDS/pll/pll1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram2port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram/ram2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2port-SYN " "Info: Found design unit 1: ram2port-SYN" {  } { { "ram/RAM2PORT.vhd" "" { Text "E:/nios/chen/DDS/ram/RAM2PORT.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM2PORT " "Info: Found entity 1: RAM2PORT" {  } { { "ram/RAM2PORT.vhd" "" { Text "E:/nios/chen/DDS/ram/RAM2PORT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS " "Info: Elaborating entity \"DDS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "FREW inst3 " "Warning: Block or symbol \"FREW\" of instance \"inst3\" overlaps another block or symbol" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -264 608 800 -168 "inst3" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst6 " "Warning: Primitive \"OR2\" of instance \"inst6\" not used" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -488 552 616 -440 "inst6" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:inst8 " "Info: Elaborating entity \"pll1\" for hierarchy \"pll1:inst8\"" {  } { { "DDS.bdf" "inst8" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -1144 200 464 -960 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:inst8\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll1:inst8\|altpll:altpll_component\"" {  } { { "pll/pll1.vhd" "altpll_component" { Text "E:/nios/chen/DDS/pll/pll1.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:inst8\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll1:inst8\|altpll:altpll_component\"" {  } { { "pll/pll1.vhd" "" { Text "E:/nios/chen/DDS/pll/pll1.vhd" 155 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:inst8\|altpll:altpll_component " "Info: Instantiated megafunction \"pll1:inst8\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Info: Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Info: Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Info: Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Info: Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 6250 " "Info: Parameter \"clk2_phase_shift\" = \"6250\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll/pll1.vhd" "" { Text "E:/nios/chen/DDS/pll/pll1.vhd" 155 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_ad.vhd 2 1 " "Warning: Using design file select/latch_ad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_AD-D2AD " "Info: Found design unit 1: LATCH_AD-D2AD" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/dds/select/latch_ad.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_AD " "Info: Found entity 1: LATCH_AD" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/dds/select/latch_ad.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_AD LATCH_AD:inst1 " "Info: Elaborating entity \"LATCH_AD\" for hierarchy \"LATCH_AD:inst1\"" {  } { { "DDS.bdf" "inst1" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -432 216 408 -304 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NADV latch_ad.vhd(21) " "Warning (10492): VHDL Process Statement warning at latch_ad.vhd(21): signal \"NADV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/dds/select/latch_ad.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_addr.vhd 2 1 " "Warning: Using design file select/latch_addr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_ADDR-LATCH " "Info: Found design unit 1: LATCH_ADDR-LATCH" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_ADDR " "Info: Found entity 1: LATCH_ADDR" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_ADDR LATCH_ADDR:inst " "Info: Elaborating entity \"LATCH_ADDR\" for hierarchy \"LATCH_ADDR:inst\"" {  } { { "DDS.bdf" "inst" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -904 216 408 -680 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_data.vhd 2 1 " "Warning: Using design file select/latch_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_DATA-AD2D " "Info: Found design unit 1: LATCH_DATA-AD2D" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_DATA " "Info: Found entity 1: LATCH_DATA" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_DATA LATCH_DATA:inst21 " "Info: Elaborating entity \"LATCH_DATA\" for hierarchy \"LATCH_DATA:inst21\"" {  } { { "DDS.bdf" "inst21" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -648 216 408 -520 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NADV latch_data.vhd(20) " "Warning (10492): VHDL Process Statement warning at latch_data.vhd(20): signal \"NADV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA latch_data.vhd(17) " "Warning (10631): VHDL Process Statement warning at latch_data.vhd(17): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[0\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[1\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[2\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[3\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[4\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[5\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[6\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[7\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[8\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[9\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[10\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[11\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[12\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[12\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[13\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[13\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[14\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[14\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[15\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[15\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2PORT RAM2PORT:inst9 " "Info: Elaborating entity \"RAM2PORT\" for hierarchy \"RAM2PORT:inst9\"" {  } { { "DDS.bdf" "inst9" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -256 192 448 -120 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM2PORT:inst9\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM2PORT:inst9\|altsyncram:altsyncram_component\"" {  } { { "ram/RAM2PORT.vhd" "altsyncram_component" { Text "E:/nios/chen/DDS/ram/RAM2PORT.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM2PORT:inst9\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAM2PORT:inst9\|altsyncram:altsyncram_component\"" {  } { { "ram/RAM2PORT.vhd" "" { Text "E:/nios/chen/DDS/ram/RAM2PORT.vhd" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM2PORT:inst9\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAM2PORT:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram/RAM2PORT.vhd" "" { Text "E:/nios/chen/DDS/ram/RAM2PORT.vhd" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ao1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8ao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ao1 " "Info: Found entity 1: altsyncram_8ao1" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ao1 RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated " "Info: Elaborating entity \"altsyncram_8ao1\" for hierarchy \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freqcontrol/phase_acc.vhd 2 1 " "Warning: Using design file freqcontrol/phase_acc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PHASE_ACC-one " "Info: Found design unit 1: PHASE_ACC-one" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PHASE_ACC " "Info: Found entity 1: PHASE_ACC" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PHASE_ACC PHASE_ACC:inst12 " "Info: Elaborating entity \"PHASE_ACC\" for hierarchy \"PHASE_ACC:inst12\"" {  } { { "DDS.bdf" "inst12" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -112 592 832 -16 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freqcontrol/frew.bdf 1 1 " "Warning: Using design file freqcontrol/frew.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frew " "Info: Found entity 1: frew" {  } { { "frew.bdf" "" { Schematic "e:/nios/chen/dds/freqcontrol/frew.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREW FREW:inst3 " "Info: Elaborating entity \"FREW\" for hierarchy \"FREW:inst3\"" {  } { { "DDS.bdf" "inst3" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -264 608 800 -168 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 FREW:inst3\|74273:inst " "Info: Elaborating entity \"74273\" for hierarchy \"FREW:inst3\|74273:inst\"" {  } { { "frew.bdf" "inst" { Schematic "e:/nios/chen/dds/freqcontrol/frew.bdf" { { 104 320 440 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FREW:inst3\|74273:inst " "Info: Elaborated megafunction instantiation \"FREW:inst3\|74273:inst\"" {  } { { "frew.bdf" "" { Schematic "e:/nios/chen/dds/freqcontrol/frew.bdf" { { 104 320 440 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/decoder_addr.vhd 2 1 " "Warning: Using design file select/decoder_addr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_ADDR-DECODER " "Info: Found design unit 1: DECODER_ADDR-DECODER" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/dds/select/decoder_addr.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_ADDR " "Info: Found entity 1: DECODER_ADDR" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/dds/select/decoder_addr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_ADDR DECODER_ADDR:inst13 " "Info: Elaborating entity \"DECODER_ADDR\" for hierarchy \"DECODER_ADDR:inst13\"" {  } { { "DDS.bdf" "inst13" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -896 576 792 -768 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CS_TRANS CS_TRANS:inst16 " "Info: Elaborating entity \"CS_TRANS\" for hierarchy \"CS_TRANS:inst16\"" {  } { { "DDS.bdf" "inst16" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -760 584 792 -632 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freqcontrol/choose.vhd 2 1 " "Warning: Using design file freqcontrol/choose.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHOOSE-one " "Info: Found design unit 1: CHOOSE-one" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CHOOSE " "Info: Found entity 1: CHOOSE" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHOOSE CHOOSE:inst4 " "Info: Elaborating entity \"CHOOSE\" for hierarchy \"CHOOSE:inst4\"" {  } { { "DDS.bdf" "inst4" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { 48 624 824 176 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NWE choose.vhd(21) " "Warning (10492): VHDL Process Statement warning at choose.vhd(21): signal \"NWE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[7\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[7\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[7\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[6\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[6\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[6\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[5\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[5\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[5\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[4\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[4\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[4\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[3\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[3\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[3\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[2\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[2\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[2\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[1\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[1\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[1\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[0\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[0\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[0\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[15\] CS_TRANS:inst16\|DOUT\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[15\]\" to the node \"CS_TRANS:inst16\|DOUT\[15\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[14\] CS_TRANS:inst16\|DOUT\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[14\]\" to the node \"CS_TRANS:inst16\|DOUT\[14\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[13\] CS_TRANS:inst16\|DOUT\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[13\]\" to the node \"CS_TRANS:inst16\|DOUT\[13\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[12\] CS_TRANS:inst16\|DOUT\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[12\]\" to the node \"CS_TRANS:inst16\|DOUT\[12\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[11\] CS_TRANS:inst16\|DOUT\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[11\]\" to the node \"CS_TRANS:inst16\|DOUT\[11\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[10\] CS_TRANS:inst16\|DOUT\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[10\]\" to the node \"CS_TRANS:inst16\|DOUT\[10\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[9\] CS_TRANS:inst16\|DOUT\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[9\]\" to the node \"CS_TRANS:inst16\|DOUT\[9\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[8\] CS_TRANS:inst16\|DOUT\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[8\]\" to the node \"CS_TRANS:inst16\|DOUT\[8\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_DATA:inst21\|DATA\[0\]_102 " "Warning: Latch LATCH_DATA:inst21\|DATA\[0\]_102 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NADV " "Warning: Ports D and ENA on the latch are fed by the same signal NADV" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -744 -120 48 -728 "NADV" "" } { -616 152 216 -600 "NADV" "" } { -400 152 216 -384 "NADV" "" } { -824 152 216 -808 "NADV" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pll1:inst8\|altpll:altpll_component\|pll " "Info: Adding node \"pll1:inst8\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A17 " "Warning (15610): No output dependent on input pin \"A17\"" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -808 -120 48 -792 "A17" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A18 " "Warning (15610): No output dependent on input pin \"A18\"" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -776 -120 48 -760 "A18" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Info: Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Info: Implemented 141 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 09:52:35 2014 " "Info: Processing ended: Tue Aug 05 09:52:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 09:52:36 2014 " "Info: Processing started: Tue Aug 05 09:52:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDS -c DDS " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DDS -c DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDS EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"DDS\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "pll1:inst8\|altpll:altpll_component\|pll clock1 " "Warning: Compensate clock of PLL \"pll1:inst8\|altpll:altpll_component\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } }  } 0 0 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:inst8\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll1:inst8\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst8\|altpll:altpll_component\|_clk1 8 5 0 0 " "Info: Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for pll1:inst8\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst8\|altpll:altpll_component\|_clk2 8 5 90 6250 " "Info: Implementing clock multiplication of 8, clock division of 5, and phase shift of 90 degrees (6250 ps) for pll1:inst8\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 558 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 559 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 560 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst8\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll1:inst8\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 202 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst8\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node pll1:inst8\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 202 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NWE (placed in PIN 90 (CLK5, LVDSCLK2n, Input)) " "Info: Automatically promoted node NWE (placed in PIN 90 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst7 " "Info: Destination node inst7" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -416 552 616 -368 "inst7" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 208 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_ADDR:inst\|process_0~0 " "Info: Destination node LATCH_ADDR:inst\|process_0~0" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 326 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_DATA:inst21\|DATA\[0\]~8 " "Info: Destination node LATCH_DATA:inst21\|DATA\[0\]~8" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst21|DATA[0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 327 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_DATA:inst21\|process_0~0 " "Info: Destination node LATCH_DATA:inst21\|process_0~0" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst21|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 328 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_DATA:inst21\|DATA\[7\]~9 " "Info: Destination node LATCH_DATA:inst21\|DATA\[7\]~9" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst21|DATA[7]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 329 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst14~0 " "Info: Destination node inst14~0" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -480 800 864 -432 "inst14" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 338 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { NWE } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWE" } } } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 55 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NADV (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node NADV (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_ADDR:inst\|ADDR\[0\] " "Info: Destination node LATCH_ADDR:inst\|ADDR\[0\]" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst|ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 180 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_ADDR:inst\|ADDR\[1\] " "Info: Destination node LATCH_ADDR:inst\|ADDR\[1\]" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst|ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 181 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_ADDR:inst\|ADDR\[2\] " "Info: Destination node LATCH_ADDR:inst\|ADDR\[2\]" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst|ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 182 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_ADDR:inst\|ADDR\[3\] " "Info: Destination node LATCH_ADDR:inst\|ADDR\[3\]" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst|ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 183 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_ADDR:inst\|ADDR\[4\] " "Info: Destination node LATCH_ADDR:inst\|ADDR\[4\]" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst|ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 184 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_ADDR:inst\|ADDR\[5\] " "Info: Destination node LATCH_ADDR:inst\|ADDR\[5\]" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst|ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 185 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_ADDR:inst\|ADDR\[6\] " "Info: Destination node LATCH_ADDR:inst\|ADDR\[6\]" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst|ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 186 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_ADDR:inst\|ADDR\[7\] " "Info: Destination node LATCH_ADDR:inst\|ADDR\[7\]" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst|ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 187 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_DATA:inst21\|DATA\[0\]~8 " "Info: Destination node LATCH_DATA:inst21\|DATA\[0\]~8" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst21|DATA[0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 327 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_DATA:inst21\|process_0~0 " "Info: Destination node LATCH_DATA:inst21\|process_0~0" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst21|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 328 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { NADV } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NADV" } } } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -744 -120 48 -728 "NADV" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 53 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LATCH_DATA:inst21\|DATA\[0\]~8  " "Info: Automatically promoted node LATCH_DATA:inst21\|DATA\[0\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst21|DATA[0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 327 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Info: Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -480 800 864 -432 "inst14" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 209 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Info: Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -416 798 862 -368 "inst15" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/DDS/" 0 { } { { 0 { 0 ""} 0 210 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:inst8\|altpll:altpll_component\|pll clk\[2\] DACLK " "Warning: PLL \"pll1:inst8\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"DACLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "pll/pll1.vhd" "" { Text "E:/nios/chen/DDS/pll/pll1.vhd" 155 0 0 } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -1144 200 464 -960 "inst8" "" } } } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -480 -120 56 -464 "DACLK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPIN\[31\] " "Warning: Node \"FPIN\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPIN\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.496 ns register memory " "Info: Estimated most critical path is register to memory delay of 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PHASE_ACC:inst12\|ACC\[24\] 1 REG LAB_X17_Y10 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y10; Fanout = 10; REG Node = 'PHASE_ACC:inst12\|ACC\[24\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHASE_ACC:inst12|ACC[24] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.320 ns) + CELL(0.176 ns) 2.496 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~portb_address_reg0 2 MEM M4K_X11_Y4 1 " "Info: 2: + IC(2.320 ns) + CELL(0.176 ns) = 2.496 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~portb_address_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { PHASE_ACC:inst12|ACC[24] RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 7.05 % ) " "Info: Total cell delay = 0.176 ns ( 7.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.320 ns ( 92.95 % ) " "Info: Total interconnect delay = 2.320 ns ( 92.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { PHASE_ACC:inst12|ACC[24] RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~portb_address_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Warning: Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[15\] 0 " "Info: Pin \"AD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[14\] 0 " "Info: Pin \"AD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[13\] 0 " "Info: Pin \"AD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[12\] 0 " "Info: Pin \"AD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[11\] 0 " "Info: Pin \"AD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[10\] 0 " "Info: Pin \"AD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[9\] 0 " "Info: Pin \"AD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[8\] 0 " "Info: Pin \"AD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[7\] 0 " "Info: Pin \"AD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[6\] 0 " "Info: Pin \"AD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[5\] 0 " "Info: Pin \"AD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[4\] 0 " "Info: Pin \"AD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[3\] 0 " "Info: Pin \"AD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[2\] 0 " "Info: Pin \"AD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[1\] 0 " "Info: Pin \"AD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[0\] 0 " "Info: Pin \"AD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACLK 0 " "Info: Pin \"DACLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[7\] 0 " "Info: Pin \"DACD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[6\] 0 " "Info: Pin \"DACD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[5\] 0 " "Info: Pin \"DACD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[4\] 0 " "Info: Pin \"DACD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[3\] 0 " "Info: Pin \"DACD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[2\] 0 " "Info: Pin \"DACD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[1\] 0 " "Info: Pin \"DACD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[0\] 0 " "Info: Pin \"DACD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMADDR\[31\] 0 " "Info: Pin \"ROMADDR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/nios/chen/DDS/DDS.fit.smsg " "Info: Generated suppressed messages file E:/nios/chen/DDS/DDS.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 09:52:38 2014 " "Info: Processing ended: Tue Aug 05 09:52:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 09:52:39 2014 " "Info: Processing started: Tue Aug 05 09:52:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DDS -c DDS " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DDS -c DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 09:52:40 2014 " "Info: Processing ended: Tue Aug 05 09:52:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 09:52:41 2014 " "Info: Processing started: Tue Aug 05 09:52:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDS -c DDS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS -c DDS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[0\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[0\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[0\]_102 " "Warning: Node \"LATCH_DATA:inst21\|DATA\[0\]_102\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[1\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[1\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[2\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[2\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[3\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[3\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[4\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[4\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[5\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[5\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[6\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[6\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[7\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[7\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[8\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[8\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[13\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[13\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[12\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[12\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[15\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[15\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[14\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[14\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[9\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[9\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[10\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[10\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst21\|DATA\[11\]\$latch " "Warning: Node \"LATCH_DATA:inst21\|DATA\[11\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "NADV " "Info: Assuming node \"NADV\" is an undefined clock" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -744 -120 48 -728 "NADV" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NADV" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NWE " "Info: Assuming node \"NWE\" is an undefined clock" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NOE " "Info: Assuming node \"NOE\" is a latch enable. Will not compute fmax for this pin." {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -712 -120 48 -696 "NOE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -480 800 864 -432 "inst14" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst\|CS0 " "Info: Detected ripple clock \"LATCH_ADDR:inst\|CS0\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 15 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst\|CS0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst14~0 " "Info: Detected gated clock \"inst14~0\" as buffer" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -480 800 864 -432 "inst14" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODER_ADDR:inst13\|Equal0~1 " "Info: Detected gated clock \"DECODER_ADDR:inst13\|Equal0~1\" as buffer" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/dds/select/decoder_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODER_ADDR:inst13\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODER_ADDR:inst13\|Equal0~0 " "Info: Detected gated clock \"DECODER_ADDR:inst13\|Equal0~0\" as buffer" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/dds/select/decoder_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODER_ADDR:inst13\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -416 798 862 -368 "inst15" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LATCH_DATA:inst21\|DATA\[0\]~8 " "Info: Detected gated clock \"LATCH_DATA:inst21\|DATA\[0\]~8\" as buffer" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_DATA:inst21\|DATA\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst\|ADDR\[7\] " "Info: Detected ripple clock \"LATCH_ADDR:inst\|ADDR\[7\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst\|ADDR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst\|ADDR\[6\] " "Info: Detected ripple clock \"LATCH_ADDR:inst\|ADDR\[6\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst\|ADDR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst\|ADDR\[5\] " "Info: Detected ripple clock \"LATCH_ADDR:inst\|ADDR\[5\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst\|ADDR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst\|ADDR\[4\] " "Info: Detected ripple clock \"LATCH_ADDR:inst\|ADDR\[4\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst\|ADDR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst\|ADDR\[3\] " "Info: Detected ripple clock \"LATCH_ADDR:inst\|ADDR\[3\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst\|ADDR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst\|ADDR\[2\] " "Info: Detected ripple clock \"LATCH_ADDR:inst\|ADDR\[2\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst\|ADDR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst\|ADDR\[1\] " "Info: Detected ripple clock \"LATCH_ADDR:inst\|ADDR\[1\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst\|ADDR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst\|ADDR\[0\] " "Info: Detected ripple clock \"LATCH_ADDR:inst\|ADDR\[0\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 31 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst\|ADDR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk1 register PHASE_ACC:inst12\|ACC\[0\] register PHASE_ACC:inst12\|ACC\[31\] 20.217 ns " "Info: Slack time is 20.217 ns for clock \"pll1:inst8\|altpll:altpll_component\|_clk1\" between source register \"PHASE_ACC:inst12\|ACC\[0\]\" and destination register \"PHASE_ACC:inst12\|ACC\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "209.07 MHz 4.783 ns " "Info: Fmax is 209.07 MHz (period= 4.783 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.733 ns + Largest register register " "Info: + Largest register to register requirement is 24.733 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.757 ns " "Info: + Latch edge is 22.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst8\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pll1:inst8\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst8\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pll1:inst8\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns + Largest " "Info: + Largest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk1 destination 2.347 ns + Shortest register " "Info: + Shortest clock path from clock \"pll1:inst8\|altpll:altpll_component\|_clk1\" to destination register is 2.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst8\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll1:inst8\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'pll1:inst8\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.347 ns PHASE_ACC:inst12\|ACC\[31\] 3 REG LCFF_X17_Y10_N31 3 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.347 ns; Loc. = LCFF_X17_Y10_N31; Fanout = 3; REG Node = 'PHASE_ACC:inst12\|ACC\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.38 % ) " "Info: Total cell delay = 0.666 ns ( 28.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.681 ns ( 71.62 % ) " "Info: Total interconnect delay = 1.681 ns ( 71.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[31] {} } { 0.000ns 0.837ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk1 source 2.350 ns - Longest register " "Info: - Longest clock path from clock \"pll1:inst8\|altpll:altpll_component\|_clk1\" to source register is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst8\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll1:inst8\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'pll1:inst8\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.350 ns PHASE_ACC:inst12\|ACC\[0\] 3 REG LCFF_X17_Y11_N1 2 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.350 ns; Loc. = LCFF_X17_Y11_N1; Fanout = 2; REG Node = 'PHASE_ACC:inst12\|ACC\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[0] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.34 % ) " "Info: Total cell delay = 0.666 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.684 ns ( 71.66 % ) " "Info: Total interconnect delay = 1.684 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[0] {} } { 0.000ns 0.837ns 0.847ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[31] {} } { 0.000ns 0.837ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[0] {} } { 0.000ns 0.837ns 0.847ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[31] {} } { 0.000ns 0.837ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[0] {} } { 0.000ns 0.837ns 0.847ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.516 ns - Longest register register " "Info: - Longest register to register delay is 4.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PHASE_ACC:inst12\|ACC\[0\] 1 REG LCFF_X17_Y11_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N1; Fanout = 2; REG Node = 'PHASE_ACC:inst12\|ACC\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHASE_ACC:inst12|ACC[0] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.596 ns) 1.025 ns PHASE_ACC:inst12\|ACC\[0\]~33 2 COMB LCCOMB_X17_Y11_N0 2 " "Info: 2: + IC(0.429 ns) + CELL(0.596 ns) = 1.025 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[0\]~33'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { PHASE_ACC:inst12|ACC[0] PHASE_ACC:inst12|ACC[0]~33 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.111 ns PHASE_ACC:inst12\|ACC\[1\]~35 3 COMB LCCOMB_X17_Y11_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.111 ns; Loc. = LCCOMB_X17_Y11_N2; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[1\]~35'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[0]~33 PHASE_ACC:inst12|ACC[1]~35 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.197 ns PHASE_ACC:inst12\|ACC\[2\]~37 4 COMB LCCOMB_X17_Y11_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.197 ns; Loc. = LCCOMB_X17_Y11_N4; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[2\]~37'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[1]~35 PHASE_ACC:inst12|ACC[2]~37 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.283 ns PHASE_ACC:inst12\|ACC\[3\]~39 5 COMB LCCOMB_X17_Y11_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.283 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[3\]~39'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[2]~37 PHASE_ACC:inst12|ACC[3]~39 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.369 ns PHASE_ACC:inst12\|ACC\[4\]~41 6 COMB LCCOMB_X17_Y11_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.369 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[4\]~41'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[3]~39 PHASE_ACC:inst12|ACC[4]~41 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.455 ns PHASE_ACC:inst12\|ACC\[5\]~43 7 COMB LCCOMB_X17_Y11_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.455 ns; Loc. = LCCOMB_X17_Y11_N10; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[5\]~43'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[4]~41 PHASE_ACC:inst12|ACC[5]~43 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.541 ns PHASE_ACC:inst12\|ACC\[6\]~45 8 COMB LCCOMB_X17_Y11_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.541 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[6\]~45'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[5]~43 PHASE_ACC:inst12|ACC[6]~45 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.731 ns PHASE_ACC:inst12\|ACC\[7\]~47 9 COMB LCCOMB_X17_Y11_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 1.731 ns; Loc. = LCCOMB_X17_Y11_N14; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[7\]~47'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { PHASE_ACC:inst12|ACC[6]~45 PHASE_ACC:inst12|ACC[7]~47 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.817 ns PHASE_ACC:inst12\|ACC\[8\]~49 10 COMB LCCOMB_X17_Y11_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.817 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[8\]~49'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[7]~47 PHASE_ACC:inst12|ACC[8]~49 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.903 ns PHASE_ACC:inst12\|ACC\[9\]~51 11 COMB LCCOMB_X17_Y11_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.903 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[9\]~51'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[8]~49 PHASE_ACC:inst12|ACC[9]~51 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.989 ns PHASE_ACC:inst12\|ACC\[10\]~53 12 COMB LCCOMB_X17_Y11_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 1.989 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[10\]~53'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[9]~51 PHASE_ACC:inst12|ACC[10]~53 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.075 ns PHASE_ACC:inst12\|ACC\[11\]~55 13 COMB LCCOMB_X17_Y11_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.075 ns; Loc. = LCCOMB_X17_Y11_N22; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[11\]~55'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[10]~53 PHASE_ACC:inst12|ACC[11]~55 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.161 ns PHASE_ACC:inst12\|ACC\[12\]~57 14 COMB LCCOMB_X17_Y11_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.161 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[12\]~57'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[11]~55 PHASE_ACC:inst12|ACC[12]~57 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.247 ns PHASE_ACC:inst12\|ACC\[13\]~59 15 COMB LCCOMB_X17_Y11_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.247 ns; Loc. = LCCOMB_X17_Y11_N26; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[13\]~59'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[12]~57 PHASE_ACC:inst12|ACC[13]~59 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.333 ns PHASE_ACC:inst12\|ACC\[14\]~61 16 COMB LCCOMB_X17_Y11_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.333 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[14\]~61'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[13]~59 PHASE_ACC:inst12|ACC[14]~61 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.508 ns PHASE_ACC:inst12\|ACC\[15\]~63 17 COMB LCCOMB_X17_Y11_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 2.508 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[15\]~63'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { PHASE_ACC:inst12|ACC[14]~61 PHASE_ACC:inst12|ACC[15]~63 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.594 ns PHASE_ACC:inst12\|ACC\[16\]~65 18 COMB LCCOMB_X17_Y10_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.594 ns; Loc. = LCCOMB_X17_Y10_N0; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[16\]~65'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[15]~63 PHASE_ACC:inst12|ACC[16]~65 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.680 ns PHASE_ACC:inst12\|ACC\[17\]~67 19 COMB LCCOMB_X17_Y10_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.680 ns; Loc. = LCCOMB_X17_Y10_N2; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[17\]~67'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[16]~65 PHASE_ACC:inst12|ACC[17]~67 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.766 ns PHASE_ACC:inst12\|ACC\[18\]~69 20 COMB LCCOMB_X17_Y10_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.766 ns; Loc. = LCCOMB_X17_Y10_N4; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[18\]~69'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[17]~67 PHASE_ACC:inst12|ACC[18]~69 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.852 ns PHASE_ACC:inst12\|ACC\[19\]~71 21 COMB LCCOMB_X17_Y10_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 2.852 ns; Loc. = LCCOMB_X17_Y10_N6; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[19\]~71'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[18]~69 PHASE_ACC:inst12|ACC[19]~71 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.938 ns PHASE_ACC:inst12\|ACC\[20\]~73 22 COMB LCCOMB_X17_Y10_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 2.938 ns; Loc. = LCCOMB_X17_Y10_N8; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[20\]~73'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[19]~71 PHASE_ACC:inst12|ACC[20]~73 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.024 ns PHASE_ACC:inst12\|ACC\[21\]~75 23 COMB LCCOMB_X17_Y10_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.024 ns; Loc. = LCCOMB_X17_Y10_N10; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[21\]~75'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[20]~73 PHASE_ACC:inst12|ACC[21]~75 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.110 ns PHASE_ACC:inst12\|ACC\[22\]~77 24 COMB LCCOMB_X17_Y10_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.110 ns; Loc. = LCCOMB_X17_Y10_N12; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[22\]~77'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[21]~75 PHASE_ACC:inst12|ACC[22]~77 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.300 ns PHASE_ACC:inst12\|ACC\[23\]~79 25 COMB LCCOMB_X17_Y10_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 3.300 ns; Loc. = LCCOMB_X17_Y10_N14; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[23\]~79'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { PHASE_ACC:inst12|ACC[22]~77 PHASE_ACC:inst12|ACC[23]~79 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.386 ns PHASE_ACC:inst12\|ACC\[24\]~81 26 COMB LCCOMB_X17_Y10_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.386 ns; Loc. = LCCOMB_X17_Y10_N16; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[24\]~81'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[23]~79 PHASE_ACC:inst12|ACC[24]~81 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.472 ns PHASE_ACC:inst12\|ACC\[25\]~83 27 COMB LCCOMB_X17_Y10_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.472 ns; Loc. = LCCOMB_X17_Y10_N18; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[25\]~83'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[24]~81 PHASE_ACC:inst12|ACC[25]~83 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.558 ns PHASE_ACC:inst12\|ACC\[26\]~85 28 COMB LCCOMB_X17_Y10_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.558 ns; Loc. = LCCOMB_X17_Y10_N20; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[26\]~85'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[25]~83 PHASE_ACC:inst12|ACC[26]~85 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.644 ns PHASE_ACC:inst12\|ACC\[27\]~87 29 COMB LCCOMB_X17_Y10_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.644 ns; Loc. = LCCOMB_X17_Y10_N22; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[27\]~87'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[26]~85 PHASE_ACC:inst12|ACC[27]~87 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.730 ns PHASE_ACC:inst12\|ACC\[28\]~89 30 COMB LCCOMB_X17_Y10_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 3.730 ns; Loc. = LCCOMB_X17_Y10_N24; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[28\]~89'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[27]~87 PHASE_ACC:inst12|ACC[28]~89 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.816 ns PHASE_ACC:inst12\|ACC\[29\]~91 31 COMB LCCOMB_X17_Y10_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 3.816 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 2; COMB Node = 'PHASE_ACC:inst12\|ACC\[29\]~91'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[28]~89 PHASE_ACC:inst12|ACC[29]~91 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.902 ns PHASE_ACC:inst12\|ACC\[30\]~93 32 COMB LCCOMB_X17_Y10_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 3.902 ns; Loc. = LCCOMB_X17_Y10_N28; Fanout = 1; COMB Node = 'PHASE_ACC:inst12\|ACC\[30\]~93'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { PHASE_ACC:inst12|ACC[29]~91 PHASE_ACC:inst12|ACC[30]~93 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.408 ns PHASE_ACC:inst12\|ACC\[31\]~94 33 COMB LCCOMB_X17_Y10_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 4.408 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 1; COMB Node = 'PHASE_ACC:inst12\|ACC\[31\]~94'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { PHASE_ACC:inst12|ACC[30]~93 PHASE_ACC:inst12|ACC[31]~94 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.516 ns PHASE_ACC:inst12\|ACC\[31\] 34 REG LCFF_X17_Y10_N31 3 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 4.516 ns; Loc. = LCFF_X17_Y10_N31; Fanout = 3; REG Node = 'PHASE_ACC:inst12\|ACC\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { PHASE_ACC:inst12|ACC[31]~94 PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 90.50 % ) " "Info: Total cell delay = 4.087 ns ( 90.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.429 ns ( 9.50 % ) " "Info: Total interconnect delay = 0.429 ns ( 9.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.516 ns" { PHASE_ACC:inst12|ACC[0] PHASE_ACC:inst12|ACC[0]~33 PHASE_ACC:inst12|ACC[1]~35 PHASE_ACC:inst12|ACC[2]~37 PHASE_ACC:inst12|ACC[3]~39 PHASE_ACC:inst12|ACC[4]~41 PHASE_ACC:inst12|ACC[5]~43 PHASE_ACC:inst12|ACC[6]~45 PHASE_ACC:inst12|ACC[7]~47 PHASE_ACC:inst12|ACC[8]~49 PHASE_ACC:inst12|ACC[9]~51 PHASE_ACC:inst12|ACC[10]~53 PHASE_ACC:inst12|ACC[11]~55 PHASE_ACC:inst12|ACC[12]~57 PHASE_ACC:inst12|ACC[13]~59 PHASE_ACC:inst12|ACC[14]~61 PHASE_ACC:inst12|ACC[15]~63 PHASE_ACC:inst12|ACC[16]~65 PHASE_ACC:inst12|ACC[17]~67 PHASE_ACC:inst12|ACC[18]~69 PHASE_ACC:inst12|ACC[19]~71 PHASE_ACC:inst12|ACC[20]~73 PHASE_ACC:inst12|ACC[21]~75 PHASE_ACC:inst12|ACC[22]~77 PHASE_ACC:inst12|ACC[23]~79 PHASE_ACC:inst12|ACC[24]~81 PHASE_ACC:inst12|ACC[25]~83 PHASE_ACC:inst12|ACC[26]~85 PHASE_ACC:inst12|ACC[27]~87 PHASE_ACC:inst12|ACC[28]~89 PHASE_ACC:inst12|ACC[29]~91 PHASE_ACC:inst12|ACC[30]~93 PHASE_ACC:inst12|ACC[31]~94 PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.516 ns" { PHASE_ACC:inst12|ACC[0] {} PHASE_ACC:inst12|ACC[0]~33 {} PHASE_ACC:inst12|ACC[1]~35 {} PHASE_ACC:inst12|ACC[2]~37 {} PHASE_ACC:inst12|ACC[3]~39 {} PHASE_ACC:inst12|ACC[4]~41 {} PHASE_ACC:inst12|ACC[5]~43 {} PHASE_ACC:inst12|ACC[6]~45 {} PHASE_ACC:inst12|ACC[7]~47 {} PHASE_ACC:inst12|ACC[8]~49 {} PHASE_ACC:inst12|ACC[9]~51 {} PHASE_ACC:inst12|ACC[10]~53 {} PHASE_ACC:inst12|ACC[11]~55 {} PHASE_ACC:inst12|ACC[12]~57 {} PHASE_ACC:inst12|ACC[13]~59 {} PHASE_ACC:inst12|ACC[14]~61 {} PHASE_ACC:inst12|ACC[15]~63 {} PHASE_ACC:inst12|ACC[16]~65 {} PHASE_ACC:inst12|ACC[17]~67 {} PHASE_ACC:inst12|ACC[18]~69 {} PHASE_ACC:inst12|ACC[19]~71 {} PHASE_ACC:inst12|ACC[20]~73 {} PHASE_ACC:inst12|ACC[21]~75 {} PHASE_ACC:inst12|ACC[22]~77 {} PHASE_ACC:inst12|ACC[23]~79 {} PHASE_ACC:inst12|ACC[24]~81 {} PHASE_ACC:inst12|ACC[25]~83 {} PHASE_ACC:inst12|ACC[26]~85 {} PHASE_ACC:inst12|ACC[27]~87 {} PHASE_ACC:inst12|ACC[28]~89 {} PHASE_ACC:inst12|ACC[29]~91 {} PHASE_ACC:inst12|ACC[30]~93 {} PHASE_ACC:inst12|ACC[31]~94 {} PHASE_ACC:inst12|ACC[31] {} } { 0.000ns 0.429ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[31] {} } { 0.000ns 0.837ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[0] {} } { 0.000ns 0.837ns 0.847ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.516 ns" { PHASE_ACC:inst12|ACC[0] PHASE_ACC:inst12|ACC[0]~33 PHASE_ACC:inst12|ACC[1]~35 PHASE_ACC:inst12|ACC[2]~37 PHASE_ACC:inst12|ACC[3]~39 PHASE_ACC:inst12|ACC[4]~41 PHASE_ACC:inst12|ACC[5]~43 PHASE_ACC:inst12|ACC[6]~45 PHASE_ACC:inst12|ACC[7]~47 PHASE_ACC:inst12|ACC[8]~49 PHASE_ACC:inst12|ACC[9]~51 PHASE_ACC:inst12|ACC[10]~53 PHASE_ACC:inst12|ACC[11]~55 PHASE_ACC:inst12|ACC[12]~57 PHASE_ACC:inst12|ACC[13]~59 PHASE_ACC:inst12|ACC[14]~61 PHASE_ACC:inst12|ACC[15]~63 PHASE_ACC:inst12|ACC[16]~65 PHASE_ACC:inst12|ACC[17]~67 PHASE_ACC:inst12|ACC[18]~69 PHASE_ACC:inst12|ACC[19]~71 PHASE_ACC:inst12|ACC[20]~73 PHASE_ACC:inst12|ACC[21]~75 PHASE_ACC:inst12|ACC[22]~77 PHASE_ACC:inst12|ACC[23]~79 PHASE_ACC:inst12|ACC[24]~81 PHASE_ACC:inst12|ACC[25]~83 PHASE_ACC:inst12|ACC[26]~85 PHASE_ACC:inst12|ACC[27]~87 PHASE_ACC:inst12|ACC[28]~89 PHASE_ACC:inst12|ACC[29]~91 PHASE_ACC:inst12|ACC[30]~93 PHASE_ACC:inst12|ACC[31]~94 PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.516 ns" { PHASE_ACC:inst12|ACC[0] {} PHASE_ACC:inst12|ACC[0]~33 {} PHASE_ACC:inst12|ACC[1]~35 {} PHASE_ACC:inst12|ACC[2]~37 {} PHASE_ACC:inst12|ACC[3]~39 {} PHASE_ACC:inst12|ACC[4]~41 {} PHASE_ACC:inst12|ACC[5]~43 {} PHASE_ACC:inst12|ACC[6]~45 {} PHASE_ACC:inst12|ACC[7]~47 {} PHASE_ACC:inst12|ACC[8]~49 {} PHASE_ACC:inst12|ACC[9]~51 {} PHASE_ACC:inst12|ACC[10]~53 {} PHASE_ACC:inst12|ACC[11]~55 {} PHASE_ACC:inst12|ACC[12]~57 {} PHASE_ACC:inst12|ACC[13]~59 {} PHASE_ACC:inst12|ACC[14]~61 {} PHASE_ACC:inst12|ACC[15]~63 {} PHASE_ACC:inst12|ACC[16]~65 {} PHASE_ACC:inst12|ACC[17]~67 {} PHASE_ACC:inst12|ACC[18]~69 {} PHASE_ACC:inst12|ACC[19]~71 {} PHASE_ACC:inst12|ACC[20]~73 {} PHASE_ACC:inst12|ACC[21]~75 {} PHASE_ACC:inst12|ACC[22]~77 {} PHASE_ACC:inst12|ACC[23]~79 {} PHASE_ACC:inst12|ACC[24]~81 {} PHASE_ACC:inst12|ACC[25]~83 {} PHASE_ACC:inst12|ACC[26]~85 {} PHASE_ACC:inst12|ACC[27]~87 {} PHASE_ACC:inst12|ACC[28]~89 {} PHASE_ACC:inst12|ACC[29]~91 {} PHASE_ACC:inst12|ACC[30]~93 {} PHASE_ACC:inst12|ACC[31]~94 {} PHASE_ACC:inst12|ACC[31] {} } { 0.000ns 0.429ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk2 register PHASE_ACC:inst12\|ACC\[30\] memory RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~portb_address_reg6 3.294 ns " "Info: Slack time is 3.294 ns for clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" between source register \"PHASE_ACC:inst12\|ACC\[30\]\" and destination memory \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~portb_address_reg6\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.034 ns + Largest register memory " "Info: + Largest register to memory requirement is 6.034 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.250 ns + " "Info: + Setup relationship between source and destination is 6.250 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 29.007 ns " "Info: + Latch edge is 29.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst8\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Destination clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 22.757 ns " "Info: - Launch edge is 22.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst8\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pll1:inst8\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.134 ns + Largest " "Info: + Largest clock skew is 0.134 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk2 destination 2.481 ns + Shortest memory " "Info: + Shortest clock path from clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" to destination memory is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst8\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.878 ns) 2.481 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~portb_address_reg6 3 MEM M4K_X11_Y4 8 " "Info: 3: + IC(0.766 ns) + CELL(0.878 ns) = 2.481 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~portb_address_reg6'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.878 ns ( 35.39 % ) " "Info: Total cell delay = 0.878 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 64.61 % ) " "Info: Total interconnect delay = 1.603 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk1 source 2.347 ns - Longest register " "Info: - Longest clock path from clock \"pll1:inst8\|altpll:altpll_component\|_clk1\" to source register is 2.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst8\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll1:inst8\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'pll1:inst8\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.347 ns PHASE_ACC:inst12\|ACC\[30\] 3 REG LCFF_X17_Y10_N29 3 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.347 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 3; REG Node = 'PHASE_ACC:inst12\|ACC\[30\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[30] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.38 % ) " "Info: Total cell delay = 0.666 ns ( 28.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.681 ns ( 71.62 % ) " "Info: Total interconnect delay = 1.681 ns ( 71.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[30] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[30] {} } { 0.000ns 0.837ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.878ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[30] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[30] {} } { 0.000ns 0.837ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.878ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[30] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[30] {} } { 0.000ns 0.837ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.740 ns - Longest register memory " "Info: - Longest register to memory delay is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PHASE_ACC:inst12\|ACC\[30\] 1 REG LCFF_X17_Y10_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 3; REG Node = 'PHASE_ACC:inst12\|ACC\[30\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHASE_ACC:inst12|ACC[30] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.564 ns) + CELL(0.176 ns) 2.740 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~portb_address_reg6 2 MEM M4K_X11_Y4 8 " "Info: 2: + IC(2.564 ns) + CELL(0.176 ns) = 2.740 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~portb_address_reg6'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { PHASE_ACC:inst12|ACC[30] RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 6.42 % ) " "Info: Total cell delay = 0.176 ns ( 6.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.564 ns ( 93.58 % ) " "Info: Total interconnect delay = 2.564 ns ( 93.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { PHASE_ACC:inst12|ACC[30] RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { PHASE_ACC:inst12|ACC[30] {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 {} } { 0.000ns 2.564ns } { 0.000ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.878ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[30] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[30] {} } { 0.000ns 0.837ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { PHASE_ACC:inst12|ACC[30] RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { PHASE_ACC:inst12|ACC[30] {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 {} } { 0.000ns 2.564ns } { 0.000ns 0.176ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK25M " "Info: No valid register-to-register data paths exist for clock \"CLK25M\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "NWE register LATCH_DATA:inst21\|DATA\[0\]_102 register CS_TRANS:inst16\|DOUT\[1\] 69.0 MHz 14.492 ns Internal " "Info: Clock \"NWE\" has Internal fmax of 69.0 MHz between source register \"LATCH_DATA:inst21\|DATA\[0\]_102\" and destination register \"CS_TRANS:inst16\|DOUT\[1\]\" (period= 14.492 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.457 ns + Longest register register " "Info: + Longest register to register delay is 3.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LATCH_DATA:inst21\|DATA\[0\]_102 1 REG LCCOMB_X22_Y6_N12 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y6_N12; Fanout = 17; REG Node = 'LATCH_DATA:inst21\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.698 ns) + CELL(0.651 ns) 3.349 ns LATCH_DATA:inst21\|DATA\[1\]~6 2 COMB LCCOMB_X9_Y2_N0 2 " "Info: 2: + IC(2.698 ns) + CELL(0.651 ns) = 3.349 ns; Loc. = LCCOMB_X9_Y2_N0; Fanout = 2; COMB Node = 'LATCH_DATA:inst21\|DATA\[1\]~6'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.349 ns" { LATCH_DATA:inst21|DATA[0]_102 LATCH_DATA:inst21|DATA[1]~6 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.457 ns CS_TRANS:inst16\|DOUT\[1\] 3 REG LCFF_X9_Y2_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.457 ns; Loc. = LCFF_X9_Y2_N1; Fanout = 2; REG Node = 'CS_TRANS:inst16\|DOUT\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { LATCH_DATA:inst21|DATA[1]~6 CS_TRANS:inst16|DOUT[1] } "NODE_NAME" } } { "select/CS_TRANS.vhd" "" { Text "E:/nios/chen/DDS/select/CS_TRANS.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 21.96 % ) " "Info: Total cell delay = 0.759 ns ( 21.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.698 ns ( 78.04 % ) " "Info: Total interconnect delay = 2.698 ns ( 78.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { LATCH_DATA:inst21|DATA[0]_102 LATCH_DATA:inst21|DATA[1]~6 CS_TRANS:inst16|DOUT[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { LATCH_DATA:inst21|DATA[0]_102 {} LATCH_DATA:inst21|DATA[1]~6 {} CS_TRANS:inst16|DOUT[1] {} } { 0.000ns 2.698ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.829 ns - Smallest " "Info: - Smallest clock skew is -3.829 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 2.763 ns + Shortest register " "Info: + Shortest clock path from clock \"NWE\" to destination register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 7 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 7; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns NWE~clkctrl 2 COMB CLKCTRL_G6 16 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'NWE~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { NWE NWE~clkctrl } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.763 ns CS_TRANS:inst16\|DOUT\[1\] 3 REG LCFF_X9_Y2_N1 2 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X9_Y2_N1; Fanout = 2; REG Node = 'CS_TRANS:inst16\|DOUT\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { NWE~clkctrl CS_TRANS:inst16|DOUT[1] } "NODE_NAME" } } { "select/CS_TRANS.vhd" "" { Text "E:/nios/chen/DDS/select/CS_TRANS.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.28 % ) " "Info: Total cell delay = 1.776 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { NWE NWE~clkctrl CS_TRANS:inst16|DOUT[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { NWE {} NWE~combout {} NWE~clkctrl {} CS_TRANS:inst16|DOUT[1] {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE source 6.592 ns - Longest register " "Info: - Longest clock path from clock \"NWE\" to source register is 6.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 7 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 7; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.623 ns) 3.296 ns LATCH_DATA:inst21\|DATA\[0\]~8 2 COMB LCCOMB_X22_Y6_N18 1 " "Info: 2: + IC(1.563 ns) + CELL(0.623 ns) = 3.296 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'LATCH_DATA:inst21\|DATA\[0\]~8'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.000 ns) 5.033 ns LATCH_DATA:inst21\|DATA\[0\]~8clkctrl 3 COMB CLKCTRL_G1 17 " "Info: 3: + IC(1.737 ns) + CELL(0.000 ns) = 5.033 ns; Loc. = CLKCTRL_G1; Fanout = 17; COMB Node = 'LATCH_DATA:inst21\|DATA\[0\]~8clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.206 ns) 6.592 ns LATCH_DATA:inst21\|DATA\[0\]_102 4 REG LCCOMB_X22_Y6_N12 17 " "Info: 4: + IC(1.353 ns) + CELL(0.206 ns) = 6.592 ns; Loc. = LCCOMB_X22_Y6_N12; Fanout = 17; REG Node = 'LATCH_DATA:inst21\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 29.41 % ) " "Info: Total cell delay = 1.939 ns ( 29.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.653 ns ( 70.59 % ) " "Info: Total interconnect delay = 4.653 ns ( 70.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.592 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.592 ns" { NWE {} NWE~combout {} LATCH_DATA:inst21|DATA[0]~8 {} LATCH_DATA:inst21|DATA[0]~8clkctrl {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.563ns 1.737ns 1.353ns } { 0.000ns 1.110ns 0.623ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { NWE NWE~clkctrl CS_TRANS:inst16|DOUT[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { NWE {} NWE~combout {} NWE~clkctrl {} CS_TRANS:inst16|DOUT[1] {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.592 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.592 ns" { NWE {} NWE~combout {} LATCH_DATA:inst21|DATA[0]~8 {} LATCH_DATA:inst21|DATA[0]~8clkctrl {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.563ns 1.737ns 1.353ns } { 0.000ns 1.110ns 0.623ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "select/CS_TRANS.vhd" "" { Text "E:/nios/chen/DDS/select/CS_TRANS.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } } { "select/CS_TRANS.vhd" "" { Text "E:/nios/chen/DDS/select/CS_TRANS.vhd" 20 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { LATCH_DATA:inst21|DATA[0]_102 LATCH_DATA:inst21|DATA[1]~6 CS_TRANS:inst16|DOUT[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { LATCH_DATA:inst21|DATA[0]_102 {} LATCH_DATA:inst21|DATA[1]~6 {} CS_TRANS:inst16|DOUT[1] {} } { 0.000ns 2.698ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { NWE NWE~clkctrl CS_TRANS:inst16|DOUT[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { NWE {} NWE~combout {} NWE~clkctrl {} CS_TRANS:inst16|DOUT[1] {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.592 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.592 ns" { NWE {} NWE~combout {} LATCH_DATA:inst21|DATA[0]~8 {} LATCH_DATA:inst21|DATA[0]~8clkctrl {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.563ns 1.737ns 1.353ns } { 0.000ns 1.110ns 0.623ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk1 register PHASE_ACC:inst12\|ACC\[31\] register PHASE_ACC:inst12\|ACC\[31\] 753 ps " "Info: Minimum slack time is 753 ps for clock \"pll1:inst8\|altpll:altpll_component\|_clk1\" between source register \"PHASE_ACC:inst12\|ACC\[31\]\" and destination register \"PHASE_ACC:inst12\|ACC\[31\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.755 ns + Shortest register register " "Info: + Shortest register to register delay is 0.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PHASE_ACC:inst12\|ACC\[31\] 1 REG LCFF_X17_Y10_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y10_N31; Fanout = 3; REG Node = 'PHASE_ACC:inst12\|ACC\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.206 ns) 0.647 ns PHASE_ACC:inst12\|ACC\[31\]~94 2 COMB LCCOMB_X17_Y10_N30 1 " "Info: 2: + IC(0.441 ns) + CELL(0.206 ns) = 0.647 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 1; COMB Node = 'PHASE_ACC:inst12\|ACC\[31\]~94'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { PHASE_ACC:inst12|ACC[31] PHASE_ACC:inst12|ACC[31]~94 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.755 ns PHASE_ACC:inst12\|ACC\[31\] 3 REG LCFF_X17_Y10_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.755 ns; Loc. = LCFF_X17_Y10_N31; Fanout = 3; REG Node = 'PHASE_ACC:inst12\|ACC\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { PHASE_ACC:inst12|ACC[31]~94 PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.59 % ) " "Info: Total cell delay = 0.314 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.441 ns ( 58.41 % ) " "Info: Total interconnect delay = 0.441 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { PHASE_ACC:inst12|ACC[31] PHASE_ACC:inst12|ACC[31]~94 PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.755 ns" { PHASE_ACC:inst12|ACC[31] {} PHASE_ACC:inst12|ACC[31]~94 {} PHASE_ACC:inst12|ACC[31] {} } { 0.000ns 0.441ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst8\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pll1:inst8\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst8\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pll1:inst8\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk1 destination 2.347 ns + Longest register " "Info: + Longest clock path from clock \"pll1:inst8\|altpll:altpll_component\|_clk1\" to destination register is 2.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst8\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll1:inst8\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'pll1:inst8\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.347 ns PHASE_ACC:inst12\|ACC\[31\] 3 REG LCFF_X17_Y10_N31 3 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.347 ns; Loc. = LCFF_X17_Y10_N31; Fanout = 3; REG Node = 'PHASE_ACC:inst12\|ACC\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.38 % ) " "Info: Total cell delay = 0.666 ns ( 28.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.681 ns ( 71.62 % ) " "Info: Total interconnect delay = 1.681 ns ( 71.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[31] {} } { 0.000ns 0.837ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk1 source 2.347 ns - Shortest register " "Info: - Shortest clock path from clock \"pll1:inst8\|altpll:altpll_component\|_clk1\" to source register is 2.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst8\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll1:inst8\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'pll1:inst8\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.347 ns PHASE_ACC:inst12\|ACC\[31\] 3 REG LCFF_X17_Y10_N31 3 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.347 ns; Loc. = LCFF_X17_Y10_N31; Fanout = 3; REG Node = 'PHASE_ACC:inst12\|ACC\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.38 % ) " "Info: Total cell delay = 0.666 ns ( 28.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.681 ns ( 71.62 % ) " "Info: Total interconnect delay = 1.681 ns ( 71.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[31] {} } { 0.000ns 0.837ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[31] {} } { 0.000ns 0.837ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[31] {} } { 0.000ns 0.837ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { PHASE_ACC:inst12|ACC[31] PHASE_ACC:inst12|ACC[31]~94 PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.755 ns" { PHASE_ACC:inst12|ACC[31] {} PHASE_ACC:inst12|ACC[31]~94 {} PHASE_ACC:inst12|ACC[31] {} } { 0.000ns 0.441ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 pll1:inst8|altpll:altpll_component|_clk1~clkctrl PHASE_ACC:inst12|ACC[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { pll1:inst8|altpll:altpll_component|_clk1 {} pll1:inst8|altpll:altpll_component|_clk1~clkctrl {} PHASE_ACC:inst12|ACC[31] {} } { 0.000ns 0.837ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk2 memory RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7 memory RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0 2.943 ns " "Info: Minimum slack time is 2.943 ns for clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" between source memory \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7\" and destination memory \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Shortest memory memory " "Info: + Shortest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7 1 MEM M4K_X11_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0 2 MEM M4K_X11_Y4 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.012 ns - Smallest memory memory " "Info: - Smallest memory to memory requirement is -0.012 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.007 ns " "Info: + Latch edge is 4.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:inst8\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Destination clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.007 ns " "Info: - Launch edge is 4.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:inst8\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Source clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns + Smallest " "Info: + Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk2 destination 2.418 ns + Longest memory " "Info: + Longest clock path from clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" to destination memory is 2.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst8\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.815 ns) 2.418 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0 3 MEM M4K_X11_Y4 0 " "Info: 3: + IC(0.766 ns) + CELL(0.815 ns) = 2.418 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.815 ns ( 33.71 % ) " "Info: Total cell delay = 0.815 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 66.29 % ) " "Info: Total interconnect delay = 1.603 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:inst8\|altpll:altpll_component\|_clk2 source 2.437 ns - Shortest memory " "Info: - Shortest clock path from clock \"pll1:inst8\|altpll:altpll_component\|_clk2\" to source memory is 2.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:inst8\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:inst8\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:inst8|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'pll1:inst8\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.834 ns) 2.437 ns RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X11_Y4 1 " "Info: 3: + IC(0.766 ns) + CELL(0.834 ns) = 2.437 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.834 ns ( 34.22 % ) " "Info: Total cell delay = 0.834 ns ( 34.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 65.78 % ) " "Info: Total interconnect delay = 1.603 ns ( 65.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.418 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 pll1:inst8|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { pll1:inst8|altpll:altpll_component|_clk2 {} pll1:inst8|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.766ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "NWE 32 " "Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock \"NWE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CS_TRANS:inst16\|DOUT\[1\] frew:inst3\|74273:inst7\|18 NWE 4.146 ns " "Info: Found hold time violation between source  pin or register \"CS_TRANS:inst16\|DOUT\[1\]\" and destination pin or register \"frew:inst3\|74273:inst7\|18\" for clock \"NWE\" (Hold time is 4.146 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.893 ns + Largest " "Info: + Largest clock skew is 4.893 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 7.656 ns + Longest register " "Info: + Longest clock path from clock \"NWE\" to destination register is 7.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 7 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 7; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.202 ns) 2.877 ns inst14~0 2 COMB LCCOMB_X15_Y6_N14 2 " "Info: 2: + IC(1.565 ns) + CELL(0.202 ns) = 2.877 ns; Loc. = LCCOMB_X15_Y6_N14; Fanout = 2; COMB Node = 'inst14~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { NWE inst14~0 } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -480 800 864 -432 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.206 ns) 3.676 ns inst15 3 COMB LCCOMB_X15_Y6_N20 1 " "Info: 3: + IC(0.593 ns) + CELL(0.206 ns) = 3.676 ns; Loc. = LCCOMB_X15_Y6_N20; Fanout = 1; COMB Node = 'inst15'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { inst14~0 inst15 } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -416 798 862 -368 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.467 ns) + CELL(0.000 ns) 6.143 ns inst15~clkctrl 4 COMB CLKCTRL_G7 16 " "Info: 4: + IC(2.467 ns) + CELL(0.000 ns) = 6.143 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'inst15~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { inst15 inst15~clkctrl } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -416 798 862 -368 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 7.656 ns frew:inst3\|74273:inst7\|18 5 REG LCFF_X9_Y2_N29 2 " "Info: 5: + IC(0.847 ns) + CELL(0.666 ns) = 7.656 ns; Loc. = LCFF_X9_Y2_N29; Fanout = 2; REG Node = 'frew:inst3\|74273:inst7\|18'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { inst15~clkctrl frew:inst3|74273:inst7|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 28.53 % ) " "Info: Total cell delay = 2.184 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.472 ns ( 71.47 % ) " "Info: Total interconnect delay = 5.472 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { NWE inst14~0 inst15 inst15~clkctrl frew:inst3|74273:inst7|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { NWE {} NWE~combout {} inst14~0 {} inst15 {} inst15~clkctrl {} frew:inst3|74273:inst7|18 {} } { 0.000ns 0.000ns 1.565ns 0.593ns 2.467ns 0.847ns } { 0.000ns 1.110ns 0.202ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE source 2.763 ns - Shortest register " "Info: - Shortest clock path from clock \"NWE\" to source register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 7 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 7; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns NWE~clkctrl 2 COMB CLKCTRL_G6 16 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'NWE~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { NWE NWE~clkctrl } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.763 ns CS_TRANS:inst16\|DOUT\[1\] 3 REG LCFF_X9_Y2_N1 2 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X9_Y2_N1; Fanout = 2; REG Node = 'CS_TRANS:inst16\|DOUT\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { NWE~clkctrl CS_TRANS:inst16|DOUT[1] } "NODE_NAME" } } { "select/CS_TRANS.vhd" "" { Text "E:/nios/chen/DDS/select/CS_TRANS.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.28 % ) " "Info: Total cell delay = 1.776 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { NWE NWE~clkctrl CS_TRANS:inst16|DOUT[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { NWE {} NWE~combout {} NWE~clkctrl {} CS_TRANS:inst16|DOUT[1] {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { NWE inst14~0 inst15 inst15~clkctrl frew:inst3|74273:inst7|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { NWE {} NWE~combout {} inst14~0 {} inst15 {} inst15~clkctrl {} frew:inst3|74273:inst7|18 {} } { 0.000ns 0.000ns 1.565ns 0.593ns 2.467ns 0.847ns } { 0.000ns 1.110ns 0.202ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { NWE NWE~clkctrl CS_TRANS:inst16|DOUT[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { NWE {} NWE~combout {} NWE~clkctrl {} CS_TRANS:inst16|DOUT[1] {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "select/CS_TRANS.vhd" "" { Text "E:/nios/chen/DDS/select/CS_TRANS.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.749 ns - Shortest register register " "Info: - Shortest register to register delay is 0.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CS_TRANS:inst16\|DOUT\[1\] 1 REG LCFF_X9_Y2_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y2_N1; Fanout = 2; REG Node = 'CS_TRANS:inst16\|DOUT\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS_TRANS:inst16|DOUT[1] } "NODE_NAME" } } { "select/CS_TRANS.vhd" "" { Text "E:/nios/chen/DDS/select/CS_TRANS.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.206 ns) 0.641 ns frew:inst3\|74273:inst7\|18~feeder 2 COMB LCCOMB_X9_Y2_N28 1 " "Info: 2: + IC(0.435 ns) + CELL(0.206 ns) = 0.641 ns; Loc. = LCCOMB_X9_Y2_N28; Fanout = 1; COMB Node = 'frew:inst3\|74273:inst7\|18~feeder'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { CS_TRANS:inst16|DOUT[1] frew:inst3|74273:inst7|18~feeder } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.749 ns frew:inst3\|74273:inst7\|18 3 REG LCFF_X9_Y2_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.749 ns; Loc. = LCFF_X9_Y2_N29; Fanout = 2; REG Node = 'frew:inst3\|74273:inst7\|18'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { frew:inst3|74273:inst7|18~feeder frew:inst3|74273:inst7|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.92 % ) " "Info: Total cell delay = 0.314 ns ( 41.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.435 ns ( 58.08 % ) " "Info: Total interconnect delay = 0.435 ns ( 58.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { CS_TRANS:inst16|DOUT[1] frew:inst3|74273:inst7|18~feeder frew:inst3|74273:inst7|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.749 ns" { CS_TRANS:inst16|DOUT[1] {} frew:inst3|74273:inst7|18~feeder {} frew:inst3|74273:inst7|18 {} } { 0.000ns 0.435ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { NWE inst14~0 inst15 inst15~clkctrl frew:inst3|74273:inst7|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { NWE {} NWE~combout {} inst14~0 {} inst15 {} inst15~clkctrl {} frew:inst3|74273:inst7|18 {} } { 0.000ns 0.000ns 1.565ns 0.593ns 2.467ns 0.847ns } { 0.000ns 1.110ns 0.202ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { NWE NWE~clkctrl CS_TRANS:inst16|DOUT[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { NWE {} NWE~combout {} NWE~clkctrl {} CS_TRANS:inst16|DOUT[1] {} } { 0.000ns 0.000ns 0.140ns 0.847ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { CS_TRANS:inst16|DOUT[1] frew:inst3|74273:inst7|18~feeder frew:inst3|74273:inst7|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.749 ns" { CS_TRANS:inst16|DOUT[1] {} frew:inst3|74273:inst7|18~feeder {} frew:inst3|74273:inst7|18 {} } { 0.000ns 0.435ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LATCH_ADDR:inst\|CS0 AD\[9\] NADV 8.382 ns register " "Info: tsu for register \"LATCH_ADDR:inst\|CS0\" (data pin = \"AD\[9\]\", clock pin = \"NADV\") is 8.382 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.745 ns + Longest pin register " "Info: + Longest pin to register delay is 11.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AD\[9\] 1 PIN PIN_45 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_45; Fanout = 1; PIN Node = 'AD\[9\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[9] } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -888 -120 56 -872 "AD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns AD~6 2 COMB IOC_X3_Y0_N0 3 " "Info: 2: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = IOC_X3_Y0_N0; Fanout = 3; COMB Node = 'AD~6'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { AD[9] AD~6 } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -888 -120 56 -872 "AD\[15..0\]" "" } { -632 152 216 -616 "AD\[15..0\]" "" } { -416 408 465 -400 "AD\[15..0\]" "" } { -888 152 216 -872 "AD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.465 ns) + CELL(0.535 ns) 7.954 ns LATCH_ADDR:inst\|CS1~1 3 COMB LCCOMB_X10_Y2_N26 2 " "Info: 3: + IC(6.465 ns) + CELL(0.535 ns) = 7.954 ns; Loc. = LCCOMB_X10_Y2_N26; Fanout = 2; COMB Node = 'LATCH_ADDR:inst\|CS1~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { AD~6 LATCH_ADDR:inst|CS1~1 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.370 ns) 9.802 ns LATCH_ADDR:inst\|CS0~0 4 COMB LCCOMB_X12_Y5_N8 1 " "Info: 4: + IC(1.478 ns) + CELL(0.370 ns) = 9.802 ns; Loc. = LCCOMB_X12_Y5_N8; Fanout = 1; COMB Node = 'LATCH_ADDR:inst\|CS0~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { LATCH_ADDR:inst|CS1~1 LATCH_ADDR:inst|CS0~0 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.460 ns) 11.745 ns LATCH_ADDR:inst\|CS0 5 REG LCFF_X15_Y6_N15 2 " "Info: 5: + IC(1.483 ns) + CELL(0.460 ns) = 11.745 ns; Loc. = LCFF_X15_Y6_N15; Fanout = 2; REG Node = 'LATCH_ADDR:inst\|CS0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.943 ns" { LATCH_ADDR:inst|CS0~0 LATCH_ADDR:inst|CS0 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.319 ns ( 19.74 % ) " "Info: Total cell delay = 2.319 ns ( 19.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.426 ns ( 80.26 % ) " "Info: Total interconnect delay = 9.426 ns ( 80.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.745 ns" { AD[9] AD~6 LATCH_ADDR:inst|CS1~1 LATCH_ADDR:inst|CS0~0 LATCH_ADDR:inst|CS0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.745 ns" { AD[9] {} AD~6 {} LATCH_ADDR:inst|CS1~1 {} LATCH_ADDR:inst|CS0~0 {} LATCH_ADDR:inst|CS0 {} } { 0.000ns 0.000ns 6.465ns 1.478ns 1.483ns } { 0.000ns 0.954ns 0.535ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 3.323 ns - Shortest register " "Info: - Shortest clock path from clock \"NADV\" to destination register is 3.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 13 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 13; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -744 -120 48 -728 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.666 ns) 3.323 ns LATCH_ADDR:inst\|CS0 2 REG LCFF_X15_Y6_N15 2 " "Info: 2: + IC(1.547 ns) + CELL(0.666 ns) = 3.323 ns; Loc. = LCFF_X15_Y6_N15; Fanout = 2; REG Node = 'LATCH_ADDR:inst\|CS0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.213 ns" { NADV LATCH_ADDR:inst|CS0 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 53.45 % ) " "Info: Total cell delay = 1.776 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.547 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.547 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { NADV LATCH_ADDR:inst|CS0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst|CS0 {} } { 0.000ns 0.000ns 1.547ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.745 ns" { AD[9] AD~6 LATCH_ADDR:inst|CS1~1 LATCH_ADDR:inst|CS0~0 LATCH_ADDR:inst|CS0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.745 ns" { AD[9] {} AD~6 {} LATCH_ADDR:inst|CS1~1 {} LATCH_ADDR:inst|CS0~0 {} LATCH_ADDR:inst|CS0 {} } { 0.000ns 0.000ns 6.465ns 1.478ns 1.483ns } { 0.000ns 0.954ns 0.535ns 0.370ns 0.460ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { NADV LATCH_ADDR:inst|CS0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst|CS0 {} } { 0.000ns 0.000ns 1.547ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "NWE AD\[5\] LATCH_DATA:inst21\|DATA\[0\]_102 14.755 ns register " "Info: tco from clock \"NWE\" to destination pin \"AD\[5\]\" through register \"LATCH_DATA:inst21\|DATA\[0\]_102\" is 14.755 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE source 6.592 ns + Longest register " "Info: + Longest clock path from clock \"NWE\" to source register is 6.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 7 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 7; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.623 ns) 3.296 ns LATCH_DATA:inst21\|DATA\[0\]~8 2 COMB LCCOMB_X22_Y6_N18 1 " "Info: 2: + IC(1.563 ns) + CELL(0.623 ns) = 3.296 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'LATCH_DATA:inst21\|DATA\[0\]~8'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.000 ns) 5.033 ns LATCH_DATA:inst21\|DATA\[0\]~8clkctrl 3 COMB CLKCTRL_G1 17 " "Info: 3: + IC(1.737 ns) + CELL(0.000 ns) = 5.033 ns; Loc. = CLKCTRL_G1; Fanout = 17; COMB Node = 'LATCH_DATA:inst21\|DATA\[0\]~8clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.206 ns) 6.592 ns LATCH_DATA:inst21\|DATA\[0\]_102 4 REG LCCOMB_X22_Y6_N12 17 " "Info: 4: + IC(1.353 ns) + CELL(0.206 ns) = 6.592 ns; Loc. = LCCOMB_X22_Y6_N12; Fanout = 17; REG Node = 'LATCH_DATA:inst21\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 29.41 % ) " "Info: Total cell delay = 1.939 ns ( 29.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.653 ns ( 70.59 % ) " "Info: Total interconnect delay = 4.653 ns ( 70.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.592 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.592 ns" { NWE {} NWE~combout {} LATCH_DATA:inst21|DATA[0]~8 {} LATCH_DATA:inst21|DATA[0]~8clkctrl {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.563ns 1.737ns 1.353ns } { 0.000ns 1.110ns 0.623ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.163 ns + Longest register pin " "Info: + Longest register to pin delay is 8.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LATCH_DATA:inst21\|DATA\[0\]_102 1 REG LCCOMB_X22_Y6_N12 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y6_N12; Fanout = 17; REG Node = 'LATCH_DATA:inst21\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.692 ns) + CELL(0.651 ns) 3.343 ns LATCH_DATA:inst21\|DATA\[7\]~10 2 COMB LCCOMB_X9_Y2_N26 16 " "Info: 2: + IC(2.692 ns) + CELL(0.651 ns) = 3.343 ns; Loc. = LCCOMB_X9_Y2_N26; Fanout = 16; COMB Node = 'LATCH_DATA:inst21\|DATA\[7\]~10'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { LATCH_DATA:inst21|DATA[0]_102 LATCH_DATA:inst21|DATA[7]~10 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(3.328 ns) 8.163 ns AD\[5\] 3 PIN PIN_41 0 " "Info: 3: + IC(1.492 ns) + CELL(3.328 ns) = 8.163 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'AD\[5\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.820 ns" { LATCH_DATA:inst21|DATA[7]~10 AD[5] } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -888 -120 56 -872 "AD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.979 ns ( 48.74 % ) " "Info: Total cell delay = 3.979 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.184 ns ( 51.26 % ) " "Info: Total interconnect delay = 4.184 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.163 ns" { LATCH_DATA:inst21|DATA[0]_102 LATCH_DATA:inst21|DATA[7]~10 AD[5] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.163 ns" { LATCH_DATA:inst21|DATA[0]_102 {} LATCH_DATA:inst21|DATA[7]~10 {} AD[5] {} } { 0.000ns 2.692ns 1.492ns } { 0.000ns 0.651ns 3.328ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.592 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.592 ns" { NWE {} NWE~combout {} LATCH_DATA:inst21|DATA[0]~8 {} LATCH_DATA:inst21|DATA[0]~8clkctrl {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.563ns 1.737ns 1.353ns } { 0.000ns 1.110ns 0.623ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.163 ns" { LATCH_DATA:inst21|DATA[0]_102 LATCH_DATA:inst21|DATA[7]~10 AD[5] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.163 ns" { LATCH_DATA:inst21|DATA[0]_102 {} LATCH_DATA:inst21|DATA[7]~10 {} AD[5] {} } { 0.000ns 2.692ns 1.492ns } { 0.000ns 0.651ns 3.328ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NWE AD\[5\] 10.768 ns Longest " "Info: Longest tpd from source pin \"NWE\" to destination pin \"AD\[5\]\" is 10.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 7 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 7; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.608 ns) + CELL(0.646 ns) 3.364 ns LATCH_DATA:inst21\|DATA\[7\]~9 2 COMB LCCOMB_X22_Y6_N8 1 " "Info: 2: + IC(1.608 ns) + CELL(0.646 ns) = 3.364 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 1; COMB Node = 'LATCH_DATA:inst21\|DATA\[7\]~9'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.254 ns" { NWE LATCH_DATA:inst21|DATA[7]~9 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.214 ns) + CELL(0.370 ns) 5.948 ns LATCH_DATA:inst21\|DATA\[7\]~10 3 COMB LCCOMB_X9_Y2_N26 16 " "Info: 3: + IC(2.214 ns) + CELL(0.370 ns) = 5.948 ns; Loc. = LCCOMB_X9_Y2_N26; Fanout = 16; COMB Node = 'LATCH_DATA:inst21\|DATA\[7\]~10'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { LATCH_DATA:inst21|DATA[7]~9 LATCH_DATA:inst21|DATA[7]~10 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(3.328 ns) 10.768 ns AD\[5\] 4 PIN PIN_41 0 " "Info: 4: + IC(1.492 ns) + CELL(3.328 ns) = 10.768 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'AD\[5\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.820 ns" { LATCH_DATA:inst21|DATA[7]~10 AD[5] } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -888 -120 56 -872 "AD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.454 ns ( 50.65 % ) " "Info: Total cell delay = 5.454 ns ( 50.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.314 ns ( 49.35 % ) " "Info: Total interconnect delay = 5.314 ns ( 49.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "10.768 ns" { NWE LATCH_DATA:inst21|DATA[7]~9 LATCH_DATA:inst21|DATA[7]~10 AD[5] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "10.768 ns" { NWE {} NWE~combout {} LATCH_DATA:inst21|DATA[7]~9 {} LATCH_DATA:inst21|DATA[7]~10 {} AD[5] {} } { 0.000ns 0.000ns 1.608ns 2.214ns 1.492ns } { 0.000ns 1.110ns 0.646ns 0.370ns 3.328ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LATCH_DATA:inst21\|DATA\[0\]_102 NOE NWE 2.783 ns register " "Info: th for register \"LATCH_DATA:inst21\|DATA\[0\]_102\" (data pin = \"NOE\", clock pin = \"NWE\") is 2.783 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 6.592 ns + Longest register " "Info: + Longest clock path from clock \"NWE\" to destination register is 6.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 7 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 7; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -680 -120 48 -664 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.623 ns) 3.296 ns LATCH_DATA:inst21\|DATA\[0\]~8 2 COMB LCCOMB_X22_Y6_N18 1 " "Info: 2: + IC(1.563 ns) + CELL(0.623 ns) = 3.296 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'LATCH_DATA:inst21\|DATA\[0\]~8'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.000 ns) 5.033 ns LATCH_DATA:inst21\|DATA\[0\]~8clkctrl 3 COMB CLKCTRL_G1 17 " "Info: 3: + IC(1.737 ns) + CELL(0.000 ns) = 5.033 ns; Loc. = CLKCTRL_G1; Fanout = 17; COMB Node = 'LATCH_DATA:inst21\|DATA\[0\]~8clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.206 ns) 6.592 ns LATCH_DATA:inst21\|DATA\[0\]_102 4 REG LCCOMB_X22_Y6_N12 17 " "Info: 4: + IC(1.353 ns) + CELL(0.206 ns) = 6.592 ns; Loc. = LCCOMB_X22_Y6_N12; Fanout = 17; REG Node = 'LATCH_DATA:inst21\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 29.41 % ) " "Info: Total cell delay = 1.939 ns ( 29.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.653 ns ( 70.59 % ) " "Info: Total interconnect delay = 4.653 ns ( 70.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.592 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.592 ns" { NWE {} NWE~combout {} LATCH_DATA:inst21|DATA[0]~8 {} LATCH_DATA:inst21|DATA[0]~8clkctrl {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.563ns 1.737ns 1.353ns } { 0.000ns 1.110ns 0.623ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.809 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 4; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -712 -120 48 -696 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.206 ns) 2.806 ns LATCH_DATA:inst21\|process_0~0 2 COMB LCCOMB_X22_Y6_N30 1 " "Info: 2: + IC(1.490 ns) + CELL(0.206 ns) = 2.806 ns; Loc. = LCCOMB_X22_Y6_N30; Fanout = 1; COMB Node = 'LATCH_DATA:inst21\|process_0~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { NOE LATCH_DATA:inst21|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.623 ns) 3.809 ns LATCH_DATA:inst21\|DATA\[0\]_102 3 REG LCCOMB_X22_Y6_N12 17 " "Info: 3: + IC(0.380 ns) + CELL(0.623 ns) = 3.809 ns; Loc. = LCCOMB_X22_Y6_N12; Fanout = 17; REG Node = 'LATCH_DATA:inst21\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { LATCH_DATA:inst21|process_0~0 LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 50.91 % ) " "Info: Total cell delay = 1.939 ns ( 50.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.870 ns ( 49.09 % ) " "Info: Total interconnect delay = 1.870 ns ( 49.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.809 ns" { NOE LATCH_DATA:inst21|process_0~0 LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.809 ns" { NOE {} NOE~combout {} LATCH_DATA:inst21|process_0~0 {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.490ns 0.380ns } { 0.000ns 1.110ns 0.206ns 0.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.592 ns" { NWE LATCH_DATA:inst21|DATA[0]~8 LATCH_DATA:inst21|DATA[0]~8clkctrl LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.592 ns" { NWE {} NWE~combout {} LATCH_DATA:inst21|DATA[0]~8 {} LATCH_DATA:inst21|DATA[0]~8clkctrl {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.563ns 1.737ns 1.353ns } { 0.000ns 1.110ns 0.623ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.809 ns" { NOE LATCH_DATA:inst21|process_0~0 LATCH_DATA:inst21|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.809 ns" { NOE {} NOE~combout {} LATCH_DATA:inst21|process_0~0 {} LATCH_DATA:inst21|DATA[0]_102 {} } { 0.000ns 0.000ns 1.490ns 0.380ns } { 0.000ns 1.110ns 0.206ns 0.623ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 09:52:42 2014 " "Info: Processing ended: Tue Aug 05 09:52:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 09:52:42 2014 " "Info: Processing started: Tue Aug 05 09:52:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DDS -c DDS " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off DDS -c DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DDS.vho DDS_vhd.sdo E:/nios/chen/DDS/simulation/modelsim/ simulation " "Info: Generated files \"DDS.vho\" and \"DDS_vhd.sdo\" in directory \"E:/nios/chen/DDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 09:52:43 2014 " "Info: Processing ended: Tue Aug 05 09:52:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Info: Quartus II Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
