INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'catia' on host 'desktop-8gavnoh' (Windows NT_amd64 version 6.2) on Wed Jan 10 14:33:51 +0000 2024
INFO: [HLS 200-10] In directory 'C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator'
Sourcing Tcl script 'C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project first_accel 
INFO: [HLS 200-10] Opening project 'C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel'.
INFO: [HLS 200-1510] Running: set_top matprod 
INFO: [HLS 200-1510] Running: add_files first_accel/matprod.h 
INFO: [HLS 200-10] Adding design file 'first_accel/matprod.h' to the project
INFO: [HLS 200-1510] Running: add_files first_accel/matprod.cpp 
INFO: [HLS 200-10] Adding design file 'first_accel/matprod.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb first_accel/tb_matprod.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'first_accel/tb_matprod.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips 
Running Dispatch Server on port: 54522
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/impl/ip'
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 394.742 ; gain = 68.574
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'matprod_dadd_64ns_64ns_64_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matprod_dadd_64ns_64ns_64_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matprod_dadd_64ns_64ns_64_4_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'matprod_dmul_64ns_64ns_64_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matprod_dmul_64ns_64ns_64_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matprod_dmul_64ns_64ns_64_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Jan 10 14:34:21 2024...
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.085 seconds; current allocated memory: 8.922 MB.
can't create directory "C:/Users/Rui": permission denied
    while executing
"source C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/export.tcl"
    invoked from within
"hls::main C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/export.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.969 seconds; peak allocated memory: 114.461 MB.
