{"Source Block": ["verilog-ethernet/rtl/ip.v@236:246@HdlIdDef", "    // Status signals\n    .busy(tx_busy),\n    .error_payload_early_termination(tx_error_payload_early_termination)\n);\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\n\nreg arp_request_valid_reg = 0, arp_request_valid_next;\n\nreg drop_packet_reg = 0, drop_packet_next;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_64.v@245:255", "    .busy(tx_busy),\n    .error_payload_early_termination(tx_error_payload_early_termination)\n);\n\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\n\nreg arp_request_valid_reg = 0, arp_request_valid_next;\n\nreg drop_packet_reg = 0, drop_packet_next;\n\n"], ["verilog-ethernet/rtl/ip.v@236:246", "    // Status signals\n    .busy(tx_busy),\n    .error_payload_early_termination(tx_error_payload_early_termination)\n);\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\n\nreg arp_request_valid_reg = 0, arp_request_valid_next;\n\nreg drop_packet_reg = 0, drop_packet_next;\n\n"], ["verilog-ethernet/rtl/ip_64.v@245:255", "    .busy(tx_busy),\n    .error_payload_early_termination(tx_error_payload_early_termination)\n);\n\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\n\nreg arp_request_valid_reg = 0, arp_request_valid_next;\n\nreg drop_packet_reg = 0, drop_packet_next;\n\n"]], "Diff Content": {"Delete": [[241, "reg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\n"]], "Add": [[241, "reg input_ip_hdr_ready_reg = 1'b0, input_ip_hdr_ready_next;\n"]]}}