per_cpu	,	F_129
intel_pmu_disable_all	,	F_9
skl_hw_cache_event_ids	,	V_320
cntr	,	V_127
"clearing PMU state on CPU#%d\n"	,	L_1
valid_mask	,	V_95
get_event_constraints	,	V_304
intel_alt_er	,	F_67
local_irq_save	,	F_43
FIXED_EVENT_FLAGS	,	V_332
intel_put_excl_constraints	,	F_94
X86_FEATURE_PDCM	,	V_255
"PEBS enabled due to microcode update\n"	,	L_4
check_msr	,	F_151
__intel_pmu_disable_all	,	F_2
pebs_aliases	,	V_158
unlikely	,	F_29
lockup_detector_suspend	,	F_181
event_constraint	,	V_82
idxmsk64	,	V_142
intel_pebs_aliases_snb	,	F_99
intel_gen_event_constraints	,	V_275
"Westmere events, "	,	L_13
version	,	V_43
cpuid10_eax	,	V_236
c1	,	V_143
c2	,	V_144
intel_hsw_event_constraints	,	V_301
left	,	V_182
knc_pmu_init	,	F_160
enable_all	,	V_268
DEBUGCTLMSR_LBR	,	V_60
intel_shared_regs	,	V_185
guest	,	V_174
unused	,	V_238
intel_sandybridge_quirk	,	F_153
debug_store	,	V_50
ssize_t	,	T_2
C	,	F_172
hw_perf_event	,	V_27
allocate_shared_regs	,	F_123
test_bit	,	F_5
cpuid10_ebx	,	V_223
kfree_on_online	,	V_201
format_attrs	,	V_325
X86_RAW_EVENT_MASK	,	V_147
hsw_get_event_constraints	,	F_119
ARCH_PERFMON_EVENTSEL_USR	,	V_41
__intel_shared_reg_get_constraints	,	F_69
EBUSY	,	V_160
perf_event_print_debug	,	F_57
prev_count	,	V_49
__clear_bit	,	F_90
sched_started	,	V_126
c	,	V_101
d	,	V_110
pr_info	,	F_44
cpu_hw_events	,	V_3
i	,	V_19
loops	,	V_66
cmask	,	V_116
nehalem_hw_cache_extra_regs	,	V_265
EOPNOTSUPP	,	V_180
intel_pebs_aliases_core2	,	F_97
commit_scheduling	,	V_232
unconstrained	,	V_118
boot_cpu_has	,	F_118
cntval_mask	,	V_251
pebs_prec_dist	,	V_298
intel_skl_pebs_event_constraints	,	V_323
cx	,	V_135
intel_pebs_aliases_precdist	,	F_100
"Broadwell events, "	,	L_17
EXTRA_REG_LBR	,	V_203
skl_hw_cache_extra_regs	,	V_321
w	,	V_342
"PEBS disabled due to CPU errata, please upgrade microcode\n"	,	L_5
intel_pmu_sched_task	,	F_140
"Atom events, "	,	L_11
config	,	V_17
INTEL_ARCH_EVENT_MASK	,	V_85
intel_pmu_cpu_dying	,	F_138
intel_nehalem_pebs_event_constraints	,	V_267
added	,	V_8
ack	,	V_25
lockdep_assert_held	,	F_85
tid	,	V_123
knl_hw_cache_extra_regs	,	V_318
ds	,	V_51
intel_pmu_lbr_disable_all	,	F_10
ref	,	V_109
__intel_shared_reg_put_constraints	,	F_74
n_excl	,	V_138
hw_perf_lbr_event_destroy	,	V_162
reg	,	V_97
INTEL_PMC_MSK_FIXED_REF_CYCLES	,	V_333
"PMU erratum BJ122, BV98, HSD29 workaround disabled, HT off\n"	,	L_27
get_debugctlmsr	,	F_50
precise_ip	,	V_39
ret	,	V_154
rev	,	V_210
"CPU erratum AAJ80 worked around\n"	,	L_7
free_excl_cntrs	,	F_137
"generic architected perfmon v1, "	,	L_20
perf_sample_data	,	V_63
X86_FEATURE_ARCH_PERFMON	,	V_241
MSR_ARCH_PERFMON_FIXED_CTR0	,	V_55
config_base	,	V_33
er	,	V_239
intel_get_event_constraints	,	F_92
intel_atom_pebs_event_constraints	,	V_276
intel_skl_extra_regs	,	V_324
APIC_LVTPC	,	V_69
slm_hw_cache_extra_regs	,	V_278
bts_event	,	V_83
intel_core2_pebs_event_constraints	,	V_262
raw_spin_lock	,	F_83
perf_event	,	V_13
capable	,	F_110
MAX_PEBS_EVENTS	,	V_254
has_branch_stack	,	F_63
states	,	V_125
skl_format_attr	,	V_327
intel_guest_get_msrs	,	F_112
apic_perf_irqs	,	V_74
branch_reg	,	V_114
breg	,	V_112
X86_PMC_IDX_MAX	,	V_145
intel_pmu_init	,	F_157
GLOBAL_STATUS_LBRS_FROZEN	,	V_77
intel_pmu_enable_bts	,	F_15
intel_stop_scheduling	,	F_86
MSR_CORE_PERF_GLOBAL_CTRL	,	V_5
last_period	,	V_79
capabilities	,	V_256
update_debugctlmsr	,	F_49
events_mask_len	,	V_252
intel_westmere_extra_regs	,	V_285
intel_pmu_enable_event	,	F_36
microcode	,	V_214
INTEL_PMC_IDX_FIXED_BTS	,	V_6
intel_pmu_lbr_init_nhm	,	F_169
X86_FEATURE_HLE	,	V_178
pr_debug	,	F_182
MSR_CORE_PERF_GLOBAL_STATUS	,	V_24
hsw_events_attrs	,	V_305
intel_pmu_nhm_workaround	,	F_18
hw_event	,	V_1
bit	,	V_65
hw	,	V_16
raw_spin_unlock_irqrestore	,	F_73
westmere_hw_cache_event_ids	,	V_282
intel_westmere_pebs_event_constraints	,	V_284
perfctr	,	V_340
mask_length	,	V_244
x86_model	,	V_212
nhm_events_attrs	,	V_271
HSW_DEMAND_READ	,	V_308
lock	,	V_108
id	,	V_221
"full-width counters, "	,	L_24
snb_hw_cache_extra_regs	,	V_287
INTEL_EXCL_UNUSED	,	V_146
intel_pmu_lbr_reset	,	F_135
xreg	,	V_111
bits	,	V_40
no_branch_misses_retired	,	V_228
x86_get_event_constraints	,	F_77
intel_shared_regs_constraints	,	F_76
alt_idx	,	V_90
intel_pmu_pebs_sched_task	,	F_141
lockup_detector_resume	,	F_183
pebs	,	V_208
__this_cpu_read	,	F_37
hwc	,	V_28
has_exclusive	,	V_139
warned	,	V_73
intel_ctrl_host_mask	,	V_35
intel_put_shared_regs_event_constraints	,	F_95
status	,	V_23
intel_v1_event_constraints	,	V_328
PMU_FL_EXCL_ENABLED	,	V_230
ARCH_PERFMON_EVENTSEL_OS	,	V_42
cpu_has	,	F_158
exclude_guest	,	V_47
intel_pmu_nhm_enable_all	,	F_22
extra_msr_access	,	V_337
er_account	,	V_103
put_online_cpus	,	F_150
intel_skl_event_constraints	,	V_322
PMU_FL_NO_HT_SHARING	,	V_199
local_irq_restore	,	F_51
core_id	,	V_189
intel_pmu_pebs_disable	,	F_34
core_pmu	,	V_247
era	,	V_104
kzalloc_node	,	F_124
is_fake	,	V_106
"SandyBridge events, "	,	L_14
intel_snb_event_constraints	,	V_288
intel_pmu_lbr_init_core	,	F_168
intel_pmu_lbr_init_knl	,	F_174
MSR_CORE_PERF_GLOBAL_OVF_CTRL	,	V_26
err	,	V_191
fini_debug_store_on_cpu	,	F_139
cpuid	,	F_162
GLOBAL_STATUS_COND_CHG	,	V_75
max	,	F_164
intel_westmere_event_constraints	,	V_283
x86_mask	,	V_213
PERF_X86_EVENT_FREERUNNING	,	V_157
boot_cpu_data	,	V_240
x86_pmu	,	V_10
excl_thread_id	,	V_124
intel_cap	,	V_258
intel_perfmon_event_map	,	V_2
x86	,	V_242
intel_ivb_event_constraints	,	V_296
hsw_hw_config	,	F_117
LL	,	V_307
snb_events_attrs	,	V_292
x86_event_sysfs_show	,	F_122
x86_perf_event_set_period	,	F_20
size_t	,	T_3
core_pmu_enable_all	,	F_116
sample_type	,	V_156
"Knights Landing events, "	,	L_18
split	,	V_227
intel_ivb_pebs_event_constraints	,	V_297
u32	,	T_5
host	,	V_173
lbr_sel	,	V_198
intel_commit_scheduling	,	F_84
x86_pmu_stop	,	F_65
init_debug_store_on_cpu	,	F_134
PERF_COUNT_HW_STALLED_CYCLES_BACKEND	,	V_273
intel_snb_pebs_event_constraints	,	V_289
x86_pmu_event_addr	,	F_48
intel_bts_enable_local	,	F_16
pebs_broken	,	V_215
cpu	,	V_186
"Core2 events, "	,	L_9
intel_start_scheduling	,	F_81
intel_pmu_event_map	,	F_1
intel_pebs_aliases_ivb	,	F_101
max_pebs_events	,	V_253
MSR_OFFCORE_RSP_1	,	V_99
MSR_OFFCORE_RSP_0	,	V_98
raw_spin_lock_irqsave	,	F_70
MSR_IA32_PEBS_ENABLE	,	V_175
extra_regs	,	V_94
excl_cntrs	,	V_120
code	,	V_117
nr	,	V_168
intel_pmu_disable_bts	,	F_6
INTEL_PMC_IDX_FIXED	,	V_30
OP_READ	,	V_294
x86_lbr_exclusive_lbr	,	V_159
intel_pmu_disable_fixed	,	F_26
constraint_list	,	V_136
sched_in	,	V_206
val_old	,	V_216
hsw_hw_cache_extra_regs	,	V_300
WARN_ON_ONCE	,	F_14
RESULT_MISS	,	V_295
for_each_event_constraint	,	F_78
active_mask	,	V_7
attr	,	V_38
CAP_SYS_ADMIN	,	V_165
local64_set	,	F_41
intel_hsw_pebs_event_constraints	,	V_302
drain_pebs	,	V_78
slm_hw_cache_event_ids	,	V_277
BDW_L3_MISS	,	V_309
INTEL_PMC_MAX_GENERIC	,	V_329
NOTIFY_OK	,	V_196
version_id	,	V_246
max_period	,	V_339
u64	,	T_1
alt_config	,	V_148
lbr_sel_map	,	V_190
pc	,	V_200
intel_pebs_aliases_skl	,	F_102
core_guest_get_msrs	,	F_113
x86_perf_event_update	,	F_19
intel_pmu_pebs_disable_all	,	F_8
RESULT_ACCESS	,	V_314
intel_slm_extra_regs	,	V_281
event_is_checkpointed	,	F_27
pmi	,	V_9
x86_pmu_enable_event	,	F_115
intel_get_excl_constraints	,	F_88
rdmsrl_safe	,	F_152
intel_ctrl_guest_mask	,	V_12
"perfevents: irq loop stuck!\n"	,	L_2
pr_warn	,	F_144
perf_event_context	,	V_204
state	,	V_130
events	,	V_15
intel_pmu_save_and_restart	,	F_40
ctx	,	V_205
PERF_COUNT_HW_BRANCH_MISSES	,	V_229
DTLB	,	V_293
NODE	,	V_313
DEBUGCTLMSR_FREEZE_LBRS_ON_PMI	,	V_59
intel_ctrl	,	V_11
start_scheduling	,	V_231
x86_add_exclusive	,	F_108
pebs_constraints	,	V_209
wrmsrl	,	F_4
intel_pmu_drain_bts_buffer	,	F_30
fixup_ht_bug	,	F_178
HSW_DEMAND_WRITE	,	V_312
GFP_KERNEL	,	V_187
cpu_to_node	,	F_125
lbr_to	,	V_336
perf_sample_data_init	,	F_62
cpu_data	,	F_146
sample_period	,	V_88
intel_snb_check_microcode	,	F_147
umask	,	V_150
MSR_IA32_PERF_CAPABILITIES	,	V_257
ctrl_val	,	V_31
use_clockid	,	V_152
intel_knl_extra_regs	,	V_319
val_new	,	V_217
is_excl	,	V_134
freq	,	V_84
shared_regs	,	V_107
intel_pmu_ack_status	,	F_25
intel_pmu_get_status	,	F_23
MSR_ARCH_PERFMON_FIXED_CTR_CTRL	,	V_37
lbr_double_abort	,	V_306
hw_config	,	V_303
guest_get_msrs	,	V_169
pebs_active	,	V_207
arr	,	V_170
hw_perf_event_extra	,	V_100
NOTIFY_BAD	,	V_197
atomic_read	,	F_71
pebs_enabled	,	V_176
sz	,	V_193
topology_core_id	,	F_133
regs	,	V_62
ARCH_PERFMON_EVENTSEL_EVENT	,	V_184
intel_pmu_lbr_enable_all	,	F_13
intel_cp_status	,	V_36
intel_pmu_free_running_flags	,	F_103
intel_bdw_event_constraints	,	V_316
cntval_bits	,	V_249
handled	,	V_67
PERF_X86_EVENT_EXCL	,	V_129
smp_processor_id	,	F_45
lbr_stack	,	V_81
INTEL_EXCL_EXCLUSIVE	,	V_131
needs_branch_stack	,	F_31
"hw perf events %d &gt; max(%d), clipping!"	,	L_22
ARCH_PERFMON_EVENTSEL_ENABLE	,	V_22
__x86_pmu_enable_event	,	F_21
ARCH_PERFMON_EVENTS_COUNT	,	V_245
perf_guest_switch_msr	,	V_167
MSR_ARCH_PERFMON_EVENTSEL0	,	V_20
intel_ht_bug	,	F_156
__intel_get_event_constraints	,	F_79
intel_nehalem_event_constraints	,	V_266
late_ack	,	V_68
lbr_tos	,	V_334
intel_pmu_lbr_read	,	F_55
OP_WRITE	,	V_311
intel_snb_pebs_broken	,	F_145
PMU_FL_HAS_RSP_1	,	V_91
x86_pmu_disable_event	,	F_33
weight	,	V_141
raw_spin_lock_init	,	F_126
apic_write	,	F_53
WARN	,	F_56
PMU_FL_EXCL_CNTRS	,	V_192
this_cpu_ptr	,	F_3
bit_width	,	V_250
intel_pmu_lbr_sched_task	,	F_142
check_microcode	,	V_219
intel_pmu	,	V_248
PERF_X86_EVENT_DYNAMIC	,	V_128
limit_period	,	V_317
INTEL_PMC_MAX_FIXED	,	V_331
full_width_write	,	V_338
name	,	V_222
br_stack	,	V_80
intel_pmu_pebs_enable	,	F_39
page	,	V_183
idx	,	V_29
alloc	,	V_105
full	,	V_225
intel_snbep_extra_regs	,	V_290
lbr_nr	,	V_58
"hw perf events fixed %d &gt; max(%d), clipping!"	,	L_23
hweight64	,	F_91
bts_index	,	V_56
num_counters_fixed	,	V_54
EXTRA_REG_RSP_0	,	V_92
EXTRA_REG_RSP_1	,	V_93
for_each_cpu	,	F_136
PERF_COUNT_HW_STALLED_CYCLES_FRONTEND	,	V_272
kzalloc	,	F_130
__test_and_clear_bit	,	F_59
MSR_ARCH_PERFMON_PERFCTR0	,	V_21
perf_event_overflow	,	F_64
EACCES	,	V_166
mask	,	V_32
PERF_TYPE_RAW	,	V_163
bts_constraint	,	V_89
is_ht_workaround_enabled	,	F_82
again	,	V_72
intel_nehalem_extra_regs	,	V_269
intel_pmu_handle_irq	,	F_52
"failed to disable PMU erratum BJ122, BV98, HSD29 workaround\n"	,	L_26
intel_pmu_disable_event	,	F_28
xl	,	V_122
"Haswell events, "	,	L_16
counter2_constraint	,	V_181
perf_paranoid_cpu	,	F_109
perf_guest_get_msrs	,	F_111
bdw_limit_period	,	F_120
events_maskl	,	V_226
wrmsrl_safe	,	F_46
x86_pmu_hw_config	,	F_105
extra_reg	,	V_96
intel_pmu_setup_lbr_filter	,	F_106
p4_pmu_init	,	F_161
intel_bts_disable_local	,	F_7
for_each_online_cpu	,	F_149
intel_pmu_lbr_init_skl	,	F_175
__intel_pmu_enable_all	,	F_11
hw_cache_extra_regs	,	V_264
err_constraint_list	,	V_195
intel_pmu_lbr_disable	,	F_32
cpumask_weight	,	F_179
intel_pmu_has_bts	,	F_107
inc_irq_stat	,	F_58
intel_pmu_cpu_prepare	,	F_128
intel_pmu_cpu_starting	,	F_132
intel_pmu_reset	,	F_42
cpu_events	,	V_270
destroy	,	V_161
x86_add_quirk	,	F_166
PERF_COUNT_HW_BRANCH_INSTRUCTIONS	,	V_87
val_tmp	,	V_218
ENODEV	,	V_243
kfree	,	F_131
intel_pmu_pebs_enable_all	,	F_12
"PEBS disabled due to CPU errata\n"	,	L_3
flags	,	V_52
allocate_excl_cntrs	,	F_127
enabled	,	V_45
idxmsk	,	V_140
HSW_IN_TX	,	V_179
PERF_SAMPLE_TIME	,	V_153
nhm_magic	,	V_18
for_each_set_bit	,	F_61
err_shared_regs	,	V_194
core_pmu_enable_event	,	F_114
lbr_from	,	V_335
event	,	V_14
eax	,	V_237
HSW_SNOOP_DRAM	,	V_310
intel_nehalem_quirk	,	F_155
intel_pmu_lbr_init_snb	,	F_171
"Skylake events, "	,	L_19
intel_pmu_lbr_enable	,	F_38
APIC_DM_NMI	,	V_70
EINVAL	,	V_164
stop_scheduling	,	V_233
HSW_IN_TX_CHECKPOINTED	,	V_34
merge_attr	,	F_176
topology_sibling_cpumask	,	F_180
__init	,	T_4
get_online_cpus	,	F_148
intel_arch_events_map	,	V_220
ebx	,	V_224
emptyconstraint	,	V_102
MSR_IA32_PMC0	,	V_341
core2_hw_cache_event_ids	,	V_260
intel_snb_extra_regs	,	V_291
data	,	V_64
atomic_inc	,	F_72
"Core events, "	,	L_8
intel_slm_pebs_event_constraints	,	V_280
intel_excl_states	,	V_121
msr	,	V_172
cpuid10_edx	,	V_234
EXTRA_REG_NONE	,	V_113
UINT_MAX	,	V_211
hw_cache_event_ids	,	V_259
cpuc	,	V_4
X86_FEATURE_RTM	,	V_177
free_running_flags	,	V_151
intel_pmu_enable_all	,	F_17
"generic architected perfmon, "	,	L_21
atomic_dec	,	F_75
x86_pmu_config_addr	,	F_47
pt_regs	,	V_61
intel_event_sysfs_show	,	F_121
done	,	V_71
rdmsrl	,	F_24
PERF_X86_EVENT_AUTO_RELOAD	,	V_155
refcnt	,	V_202
X86_CONFIG	,	F_98
"CPUID marked event: \'%s\' unavailable\n"	,	L_6
bts_buffer_base	,	V_57
event_constraints	,	V_115
intel_pmu_lbr_init_atom	,	F_170
intel_put_event_constraints	,	F_96
intel_pmu_hw_config	,	F_104
edx	,	V_235
intel_bts_constraints	,	F_66
ARCH_PERFMON_EVENTSEL_ANY	,	V_44
p6_pmu_init	,	F_159
exclude_host	,	V_46
WRITE_ONCE	,	F_89
guest_switch_msrs	,	V_171
intel_pebs_constraints	,	F_80
"Nehalem events, "	,	L_10
num_counters	,	V_53
intel_bts_interrupt	,	F_54
"IvyBridge events, "	,	L_15
intel_fixup_er	,	F_68
hsw_hw_cache_event_ids	,	V_299
snb_hw_cache_event_ids	,	V_286
raw_spin_unlock	,	F_87
"PMU erratum BJ122, BV98, HSD29 worked around, HT is on\n"	,	L_25
event_map	,	V_86
intel_clovertown_quirk	,	F_143
bitmap_copy	,	F_93
intel_pmu_enable_fixed	,	F_35
INTEL_EXCL_SHARED	,	V_132
PERF_X86_EVENT_EXCL_ACCT	,	V_137
"Silvermont events, "	,	L_12
nehalem_hw_cache_event_ids	,	V_263
atom_hw_cache_event_ids	,	V_274
intel_pmu_lbr_init_hsw	,	F_173
EXTRA_REG_MAX	,	V_188
intel_arch3_formats_attr	,	V_326
intel_slm_event_constraints	,	V_279
intel_ds_init	,	F_165
pr_cont	,	F_167
intel_core2_event_constraints	,	V_261
WARN_ON	,	F_177
GLOBAL_STATUS_ASIF	,	V_76
inv	,	V_149
intel_excl_cntrs	,	V_119
intel_pt_interrupt	,	F_60
event_base	,	V_48
BDW_L3_MISS_LOCAL	,	V_315
min_t	,	F_163
KERN_ERR	,	V_330
xlo	,	V_133
intel_arch_events_quirk	,	F_154
