#-----------------------------------------------------------
# Webtalk v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 26 00:40:26 2021
# Process ID: 4452
# Current directory: E:/fpgaproject/project_final/project_final.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source E:/fpgaproject/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: E:/fpgaproject/project_final/project_final.sim/sim_1/behav/xsim/webtalk.log
# Journal file: E:/fpgaproject/project_final/project_final.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source E:/fpgaproject/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/fpgaproject/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec 26 00:40:33 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 85.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 26 00:40:33 2021...
