<stg><name>atax</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %x_addr = getelementptr i32 %x, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="5">
<![CDATA[
entry:10 %x_load = load i5 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %x_addr_1 = getelementptr i32 %x, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="5">
<![CDATA[
entry:12 %x_load_1 = load i5 %x_addr_1

]]></Node>
<StgValue><ssdm name="x_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="5">
<![CDATA[
entry:10 %x_load = load i5 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="5">
<![CDATA[
entry:12 %x_load_1 = load i5 %x_addr_1

]]></Node>
<StgValue><ssdm name="x_load_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %x_addr_2 = getelementptr i32 %x, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_addr_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
entry:14 %x_load_2 = load i5 %x_addr_2

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %x_addr_3 = getelementptr i32 %x, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_addr_3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="5">
<![CDATA[
entry:16 %x_load_3 = load i5 %x_addr_3

]]></Node>
<StgValue><ssdm name="x_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
entry:14 %x_load_2 = load i5 %x_addr_2

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="5">
<![CDATA[
entry:16 %x_load_3 = load i5 %x_addr_3

]]></Node>
<StgValue><ssdm name="x_load_3"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %x_addr_4 = getelementptr i32 %x, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="x_addr_4"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
entry:18 %x_load_4 = load i5 %x_addr_4

]]></Node>
<StgValue><ssdm name="x_load_4"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %x_addr_5 = getelementptr i32 %x, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="x_addr_5"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="5">
<![CDATA[
entry:20 %x_load_5 = load i5 %x_addr_5

]]></Node>
<StgValue><ssdm name="x_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
entry:18 %x_load_4 = load i5 %x_addr_4

]]></Node>
<StgValue><ssdm name="x_load_4"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="5">
<![CDATA[
entry:20 %x_load_5 = load i5 %x_addr_5

]]></Node>
<StgValue><ssdm name="x_load_5"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %x_addr_6 = getelementptr i32 %x, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="x_addr_6"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
entry:22 %x_load_6 = load i5 %x_addr_6

]]></Node>
<StgValue><ssdm name="x_load_6"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %x_addr_7 = getelementptr i32 %x, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="x_addr_7"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
entry:24 %x_load_7 = load i5 %x_addr_7

]]></Node>
<StgValue><ssdm name="x_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="35" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
entry:22 %x_load_6 = load i5 %x_addr_6

]]></Node>
<StgValue><ssdm name="x_load_6"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
entry:24 %x_load_7 = load i5 %x_addr_7

]]></Node>
<StgValue><ssdm name="x_load_7"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %x_addr_8 = getelementptr i32 %x, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="x_addr_8"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
entry:26 %x_load_8 = load i5 %x_addr_8

]]></Node>
<StgValue><ssdm name="x_load_8"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %x_addr_9 = getelementptr i32 %x, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="x_addr_9"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="5">
<![CDATA[
entry:28 %x_load_9 = load i5 %x_addr_9

]]></Node>
<StgValue><ssdm name="x_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
entry:26 %x_load_8 = load i5 %x_addr_8

]]></Node>
<StgValue><ssdm name="x_load_8"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="5">
<![CDATA[
entry:28 %x_load_9 = load i5 %x_addr_9

]]></Node>
<StgValue><ssdm name="x_load_9"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %x_addr_10 = getelementptr i32 %x, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="x_addr_10"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
entry:30 %x_load_10 = load i5 %x_addr_10

]]></Node>
<StgValue><ssdm name="x_load_10"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %x_addr_11 = getelementptr i32 %x, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="x_addr_11"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="5">
<![CDATA[
entry:32 %x_load_11 = load i5 %x_addr_11

]]></Node>
<StgValue><ssdm name="x_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
entry:30 %x_load_10 = load i5 %x_addr_10

]]></Node>
<StgValue><ssdm name="x_load_10"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="5">
<![CDATA[
entry:32 %x_load_11 = load i5 %x_addr_11

]]></Node>
<StgValue><ssdm name="x_load_11"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %x_addr_12 = getelementptr i32 %x, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="x_addr_12"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
entry:34 %x_load_12 = load i5 %x_addr_12

]]></Node>
<StgValue><ssdm name="x_load_12"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %x_addr_13 = getelementptr i32 %x, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="x_addr_13"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
entry:36 %x_load_13 = load i5 %x_addr_13

]]></Node>
<StgValue><ssdm name="x_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
entry:34 %x_load_12 = load i5 %x_addr_12

]]></Node>
<StgValue><ssdm name="x_load_12"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
entry:36 %x_load_13 = load i5 %x_addr_13

]]></Node>
<StgValue><ssdm name="x_load_13"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %x_addr_14 = getelementptr i32 %x, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="x_addr_14"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
entry:38 %x_load_14 = load i5 %x_addr_14

]]></Node>
<StgValue><ssdm name="x_load_14"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %x_addr_15 = getelementptr i32 %x, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="x_addr_15"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
entry:40 %x_load_15 = load i5 %x_addr_15

]]></Node>
<StgValue><ssdm name="x_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="59" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
entry:38 %x_load_14 = load i5 %x_addr_14

]]></Node>
<StgValue><ssdm name="x_load_14"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
entry:40 %x_load_15 = load i5 %x_addr_15

]]></Node>
<StgValue><ssdm name="x_load_15"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %x_addr_16 = getelementptr i32 %x, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="x_addr_16"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
entry:42 %x_load_16 = load i5 %x_addr_16

]]></Node>
<StgValue><ssdm name="x_load_16"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %x_addr_17 = getelementptr i32 %x, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="x_addr_17"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
entry:44 %x_load_17 = load i5 %x_addr_17

]]></Node>
<StgValue><ssdm name="x_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="65" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
entry:42 %x_load_16 = load i5 %x_addr_16

]]></Node>
<StgValue><ssdm name="x_load_16"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
entry:44 %x_load_17 = load i5 %x_addr_17

]]></Node>
<StgValue><ssdm name="x_load_17"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %x_addr_18 = getelementptr i32 %x, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="x_addr_18"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
entry:46 %x_load_18 = load i5 %x_addr_18

]]></Node>
<StgValue><ssdm name="x_load_18"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %x_addr_19 = getelementptr i32 %x, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="x_addr_19"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
entry:48 %x_load_19 = load i5 %x_addr_19

]]></Node>
<StgValue><ssdm name="x_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="71" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
entry:46 %x_load_18 = load i5 %x_addr_18

]]></Node>
<StgValue><ssdm name="x_load_18"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
entry:48 %x_load_19 = load i5 %x_addr_19

]]></Node>
<StgValue><ssdm name="x_load_19"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32">
<![CDATA[
entry:49 %call_ln11 = call void @atax_Pipeline_VITIS_LOOP_7_1, i32 %y, i32 %A, i32 %tmp, i32 %x_load, i32 %x_load_1, i32 %x_load_2, i32 %x_load_3, i32 %x_load_4, i32 %x_load_5, i32 %x_load_6, i32 %x_load_7, i32 %x_load_8, i32 %x_load_9, i32 %x_load_10, i32 %x_load_11, i32 %x_load_12, i32 %x_load_13, i32 %x_load_14, i32 %x_load_15, i32 %x_load_16, i32 %x_load_17, i32 %x_load_18, i32 %x_load_19

]]></Node>
<StgValue><ssdm name="call_ln11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmp, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tmp

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32">
<![CDATA[
entry:49 %call_ln11 = call void @atax_Pipeline_VITIS_LOOP_7_1, i32 %y, i32 %A, i32 %tmp, i32 %x_load, i32 %x_load_1, i32 %x_load_2, i32 %x_load_3, i32 %x_load_4, i32 %x_load_5, i32 %x_load_6, i32 %x_load_7, i32 %x_load_8, i32 %x_load_9, i32 %x_load_10, i32 %x_load_11, i32 %x_load_12, i32 %x_load_13, i32 %x_load_14, i32 %x_load_15, i32 %x_load_16, i32 %x_load_17, i32 %x_load_18, i32 %x_load_19

]]></Node>
<StgValue><ssdm name="call_ln11"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
entry:50 %ret_ln28 = ret

]]></Node>
<StgValue><ssdm name="ret_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="96" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="y" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="y"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="tmp" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="100" from="x" to="x_addr" fromId="97" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_101" to="x_addr" fromId="101" toId="13">
</dataflow>
<dataflow id="103" from="StgValue_101" to="x_addr" fromId="101" toId="13">
</dataflow>
<dataflow id="104" from="x_addr" to="x_load" fromId="13" toId="14">
</dataflow>
<dataflow id="105" from="x" to="x_addr_1" fromId="97" toId="15">
</dataflow>
<dataflow id="106" from="StgValue_101" to="x_addr_1" fromId="101" toId="15">
</dataflow>
<dataflow id="108" from="StgValue_107" to="x_addr_1" fromId="107" toId="15">
</dataflow>
<dataflow id="109" from="x_addr_1" to="x_load_1" fromId="15" toId="16">
</dataflow>
<dataflow id="110" from="x_addr" to="x_load" fromId="13" toId="17">
</dataflow>
<dataflow id="111" from="x_addr_1" to="x_load_1" fromId="15" toId="18">
</dataflow>
<dataflow id="112" from="x" to="x_addr_2" fromId="97" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_101" to="x_addr_2" fromId="101" toId="19">
</dataflow>
<dataflow id="115" from="StgValue_114" to="x_addr_2" fromId="114" toId="19">
</dataflow>
<dataflow id="116" from="x_addr_2" to="x_load_2" fromId="19" toId="20">
</dataflow>
<dataflow id="117" from="x" to="x_addr_3" fromId="97" toId="21">
</dataflow>
<dataflow id="118" from="StgValue_101" to="x_addr_3" fromId="101" toId="21">
</dataflow>
<dataflow id="120" from="StgValue_119" to="x_addr_3" fromId="119" toId="21">
</dataflow>
<dataflow id="121" from="x_addr_3" to="x_load_3" fromId="21" toId="22">
</dataflow>
<dataflow id="122" from="x_addr_2" to="x_load_2" fromId="19" toId="23">
</dataflow>
<dataflow id="123" from="x_addr_3" to="x_load_3" fromId="21" toId="24">
</dataflow>
<dataflow id="124" from="x" to="x_addr_4" fromId="97" toId="25">
</dataflow>
<dataflow id="125" from="StgValue_101" to="x_addr_4" fromId="101" toId="25">
</dataflow>
<dataflow id="127" from="StgValue_126" to="x_addr_4" fromId="126" toId="25">
</dataflow>
<dataflow id="128" from="x_addr_4" to="x_load_4" fromId="25" toId="26">
</dataflow>
<dataflow id="129" from="x" to="x_addr_5" fromId="97" toId="27">
</dataflow>
<dataflow id="130" from="StgValue_101" to="x_addr_5" fromId="101" toId="27">
</dataflow>
<dataflow id="132" from="StgValue_131" to="x_addr_5" fromId="131" toId="27">
</dataflow>
<dataflow id="133" from="x_addr_5" to="x_load_5" fromId="27" toId="28">
</dataflow>
<dataflow id="134" from="x_addr_4" to="x_load_4" fromId="25" toId="29">
</dataflow>
<dataflow id="135" from="x_addr_5" to="x_load_5" fromId="27" toId="30">
</dataflow>
<dataflow id="136" from="x" to="x_addr_6" fromId="97" toId="31">
</dataflow>
<dataflow id="137" from="StgValue_101" to="x_addr_6" fromId="101" toId="31">
</dataflow>
<dataflow id="139" from="StgValue_138" to="x_addr_6" fromId="138" toId="31">
</dataflow>
<dataflow id="140" from="x_addr_6" to="x_load_6" fromId="31" toId="32">
</dataflow>
<dataflow id="141" from="x" to="x_addr_7" fromId="97" toId="33">
</dataflow>
<dataflow id="142" from="StgValue_101" to="x_addr_7" fromId="101" toId="33">
</dataflow>
<dataflow id="144" from="StgValue_143" to="x_addr_7" fromId="143" toId="33">
</dataflow>
<dataflow id="145" from="x_addr_7" to="x_load_7" fromId="33" toId="34">
</dataflow>
<dataflow id="146" from="x_addr_6" to="x_load_6" fromId="31" toId="35">
</dataflow>
<dataflow id="147" from="x_addr_7" to="x_load_7" fromId="33" toId="36">
</dataflow>
<dataflow id="148" from="x" to="x_addr_8" fromId="97" toId="37">
</dataflow>
<dataflow id="149" from="StgValue_101" to="x_addr_8" fromId="101" toId="37">
</dataflow>
<dataflow id="151" from="StgValue_150" to="x_addr_8" fromId="150" toId="37">
</dataflow>
<dataflow id="152" from="x_addr_8" to="x_load_8" fromId="37" toId="38">
</dataflow>
<dataflow id="153" from="x" to="x_addr_9" fromId="97" toId="39">
</dataflow>
<dataflow id="154" from="StgValue_101" to="x_addr_9" fromId="101" toId="39">
</dataflow>
<dataflow id="156" from="StgValue_155" to="x_addr_9" fromId="155" toId="39">
</dataflow>
<dataflow id="157" from="x_addr_9" to="x_load_9" fromId="39" toId="40">
</dataflow>
<dataflow id="158" from="x_addr_8" to="x_load_8" fromId="37" toId="41">
</dataflow>
<dataflow id="159" from="x_addr_9" to="x_load_9" fromId="39" toId="42">
</dataflow>
<dataflow id="160" from="x" to="x_addr_10" fromId="97" toId="43">
</dataflow>
<dataflow id="161" from="StgValue_101" to="x_addr_10" fromId="101" toId="43">
</dataflow>
<dataflow id="163" from="StgValue_162" to="x_addr_10" fromId="162" toId="43">
</dataflow>
<dataflow id="164" from="x_addr_10" to="x_load_10" fromId="43" toId="44">
</dataflow>
<dataflow id="165" from="x" to="x_addr_11" fromId="97" toId="45">
</dataflow>
<dataflow id="166" from="StgValue_101" to="x_addr_11" fromId="101" toId="45">
</dataflow>
<dataflow id="168" from="StgValue_167" to="x_addr_11" fromId="167" toId="45">
</dataflow>
<dataflow id="169" from="x_addr_11" to="x_load_11" fromId="45" toId="46">
</dataflow>
<dataflow id="170" from="x_addr_10" to="x_load_10" fromId="43" toId="47">
</dataflow>
<dataflow id="171" from="x_addr_11" to="x_load_11" fromId="45" toId="48">
</dataflow>
<dataflow id="172" from="x" to="x_addr_12" fromId="97" toId="49">
</dataflow>
<dataflow id="173" from="StgValue_101" to="x_addr_12" fromId="101" toId="49">
</dataflow>
<dataflow id="175" from="StgValue_174" to="x_addr_12" fromId="174" toId="49">
</dataflow>
<dataflow id="176" from="x_addr_12" to="x_load_12" fromId="49" toId="50">
</dataflow>
<dataflow id="177" from="x" to="x_addr_13" fromId="97" toId="51">
</dataflow>
<dataflow id="178" from="StgValue_101" to="x_addr_13" fromId="101" toId="51">
</dataflow>
<dataflow id="180" from="StgValue_179" to="x_addr_13" fromId="179" toId="51">
</dataflow>
<dataflow id="181" from="x_addr_13" to="x_load_13" fromId="51" toId="52">
</dataflow>
<dataflow id="182" from="x_addr_12" to="x_load_12" fromId="49" toId="53">
</dataflow>
<dataflow id="183" from="x_addr_13" to="x_load_13" fromId="51" toId="54">
</dataflow>
<dataflow id="184" from="x" to="x_addr_14" fromId="97" toId="55">
</dataflow>
<dataflow id="185" from="StgValue_101" to="x_addr_14" fromId="101" toId="55">
</dataflow>
<dataflow id="187" from="StgValue_186" to="x_addr_14" fromId="186" toId="55">
</dataflow>
<dataflow id="188" from="x_addr_14" to="x_load_14" fromId="55" toId="56">
</dataflow>
<dataflow id="189" from="x" to="x_addr_15" fromId="97" toId="57">
</dataflow>
<dataflow id="190" from="StgValue_101" to="x_addr_15" fromId="101" toId="57">
</dataflow>
<dataflow id="192" from="StgValue_191" to="x_addr_15" fromId="191" toId="57">
</dataflow>
<dataflow id="193" from="x_addr_15" to="x_load_15" fromId="57" toId="58">
</dataflow>
<dataflow id="194" from="x_addr_14" to="x_load_14" fromId="55" toId="59">
</dataflow>
<dataflow id="195" from="x_addr_15" to="x_load_15" fromId="57" toId="60">
</dataflow>
<dataflow id="196" from="x" to="x_addr_16" fromId="97" toId="61">
</dataflow>
<dataflow id="197" from="StgValue_101" to="x_addr_16" fromId="101" toId="61">
</dataflow>
<dataflow id="199" from="StgValue_198" to="x_addr_16" fromId="198" toId="61">
</dataflow>
<dataflow id="200" from="x_addr_16" to="x_load_16" fromId="61" toId="62">
</dataflow>
<dataflow id="201" from="x" to="x_addr_17" fromId="97" toId="63">
</dataflow>
<dataflow id="202" from="StgValue_101" to="x_addr_17" fromId="101" toId="63">
</dataflow>
<dataflow id="204" from="StgValue_203" to="x_addr_17" fromId="203" toId="63">
</dataflow>
<dataflow id="205" from="x_addr_17" to="x_load_17" fromId="63" toId="64">
</dataflow>
<dataflow id="206" from="x_addr_16" to="x_load_16" fromId="61" toId="65">
</dataflow>
<dataflow id="207" from="x_addr_17" to="x_load_17" fromId="63" toId="66">
</dataflow>
<dataflow id="208" from="x" to="x_addr_18" fromId="97" toId="67">
</dataflow>
<dataflow id="209" from="StgValue_101" to="x_addr_18" fromId="101" toId="67">
</dataflow>
<dataflow id="211" from="StgValue_210" to="x_addr_18" fromId="210" toId="67">
</dataflow>
<dataflow id="212" from="x_addr_18" to="x_load_18" fromId="67" toId="68">
</dataflow>
<dataflow id="213" from="x" to="x_addr_19" fromId="97" toId="69">
</dataflow>
<dataflow id="214" from="StgValue_101" to="x_addr_19" fromId="101" toId="69">
</dataflow>
<dataflow id="216" from="StgValue_215" to="x_addr_19" fromId="215" toId="69">
</dataflow>
<dataflow id="217" from="x_addr_19" to="x_load_19" fromId="69" toId="70">
</dataflow>
<dataflow id="218" from="x_addr_18" to="x_load_18" fromId="67" toId="71">
</dataflow>
<dataflow id="219" from="x_addr_19" to="x_load_19" fromId="69" toId="72">
</dataflow>
<dataflow id="221" from="atax_Pipeline_VITIS_LOOP_7_1" to="call_ln11" fromId="220" toId="73">
</dataflow>
<dataflow id="222" from="y" to="call_ln11" fromId="98" toId="73">
</dataflow>
<dataflow id="223" from="A" to="call_ln11" fromId="96" toId="73">
</dataflow>
<dataflow id="224" from="tmp" to="call_ln11" fromId="99" toId="73">
</dataflow>
<dataflow id="225" from="x_load" to="call_ln11" fromId="17" toId="73">
</dataflow>
<dataflow id="226" from="x_load_1" to="call_ln11" fromId="18" toId="73">
</dataflow>
<dataflow id="227" from="x_load_2" to="call_ln11" fromId="23" toId="73">
</dataflow>
<dataflow id="228" from="x_load_3" to="call_ln11" fromId="24" toId="73">
</dataflow>
<dataflow id="229" from="x_load_4" to="call_ln11" fromId="29" toId="73">
</dataflow>
<dataflow id="230" from="x_load_5" to="call_ln11" fromId="30" toId="73">
</dataflow>
<dataflow id="231" from="x_load_6" to="call_ln11" fromId="35" toId="73">
</dataflow>
<dataflow id="232" from="x_load_7" to="call_ln11" fromId="36" toId="73">
</dataflow>
<dataflow id="233" from="x_load_8" to="call_ln11" fromId="41" toId="73">
</dataflow>
<dataflow id="234" from="x_load_9" to="call_ln11" fromId="42" toId="73">
</dataflow>
<dataflow id="235" from="x_load_10" to="call_ln11" fromId="47" toId="73">
</dataflow>
<dataflow id="236" from="x_load_11" to="call_ln11" fromId="48" toId="73">
</dataflow>
<dataflow id="237" from="x_load_12" to="call_ln11" fromId="53" toId="73">
</dataflow>
<dataflow id="238" from="x_load_13" to="call_ln11" fromId="54" toId="73">
</dataflow>
<dataflow id="239" from="x_load_14" to="call_ln11" fromId="59" toId="73">
</dataflow>
<dataflow id="240" from="x_load_15" to="call_ln11" fromId="60" toId="73">
</dataflow>
<dataflow id="241" from="x_load_16" to="call_ln11" fromId="65" toId="73">
</dataflow>
<dataflow id="242" from="x_load_17" to="call_ln11" fromId="66" toId="73">
</dataflow>
<dataflow id="243" from="x_load_18" to="call_ln11" fromId="71" toId="73">
</dataflow>
<dataflow id="244" from="x_load_19" to="call_ln11" fromId="72" toId="73">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="245" toId="74">
</dataflow>
<dataflow id="248" from="empty_1" to="spectopmodule_ln3" fromId="247" toId="74">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="249" toId="75">
</dataflow>
<dataflow id="251" from="A" to="specinterface_ln0" fromId="96" toId="75">
</dataflow>
<dataflow id="253" from="empty" to="specinterface_ln0" fromId="252" toId="75">
</dataflow>
<dataflow id="255" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="75">
</dataflow>
<dataflow id="256" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="75">
</dataflow>
<dataflow id="258" from="empty_0" to="specinterface_ln0" fromId="257" toId="75">
</dataflow>
<dataflow id="260" from="StgValue_259" to="specinterface_ln0" fromId="259" toId="75">
</dataflow>
<dataflow id="261" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="75">
</dataflow>
<dataflow id="262" from="empty_0" to="specinterface_ln0" fromId="257" toId="75">
</dataflow>
<dataflow id="263" from="empty_0" to="specinterface_ln0" fromId="257" toId="75">
</dataflow>
<dataflow id="264" from="empty_0" to="specinterface_ln0" fromId="257" toId="75">
</dataflow>
<dataflow id="265" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="75">
</dataflow>
<dataflow id="266" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="75">
</dataflow>
<dataflow id="267" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="75">
</dataflow>
<dataflow id="268" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="75">
</dataflow>
<dataflow id="269" from="empty_0" to="specinterface_ln0" fromId="257" toId="75">
</dataflow>
<dataflow id="270" from="empty_0" to="specinterface_ln0" fromId="257" toId="75">
</dataflow>
<dataflow id="271" from="StgValue_259" to="specinterface_ln0" fromId="259" toId="75">
</dataflow>
<dataflow id="272" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="75">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="273" toId="76">
</dataflow>
<dataflow id="275" from="A" to="specbitsmap_ln0" fromId="96" toId="76">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="249" toId="77">
</dataflow>
<dataflow id="277" from="x" to="specinterface_ln0" fromId="97" toId="77">
</dataflow>
<dataflow id="278" from="empty" to="specinterface_ln0" fromId="252" toId="77">
</dataflow>
<dataflow id="279" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="77">
</dataflow>
<dataflow id="280" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="77">
</dataflow>
<dataflow id="281" from="empty_0" to="specinterface_ln0" fromId="257" toId="77">
</dataflow>
<dataflow id="282" from="StgValue_259" to="specinterface_ln0" fromId="259" toId="77">
</dataflow>
<dataflow id="283" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="77">
</dataflow>
<dataflow id="284" from="empty_0" to="specinterface_ln0" fromId="257" toId="77">
</dataflow>
<dataflow id="285" from="empty_0" to="specinterface_ln0" fromId="257" toId="77">
</dataflow>
<dataflow id="286" from="empty_0" to="specinterface_ln0" fromId="257" toId="77">
</dataflow>
<dataflow id="287" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="77">
</dataflow>
<dataflow id="288" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="77">
</dataflow>
<dataflow id="289" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="77">
</dataflow>
<dataflow id="290" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="77">
</dataflow>
<dataflow id="291" from="empty_0" to="specinterface_ln0" fromId="257" toId="77">
</dataflow>
<dataflow id="292" from="empty_0" to="specinterface_ln0" fromId="257" toId="77">
</dataflow>
<dataflow id="293" from="StgValue_259" to="specinterface_ln0" fromId="259" toId="77">
</dataflow>
<dataflow id="294" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="77">
</dataflow>
<dataflow id="295" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="273" toId="78">
</dataflow>
<dataflow id="296" from="x" to="specbitsmap_ln0" fromId="97" toId="78">
</dataflow>
<dataflow id="297" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="249" toId="79">
</dataflow>
<dataflow id="298" from="y" to="specinterface_ln0" fromId="98" toId="79">
</dataflow>
<dataflow id="299" from="empty" to="specinterface_ln0" fromId="252" toId="79">
</dataflow>
<dataflow id="300" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="79">
</dataflow>
<dataflow id="301" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="79">
</dataflow>
<dataflow id="302" from="empty_0" to="specinterface_ln0" fromId="257" toId="79">
</dataflow>
<dataflow id="303" from="StgValue_259" to="specinterface_ln0" fromId="259" toId="79">
</dataflow>
<dataflow id="304" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="79">
</dataflow>
<dataflow id="305" from="empty_0" to="specinterface_ln0" fromId="257" toId="79">
</dataflow>
<dataflow id="306" from="empty_0" to="specinterface_ln0" fromId="257" toId="79">
</dataflow>
<dataflow id="307" from="empty_0" to="specinterface_ln0" fromId="257" toId="79">
</dataflow>
<dataflow id="308" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="79">
</dataflow>
<dataflow id="309" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="79">
</dataflow>
<dataflow id="310" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="79">
</dataflow>
<dataflow id="311" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="79">
</dataflow>
<dataflow id="312" from="empty_0" to="specinterface_ln0" fromId="257" toId="79">
</dataflow>
<dataflow id="313" from="empty_0" to="specinterface_ln0" fromId="257" toId="79">
</dataflow>
<dataflow id="314" from="StgValue_259" to="specinterface_ln0" fromId="259" toId="79">
</dataflow>
<dataflow id="315" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="79">
</dataflow>
<dataflow id="316" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="273" toId="80">
</dataflow>
<dataflow id="317" from="y" to="specbitsmap_ln0" fromId="98" toId="80">
</dataflow>
<dataflow id="318" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="249" toId="81">
</dataflow>
<dataflow id="319" from="tmp" to="specinterface_ln0" fromId="99" toId="81">
</dataflow>
<dataflow id="320" from="empty" to="specinterface_ln0" fromId="252" toId="81">
</dataflow>
<dataflow id="321" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="81">
</dataflow>
<dataflow id="322" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="81">
</dataflow>
<dataflow id="323" from="empty_0" to="specinterface_ln0" fromId="257" toId="81">
</dataflow>
<dataflow id="324" from="StgValue_259" to="specinterface_ln0" fromId="259" toId="81">
</dataflow>
<dataflow id="325" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="81">
</dataflow>
<dataflow id="326" from="empty_0" to="specinterface_ln0" fromId="257" toId="81">
</dataflow>
<dataflow id="327" from="empty_0" to="specinterface_ln0" fromId="257" toId="81">
</dataflow>
<dataflow id="328" from="empty_0" to="specinterface_ln0" fromId="257" toId="81">
</dataflow>
<dataflow id="329" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="81">
</dataflow>
<dataflow id="330" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="81">
</dataflow>
<dataflow id="331" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="81">
</dataflow>
<dataflow id="332" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="81">
</dataflow>
<dataflow id="333" from="empty_0" to="specinterface_ln0" fromId="257" toId="81">
</dataflow>
<dataflow id="334" from="empty_0" to="specinterface_ln0" fromId="257" toId="81">
</dataflow>
<dataflow id="335" from="StgValue_259" to="specinterface_ln0" fromId="259" toId="81">
</dataflow>
<dataflow id="336" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="81">
</dataflow>
<dataflow id="337" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="273" toId="82">
</dataflow>
<dataflow id="338" from="tmp" to="specbitsmap_ln0" fromId="99" toId="82">
</dataflow>
<dataflow id="339" from="atax_Pipeline_VITIS_LOOP_7_1" to="call_ln11" fromId="220" toId="83">
</dataflow>
<dataflow id="340" from="y" to="call_ln11" fromId="98" toId="83">
</dataflow>
<dataflow id="341" from="A" to="call_ln11" fromId="96" toId="83">
</dataflow>
<dataflow id="342" from="tmp" to="call_ln11" fromId="99" toId="83">
</dataflow>
<dataflow id="343" from="x_load" to="call_ln11" fromId="17" toId="83">
</dataflow>
<dataflow id="344" from="x_load_1" to="call_ln11" fromId="18" toId="83">
</dataflow>
<dataflow id="345" from="x_load_2" to="call_ln11" fromId="23" toId="83">
</dataflow>
<dataflow id="346" from="x_load_3" to="call_ln11" fromId="24" toId="83">
</dataflow>
<dataflow id="347" from="x_load_4" to="call_ln11" fromId="29" toId="83">
</dataflow>
<dataflow id="348" from="x_load_5" to="call_ln11" fromId="30" toId="83">
</dataflow>
<dataflow id="349" from="x_load_6" to="call_ln11" fromId="35" toId="83">
</dataflow>
<dataflow id="350" from="x_load_7" to="call_ln11" fromId="36" toId="83">
</dataflow>
<dataflow id="351" from="x_load_8" to="call_ln11" fromId="41" toId="83">
</dataflow>
<dataflow id="352" from="x_load_9" to="call_ln11" fromId="42" toId="83">
</dataflow>
<dataflow id="353" from="x_load_10" to="call_ln11" fromId="47" toId="83">
</dataflow>
<dataflow id="354" from="x_load_11" to="call_ln11" fromId="48" toId="83">
</dataflow>
<dataflow id="355" from="x_load_12" to="call_ln11" fromId="53" toId="83">
</dataflow>
<dataflow id="356" from="x_load_13" to="call_ln11" fromId="54" toId="83">
</dataflow>
<dataflow id="357" from="x_load_14" to="call_ln11" fromId="59" toId="83">
</dataflow>
<dataflow id="358" from="x_load_15" to="call_ln11" fromId="60" toId="83">
</dataflow>
<dataflow id="359" from="x_load_16" to="call_ln11" fromId="65" toId="83">
</dataflow>
<dataflow id="360" from="x_load_17" to="call_ln11" fromId="66" toId="83">
</dataflow>
<dataflow id="361" from="x_load_18" to="call_ln11" fromId="71" toId="83">
</dataflow>
<dataflow id="362" from="x_load_19" to="call_ln11" fromId="72" toId="83">
</dataflow>
</dataflows>


</stg>
