PmodBLE_axi_uart16550_0_0.vhd,vhdl,xil_defaultlib,../../../../project_final.srcs/sources_1/ip/PmodBLE_0/src/PmodBLE_axi_uart16550_0_0/sim/PmodBLE_axi_uart16550_0_0.vhd,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
pmod_concat.v,verilog,xil_defaultlib,../../../ipstatic/ipshared/ff0e/src/pmod_concat.v,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
PmodBLE_pmod_bridge_0_0.v,verilog,xil_defaultlib,../../../../project_final.srcs/sources_1/ip/PmodBLE_0/src/PmodBLE_pmod_bridge_0_0/sim/PmodBLE_pmod_bridge_0_0.v,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
PmodBLE_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../../project_final.srcs/sources_1/ip/PmodBLE_0/src/PmodBLE_axi_gpio_0_0/sim/PmodBLE_axi_gpio_0_0.vhd,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
PmodBLE.v,verilog,xil_defaultlib,../../../../project_final.srcs/sources_1/ip/PmodBLE_0/src/PmodBLE.v,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
PmodBLE_0.v,verilog,xil_defaultlib,../../../../project_final.srcs/sources_1/ip/PmodBLE_0/sim/PmodBLE_0.v,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
glbl.v,Verilog,xil_defaultlib,glbl.v
