--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml lcd_disp.twx lcd_disp.ncd -o lcd_disp.twr lcd_disp.pcf
-ucf he.ucf

Design file:              lcd_disp.ncd
Physical constraint file: lcd_disp.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock button to Pad
------------+-----------------+------------+-----------------+------------+-----------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                       | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)      | Phase  |
------------+-----------------+------------+-----------------+------------+-----------------------+--------+
data<0>     |        16.088(F)|      SLOW  |         8.020(F)|      FAST  |button_data[7]_AND_83_o|   0.000|
data<1>     |        17.544(F)|      SLOW  |         9.172(F)|      FAST  |button_data[7]_AND_81_o|   0.000|
data<2>     |        17.593(F)|      SLOW  |         9.008(F)|      FAST  |button_data[7]_AND_79_o|   0.000|
data<3>     |        16.859(F)|      SLOW  |         8.609(F)|      FAST  |button_data[7]_AND_77_o|   0.000|
data<4>     |        17.547(F)|      SLOW  |         8.988(F)|      FAST  |button_data[7]_AND_75_o|   0.000|
data<5>     |        17.767(F)|      SLOW  |         9.173(F)|      FAST  |button_data[7]_AND_73_o|   0.000|
data<6>     |        15.580(F)|      SLOW  |         7.665(F)|      FAST  |button_data[7]_AND_71_o|   0.000|
data<7>     |        15.457(F)|      SLOW  |         7.601(F)|      FAST  |button_data[7]_AND_69_o|   0.000|
lcd_e       |        13.832(F)|      SLOW  |         6.685(F)|      FAST  |button_lcd_e_AND_67_o  |   0.000|
lcd_rs      |        14.450(F)|      SLOW  |         7.141(F)|      FAST  |button_lcd_rs_AND_149_o|   0.000|
------------+-----------------+------------+-----------------+------------+-----------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data<0>     |        10.206(R)|      SLOW  |         4.211(R)|      FAST  |clk_BUFGP         |   0.000|
data<1>     |        10.567(R)|      SLOW  |         4.219(R)|      FAST  |clk_BUFGP         |   0.000|
data<2>     |        10.419(R)|      SLOW  |         4.203(R)|      FAST  |clk_BUFGP         |   0.000|
data<3>     |        10.732(R)|      SLOW  |         4.390(R)|      FAST  |clk_BUFGP         |   0.000|
data<4>     |        10.687(R)|      SLOW  |         4.488(R)|      FAST  |clk_BUFGP         |   0.000|
data<5>     |        10.695(R)|      SLOW  |         4.389(R)|      FAST  |clk_BUFGP         |   0.000|
data<6>     |         9.988(R)|      SLOW  |         3.984(R)|      FAST  |clk_BUFGP         |   0.000|
data<7>     |         9.748(R)|      SLOW  |         3.883(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_e       |         9.834(R)|      SLOW  |         3.993(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_rs      |        10.036(R)|      SLOW  |         4.169(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock button
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
button         |         |         |    1.351|    1.351|
clk            |         |         |    1.424|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
button         |    8.499|   16.754|         |         |
clk            |   10.589|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
button         |led            |    8.220|
---------------+---------------+---------+


Analysis completed Thu Dec 10 00:28:55 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 258 MB



