$date
	Sat Dec 27 08:02:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module uut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ! y $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
0&
0%
0$
1#
0"
0!
$end
#10
1!
1&
b1 (
#20
0!
1'
0&
b10 (
#30
1&
b11 (
#40
b100 (
