// Seed: 2089489574
module module_0 (
    input uwire id_0
);
  tri id_2, id_3 = id_0, id_4, id_5;
  assign id_4 = id_4;
  assign id_4 = 1;
  wire id_6;
  assign module_1.type_4 = 0;
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    output tri   id_0,
    output wire  id_1,
    output tri0  id_2,
    input  logic id_3,
    input  uwire id_4,
    input  wand  id_5,
    input  uwire id_6
);
  logic id_8 = id_3;
  module_0 modCall_1 (id_6);
  parameter id_9 = id_6 + id_3;
  assign id_8 = -1;
  and primCall (id_2, id_8, id_6, id_5, id_4, id_3);
  always if (-1) id_8 <= -1'd0 * id_3;
endmodule
