// Seed: 4015162594
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output wire id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output logic id_5
);
  assign id_1[1] = id_3 + id_3;
  assign id_0 = id_2;
  assign id_5 = {1, !1'd0};
endmodule
