#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 25 12:29:22 2019
# Process ID: 23358
# Current directory: /home/alex/GitHub/ZyEthCAP/nicap_extend
# Command line: vivado nicap_test.xpr
# Log file: /home/alex/GitHub/ZyEthCAP/nicap_extend/vivado.log
# Journal file: /home/alex/GitHub/ZyEthCAP/nicap_extend/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/alex/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project nicap_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 6154.793 ; gain = 169.359 ; free physical = 5519 ; free virtual = 10638
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo.dcp' for cell 'eth_bridge/bit_buffer'
INFO: [Netlist 29-17] Analyzing 499 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'eth_bridge/arb_fifo/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'eth_bridge/arb_fifo/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo1/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo1/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo2/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo2/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_wrapper/design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_wrapper/design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc]
WARNING: [Vivado 12-507] No nets matched 'eth_bridge/config_frameData_reg_n_0_[16]'. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'eth_bridge/config_frameData_reg_n_0_[29]'. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:302]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:897]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:1491]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:2309]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:3357]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:4175]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5226]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5820]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:6638]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:7686]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:8504]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:301]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:895]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:1713]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:2761]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:3579]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo.dcp'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0_clocks.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0_clocks.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'sys_top'...
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'partial_led_test_v1_0_S00_AXI' instantiated as 'design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/hdl/partial_led_test_v1_0.v:47]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 43 instances

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 7162.703 ; gain = 967.961 ; free physical = 4698 ; free virtual = 9848
update_compile_order -fileset sources_1
write_checkpoint -force ./checkpoints/top_synth.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7164.699 ; gain = 0.000 ; free physical = 3277 ; free virtual = 8466
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_synth.dcp' has been generated.
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_synth.dcp
open_checkpoint ./checkpoints/top_synth.dcp
Command: open_checkpoint ./checkpoints/top_synth.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7164.699 ; gain = 0.000 ; free physical = 3268 ; free virtual = 8489
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 499 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp4/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp4/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp4/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp4/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp4/sys_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:302]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:897]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:1491]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:2309]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:3357]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:4175]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5226]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5820]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:6638]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:7686]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:8504]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:301]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:895]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:1713]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:2761]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:3579]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp4/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp4/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp4/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 7280.270 ; gain = 0.000 ; free physical = 3074 ; free virtual = 8285
Restored from archive | CPU: 0.110000 secs | Memory: -0.982414 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 7280.270 ; gain = 0.000 ; free physical = 3074 ; free virtual = 8285
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'partial_led_test_v1_0_S00_AXI' instantiated as 'design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/hdl/partial_led_test_v1_0.v:47]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 43 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 7398.410 ; gain = 233.711 ; free physical = 3012 ; free virtual = 8222
checkpoint_top_synth
set_property HD.RECONFIGURABLE true [get_cells design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst]
read_xdc ./constraints/top_io.xdc
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc]
/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc
read_checkpoint ./checkpoints/up.dcp -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst
Command: read_checkpoint ./checkpoints/up.dcp -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
checkpoint_top_synth
startgroup
create_pblock pblock_1
resize_pblock pblock_1 -add SLICE_X54Y52:SLICE_X67Y73
add_cells_to_pblock pblock_1 [get_cells [list design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst]] -clear_locs
endgroup
set_property RESET_AFTER_RECONFIG 1 [get_pblocks pblock_1]
set_property SNAPPING_MODE ON [get_pblocks pblock_1]
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
create_drc_ruledeck ruledeck_1
add_drc_checks -ruledeck ruledeck_1 [get_drc_checks {HDPRA-62 HDPRA-60 HDPRA-58 HDPRA-57 HDPRA-56 HDPRA-55 HDPRA-54 HDPRA-53 HDPRA-52 HDPRA-51 HDPRA-21 HDPR-43 HDPR-20 HDPR-41 HDPR-40 HDPR-30 HDPR-87 HDPR-86 HDPR-85 HDPR-84 HDPR-83 HDPR-74 HDPR-73 HDPR-72 HDPR-71 HDPR-70 HDPR-69 HDPR-68 HDPR-67 HDPR-66 HDPR-65 HDPR-64 HDPR-63 HDPR-62 HDPR-61 HDPR-60 HDPR-59 HDPR-58 HDPR-57 HDPR-54 HDPR-51 HDPR-50 HDPR-49 HDPR-48 HDPR-47 HDPR-46 HDPR-45 HDPR-44 HDPR-42 HDPR-38 HDPR-37 HDPR-36 HDPR-35 HDPR-34 HDPR-33 HDPR-32 HDPR-29 HDPR-28 HDPR-27 HDPR-26 HDPR-25 HDPR-23 HDPR-22 HDPR-18 HDPR-17 HDPR-16 HDPR-15 HDPR-14 HDPR-13 HDPR-12 HDPR-11 HDPR-10 HDPR-9 HDPR-8 HDPR-7 HDPR-6 HDPR-5 HDPR-4 HDPR-3 HDPR-2 HDPR-1}]
report_drc -name drc_1 -ruledecks {ruledeck_1}
Command: report_drc -name drc_1 -ruledecks ruledeck_1
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc completed successfully
delete_drc_ruledeck ruledeck_1
write_xdc -force ./constraints/top_fplan.xdc
/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan.xdc
write_checkpoint -force ./checkpoints/top_link_mode1.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7410.410 ; gain = 0.000 ; free physical = 3032 ; free virtual = 8239
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_link_mode1.dcp' has been generated.
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_link_mode1.dcp
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2019.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 7410.410 ; gain = 0.000 ; free physical = 3035 ; free virtual = 8244
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 95 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f162fc86

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 7512.438 ; gain = 0.000 ; free physical = 3016 ; free virtual = 8238
INFO: [Opt 31-389] Phase Retarget created 47 cells and removed 114 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 12 load pin(s).
Phase 2 Constant propagation | Checksum: 164fed837

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 7512.438 ; gain = 0.000 ; free physical = 3017 ; free virtual = 8240
INFO: [Opt 31-389] Phase Constant propagation created 93 cells and removed 336 cells

Phase 3 Sweep
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.
Phase 3 Sweep | Checksum: 15012dea2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 7512.438 ; gain = 0.000 ; free physical = 3029 ; free virtual = 8240
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 996 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15012dea2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7512.438 ; gain = 0.000 ; free physical = 3030 ; free virtual = 8240
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15012dea2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 7512.438 ; gain = 0.000 ; free physical = 3029 ; free virtual = 8240
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7512.438 ; gain = 0.000 ; free physical = 3026 ; free virtual = 8240
Ending Logic Optimization Task | Checksum: 13e4f23bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 7512.438 ; gain = 0.000 ; free physical = 3026 ; free virtual = 8240

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.825 | TNS=0.000 |
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 42 BRAM(s) out of a total of 54 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 11 WE to EN ports
Number of BRAM Ports augmented: 39 newly gated: 15 Total Ports: 108
Ending PowerOpt Patch Enables Task | Checksum: 153b8fee2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2974 ; free virtual = 8186
Ending Power Optimization Task | Checksum: 153b8fee2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7956.273 ; gain = 443.836 ; free physical = 2989 ; free virtual = 8200
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 7956.273 ; gain = 545.863 ; free physical = 2988 ; free virtual = 8200
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2922 ; free virtual = 8142
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f4f37e63

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2922 ; free virtual = 8142
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2940 ; free virtual = 8148

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 101e3566a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2940 ; free virtual = 8148

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1299bab6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2920 ; free virtual = 8126

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1299bab6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2920 ; free virtual = 8126
Phase 1 Placer Initialization | Checksum: 1299bab6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2919 ; free virtual = 8126

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bbc52f4b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2888 ; free virtual = 8094

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bbc52f4b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2888 ; free virtual = 8095

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13325496b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2885 ; free virtual = 8093

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1caa3d2a4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2884 ; free virtual = 8093

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1caa3d2a4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2884 ; free virtual = 8093

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1caa3d2a4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2884 ; free virtual = 8093

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 170032f36

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2882 ; free virtual = 8091

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Place Remaining
Phase 3.7.1 Place Remaining | Checksum: a4349f36

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2882 ; free virtual = 8091
Phase 3.7 Small Shape Detail Placement | Checksum: a4349f36

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2885 ; free virtual = 8094

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: f0eaddfa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2889 ; free virtual = 8097

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: f0eaddfa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2889 ; free virtual = 8097

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: f0eaddfa

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2893 ; free virtual = 8100
Phase 3 Detail Placement | Checksum: f0eaddfa

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2893 ; free virtual = 8100

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f3dc2e4a

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f3dc2e4a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2892 ; free virtual = 8100
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.345. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15254d02e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2893 ; free virtual = 8100
Phase 4.1 Post Commit Optimization | Checksum: 15254d02e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2893 ; free virtual = 8100

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15254d02e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2895 ; free virtual = 8102

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15254d02e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2895 ; free virtual = 8102

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 9ec799a8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2895 ; free virtual = 8102
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9ec799a8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2895 ; free virtual = 8102
Ending Placer Task | Checksum: 9725e151

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2916 ; free virtual = 8123
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:25 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2889 ; free virtual = 8105
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5f6a8d59 ConstDB: 0 ShapeSum: 37bb53f8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12259d96d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2766 ; free virtual = 7973
Post Restoration Checksum: NetGraph: dba6dcc NumContArr: 901f4e5f Constraints: 84801d42 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12259d96d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2761 ; free virtual = 7968

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12259d96d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2721 ; free virtual = 7929

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12259d96d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2721 ; free virtual = 7929
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20173a3e5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2709 ; free virtual = 7916
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.241  | TNS=0.000  | WHS=-0.357 | THS=-242.895|

Phase 2 Router Initialization | Checksum: 214c9516c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2706 ; free virtual = 7913

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21eb532c9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2705 ; free virtual = 7915

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1470
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.639  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d8c470f6

Time (s): cpu = 00:01:10 ; elapsed = 00:00:26 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2702 ; free virtual = 7909

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.639  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ad14bee4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:28 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2701 ; free virtual = 7908

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.639  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2187e187f

Time (s): cpu = 00:01:26 ; elapsed = 00:00:30 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2699 ; free virtual = 7908
Phase 4 Rip-up And Reroute | Checksum: 2187e187f

Time (s): cpu = 00:01:26 ; elapsed = 00:00:30 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2699 ; free virtual = 7908

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2187e187f

Time (s): cpu = 00:01:26 ; elapsed = 00:00:30 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2699 ; free virtual = 7908

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2187e187f

Time (s): cpu = 00:01:26 ; elapsed = 00:00:30 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2699 ; free virtual = 7908
Phase 5 Delay and Skew Optimization | Checksum: 2187e187f

Time (s): cpu = 00:01:26 ; elapsed = 00:00:30 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2699 ; free virtual = 7908

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18a50259e

Time (s): cpu = 00:01:28 ; elapsed = 00:00:31 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.754  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1800d7490

Time (s): cpu = 00:01:28 ; elapsed = 00:00:31 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7906
Phase 6 Post Hold Fix | Checksum: 1800d7490

Time (s): cpu = 00:01:28 ; elapsed = 00:00:31 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7906

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.78114 %
  Global Horizontal Routing Utilization  = 3.53617 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 214c824e0

Time (s): cpu = 00:01:28 ; elapsed = 00:00:31 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7906

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 214c824e0

Time (s): cpu = 00:01:28 ; elapsed = 00:00:31 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2697 ; free virtual = 7905

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2291e9a9b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:32 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2696 ; free virtual = 7904

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.754  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2291e9a9b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:32 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2700 ; free virtual = 7907
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:00:34 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2742 ; free virtual = 7949

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:35 ; elapsed = 00:00:37 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2742 ; free virtual = 7949
write_checkpoint -force ./checkpoints/top_mode1_routed.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2704 ; free virtual = 7936
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_mode1_routed.dcp' has been generated.
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_mode1_routed.dcp
update_design -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst -black_box
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
lock_design -level routing
Locking Netlist...
Locking Placement...
Locking Routing...
write_checkpoint -force ./checkpoints/static_routed.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2678 ; free virtual = 7921
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/static_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2701 ; free virtual = 7925
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/static_routed.dcp
close_design
open_checkpoint ./checkpoints/static_routed.dcp
Command: open_checkpoint ./checkpoints/static_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2906 ; free virtual = 8158
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 448 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp12/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp12/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp12/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp12/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp12/sys_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:302]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:897]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:1491]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:2309]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:3357]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:4175]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5226]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5820]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:6638]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:7686]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:8504]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:301]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:895]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:1713]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:2761]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:3579]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp12/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp12/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp12/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.62 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2809 ; free virtual = 8064
Restored from archive | CPU: 0.630000 secs | Memory: 14.204132 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.62 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2810 ; free virtual = 8064
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'partial_led_test_v1_0_S00_AXI_bb' instantiated as 'design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/hdl/partial_led_test_v1_0.v:47]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances
  SRLC32E => SRL16E: 5 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2786 ; free virtual = 8019
checkpoint_static_routed
read_checkpoint -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst ./checkpoints/down.dcp
Command: read_checkpoint -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst ./checkpoints/down.dcp
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
checkpoint_static_routed
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2780 ; free virtual = 8005
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2dcf9d75e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2757 ; free virtual = 7995
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2dcf9d75e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2768 ; free virtual = 7994
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2338e3674

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2769 ; free virtual = 7994
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2338e3674

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2768 ; free virtual = 7993
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2338e3674

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2769 ; free virtual = 7994
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2771 ; free virtual = 7996
Ending Logic Optimization Task | Checksum: 20142e713

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2772 ; free virtual = 7996

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.756 | TNS=0.000 |
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 54 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 2781f07bc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2756 ; free virtual = 7981
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2756 ; free virtual = 7981
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2723 ; free virtual = 7961
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 130736314

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2722 ; free virtual = 7960
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2747 ; free virtual = 7973

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a5332ed8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2728 ; free virtual = 7953

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a2aa09a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2702 ; free virtual = 7927

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a2aa09a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2701 ; free virtual = 7926
Phase 1 Placer Initialization | Checksum: 1a2aa09a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2702 ; free virtual = 7927

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b7c77bad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2677 ; free virtual = 7902

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b7c77bad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2677 ; free virtual = 7902

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b5bbc0c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2678 ; free virtual = 7903

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ab2974ad

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2678 ; free virtual = 7902

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ab2974ad

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2678 ; free virtual = 7902

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2357b1498

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2676 ; free virtual = 7902

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 204912058

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2677 ; free virtual = 7903

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 204912058

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2677 ; free virtual = 7903
Phase 3 Detail Placement | Checksum: 204912058

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2677 ; free virtual = 7903

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24c643037

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 24c643037

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2686 ; free virtual = 7913
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.756. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 27d8f018e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2686 ; free virtual = 7913
Phase 4.1 Post Commit Optimization | Checksum: 27d8f018e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2686 ; free virtual = 7913

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27d8f018e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2688 ; free virtual = 7915

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2eb06a227

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2688 ; free virtual = 7915

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2be2f2ff0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2689 ; free virtual = 7915
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2be2f2ff0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2689 ; free virtual = 7915
Ending Placer Task | Checksum: 1ca9d7268

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2725 ; free virtual = 7952
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2706 ; free virtual = 7941
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a23ffa7f ConstDB: 0 ShapeSum: bae5d750 RouteDB: 6d77a099

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1f8eda3ce

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2613 ; free virtual = 7839
Post Restoration Checksum: NetGraph: f50d7f46 NumContArr: e73eae03 Constraints: f5330464 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2d17f31ad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2613 ; free virtual = 7839

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2d17f31ad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2574 ; free virtual = 7800

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2d17f31ad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2574 ; free virtual = 7800
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 291e6c89b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2560 ; free virtual = 7788
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.640  | TNS=0.000  | WHS=-0.207 | THS=-87.709|

Phase 2 Router Initialization | Checksum: 22c5038ce

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2534 ; free virtual = 7784

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24aea3441

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2534 ; free virtual = 7785

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.640  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11a9e0c6b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2530 ; free virtual = 7782

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.640  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14efcb4c1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2532 ; free virtual = 7785
Phase 4 Rip-up And Reroute | Checksum: 14efcb4c1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2532 ; free virtual = 7785

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14efcb4c1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2532 ; free virtual = 7785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14efcb4c1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2532 ; free virtual = 7785
Phase 5 Delay and Skew Optimization | Checksum: 14efcb4c1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2532 ; free virtual = 7785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12bec8d83

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2552 ; free virtual = 7783
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.755  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 135050aa7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2552 ; free virtual = 7783
Phase 6 Post Hold Fix | Checksum: 135050aa7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2552 ; free virtual = 7783

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0333955 %
  Global Horizontal Routing Utilization  = 0.0367647 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 164ffd4d2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2552 ; free virtual = 7783

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 164ffd4d2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2551 ; free virtual = 7782

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 210adee64

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2540 ; free virtual = 7766

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.755  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 210adee64

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2540 ; free virtual = 7766
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2596 ; free virtual = 7822

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2596 ; free virtual = 7822
write_checkpoint -force ./checkpoints/top_mode2_routed.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2560 ; free virtual = 7810
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_mode2_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2587 ; free virtual = 7824
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_mode2_routed.dcp
close_design
pr_verify -full_check ./checkpoints/top_mode1_routed.dcp ./checkpoints/top_mode2_routed.dcp
Command: pr_verify -full_check ./checkpoints/top_mode1_routed.dcp ./checkpoints/top_mode2_routed.dcp
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp18/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp18/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp18/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp18/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp18/sys_top.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp18/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp18/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp18/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.65 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2731 ; free virtual = 8011
Restored from archive | CPU: 0.680000 secs | Memory: 14.782120 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.65 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2731 ; free virtual = 8011
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Generating merged BMM file for the design top 'sys_top'...
INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp21/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp21/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp21/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp21/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp21/sys_top.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp21/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp21/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp21/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.63 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2574 ; free virtual = 7855
Restored from archive | CPU: 0.640000 secs | Memory: 14.567619 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.63 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2574 ; free virtual = 7855
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Generating merged BMM file for the design top 'sys_top'...
INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./checkpoints/top_mode1_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 102
  Number of static tiles compared           = 612
  Number of static sites compared           = 2675
  Number of static cells compared           = 14631
  Number of static routed nodes compared    = 198173
  Number of static routed pips compared     = 184841

DCP2: ./checkpoints/top_mode2_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 102
  Number of static tiles compared           = 612
  Number of static sites compared           = 2675
  Number of static cells compared           = 14631
  Number of static routed nodes compared    = 198173
  Number of static routed pips compared     = 184841
INFO: [Vivado 12-3253] PR_VERIFY: check points ./checkpoints/top_mode1_routed.dcp and ./checkpoints/top_mode2_routed.dcp are compatible
pr_verify: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2765 ; free virtual = 7988
open_checkpoint ./checkpoints/top_mode1_routed.dcp
Command: open_checkpoint ./checkpoints/top_mode1_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2779 ; free virtual = 8039
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp24/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp24/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp24/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp24/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp24/sys_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:302]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:897]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:1491]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:2309]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:3357]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:4175]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5226]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5820]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:6638]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:7686]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:8504]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:301]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:895]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:1713]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:2761]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:3579]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp24/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp24/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp24/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2731 ; free virtual = 7994
Restored from archive | CPU: 0.660000 secs | Memory: 14.484177 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2731 ; free virtual = 7994
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances
  SRLC32E => SRL16E: 5 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2717 ; free virtual = 7960
checkpoint_top_mode1_routed
write_bitstream -force ./bitstreams/mode_up.bit
Command: write_bitstream -force ./bitstreams/mode_up.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 17 net(s) have no routable loads. The problem bus(es) and/or net(s) are eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i... and (the first 15 of 17 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_1" Reconfigurable Module "design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst"
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bitstreams/mode_up.bit...
Process Partition "pblock_1"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_1" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2142688 bits.
Writing bitstream ./bitstreams/mode_up_pblock_1_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2646 ; free virtual = 7889
./bitstreams/mode_up.bit
close_design
open_checkpoint ./checkpoints/top_mode2_routed.dcp
Command: open_checkpoint ./checkpoints/top_mode2_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2682 ; free virtual = 7923
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp26/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp26/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp26/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp26/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp26/sys_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:302]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:897]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:1491]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:2309]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:3357]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:4175]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5226]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5820]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:6638]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:7686]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:8504]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:301]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:895]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:1713]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:2761]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:3579]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp26/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp26/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-23358-alex-warc/dcp26/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.64 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2610 ; free virtual = 7882
Restored from archive | CPU: 0.660000 secs | Memory: 14.519264 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2610 ; free virtual = 7882
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2594 ; free virtual = 7844
checkpoint_top_mode2_routed
current_project nicap_test
write_bitstream -force ./bitstreams/mode_down.bit
Command: write_bitstream -force ./bitstreams/mode_down.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
2 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-69] Command failed: The current design is not implemented.
current_project project_top_mode2_routed
write_bitstream -force ./bitstreams/mode_down.bit
Command: write_bitstream -force ./bitstreams/mode_down.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 17 net(s) have no routable loads. The problem bus(es) and/or net(s) are eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i... and (the first 15 of 17 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_1" Reconfigurable Module "design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst"
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bitstreams/mode_down.bit...
Process Partition "pblock_1"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_1" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2142688 bits.
Writing bitstream ./bitstreams/mode_down_pblock_1_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 7956.273 ; gain = 0.000 ; free physical = 2565 ; free virtual = 7822
./bitstreams/mode_down.bit
close_design
write_hwdef -file ./software/system.hdf
/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system.hdf
launch_sdk -workspace ./software -hwspec ./software/system.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace ./software -hwspec ./software/system.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_2
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_3
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:module_ref:partial_led_test_v1_0:1.0 - partial_led_test_v1_0_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- user.shs:user:zycap:1.0 - zycap_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd>
