create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[1]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[2]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[3]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[4]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[5]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[6]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[7]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[8]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[9]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[10]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[11]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[12]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[13]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[14]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[15]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[16]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[17]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[18]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[19]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[20]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[21]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[22]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[23]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[24]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[25]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[26]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[27]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[28]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[29]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[30]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARADDR[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[1]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[2]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[3]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[4]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[5]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[6]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[7]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[8]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[9]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[10]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[11]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[12]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[13]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[14]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[15]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[16]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[17]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[18]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[19]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[20]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[21]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[22]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[23]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[24]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[25]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[26]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[27]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[28]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[29]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[30]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[31]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[32]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[33]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[34]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[35]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[36]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[37]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[38]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[39]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[40]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[41]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[42]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[43]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[44]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[45]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[46]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[47]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[48]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[49]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[50]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[51]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[52]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[53]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[54]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[55]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[56]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[57]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[58]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[59]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[60]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[61]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[62]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RDATA[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARCACHE[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARCACHE[1]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARCACHE[2]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARCACHE[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARBURST[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARBURST[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RRESP[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RRESP[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 3 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARSIZE[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARSIZE[1]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARSIZE[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARLEN[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARLEN[1]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARLEN[2]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARLEN[3]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARLEN[4]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARLEN[5]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARLEN[6]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARLEN[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARLEN[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARLEN[1]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARLEN[2]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARLEN[3]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARLEN[4]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARLEN[5]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARLEN[6]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARLEN[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 64 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[1]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[2]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[3]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[4]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[5]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[6]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[7]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[8]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[9]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[10]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[11]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[12]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[13]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[14]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[15]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[16]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[17]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[18]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[19]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[20]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[21]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[22]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[23]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[24]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[25]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[26]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[27]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[28]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[29]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[30]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[31]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[32]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[33]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[34]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[35]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[36]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[37]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[38]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[39]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[40]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[41]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[42]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[43]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[44]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[45]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[46]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[47]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[48]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[49]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[50]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[51]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[52]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[53]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[54]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[55]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[56]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[57]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[58]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[59]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[60]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[61]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[62]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RDATA[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARBURST[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARBURST[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 4 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARCACHE[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARCACHE[1]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARCACHE[2]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARCACHE[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[1]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[2]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[3]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[4]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[5]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[6]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[7]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[8]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[9]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[10]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[11]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[12]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[13]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[14]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[15]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[16]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[17]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[18]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[19]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[20]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[21]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[22]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[23]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[24]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[25]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[26]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[27]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[28]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[29]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[30]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARADDR[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 2 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RRESP[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RRESP[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 3 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARSIZE[0]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARSIZE[1]} {design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARSIZE[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/KNN_DMA_0/inst/status[0]} {design_1_i/KNN_DMA_0/inst/status[1]} {design_1_i/KNN_DMA_0/inst/status[2]} {design_1_i/KNN_DMA_0/inst/status[3]} {design_1_i/KNN_DMA_0/inst/status[4]} {design_1_i/KNN_DMA_0/inst/status[5]} {design_1_i/KNN_DMA_0/inst/status[6]} {design_1_i/KNN_DMA_0/inst/status[7]} {design_1_i/KNN_DMA_0/inst/status[8]} {design_1_i/KNN_DMA_0/inst/status[9]} {design_1_i/KNN_DMA_0/inst/status[10]} {design_1_i/KNN_DMA_0/inst/status[11]} {design_1_i/KNN_DMA_0/inst/status[12]} {design_1_i/KNN_DMA_0/inst/status[13]} {design_1_i/KNN_DMA_0/inst/status[14]} {design_1_i/KNN_DMA_0/inst/status[15]} {design_1_i/KNN_DMA_0/inst/status[16]} {design_1_i/KNN_DMA_0/inst/status[17]} {design_1_i/KNN_DMA_0/inst/status[18]} {design_1_i/KNN_DMA_0/inst/status[19]} {design_1_i/KNN_DMA_0/inst/status[20]} {design_1_i/KNN_DMA_0/inst/status[21]} {design_1_i/KNN_DMA_0/inst/status[22]} {design_1_i/KNN_DMA_0/inst/status[23]} {design_1_i/KNN_DMA_0/inst/status[24]} {design_1_i/KNN_DMA_0/inst/status[25]} {design_1_i/KNN_DMA_0/inst/status[26]} {design_1_i/KNN_DMA_0/inst/status[27]} {design_1_i/KNN_DMA_0/inst/status[28]} {design_1_i/KNN_DMA_0/inst/status[29]} {design_1_i/KNN_DMA_0/inst/status[30]} {design_1_i/KNN_DMA_0/inst/status[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 128 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/KNN_DMA_0/inst/fifoDataOut[0]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[1]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[2]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[3]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[4]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[5]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[6]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[7]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[8]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[9]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[10]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[11]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[12]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[13]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[14]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[15]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[16]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[17]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[18]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[19]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[20]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[21]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[22]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[23]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[24]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[25]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[26]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[27]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[28]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[29]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[30]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[31]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[32]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[33]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[34]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[35]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[36]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[37]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[38]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[39]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[40]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[41]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[42]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[43]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[44]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[45]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[46]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[47]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[48]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[49]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[50]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[51]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[52]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[53]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[54]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[55]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[56]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[57]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[58]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[59]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[60]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[61]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[62]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[63]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[64]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[65]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[66]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[67]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[68]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[69]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[70]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[71]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[72]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[73]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[74]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[75]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[76]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[77]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[78]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[79]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[80]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[81]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[82]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[83]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[84]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[85]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[86]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[87]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[88]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[89]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[90]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[91]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[92]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[93]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[94]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[95]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[96]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[97]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[98]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[99]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[100]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[101]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[102]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[103]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[104]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[105]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[106]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[107]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[108]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[109]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[110]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[111]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[112]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[113]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[114]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[115]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[116]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[117]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[118]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[119]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[120]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[121]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[122]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[123]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[124]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[125]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[126]} {design_1_i/KNN_DMA_0/inst/fifoDataOut[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/KNN_DMA_0/inst/length1[0]} {design_1_i/KNN_DMA_0/inst/length1[1]} {design_1_i/KNN_DMA_0/inst/length1[2]} {design_1_i/KNN_DMA_0/inst/length1[3]} {design_1_i/KNN_DMA_0/inst/length1[4]} {design_1_i/KNN_DMA_0/inst/length1[5]} {design_1_i/KNN_DMA_0/inst/length1[6]} {design_1_i/KNN_DMA_0/inst/length1[7]} {design_1_i/KNN_DMA_0/inst/length1[8]} {design_1_i/KNN_DMA_0/inst/length1[9]} {design_1_i/KNN_DMA_0/inst/length1[10]} {design_1_i/KNN_DMA_0/inst/length1[11]} {design_1_i/KNN_DMA_0/inst/length1[12]} {design_1_i/KNN_DMA_0/inst/length1[13]} {design_1_i/KNN_DMA_0/inst/length1[14]} {design_1_i/KNN_DMA_0/inst/length1[15]} {design_1_i/KNN_DMA_0/inst/length1[16]} {design_1_i/KNN_DMA_0/inst/length1[17]} {design_1_i/KNN_DMA_0/inst/length1[18]} {design_1_i/KNN_DMA_0/inst/length1[19]} {design_1_i/KNN_DMA_0/inst/length1[20]} {design_1_i/KNN_DMA_0/inst/length1[21]} {design_1_i/KNN_DMA_0/inst/length1[22]} {design_1_i/KNN_DMA_0/inst/length1[23]} {design_1_i/KNN_DMA_0/inst/length1[24]} {design_1_i/KNN_DMA_0/inst/length1[25]} {design_1_i/KNN_DMA_0/inst/length1[26]} {design_1_i/KNN_DMA_0/inst/length1[27]} {design_1_i/KNN_DMA_0/inst/length1[28]} {design_1_i/KNN_DMA_0/inst/length1[29]} {design_1_i/KNN_DMA_0/inst/length1[30]} {design_1_i/KNN_DMA_0/inst/length1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 64 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/KNN_DMA_0/inst/fifoDataIn1[0]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[1]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[2]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[3]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[4]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[5]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[6]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[7]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[8]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[9]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[10]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[11]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[12]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[13]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[14]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[15]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[16]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[17]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[18]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[19]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[20]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[21]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[22]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[23]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[24]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[25]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[26]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[27]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[28]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[29]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[30]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[31]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[32]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[33]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[34]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[35]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[36]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[37]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[38]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[39]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[40]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[41]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[42]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[43]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[44]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[45]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[46]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[47]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[48]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[49]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[50]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[51]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[52]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[53]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[54]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[55]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[56]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[57]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[58]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[59]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[60]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[61]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[62]} {design_1_i/KNN_DMA_0/inst/fifoDataIn1[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/KNN_DMA_0/inst/length0[0]} {design_1_i/KNN_DMA_0/inst/length0[1]} {design_1_i/KNN_DMA_0/inst/length0[2]} {design_1_i/KNN_DMA_0/inst/length0[3]} {design_1_i/KNN_DMA_0/inst/length0[4]} {design_1_i/KNN_DMA_0/inst/length0[5]} {design_1_i/KNN_DMA_0/inst/length0[6]} {design_1_i/KNN_DMA_0/inst/length0[7]} {design_1_i/KNN_DMA_0/inst/length0[8]} {design_1_i/KNN_DMA_0/inst/length0[9]} {design_1_i/KNN_DMA_0/inst/length0[10]} {design_1_i/KNN_DMA_0/inst/length0[11]} {design_1_i/KNN_DMA_0/inst/length0[12]} {design_1_i/KNN_DMA_0/inst/length0[13]} {design_1_i/KNN_DMA_0/inst/length0[14]} {design_1_i/KNN_DMA_0/inst/length0[15]} {design_1_i/KNN_DMA_0/inst/length0[16]} {design_1_i/KNN_DMA_0/inst/length0[17]} {design_1_i/KNN_DMA_0/inst/length0[18]} {design_1_i/KNN_DMA_0/inst/length0[19]} {design_1_i/KNN_DMA_0/inst/length0[20]} {design_1_i/KNN_DMA_0/inst/length0[21]} {design_1_i/KNN_DMA_0/inst/length0[22]} {design_1_i/KNN_DMA_0/inst/length0[23]} {design_1_i/KNN_DMA_0/inst/length0[24]} {design_1_i/KNN_DMA_0/inst/length0[25]} {design_1_i/KNN_DMA_0/inst/length0[26]} {design_1_i/KNN_DMA_0/inst/length0[27]} {design_1_i/KNN_DMA_0/inst/length0[28]} {design_1_i/KNN_DMA_0/inst/length0[29]} {design_1_i/KNN_DMA_0/inst/length0[30]} {design_1_i/KNN_DMA_0/inst/length0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/KNN_DMA_0/inst/control[0]} {design_1_i/KNN_DMA_0/inst/control[1]} {design_1_i/KNN_DMA_0/inst/control[2]} {design_1_i/KNN_DMA_0/inst/control[3]} {design_1_i/KNN_DMA_0/inst/control[4]} {design_1_i/KNN_DMA_0/inst/control[5]} {design_1_i/KNN_DMA_0/inst/control[6]} {design_1_i/KNN_DMA_0/inst/control[7]} {design_1_i/KNN_DMA_0/inst/control[8]} {design_1_i/KNN_DMA_0/inst/control[9]} {design_1_i/KNN_DMA_0/inst/control[10]} {design_1_i/KNN_DMA_0/inst/control[11]} {design_1_i/KNN_DMA_0/inst/control[12]} {design_1_i/KNN_DMA_0/inst/control[13]} {design_1_i/KNN_DMA_0/inst/control[14]} {design_1_i/KNN_DMA_0/inst/control[15]} {design_1_i/KNN_DMA_0/inst/control[16]} {design_1_i/KNN_DMA_0/inst/control[17]} {design_1_i/KNN_DMA_0/inst/control[18]} {design_1_i/KNN_DMA_0/inst/control[19]} {design_1_i/KNN_DMA_0/inst/control[20]} {design_1_i/KNN_DMA_0/inst/control[21]} {design_1_i/KNN_DMA_0/inst/control[22]} {design_1_i/KNN_DMA_0/inst/control[23]} {design_1_i/KNN_DMA_0/inst/control[24]} {design_1_i/KNN_DMA_0/inst/control[25]} {design_1_i/KNN_DMA_0/inst/control[26]} {design_1_i/KNN_DMA_0/inst/control[27]} {design_1_i/KNN_DMA_0/inst/control[28]} {design_1_i/KNN_DMA_0/inst/control[29]} {design_1_i/KNN_DMA_0/inst/control[30]} {design_1_i/KNN_DMA_0/inst/control[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/KNN_DMA_0/inst/addr1[0]} {design_1_i/KNN_DMA_0/inst/addr1[1]} {design_1_i/KNN_DMA_0/inst/addr1[2]} {design_1_i/KNN_DMA_0/inst/addr1[3]} {design_1_i/KNN_DMA_0/inst/addr1[4]} {design_1_i/KNN_DMA_0/inst/addr1[5]} {design_1_i/KNN_DMA_0/inst/addr1[6]} {design_1_i/KNN_DMA_0/inst/addr1[7]} {design_1_i/KNN_DMA_0/inst/addr1[8]} {design_1_i/KNN_DMA_0/inst/addr1[9]} {design_1_i/KNN_DMA_0/inst/addr1[10]} {design_1_i/KNN_DMA_0/inst/addr1[11]} {design_1_i/KNN_DMA_0/inst/addr1[12]} {design_1_i/KNN_DMA_0/inst/addr1[13]} {design_1_i/KNN_DMA_0/inst/addr1[14]} {design_1_i/KNN_DMA_0/inst/addr1[15]} {design_1_i/KNN_DMA_0/inst/addr1[16]} {design_1_i/KNN_DMA_0/inst/addr1[17]} {design_1_i/KNN_DMA_0/inst/addr1[18]} {design_1_i/KNN_DMA_0/inst/addr1[19]} {design_1_i/KNN_DMA_0/inst/addr1[20]} {design_1_i/KNN_DMA_0/inst/addr1[21]} {design_1_i/KNN_DMA_0/inst/addr1[22]} {design_1_i/KNN_DMA_0/inst/addr1[23]} {design_1_i/KNN_DMA_0/inst/addr1[24]} {design_1_i/KNN_DMA_0/inst/addr1[25]} {design_1_i/KNN_DMA_0/inst/addr1[26]} {design_1_i/KNN_DMA_0/inst/addr1[27]} {design_1_i/KNN_DMA_0/inst/addr1[28]} {design_1_i/KNN_DMA_0/inst/addr1[29]} {design_1_i/KNN_DMA_0/inst/addr1[30]} {design_1_i/KNN_DMA_0/inst/addr1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 64 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/KNN_DMA_0/inst/fifoDataIn0[0]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[1]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[2]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[3]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[4]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[5]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[6]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[7]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[8]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[9]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[10]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[11]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[12]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[13]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[14]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[15]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[16]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[17]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[18]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[19]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[20]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[21]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[22]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[23]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[24]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[25]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[26]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[27]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[28]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[29]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[30]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[31]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[32]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[33]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[34]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[35]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[36]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[37]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[38]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[39]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[40]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[41]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[42]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[43]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[44]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[45]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[46]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[47]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[48]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[49]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[50]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[51]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[52]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[53]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[54]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[55]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[56]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[57]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[58]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[59]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[60]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[61]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[62]} {design_1_i/KNN_DMA_0/inst/fifoDataIn0[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/KNN_DMA_0/inst/addr0[0]} {design_1_i/KNN_DMA_0/inst/addr0[1]} {design_1_i/KNN_DMA_0/inst/addr0[2]} {design_1_i/KNN_DMA_0/inst/addr0[3]} {design_1_i/KNN_DMA_0/inst/addr0[4]} {design_1_i/KNN_DMA_0/inst/addr0[5]} {design_1_i/KNN_DMA_0/inst/addr0[6]} {design_1_i/KNN_DMA_0/inst/addr0[7]} {design_1_i/KNN_DMA_0/inst/addr0[8]} {design_1_i/KNN_DMA_0/inst/addr0[9]} {design_1_i/KNN_DMA_0/inst/addr0[10]} {design_1_i/KNN_DMA_0/inst/addr0[11]} {design_1_i/KNN_DMA_0/inst/addr0[12]} {design_1_i/KNN_DMA_0/inst/addr0[13]} {design_1_i/KNN_DMA_0/inst/addr0[14]} {design_1_i/KNN_DMA_0/inst/addr0[15]} {design_1_i/KNN_DMA_0/inst/addr0[16]} {design_1_i/KNN_DMA_0/inst/addr0[17]} {design_1_i/KNN_DMA_0/inst/addr0[18]} {design_1_i/KNN_DMA_0/inst/addr0[19]} {design_1_i/KNN_DMA_0/inst/addr0[20]} {design_1_i/KNN_DMA_0/inst/addr0[21]} {design_1_i/KNN_DMA_0/inst/addr0[22]} {design_1_i/KNN_DMA_0/inst/addr0[23]} {design_1_i/KNN_DMA_0/inst/addr0[24]} {design_1_i/KNN_DMA_0/inst/addr0[25]} {design_1_i/KNN_DMA_0/inst/addr0[26]} {design_1_i/KNN_DMA_0/inst/addr0[27]} {design_1_i/KNN_DMA_0/inst/addr0[28]} {design_1_i/KNN_DMA_0/inst/addr0[29]} {design_1_i/KNN_DMA_0/inst/addr0[30]} {design_1_i/KNN_DMA_0/inst/addr0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/KNN_DMA_0/inst/fifoDataInWrEn0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/KNN_DMA_0/inst/fifoDataInWrEn1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list design_1_i/KNN_DMA_0/inst/fifoDataOutWrEn]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_ARVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_ARVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M00_AXI_MM2S_inst/M_AXI_RVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list design_1_i/KNN_DMA_0/inst/KNN_DMA_v1_0_M01_AXI_MM2S_inst/M_AXI_RVALID]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
