var pairs =
{
"fpga":{"attributes":1,"implementation":1,"native":1,"libraries":1}
,"hdl":{"attributes":1,"source":1,"vhdl":1}
,"attributes":{"constraints":1,"described":1,"appear":1,"included":1,"during":1,"typically":1,"passed":1,"become":1,"available":1,"recommended":1,"hdl":1}
,"constraints":{"attached":1,"hdl":1}
,"attached":{"text":1}
,"text":{"design":1}
,"design":{"objects":1,"object":1,"attribute":1,"placed":1}
,"objects":{"interpreted":1}
,"interpreted":{"diamond":1}
,"diamond":{"software":1}
,"software":{"design":1,"uses":1}
,"object":{"specific":1,"example":1}
,"specific":{"port":1,"architecture":1,"applications":1}
,"port":{"component":1}
,"component":{"pin":1,"logical":1}
,"pin":{"net":1}
,"net":{"instance":1,"timing-driven":1}
,"instance":{"instantiation":1}
,"instantiation":{"even":1}
,"even":{"entire":1}
,"entire":{"design":1}
,"attribute":{"provides":1,"specify":1,"keyword":1}
,"provides":{"information":1}
,"information":{"object":1}
,"example":{"attribute":1}
,"specify":{"component":1,"frequency":1}
,"logical":{"design":1,"preference":1,"preferences":1}
,"placed":{"physical":1}
,"physical":{"device":1}
,"device":{"specify":1}
,"frequency":{"constraint":1}
,"constraint":{"net":1}
,"timing-driven":{"place":1}
,"place":{"route":1}
,"route":{"attempt":1}
,"attempt":{"meet":1}
,"described":{"section":1}
,"section":{"commonly":1}
,"commonly":{"used":1}
,"used":{"constraints":1}
,"source":{"files":1}
,"files":{"schematics":1}
,"schematics":{"generally":1}
,"generally":{"apply":1}
,"apply":{"designs":1}
,"designs":{"specific":1}
,"architecture":{"unlike":1}
,"unlike":{"preferences":1}
,"preferences":{"appear":1,"hdl":1}
,"appear":{"logical":1,"netlist":1}
,"preference":{"file":1}
,"file":{".lpf":1,"attributes":1}
,".lpf":{"attributes":1}
,"netlist":{"quite":1,"synthesis":1,"directly":1}
,"quite":{"common":1}
,"common":{"however":1}
,"however":{"preferences":1}
,"included":{"diamond":1}
,"uses":{"union":1}
,"union":{"logical":1}
,"during":{"fpga":1}
,"typically":{"declared":1}
,"declared":{"using":1}
,"using":{"comment":1,"property":1,"ipexpress":1}
,"comment":{"notation":1}
,"notation":{"verilog":1}
,"verilog":{"hdl":1}
,"vhdl":{"attribute":1}
,"keyword":{"assigned":1}
,"assigned":{"schematic":1}
,"schematic":{"editor":1}
,"editor":{"using":1}
,"property":{"feature":1}
,"feature":{"hdl":1}
,"passed":{"edif":1}
,"edif":{"netlist":1,"file":1}
,"synthesis":{"tools":1,"tool":1}
,"tools":{"editing":1}
,"editing":{"netlist":1,"library":1}
,"directly":{"refer":1}
,"refer":{"individual":1,"technical":1}
,"individual":{"synthesis":1}
,"tool":{"documentation":1}
,"documentation":{"instructions":1}
,"instructions":{"edif2ngd":1}
,"edif2ngd":{"reads":1}
,"reads":{"edif":1}
,"become":{"part":1}
,"part":{"fpga":1}
,"native":{"generic":1}
,"generic":{"database":1}
,"database":{".ngd":1}
,"comprehensive":{"guide":1}
,"guide":{"library":1,"specific":1}
,"library":{"element":1}
,"element":{"hdl":1,"attributes":1}
,"available":{"fpga":1,"web":1}
,"libraries":{"reference":1}
,"reference":{"guide":1}
,"applications":{"refer":1}
,"technical":{"notes":1}
,"notes":{"available":1}
,"web":{"site":1}
,"site":{"editing":1}
,"recommended":{"usually":1}
,"usually":{"generated":1}
,"generated":{"array":1}
,"array":{"choices":1}
,"choices":{"made":1}
,"made":{"module":1}
,"module":{"generation":1}
,"generation":{"using":1}
,"adding":{"fpga":1}
}
;Search.control.loadWordPairs(pairs);
