{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 10:36:26 2021 " "Info: Processing started: Sat Apr 24 10:36:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter-16 -c counter-16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter-16 -c counter-16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst1~latch " "Warning: Node \"inst1~latch\" is a latch" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2~latch " "Warning: Node \"inst2~latch\" is a latch" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst~latch " "Warning: Node \"inst~latch\" is a latch" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4~latch " "Warning: Node \"inst4~latch\" is a latch" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 456 -8 160 472 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "pre " "Info: Assuming node \"pre\" is an undefined clock" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pre" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clr " "Info: Assuming node \"clr\" is an undefined clock" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 552 -24 144 568 "clr" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clr" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "d0 " "Info: Assuming node \"d0\" is an undefined clock" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 224 -8 160 240 "d0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "d0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "d1 " "Info: Assuming node \"d1\" is an undefined clock" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 168 -8 160 184 "d1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "d1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "d2 " "Info: Assuming node \"d2\" is an undefined clock" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 112 -8 160 128 "d2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "d2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst~latch " "Info: Detected ripple clock \"inst~latch\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~latch " "Info: Detected ripple clock \"inst2~latch\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1~latch " "Info: Detected ripple clock \"inst1~latch\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst~_emulated " "Info: Detected ripple clock \"inst~_emulated\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 528 168 232 576 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 240 488 552 288 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst~head_lut " "Info: Detected gated clock \"inst~head_lut\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst2~head_lut " "Info: Detected gated clock \"inst2~head_lut\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 624 560 624 672 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 120 488 552 168 "inst20" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1~_emulated " "Info: Detected ripple clock \"inst1~_emulated\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 176 488 552 224 "inst19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 592 320 384 640 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst1~head_lut " "Info: Detected gated clock \"inst1~head_lut\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~_emulated " "Info: Detected ripple clock \"inst2~_emulated\" as buffer" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register inst1~_emulated inst1~_emulated 360.1 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 360.1 MHz between source register \"inst1~_emulated\" and destination register \"inst1~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1~_emulated 1 REG LCFF_X13_Y11_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 0.945 ns inst1~head_lut 2 COMB LCCOMB_X12_Y11_N12 3 " "Info: 2: + IC(0.739 ns) + CELL(0.206 ns) = 0.945 ns; Loc. = LCCOMB_X12_Y11_N12; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.206 ns) 1.824 ns inst1~data_lut 3 COMB LCCOMB_X13_Y11_N24 1 " "Info: 3: + IC(0.673 ns) + CELL(0.206 ns) = 1.824 ns; Loc. = LCCOMB_X13_Y11_N24; Fanout = 1; COMB Node = 'inst1~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { inst1~head_lut inst1~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.932 ns inst1~_emulated 4 REG LCFF_X13_Y11_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.932 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 26.92 % ) " "Info: Total cell delay = 0.520 ns ( 26.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.412 ns ( 73.08 % ) " "Info: Total interconnect delay = 1.412 ns ( 73.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 0.739ns 0.673ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.930 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.025 ns) 1.025 ns clk 1 CLK PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 456 -8 160 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.304 ns) + CELL(0.970 ns) 4.299 ns inst~_emulated 2 REG LCFF_X13_Y11_N3 1 " "Info: 2: + IC(2.304 ns) + CELL(0.970 ns) = 4.299 ns; Loc. = LCFF_X13_Y11_N3; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.274 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 4.932 ns inst~head_lut 3 COMB LCCOMB_X13_Y11_N28 3 " "Info: 3: + IC(0.427 ns) + CELL(0.206 ns) = 4.932 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.666 ns) 5.930 ns inst1~_emulated 4 REG LCFF_X13_Y11_N25 1 " "Info: 4: + IC(0.332 ns) + CELL(0.666 ns) = 5.930 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.867 ns ( 48.35 % ) " "Info: Total cell delay = 2.867 ns ( 48.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.063 ns ( 51.65 % ) " "Info: Total interconnect delay = 3.063 ns ( 51.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.304ns 0.427ns 0.332ns } { 0.000ns 1.025ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.930 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.025 ns) 1.025 ns clk 1 CLK PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 456 -8 160 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.304 ns) + CELL(0.970 ns) 4.299 ns inst~_emulated 2 REG LCFF_X13_Y11_N3 1 " "Info: 2: + IC(2.304 ns) + CELL(0.970 ns) = 4.299 ns; Loc. = LCFF_X13_Y11_N3; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.274 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 4.932 ns inst~head_lut 3 COMB LCCOMB_X13_Y11_N28 3 " "Info: 3: + IC(0.427 ns) + CELL(0.206 ns) = 4.932 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.666 ns) 5.930 ns inst1~_emulated 4 REG LCFF_X13_Y11_N25 1 " "Info: 4: + IC(0.332 ns) + CELL(0.666 ns) = 5.930 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.867 ns ( 48.35 % ) " "Info: Total cell delay = 2.867 ns ( 48.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.063 ns ( 51.65 % ) " "Info: Total interconnect delay = 3.063 ns ( 51.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.304ns 0.427ns 0.332ns } { 0.000ns 1.025ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.304ns 0.427ns 0.332ns } { 0.000ns 1.025ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 0.739ns 0.673ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.304ns 0.427ns 0.332ns } { 0.000ns 1.025ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst1~_emulated {} } {  } {  } "" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pre register inst4~_emulated register inst4~_emulated 161.08 MHz 6.208 ns Internal " "Info: Clock \"pre\" has Internal fmax of 161.08 MHz between source register \"inst4~_emulated\" and destination register \"inst4~_emulated\" (period= 6.208 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.309 ns + Longest register register " "Info: + Longest register to register delay is 1.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X12_Y11_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 0.635 ns inst4~head_lut 2 COMB LCCOMB_X12_Y11_N0 2 " "Info: 2: + IC(0.429 ns) + CELL(0.206 ns) = 0.635 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.201 ns inst4~data_lut 3 COMB LCCOMB_X12_Y11_N6 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.201 ns; Loc. = LCCOMB_X12_Y11_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.309 ns inst4~_emulated 4 REG LCFF_X12_Y11_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.309 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.72 % ) " "Info: Total cell delay = 0.520 ns ( 39.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.789 ns ( 60.28 % ) " "Info: Total interconnect delay = 0.789 ns ( 60.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.309 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.429ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.635 ns - Smallest " "Info: - Smallest clock skew is -4.635 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre destination 4.982 ns + Shortest register " "Info: + Shortest clock path from clock \"pre\" to destination register is 4.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns pre 1 CLK PIN_135 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.370 ns) 3.366 ns inst13 2 COMB LCCOMB_X12_Y11_N30 3 " "Info: 2: + IC(2.011 ns) + CELL(0.370 ns) = 3.366 ns; Loc. = LCCOMB_X12_Y11_N30; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.381 ns" { pre inst13 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 624 560 624 672 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 3.961 ns inst2~head_lut 3 COMB LCCOMB_X12_Y11_N2 3 " "Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 3.961 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.666 ns) 4.982 ns inst4~_emulated 4 REG LCFF_X12_Y11_N7 1 " "Info: 4: + IC(0.355 ns) + CELL(0.666 ns) = 4.982 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.227 ns ( 44.70 % ) " "Info: Total cell delay = 2.227 ns ( 44.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.755 ns ( 55.30 % ) " "Info: Total interconnect delay = 2.755 ns ( 55.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.982 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.982 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.011ns 0.389ns 0.355ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre source 9.617 ns - Longest register " "Info: - Longest clock path from clock \"pre\" to source register is 9.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns pre 1 CLK PIN_135 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.202 ns) 3.152 ns inst18 2 COMB LCCOMB_X13_Y11_N10 3 " "Info: 2: + IC(1.965 ns) + CELL(0.202 ns) = 3.152 ns; Loc. = LCCOMB_X13_Y11_N10; Fanout = 3; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { pre inst18 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 240 488 552 288 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.651 ns) 4.213 ns inst~head_lut 3 COMB LCCOMB_X13_Y11_N28 3 " "Info: 3: + IC(0.410 ns) + CELL(0.651 ns) = 4.213 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { inst18 inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.515 ns inst1~_emulated 4 REG LCFF_X13_Y11_N25 1 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.515 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 6.460 ns inst1~head_lut 5 COMB LCCOMB_X12_Y11_N12 3 " "Info: 5: + IC(0.739 ns) + CELL(0.206 ns) = 6.460 ns; Loc. = LCCOMB_X12_Y11_N12; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.970 ns) 7.766 ns inst2~_emulated 6 REG LCFF_X12_Y11_N9 1 " "Info: 6: + IC(0.336 ns) + CELL(0.970 ns) = 7.766 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.366 ns) 8.596 ns inst2~head_lut 7 COMB LCCOMB_X12_Y11_N2 3 " "Info: 7: + IC(0.464 ns) + CELL(0.366 ns) = 8.596 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.666 ns) 9.617 ns inst4~_emulated 8 REG LCFF_X12_Y11_N7 1 " "Info: 8: + IC(0.355 ns) + CELL(0.666 ns) = 9.617 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.016 ns ( 52.16 % ) " "Info: Total cell delay = 5.016 ns ( 52.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.601 ns ( 47.84 % ) " "Info: Total interconnect delay = 4.601 ns ( 47.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.617 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.617 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.965ns 0.410ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 0.985ns 0.202ns 0.651ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.982 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.982 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.011ns 0.389ns 0.355ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.617 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.617 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.965ns 0.410ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 0.985ns 0.202ns 0.651ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.309 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.429ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.982 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.982 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.011ns 0.389ns 0.355ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.617 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.617 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.965ns 0.410ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 0.985ns 0.202ns 0.651ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clr register inst4~_emulated register inst4~_emulated 174.0 MHz 5.747 ns Internal " "Info: Clock \"clr\" has Internal fmax of 174.0 MHz between source register \"inst4~_emulated\" and destination register \"inst4~_emulated\" (period= 5.747 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.309 ns + Longest register register " "Info: + Longest register to register delay is 1.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X12_Y11_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 0.635 ns inst4~head_lut 2 COMB LCCOMB_X12_Y11_N0 2 " "Info: 2: + IC(0.429 ns) + CELL(0.206 ns) = 0.635 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.201 ns inst4~data_lut 3 COMB LCCOMB_X12_Y11_N6 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.201 ns; Loc. = LCCOMB_X12_Y11_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.309 ns inst4~_emulated 4 REG LCFF_X12_Y11_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.309 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.72 % ) " "Info: Total cell delay = 0.520 ns ( 39.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.789 ns ( 60.28 % ) " "Info: Total interconnect delay = 0.789 ns ( 60.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.309 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.429ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.174 ns - Smallest " "Info: - Smallest clock skew is -4.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr destination 5.241 ns + Shortest register " "Info: + Shortest clock path from clock \"clr\" to destination register is 5.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns clr 1 CLK PIN_69 4 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 552 -24 144 568 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.647 ns) 3.625 ns inst13 2 COMB LCCOMB_X12_Y11_N30 3 " "Info: 2: + IC(1.984 ns) + CELL(0.647 ns) = 3.625 ns; Loc. = LCCOMB_X12_Y11_N30; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clr inst13 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 624 560 624 672 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 4.220 ns inst2~head_lut 3 COMB LCCOMB_X12_Y11_N2 3 " "Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 4.220 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.666 ns) 5.241 ns inst4~_emulated 4 REG LCFF_X12_Y11_N7 1 " "Info: 4: + IC(0.355 ns) + CELL(0.666 ns) = 5.241 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.513 ns ( 47.95 % ) " "Info: Total cell delay = 2.513 ns ( 47.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.728 ns ( 52.05 % ) " "Info: Total interconnect delay = 2.728 ns ( 52.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.241 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.241 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.984ns 0.389ns 0.355ns } { 0.000ns 0.994ns 0.647ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr source 9.415 ns - Longest register " "Info: - Longest clock path from clock \"clr\" to source register is 9.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns clr 1 CLK PIN_69 4 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 552 -24 144 568 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.370 ns) 3.319 ns inst11 2 COMB LCCOMB_X13_Y11_N4 3 " "Info: 2: + IC(1.955 ns) + CELL(0.370 ns) = 3.319 ns; Loc. = LCCOMB_X13_Y11_N4; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { clr inst11 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 528 168 232 576 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.319 ns) 4.011 ns inst~head_lut 3 COMB LCCOMB_X13_Y11_N28 3 " "Info: 3: + IC(0.373 ns) + CELL(0.319 ns) = 4.011 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.313 ns inst1~_emulated 4 REG LCFF_X13_Y11_N25 1 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.313 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 6.258 ns inst1~head_lut 5 COMB LCCOMB_X12_Y11_N12 3 " "Info: 5: + IC(0.739 ns) + CELL(0.206 ns) = 6.258 ns; Loc. = LCCOMB_X12_Y11_N12; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.970 ns) 7.564 ns inst2~_emulated 6 REG LCFF_X12_Y11_N9 1 " "Info: 6: + IC(0.336 ns) + CELL(0.970 ns) = 7.564 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.366 ns) 8.394 ns inst2~head_lut 7 COMB LCCOMB_X12_Y11_N2 3 " "Info: 7: + IC(0.464 ns) + CELL(0.366 ns) = 8.394 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.666 ns) 9.415 ns inst4~_emulated 8 REG LCFF_X12_Y11_N7 1 " "Info: 8: + IC(0.355 ns) + CELL(0.666 ns) = 9.415 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.861 ns ( 51.63 % ) " "Info: Total cell delay = 4.861 ns ( 51.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.554 ns ( 48.37 % ) " "Info: Total interconnect delay = 4.554 ns ( 48.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.415 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.415 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.955ns 0.373ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 0.994ns 0.370ns 0.319ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.241 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.241 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.984ns 0.389ns 0.355ns } { 0.000ns 0.994ns 0.647ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.415 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.415 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.955ns 0.373ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 0.994ns 0.370ns 0.319ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.309 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.429ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.241 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.241 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.984ns 0.389ns 0.355ns } { 0.000ns 0.994ns 0.647ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.415 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.415 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.955ns 0.373ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 0.994ns 0.370ns 0.319ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "d0 register register inst1~_emulated inst1~_emulated 360.1 MHz Internal " "Info: Clock \"d0\" Internal fmax is restricted to 360.1 MHz between source register \"inst1~_emulated\" and destination register \"inst1~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1~_emulated 1 REG LCFF_X13_Y11_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 0.945 ns inst1~head_lut 2 COMB LCCOMB_X12_Y11_N12 3 " "Info: 2: + IC(0.739 ns) + CELL(0.206 ns) = 0.945 ns; Loc. = LCCOMB_X12_Y11_N12; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.206 ns) 1.824 ns inst1~data_lut 3 COMB LCCOMB_X13_Y11_N24 1 " "Info: 3: + IC(0.673 ns) + CELL(0.206 ns) = 1.824 ns; Loc. = LCCOMB_X13_Y11_N24; Fanout = 1; COMB Node = 'inst1~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { inst1~head_lut inst1~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.932 ns inst1~_emulated 4 REG LCFF_X13_Y11_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.932 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 26.92 % ) " "Info: Total cell delay = 0.520 ns ( 26.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.412 ns ( 73.08 % ) " "Info: Total interconnect delay = 1.412 ns ( 73.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 0.739ns 0.673ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.070 ns - Smallest " "Info: - Smallest clock skew is -0.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d0 destination 5.747 ns + Shortest register " "Info: + Shortest clock path from clock \"d0\" to destination register is 5.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns d0 1 CLK PIN_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_12; Fanout = 2; CLK Node = 'd0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 224 -8 160 240 "d0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.415 ns) + CELL(0.647 ns) 4.057 ns inst11 2 COMB LCCOMB_X13_Y11_N4 3 " "Info: 2: + IC(2.415 ns) + CELL(0.647 ns) = 4.057 ns; Loc. = LCCOMB_X13_Y11_N4; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.062 ns" { d0 inst11 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 528 168 232 576 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.319 ns) 4.749 ns inst~head_lut 3 COMB LCCOMB_X13_Y11_N28 3 " "Info: 3: + IC(0.373 ns) + CELL(0.319 ns) = 4.749 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.666 ns) 5.747 ns inst1~_emulated 4 REG LCFF_X13_Y11_N25 1 " "Info: 4: + IC(0.332 ns) + CELL(0.666 ns) = 5.747 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.627 ns ( 45.71 % ) " "Info: Total cell delay = 2.627 ns ( 45.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.120 ns ( 54.29 % ) " "Info: Total interconnect delay = 3.120 ns ( 54.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { d0 inst11 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { d0 {} d0~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.415ns 0.373ns 0.332ns } { 0.000ns 0.995ns 0.647ns 0.319ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d0 source 5.817 ns - Longest register " "Info: - Longest clock path from clock \"d0\" to source register is 5.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns d0 1 CLK PIN_12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_12; Fanout = 2; CLK Node = 'd0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 224 -8 160 240 "d0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.393 ns) + CELL(0.370 ns) 3.758 ns inst18 2 COMB LCCOMB_X13_Y11_N10 3 " "Info: 2: + IC(2.393 ns) + CELL(0.370 ns) = 3.758 ns; Loc. = LCCOMB_X13_Y11_N10; Fanout = 3; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { d0 inst18 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 240 488 552 288 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.651 ns) 4.819 ns inst~head_lut 3 COMB LCCOMB_X13_Y11_N28 3 " "Info: 3: + IC(0.410 ns) + CELL(0.651 ns) = 4.819 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { inst18 inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.666 ns) 5.817 ns inst1~_emulated 4 REG LCFF_X13_Y11_N25 1 " "Info: 4: + IC(0.332 ns) + CELL(0.666 ns) = 5.817 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.682 ns ( 46.11 % ) " "Info: Total cell delay = 2.682 ns ( 46.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.135 ns ( 53.89 % ) " "Info: Total interconnect delay = 3.135 ns ( 53.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { d0 inst18 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.817 ns" { d0 {} d0~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.393ns 0.410ns 0.332ns } { 0.000ns 0.995ns 0.370ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { d0 inst11 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { d0 {} d0~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.415ns 0.373ns 0.332ns } { 0.000ns 0.995ns 0.647ns 0.319ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { d0 inst18 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.817 ns" { d0 {} d0~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.393ns 0.410ns 0.332ns } { 0.000ns 0.995ns 0.370ns 0.651ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 0.739ns 0.673ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { d0 inst11 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { d0 {} d0~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.415ns 0.373ns 0.332ns } { 0.000ns 0.995ns 0.647ns 0.319ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { d0 inst18 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.817 ns" { d0 {} d0~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.393ns 0.410ns 0.332ns } { 0.000ns 0.995ns 0.370ns 0.651ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst1~_emulated {} } {  } {  } "" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "d1 register register inst2~_emulated inst2~_emulated 360.1 MHz Internal " "Info: Clock \"d1\" Internal fmax is restricted to 360.1 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.536 ns + Longest register register " "Info: + Longest register to register delay is 1.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X12_Y11_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.366 ns) 0.830 ns inst2~head_lut 2 COMB LCCOMB_X12_Y11_N2 3 " "Info: 2: + IC(0.464 ns) + CELL(0.366 ns) = 0.830 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 1.428 ns inst2~data_lut 3 COMB LCCOMB_X12_Y11_N8 1 " "Info: 3: + IC(0.392 ns) + CELL(0.206 ns) = 1.428 ns; Loc. = LCCOMB_X12_Y11_N8; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.536 ns inst2~_emulated 4 REG LCFF_X12_Y11_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.536 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 44.27 % ) " "Info: Total cell delay = 0.680 ns ( 44.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.856 ns ( 55.73 % ) " "Info: Total interconnect delay = 0.856 ns ( 55.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.536 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.464ns 0.392ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.263 ns - Smallest " "Info: - Smallest clock skew is -0.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d1 destination 4.885 ns + Shortest register " "Info: + Shortest clock path from clock \"d1\" to destination register is 4.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns d1 1 CLK PIN_30 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 2; CLK Node = 'd1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d1 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 168 -8 160 184 "d1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.206 ns) 3.118 ns inst19 2 COMB LCCOMB_X12_Y11_N16 3 " "Info: 2: + IC(1.927 ns) + CELL(0.206 ns) = 3.118 ns; Loc. = LCCOMB_X12_Y11_N16; Fanout = 3; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.133 ns" { d1 inst19 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 176 488 552 224 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.370 ns) 3.883 ns inst1~head_lut 3 COMB LCCOMB_X12_Y11_N12 3 " "Info: 3: + IC(0.395 ns) + CELL(0.370 ns) = 3.883 ns; Loc. = LCCOMB_X12_Y11_N12; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { inst19 inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 4.885 ns inst2~_emulated 4 REG LCFF_X12_Y11_N9 1 " "Info: 4: + IC(0.336 ns) + CELL(0.666 ns) = 4.885 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.227 ns ( 45.59 % ) " "Info: Total cell delay = 2.227 ns ( 45.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.658 ns ( 54.41 % ) " "Info: Total interconnect delay = 2.658 ns ( 54.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { d1 inst19 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.885 ns" { d1 {} d1~combout {} inst19 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.927ns 0.395ns 0.336ns } { 0.000ns 0.985ns 0.206ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d1 source 5.148 ns - Longest register " "Info: - Longest clock path from clock \"d1\" to source register is 5.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns d1 1 CLK PIN_30 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 2; CLK Node = 'd1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d1 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 168 -8 160 184 "d1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.206 ns) 3.117 ns inst12 2 COMB LCCOMB_X12_Y11_N18 3 " "Info: 2: + IC(1.926 ns) + CELL(0.206 ns) = 3.117 ns; Loc. = LCCOMB_X12_Y11_N18; Fanout = 3; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { d1 inst12 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 592 320 384 640 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.624 ns) 4.146 ns inst1~head_lut 3 COMB LCCOMB_X12_Y11_N12 3 " "Info: 3: + IC(0.405 ns) + CELL(0.624 ns) = 4.146 ns; Loc. = LCCOMB_X12_Y11_N12; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { inst12 inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 5.148 ns inst2~_emulated 4 REG LCFF_X12_Y11_N9 1 " "Info: 4: + IC(0.336 ns) + CELL(0.666 ns) = 5.148 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.481 ns ( 48.19 % ) " "Info: Total cell delay = 2.481 ns ( 48.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.667 ns ( 51.81 % ) " "Info: Total interconnect delay = 2.667 ns ( 51.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.148 ns" { d1 inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.148 ns" { d1 {} d1~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.926ns 0.405ns 0.336ns } { 0.000ns 0.985ns 0.206ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { d1 inst19 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.885 ns" { d1 {} d1~combout {} inst19 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.927ns 0.395ns 0.336ns } { 0.000ns 0.985ns 0.206ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.148 ns" { d1 inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.148 ns" { d1 {} d1~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.926ns 0.405ns 0.336ns } { 0.000ns 0.985ns 0.206ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.536 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.464ns 0.392ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { d1 inst19 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.885 ns" { d1 {} d1~combout {} inst19 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.927ns 0.395ns 0.336ns } { 0.000ns 0.985ns 0.206ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.148 ns" { d1 inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.148 ns" { d1 {} d1~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.926ns 0.405ns 0.336ns } { 0.000ns 0.985ns 0.206ns 0.624ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst2~_emulated {} } {  } {  } "" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "d2 register register inst4~_emulated inst4~_emulated 360.1 MHz Internal " "Info: Clock \"d2\" Internal fmax is restricted to 360.1 MHz between source register \"inst4~_emulated\" and destination register \"inst4~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.309 ns + Longest register register " "Info: + Longest register to register delay is 1.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X12_Y11_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 0.635 ns inst4~head_lut 2 COMB LCCOMB_X12_Y11_N0 2 " "Info: 2: + IC(0.429 ns) + CELL(0.206 ns) = 0.635 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.201 ns inst4~data_lut 3 COMB LCCOMB_X12_Y11_N6 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.201 ns; Loc. = LCCOMB_X12_Y11_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.309 ns inst4~_emulated 4 REG LCFF_X12_Y11_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.309 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.72 % ) " "Info: Total cell delay = 0.520 ns ( 39.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.789 ns ( 60.28 % ) " "Info: Total interconnect delay = 0.789 ns ( 60.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.309 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.429ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.395 ns - Smallest " "Info: - Smallest clock skew is -0.395 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d2 destination 5.247 ns + Shortest register " "Info: + Shortest clock path from clock \"d2\" to destination register is 5.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns d2 1 CLK PIN_67 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 2; CLK Node = 'd2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d2 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 112 -8 160 128 "d2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.616 ns) 3.631 ns inst13 2 COMB LCCOMB_X12_Y11_N30 3 " "Info: 2: + IC(2.021 ns) + CELL(0.616 ns) = 3.631 ns; Loc. = LCCOMB_X12_Y11_N30; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { d2 inst13 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 624 560 624 672 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 4.226 ns inst2~head_lut 3 COMB LCCOMB_X12_Y11_N2 3 " "Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 4.226 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.666 ns) 5.247 ns inst4~_emulated 4 REG LCFF_X12_Y11_N7 1 " "Info: 4: + IC(0.355 ns) + CELL(0.666 ns) = 5.247 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 47.30 % ) " "Info: Total cell delay = 2.482 ns ( 47.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.765 ns ( 52.70 % ) " "Info: Total interconnect delay = 2.765 ns ( 52.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.247 ns" { d2 inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.247 ns" { d2 {} d2~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.021ns 0.389ns 0.355ns } { 0.000ns 0.994ns 0.616ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d2 source 5.642 ns - Longest register " "Info: - Longest clock path from clock \"d2\" to source register is 5.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns d2 1 CLK PIN_67 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 2; CLK Node = 'd2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d2 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 112 -8 160 128 "d2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.018 ns) + CELL(0.623 ns) 3.635 ns inst20 2 COMB LCCOMB_X12_Y11_N4 3 " "Info: 2: + IC(2.018 ns) + CELL(0.623 ns) = 3.635 ns; Loc. = LCCOMB_X12_Y11_N4; Fanout = 3; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { d2 inst20 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 120 488 552 168 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.589 ns) 4.621 ns inst2~head_lut 3 COMB LCCOMB_X12_Y11_N2 3 " "Info: 3: + IC(0.397 ns) + CELL(0.589 ns) = 4.621 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { inst20 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.666 ns) 5.642 ns inst4~_emulated 4 REG LCFF_X12_Y11_N7 1 " "Info: 4: + IC(0.355 ns) + CELL(0.666 ns) = 5.642 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.872 ns ( 50.90 % ) " "Info: Total cell delay = 2.872 ns ( 50.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.770 ns ( 49.10 % ) " "Info: Total interconnect delay = 2.770 ns ( 49.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { d2 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { d2 {} d2~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.018ns 0.397ns 0.355ns } { 0.000ns 0.994ns 0.623ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.247 ns" { d2 inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.247 ns" { d2 {} d2~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.021ns 0.389ns 0.355ns } { 0.000ns 0.994ns 0.616ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { d2 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { d2 {} d2~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.018ns 0.397ns 0.355ns } { 0.000ns 0.994ns 0.623ns 0.589ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.309 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.429ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.247 ns" { d2 inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.247 ns" { d2 {} d2~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.021ns 0.389ns 0.355ns } { 0.000ns 0.994ns 0.616ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { d2 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { d2 {} d2~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.018ns 0.397ns 0.355ns } { 0.000ns 0.994ns 0.623ns 0.589ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst4~_emulated {} } {  } {  } "" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "pre 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"pre\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst4~_emulated inst4~_emulated pre 3.328 ns " "Info: Found hold time violation between source  pin or register \"inst4~_emulated\" and destination pin or register \"inst4~_emulated\" for clock \"pre\" (Hold time is 3.328 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.635 ns + Largest " "Info: + Largest clock skew is 4.635 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre destination 9.617 ns + Longest register " "Info: + Longest clock path from clock \"pre\" to destination register is 9.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns pre 1 CLK PIN_135 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.202 ns) 3.152 ns inst18 2 COMB LCCOMB_X13_Y11_N10 3 " "Info: 2: + IC(1.965 ns) + CELL(0.202 ns) = 3.152 ns; Loc. = LCCOMB_X13_Y11_N10; Fanout = 3; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { pre inst18 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 240 488 552 288 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.651 ns) 4.213 ns inst~head_lut 3 COMB LCCOMB_X13_Y11_N28 3 " "Info: 3: + IC(0.410 ns) + CELL(0.651 ns) = 4.213 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { inst18 inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.515 ns inst1~_emulated 4 REG LCFF_X13_Y11_N25 1 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.515 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 6.460 ns inst1~head_lut 5 COMB LCCOMB_X12_Y11_N12 3 " "Info: 5: + IC(0.739 ns) + CELL(0.206 ns) = 6.460 ns; Loc. = LCCOMB_X12_Y11_N12; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.970 ns) 7.766 ns inst2~_emulated 6 REG LCFF_X12_Y11_N9 1 " "Info: 6: + IC(0.336 ns) + CELL(0.970 ns) = 7.766 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.366 ns) 8.596 ns inst2~head_lut 7 COMB LCCOMB_X12_Y11_N2 3 " "Info: 7: + IC(0.464 ns) + CELL(0.366 ns) = 8.596 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.666 ns) 9.617 ns inst4~_emulated 8 REG LCFF_X12_Y11_N7 1 " "Info: 8: + IC(0.355 ns) + CELL(0.666 ns) = 9.617 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.016 ns ( 52.16 % ) " "Info: Total cell delay = 5.016 ns ( 52.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.601 ns ( 47.84 % ) " "Info: Total interconnect delay = 4.601 ns ( 47.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.617 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.617 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.965ns 0.410ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 0.985ns 0.202ns 0.651ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre source 4.982 ns - Shortest register " "Info: - Shortest clock path from clock \"pre\" to source register is 4.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns pre 1 CLK PIN_135 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.370 ns) 3.366 ns inst13 2 COMB LCCOMB_X12_Y11_N30 3 " "Info: 2: + IC(2.011 ns) + CELL(0.370 ns) = 3.366 ns; Loc. = LCCOMB_X12_Y11_N30; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.381 ns" { pre inst13 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 624 560 624 672 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 3.961 ns inst2~head_lut 3 COMB LCCOMB_X12_Y11_N2 3 " "Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 3.961 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.666 ns) 4.982 ns inst4~_emulated 4 REG LCFF_X12_Y11_N7 1 " "Info: 4: + IC(0.355 ns) + CELL(0.666 ns) = 4.982 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.227 ns ( 44.70 % ) " "Info: Total cell delay = 2.227 ns ( 44.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.755 ns ( 55.30 % ) " "Info: Total interconnect delay = 2.755 ns ( 55.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.982 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.982 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.011ns 0.389ns 0.355ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.617 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.617 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.965ns 0.410ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 0.985ns 0.202ns 0.651ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.982 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.982 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.011ns 0.389ns 0.355ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.309 ns - Shortest register register " "Info: - Shortest register to register delay is 1.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X12_Y11_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 0.635 ns inst4~head_lut 2 COMB LCCOMB_X12_Y11_N0 2 " "Info: 2: + IC(0.429 ns) + CELL(0.206 ns) = 0.635 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.201 ns inst4~data_lut 3 COMB LCCOMB_X12_Y11_N6 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.201 ns; Loc. = LCCOMB_X12_Y11_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.309 ns inst4~_emulated 4 REG LCFF_X12_Y11_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.309 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.72 % ) " "Info: Total cell delay = 0.520 ns ( 39.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.789 ns ( 60.28 % ) " "Info: Total interconnect delay = 0.789 ns ( 60.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.309 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.429ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.617 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.617 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.965ns 0.410ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 0.985ns 0.202ns 0.651ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.982 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.982 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.011ns 0.389ns 0.355ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.309 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.429ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clr 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clr\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst4~_emulated inst4~_emulated clr 2.867 ns " "Info: Found hold time violation between source  pin or register \"inst4~_emulated\" and destination pin or register \"inst4~_emulated\" for clock \"clr\" (Hold time is 2.867 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.174 ns + Largest " "Info: + Largest clock skew is 4.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr destination 9.415 ns + Longest register " "Info: + Longest clock path from clock \"clr\" to destination register is 9.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns clr 1 CLK PIN_69 4 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 552 -24 144 568 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.370 ns) 3.319 ns inst11 2 COMB LCCOMB_X13_Y11_N4 3 " "Info: 2: + IC(1.955 ns) + CELL(0.370 ns) = 3.319 ns; Loc. = LCCOMB_X13_Y11_N4; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { clr inst11 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 528 168 232 576 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.319 ns) 4.011 ns inst~head_lut 3 COMB LCCOMB_X13_Y11_N28 3 " "Info: 3: + IC(0.373 ns) + CELL(0.319 ns) = 4.011 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.313 ns inst1~_emulated 4 REG LCFF_X13_Y11_N25 1 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.313 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 6.258 ns inst1~head_lut 5 COMB LCCOMB_X12_Y11_N12 3 " "Info: 5: + IC(0.739 ns) + CELL(0.206 ns) = 6.258 ns; Loc. = LCCOMB_X12_Y11_N12; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.970 ns) 7.564 ns inst2~_emulated 6 REG LCFF_X12_Y11_N9 1 " "Info: 6: + IC(0.336 ns) + CELL(0.970 ns) = 7.564 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.366 ns) 8.394 ns inst2~head_lut 7 COMB LCCOMB_X12_Y11_N2 3 " "Info: 7: + IC(0.464 ns) + CELL(0.366 ns) = 8.394 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.666 ns) 9.415 ns inst4~_emulated 8 REG LCFF_X12_Y11_N7 1 " "Info: 8: + IC(0.355 ns) + CELL(0.666 ns) = 9.415 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.861 ns ( 51.63 % ) " "Info: Total cell delay = 4.861 ns ( 51.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.554 ns ( 48.37 % ) " "Info: Total interconnect delay = 4.554 ns ( 48.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.415 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.415 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.955ns 0.373ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 0.994ns 0.370ns 0.319ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr source 5.241 ns - Shortest register " "Info: - Shortest clock path from clock \"clr\" to source register is 5.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns clr 1 CLK PIN_69 4 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 552 -24 144 568 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.647 ns) 3.625 ns inst13 2 COMB LCCOMB_X12_Y11_N30 3 " "Info: 2: + IC(1.984 ns) + CELL(0.647 ns) = 3.625 ns; Loc. = LCCOMB_X12_Y11_N30; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clr inst13 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 624 560 624 672 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 4.220 ns inst2~head_lut 3 COMB LCCOMB_X12_Y11_N2 3 " "Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 4.220 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.666 ns) 5.241 ns inst4~_emulated 4 REG LCFF_X12_Y11_N7 1 " "Info: 4: + IC(0.355 ns) + CELL(0.666 ns) = 5.241 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.513 ns ( 47.95 % ) " "Info: Total cell delay = 2.513 ns ( 47.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.728 ns ( 52.05 % ) " "Info: Total interconnect delay = 2.728 ns ( 52.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.241 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.241 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.984ns 0.389ns 0.355ns } { 0.000ns 0.994ns 0.647ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.415 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.415 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.955ns 0.373ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 0.994ns 0.370ns 0.319ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.241 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.241 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.984ns 0.389ns 0.355ns } { 0.000ns 0.994ns 0.647ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.309 ns - Shortest register register " "Info: - Shortest register to register delay is 1.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X12_Y11_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 0.635 ns inst4~head_lut 2 COMB LCCOMB_X12_Y11_N0 2 " "Info: 2: + IC(0.429 ns) + CELL(0.206 ns) = 0.635 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.201 ns inst4~data_lut 3 COMB LCCOMB_X12_Y11_N6 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.201 ns; Loc. = LCCOMB_X12_Y11_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.309 ns inst4~_emulated 4 REG LCFF_X12_Y11_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.309 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.72 % ) " "Info: Total cell delay = 0.520 ns ( 39.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.789 ns ( 60.28 % ) " "Info: Total interconnect delay = 0.789 ns ( 60.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.309 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.429ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.415 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.415 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.955ns 0.373ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 0.994ns 0.370ns 0.319ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.241 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.241 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.984ns 0.389ns 0.355ns } { 0.000ns 0.994ns 0.647ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.309 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.429ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst4~_emulated pre pre 4.581 ns register " "Info: tsu for register \"inst4~_emulated\" (data pin = \"pre\", clock pin = \"pre\") is 4.581 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.603 ns + Longest pin register " "Info: + Longest pin to register delay is 9.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns pre 1 CLK PIN_135 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.344 ns) + CELL(0.647 ns) 7.976 ns inst23 2 COMB LCCOMB_X12_Y11_N24 3 " "Info: 2: + IC(6.344 ns) + CELL(0.647 ns) = 7.976 ns; Loc. = LCCOMB_X12_Y11_N24; Fanout = 3; COMB Node = 'inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { pre inst23 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 648 776 840 696 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.537 ns) 8.929 ns inst4~head_lut 3 COMB LCCOMB_X12_Y11_N0 2 " "Info: 3: + IC(0.416 ns) + CELL(0.537 ns) = 8.929 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { inst23 inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 9.495 ns inst4~data_lut 4 COMB LCCOMB_X12_Y11_N6 1 " "Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 9.495 ns; Loc. = LCCOMB_X12_Y11_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.603 ns inst4~_emulated 5 REG LCFF_X12_Y11_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.603 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.483 ns ( 25.86 % ) " "Info: Total cell delay = 2.483 ns ( 25.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.120 ns ( 74.14 % ) " "Info: Total interconnect delay = 7.120 ns ( 74.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.603 ns" { pre inst23 inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.603 ns" { pre {} pre~combout {} inst23 {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 6.344ns 0.416ns 0.360ns 0.000ns } { 0.000ns 0.985ns 0.647ns 0.537ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre destination 4.982 ns - Shortest register " "Info: - Shortest clock path from clock \"pre\" to destination register is 4.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns pre 1 CLK PIN_135 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.370 ns) 3.366 ns inst13 2 COMB LCCOMB_X12_Y11_N30 3 " "Info: 2: + IC(2.011 ns) + CELL(0.370 ns) = 3.366 ns; Loc. = LCCOMB_X12_Y11_N30; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.381 ns" { pre inst13 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 624 560 624 672 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 3.961 ns inst2~head_lut 3 COMB LCCOMB_X12_Y11_N2 3 " "Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 3.961 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.666 ns) 4.982 ns inst4~_emulated 4 REG LCFF_X12_Y11_N7 1 " "Info: 4: + IC(0.355 ns) + CELL(0.666 ns) = 4.982 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.227 ns ( 44.70 % ) " "Info: Total cell delay = 2.227 ns ( 44.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.755 ns ( 55.30 % ) " "Info: Total interconnect delay = 2.755 ns ( 55.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.982 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.982 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.011ns 0.389ns 0.355ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.603 ns" { pre inst23 inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.603 ns" { pre {} pre~combout {} inst23 {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 6.344ns 0.416ns 0.360ns 0.000ns } { 0.000ns 0.985ns 0.647ns 0.537ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.982 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.982 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.011ns 0.389ns 0.355ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q3 inst4~_emulated 16.527 ns register " "Info: tco from clock \"clk\" to destination pin \"q3\" through register \"inst4~_emulated\" is 16.527 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.336 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.025 ns) 1.025 ns clk 1 CLK PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 456 -8 160 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.304 ns) + CELL(0.970 ns) 4.299 ns inst~_emulated 2 REG LCFF_X13_Y11_N3 1 " "Info: 2: + IC(2.304 ns) + CELL(0.970 ns) = 4.299 ns; Loc. = LCFF_X13_Y11_N3; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.274 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 4.932 ns inst~head_lut 3 COMB LCCOMB_X13_Y11_N28 3 " "Info: 3: + IC(0.427 ns) + CELL(0.206 ns) = 4.932 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 6.234 ns inst1~_emulated 4 REG LCFF_X13_Y11_N25 1 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 6.234 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 7.179 ns inst1~head_lut 5 COMB LCCOMB_X12_Y11_N12 3 " "Info: 5: + IC(0.739 ns) + CELL(0.206 ns) = 7.179 ns; Loc. = LCCOMB_X12_Y11_N12; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.970 ns) 8.485 ns inst2~_emulated 6 REG LCFF_X12_Y11_N9 1 " "Info: 6: + IC(0.336 ns) + CELL(0.970 ns) = 8.485 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.366 ns) 9.315 ns inst2~head_lut 7 COMB LCCOMB_X12_Y11_N2 3 " "Info: 7: + IC(0.464 ns) + CELL(0.366 ns) = 9.315 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.666 ns) 10.336 ns inst4~_emulated 8 REG LCFF_X12_Y11_N7 1 " "Info: 8: + IC(0.355 ns) + CELL(0.666 ns) = 10.336 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.379 ns ( 52.04 % ) " "Info: Total cell delay = 5.379 ns ( 52.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.957 ns ( 47.96 % ) " "Info: Total interconnect delay = 4.957 ns ( 47.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.336 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.336 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.304ns 0.427ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 1.025ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.887 ns + Longest register pin " "Info: + Longest register to pin delay is 5.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X12_Y11_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 0.635 ns inst4~head_lut 2 COMB LCCOMB_X12_Y11_N0 2 " "Info: 2: + IC(0.429 ns) + CELL(0.206 ns) = 0.635 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(3.096 ns) 5.887 ns q3 3 PIN PIN_31 0 " "Info: 3: + IC(2.156 ns) + CELL(3.096 ns) = 5.887 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'q3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { inst4~head_lut q3 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 312 1176 1352 328 "q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.302 ns ( 56.09 % ) " "Info: Total cell delay = 3.302 ns ( 56.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.585 ns ( 43.91 % ) " "Info: Total interconnect delay = 2.585 ns ( 43.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.887 ns" { inst4~_emulated inst4~head_lut q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.887 ns" { inst4~_emulated {} inst4~head_lut {} q3 {} } { 0.000ns 0.429ns 2.156ns } { 0.000ns 0.206ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.336 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.336 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.304ns 0.427ns 0.332ns 0.739ns 0.336ns 0.464ns 0.355ns } { 0.000ns 1.025ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.887 ns" { inst4~_emulated inst4~head_lut q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.887 ns" { inst4~_emulated {} inst4~head_lut {} q3 {} } { 0.000ns 0.429ns 2.156ns } { 0.000ns 0.206ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "pre q3 14.181 ns Longest " "Info: Longest tpd from source pin \"pre\" to destination pin \"q3\" is 14.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns pre 1 CLK PIN_135 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.344 ns) + CELL(0.647 ns) 7.976 ns inst23 2 COMB LCCOMB_X12_Y11_N24 3 " "Info: 2: + IC(6.344 ns) + CELL(0.647 ns) = 7.976 ns; Loc. = LCCOMB_X12_Y11_N24; Fanout = 3; COMB Node = 'inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { pre inst23 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 648 776 840 696 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.537 ns) 8.929 ns inst4~head_lut 3 COMB LCCOMB_X12_Y11_N0 2 " "Info: 3: + IC(0.416 ns) + CELL(0.537 ns) = 8.929 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { inst23 inst4~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 832 896 504 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(3.096 ns) 14.181 ns q3 4 PIN PIN_31 0 " "Info: 4: + IC(2.156 ns) + CELL(3.096 ns) = 14.181 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'q3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { inst4~head_lut q3 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 312 1176 1352 328 "q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.265 ns ( 37.13 % ) " "Info: Total cell delay = 5.265 ns ( 37.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.916 ns ( 62.87 % ) " "Info: Total interconnect delay = 8.916 ns ( 62.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.181 ns" { pre inst23 inst4~head_lut q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.181 ns" { pre {} pre~combout {} inst23 {} inst4~head_lut {} q3 {} } { 0.000ns 0.000ns 6.344ns 0.416ns 2.156ns } { 0.000ns 0.985ns 0.647ns 0.537ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst2~_emulated pre clk 3.820 ns register " "Info: th for register \"inst2~_emulated\" (data pin = \"pre\", clock pin = \"clk\") is 3.820 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.181 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.025 ns) 1.025 ns clk 1 CLK PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 456 -8 160 472 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.304 ns) + CELL(0.970 ns) 4.299 ns inst~_emulated 2 REG LCFF_X13_Y11_N3 1 " "Info: 2: + IC(2.304 ns) + CELL(0.970 ns) = 4.299 ns; Loc. = LCFF_X13_Y11_N3; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.274 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 4.932 ns inst~head_lut 3 COMB LCCOMB_X13_Y11_N28 3 " "Info: 3: + IC(0.427 ns) + CELL(0.206 ns) = 4.932 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 200 264 504 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 6.234 ns inst1~_emulated 4 REG LCFF_X13_Y11_N25 1 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 6.234 ns; Loc. = LCFF_X13_Y11_N25; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.206 ns) 7.179 ns inst1~head_lut 5 COMB LCCOMB_X12_Y11_N12 3 " "Info: 5: + IC(0.739 ns) + CELL(0.206 ns) = 7.179 ns; Loc. = LCCOMB_X12_Y11_N12; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 392 456 504 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 8.181 ns inst2~_emulated 6 REG LCFF_X12_Y11_N9 1 " "Info: 6: + IC(0.336 ns) + CELL(0.666 ns) = 8.181 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.043 ns ( 49.42 % ) " "Info: Total cell delay = 4.043 ns ( 49.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.138 ns ( 50.58 % ) " "Info: Total interconnect delay = 4.138 ns ( 50.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.181 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.181 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 2.304ns 0.427ns 0.332ns 0.739ns 0.336ns } { 0.000ns 1.025ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.667 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns pre 1 CLK PIN_135 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 0 -8 160 16 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.370 ns) 3.366 ns inst13 2 COMB LCCOMB_X12_Y11_N30 3 " "Info: 2: + IC(2.011 ns) + CELL(0.370 ns) = 3.366 ns; Loc. = LCCOMB_X12_Y11_N30; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.381 ns" { pre inst13 } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 624 560 624 672 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 3.961 ns inst2~head_lut 3 COMB LCCOMB_X12_Y11_N2 3 " "Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 3.961 ns; Loc. = LCCOMB_X12_Y11_N2; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 4.559 ns inst2~data_lut 4 COMB LCCOMB_X12_Y11_N8 1 " "Info: 4: + IC(0.392 ns) + CELL(0.206 ns) = 4.559 ns; Loc. = LCCOMB_X12_Y11_N8; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.667 ns inst2~_emulated 5 REG LCFF_X12_Y11_N9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.667 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter-16.bdf" "" { Schematic "D:/wangyi/task/counter-16/counter-16.bdf" { { 424 592 656 504 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.875 ns ( 40.18 % ) " "Info: Total cell delay = 1.875 ns ( 40.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.792 ns ( 59.82 % ) " "Info: Total interconnect delay = 2.792 ns ( 59.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.667 ns" { pre inst13 inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.667 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 2.011ns 0.389ns 0.392ns 0.000ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.181 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.181 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 2.304ns 0.427ns 0.332ns 0.739ns 0.336ns } { 0.000ns 1.025ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.667 ns" { pre inst13 inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.667 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 2.011ns 0.389ns 0.392ns 0.000ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 10:36:27 2021 " "Info: Processing ended: Sat Apr 24 10:36:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
