<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/macroAssembler_aarch64.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="templateTable_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/macroAssembler_aarch64.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 444     umaddl(Rd, Rn, Rm, zr);
 445   }
 446 
 447 #define WRAP(INSN)                                                            \
 448   void INSN(Register Rd, Register Rn, Register Rm, Register Ra) {             \
 449     if ((VM_Version::features() &amp; VM_Version::CPU_A53MAC) &amp;&amp; Ra != zr)        \
 450       nop();                                                                  \
 451     Assembler::INSN(Rd, Rn, Rm, Ra);                                          \
 452   }
 453 
 454   WRAP(madd) WRAP(msub) WRAP(maddw) WRAP(msubw)
 455   WRAP(smaddl) WRAP(smsubl) WRAP(umaddl) WRAP(umsubl)
 456 #undef WRAP
 457 
 458 
 459   // macro assembly operations needed for aarch64
 460 
 461   // first two private routines for loading 32 bit or 64 bit constants
 462 private:
 463 
<span class="line-modified"> 464   void mov_immediate64(Register dst, u_int64_t imm64);</span>
<span class="line-modified"> 465   void mov_immediate32(Register dst, u_int32_t imm32);</span>
 466 
 467   int push(unsigned int bitset, Register stack);
 468   int pop(unsigned int bitset, Register stack);
 469 
 470   int push_fp(unsigned int bitset, Register stack);
 471   int pop_fp(unsigned int bitset, Register stack);
 472 
 473   void mov(Register dst, Address a);
 474 
 475 public:
 476   void push(RegSet regs, Register stack) { if (regs.bits()) push(regs.bits(), stack); }
 477   void pop(RegSet regs, Register stack) { if (regs.bits()) pop(regs.bits(), stack); }
 478 
 479   void push_fp(RegSet regs, Register stack) { if (regs.bits()) push_fp(regs.bits(), stack); }
 480   void pop_fp(RegSet regs, Register stack) { if (regs.bits()) pop_fp(regs.bits(), stack); }
 481 
 482   // Push and pop everything that might be clobbered by a native
 483   // runtime call except rscratch1 and rscratch2.  (They are always
 484   // scratch, so we don&#39;t have to protect them.)  Only save the lower
 485   // 64 bits of each vector register.
 486   void push_call_clobbered_registers();
 487   void pop_call_clobbered_registers();
 488 
 489   // now mov instructions for loading absolute addresses and 32 or
 490   // 64 bit integers
 491 
 492   inline void mov(Register dst, address addr)
 493   {
<span class="line-modified"> 494     mov_immediate64(dst, (u_int64_t)addr);</span>
 495   }
 496 
<span class="line-modified"> 497   inline void mov(Register dst, u_int64_t imm64)</span>
 498   {
 499     mov_immediate64(dst, imm64);
 500   }
 501 
<span class="line-modified"> 502   inline void movw(Register dst, u_int32_t imm32)</span>
 503   {
 504     mov_immediate32(dst, imm32);
 505   }
 506 
 507   inline void mov(Register dst, long l)
 508   {
<span class="line-modified"> 509     mov(dst, (u_int64_t)l);</span>
 510   }
 511 
 512   inline void mov(Register dst, int i)
 513   {
 514     mov(dst, (long)i);
 515   }
 516 
 517   void mov(Register dst, RegisterOrConstant src) {
 518     if (src.is_register())
 519       mov(dst, src.as_register());
 520     else
 521       mov(dst, src.as_constant());
 522   }
 523 
 524   void movptr(Register r, uintptr_t imm64);
 525 
<span class="line-modified"> 526   void mov(FloatRegister Vd, SIMD_Arrangement T, u_int32_t imm32);</span>
 527 
 528   void mov(FloatRegister Vd, SIMD_Arrangement T, FloatRegister Vn) {
 529     orr(Vd, T, Vn, Vn);
 530   }
 531 
 532 public:
 533 
 534   // Generalized Test Bit And Branch, including a &quot;far&quot; variety which
 535   // spans more than 32KiB.
 536   void tbr(Condition cond, Register Rt, int bitpos, Label &amp;dest, bool far = false) {
 537     assert(cond == EQ || cond == NE, &quot;must be&quot;);
 538 
 539     if (far)
 540       cond = ~cond;
 541 
 542     void (Assembler::* branch)(Register Rt, int bitpos, Label &amp;L);
 543     if (cond == Assembler::EQ)
 544       branch = &amp;Assembler::tbz;
 545     else
 546       branch = &amp;Assembler::tbnz;
</pre>
<hr />
<pre>
1269 
1270   address read_polling_page(Register r, relocInfo::relocType rtype);
1271   void get_polling_page(Register dest, relocInfo::relocType rtype);
1272   address fetch_and_read_polling_page(Register r, relocInfo::relocType rtype);
1273 
1274   // CRC32 code for java.util.zip.CRC32::updateBytes() instrinsic.
1275   void update_byte_crc32(Register crc, Register val, Register table);
1276   void update_word_crc32(Register crc, Register v, Register tmp,
1277         Register table0, Register table1, Register table2, Register table3,
1278         bool upper = false);
1279 
1280   void has_negatives(Register ary1, Register len, Register result);
1281 
1282   void arrays_equals(Register a1, Register a2, Register result, Register cnt1,
1283                      Register tmp1, Register tmp2, Register tmp3, int elem_size);
1284 
1285   void string_equals(Register a1, Register a2, Register result, Register cnt1,
1286                      int elem_size);
1287 
1288   void fill_words(Register base, Register cnt, Register value);
<span class="line-modified">1289   void fill_words(Register base, u_int64_t cnt, Register value);</span>
1290 
<span class="line-modified">1291   void zero_words(Register base, u_int64_t cnt);</span>
1292   void zero_words(Register ptr, Register cnt);
1293   void zero_dcache_blocks(Register base, Register cnt);
1294 
1295   static const int zero_words_block_size;
1296 
1297   void byte_array_inflate(Register src, Register dst, Register len,
1298                           FloatRegister vtmp1, FloatRegister vtmp2,
1299                           FloatRegister vtmp3, Register tmp4);
1300 
1301   void char_array_compress(Register src, Register dst, Register len,
1302                            FloatRegister tmp1Reg, FloatRegister tmp2Reg,
1303                            FloatRegister tmp3Reg, FloatRegister tmp4Reg,
1304                            Register result);
1305 
1306   void encode_iso_array(Register src, Register dst,
1307                         Register len, Register result,
1308                         FloatRegister Vtmp1, FloatRegister Vtmp2,
1309                         FloatRegister Vtmp3, FloatRegister Vtmp4);
1310   void fast_log(FloatRegister vtmp0, FloatRegister vtmp1, FloatRegister vtmp2,
1311                 FloatRegister vtmp3, FloatRegister vtmp4, FloatRegister vtmp5,
</pre>
</td>
<td>
<hr />
<pre>
 444     umaddl(Rd, Rn, Rm, zr);
 445   }
 446 
 447 #define WRAP(INSN)                                                            \
 448   void INSN(Register Rd, Register Rn, Register Rm, Register Ra) {             \
 449     if ((VM_Version::features() &amp; VM_Version::CPU_A53MAC) &amp;&amp; Ra != zr)        \
 450       nop();                                                                  \
 451     Assembler::INSN(Rd, Rn, Rm, Ra);                                          \
 452   }
 453 
 454   WRAP(madd) WRAP(msub) WRAP(maddw) WRAP(msubw)
 455   WRAP(smaddl) WRAP(smsubl) WRAP(umaddl) WRAP(umsubl)
 456 #undef WRAP
 457 
 458 
 459   // macro assembly operations needed for aarch64
 460 
 461   // first two private routines for loading 32 bit or 64 bit constants
 462 private:
 463 
<span class="line-modified"> 464   void mov_immediate64(Register dst, uint64_t imm64);</span>
<span class="line-modified"> 465   void mov_immediate32(Register dst, uint32_t imm32);</span>
 466 
 467   int push(unsigned int bitset, Register stack);
 468   int pop(unsigned int bitset, Register stack);
 469 
 470   int push_fp(unsigned int bitset, Register stack);
 471   int pop_fp(unsigned int bitset, Register stack);
 472 
 473   void mov(Register dst, Address a);
 474 
 475 public:
 476   void push(RegSet regs, Register stack) { if (regs.bits()) push(regs.bits(), stack); }
 477   void pop(RegSet regs, Register stack) { if (regs.bits()) pop(regs.bits(), stack); }
 478 
 479   void push_fp(RegSet regs, Register stack) { if (regs.bits()) push_fp(regs.bits(), stack); }
 480   void pop_fp(RegSet regs, Register stack) { if (regs.bits()) pop_fp(regs.bits(), stack); }
 481 
 482   // Push and pop everything that might be clobbered by a native
 483   // runtime call except rscratch1 and rscratch2.  (They are always
 484   // scratch, so we don&#39;t have to protect them.)  Only save the lower
 485   // 64 bits of each vector register.
 486   void push_call_clobbered_registers();
 487   void pop_call_clobbered_registers();
 488 
 489   // now mov instructions for loading absolute addresses and 32 or
 490   // 64 bit integers
 491 
 492   inline void mov(Register dst, address addr)
 493   {
<span class="line-modified"> 494     mov_immediate64(dst, (uint64_t)addr);</span>
 495   }
 496 
<span class="line-modified"> 497   inline void mov(Register dst, uint64_t imm64)</span>
 498   {
 499     mov_immediate64(dst, imm64);
 500   }
 501 
<span class="line-modified"> 502   inline void movw(Register dst, uint32_t imm32)</span>
 503   {
 504     mov_immediate32(dst, imm32);
 505   }
 506 
 507   inline void mov(Register dst, long l)
 508   {
<span class="line-modified"> 509     mov(dst, (uint64_t)l);</span>
 510   }
 511 
 512   inline void mov(Register dst, int i)
 513   {
 514     mov(dst, (long)i);
 515   }
 516 
 517   void mov(Register dst, RegisterOrConstant src) {
 518     if (src.is_register())
 519       mov(dst, src.as_register());
 520     else
 521       mov(dst, src.as_constant());
 522   }
 523 
 524   void movptr(Register r, uintptr_t imm64);
 525 
<span class="line-modified"> 526   void mov(FloatRegister Vd, SIMD_Arrangement T, uint32_t imm32);</span>
 527 
 528   void mov(FloatRegister Vd, SIMD_Arrangement T, FloatRegister Vn) {
 529     orr(Vd, T, Vn, Vn);
 530   }
 531 
 532 public:
 533 
 534   // Generalized Test Bit And Branch, including a &quot;far&quot; variety which
 535   // spans more than 32KiB.
 536   void tbr(Condition cond, Register Rt, int bitpos, Label &amp;dest, bool far = false) {
 537     assert(cond == EQ || cond == NE, &quot;must be&quot;);
 538 
 539     if (far)
 540       cond = ~cond;
 541 
 542     void (Assembler::* branch)(Register Rt, int bitpos, Label &amp;L);
 543     if (cond == Assembler::EQ)
 544       branch = &amp;Assembler::tbz;
 545     else
 546       branch = &amp;Assembler::tbnz;
</pre>
<hr />
<pre>
1269 
1270   address read_polling_page(Register r, relocInfo::relocType rtype);
1271   void get_polling_page(Register dest, relocInfo::relocType rtype);
1272   address fetch_and_read_polling_page(Register r, relocInfo::relocType rtype);
1273 
1274   // CRC32 code for java.util.zip.CRC32::updateBytes() instrinsic.
1275   void update_byte_crc32(Register crc, Register val, Register table);
1276   void update_word_crc32(Register crc, Register v, Register tmp,
1277         Register table0, Register table1, Register table2, Register table3,
1278         bool upper = false);
1279 
1280   void has_negatives(Register ary1, Register len, Register result);
1281 
1282   void arrays_equals(Register a1, Register a2, Register result, Register cnt1,
1283                      Register tmp1, Register tmp2, Register tmp3, int elem_size);
1284 
1285   void string_equals(Register a1, Register a2, Register result, Register cnt1,
1286                      int elem_size);
1287 
1288   void fill_words(Register base, Register cnt, Register value);
<span class="line-modified">1289   void fill_words(Register base, uint64_t cnt, Register value);</span>
1290 
<span class="line-modified">1291   void zero_words(Register base, uint64_t cnt);</span>
1292   void zero_words(Register ptr, Register cnt);
1293   void zero_dcache_blocks(Register base, Register cnt);
1294 
1295   static const int zero_words_block_size;
1296 
1297   void byte_array_inflate(Register src, Register dst, Register len,
1298                           FloatRegister vtmp1, FloatRegister vtmp2,
1299                           FloatRegister vtmp3, Register tmp4);
1300 
1301   void char_array_compress(Register src, Register dst, Register len,
1302                            FloatRegister tmp1Reg, FloatRegister tmp2Reg,
1303                            FloatRegister tmp3Reg, FloatRegister tmp4Reg,
1304                            Register result);
1305 
1306   void encode_iso_array(Register src, Register dst,
1307                         Register len, Register result,
1308                         FloatRegister Vtmp1, FloatRegister Vtmp2,
1309                         FloatRegister Vtmp3, FloatRegister Vtmp4);
1310   void fast_log(FloatRegister vtmp0, FloatRegister vtmp1, FloatRegister vtmp2,
1311                 FloatRegister vtmp3, FloatRegister vtmp4, FloatRegister vtmp5,
</pre>
</td>
</tr>
</table>
<center><a href="macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="templateTable_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>