<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="layernorm" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="input_data_addr" src_type="unsigned int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ln_addr" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="gama_addr" src_type="unsigned int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ln_addr" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="beta_addr" src_type="unsigned int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ln_addr" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="output_data_addr" src_type="unsigned int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ln_addr" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="rows" src_type="unsigned int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ln_addr" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="cols_log" src_type="unsigned int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ln_addr" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="q_value" src_type="unsigned int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ln_addr" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="shift_value" src_type="unsigned int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ln_addr" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72"/>
        </hw>
      </arg>
      <arg id="8" access_type="w" src_name="done" src_type="unsigned int&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="ln_addr" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80"/>
        </hw>
      </arg>
      <arg id="9" access_type="rw" src_name="inputs" src_type="ap_uint&lt;256&gt;*" src_isptr="1" src_bitwidth="256" src_size_or_depth="8">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="ln_data" hw_bitwidth="256" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="64" num_write_outstanding="1" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="ln_addr" hw_bitwidth="256" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96"/>
        </hw>
      </arg>
      <arg id="10" access_type="rw" src_name="outputs" src_type="ap_uint&lt;256&gt;*" src_isptr="1" src_bitwidth="256" src_size_or_depth="8">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="ln_data" hw_bitwidth="256" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="64" num_write_outstanding="1" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="ln_addr" hw_bitwidth="256" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="108"/>
        </hw>
      </arg>
      <arg id="11" access_type="r" src_name="paras" src_type="ap_uint&lt;256&gt;*" src_isptr="1" src_bitwidth="256" src_size_or_depth="8">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="ln_paras" hw_bitwidth="256" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="64" num_write_outstanding="1" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="ln_addr" hw_bitwidth="256" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
