// Seed: 2084402048
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  wire id_3;
  assign id_3 = id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wand id_3,
    input wand id_4,
    input tri id_5,
    output wand id_6,
    input tri1 id_7,
    inout wire id_8
);
  assign id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  wire id_10;
  wire id_11;
  ;
  assign id_8 = -1;
  assign id_6 = -1;
  wire id_12 = -1'b0;
  logic [-1 : 1  ==  1] id_13 = id_1;
endmodule
