#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Feb  8 12:45:40 2018
# Process ID: 7528
# Current directory: C:/SharedProjects/Sadias_Directory/BERT/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9104 C:\SharedProjects\Sadias_Directory\BERT\project_3\project_3.xpr
# Log file: C:/SharedProjects/Sadias_Directory/BERT/project_3/vivado.log
# Journal file: C:/SharedProjects/Sadias_Directory/BERT/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 858.504 ; gain = 156.070
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/SharedProjects/bert_092917_original/bert_092917.srcs/sim_1/new/tb_Err.vhd
update_compile_order -fileset sim_1
set_property top tb_err [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_address_counter_0_0/design_1_address_counter_0_0_sim_netlist.vhdl C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_address_counter_0_0/synth/design_1_address_counter_0_0.vhd}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl}
update_compile_order -fileset sim_1
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_bit1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_bit0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding cell -- xilinx.com:module_ref:serial_pipeline_delay:1.0 - serial_pipeline_delay_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:module_ref:dr_make8:1.0 - dr_make8_0
Adding cell -- xilinx.com:module_ref:dr_make8:1.0 - dr_make8_1
Adding cell -- xilinx.com:module_ref:data_recovery:1.0 - data_recovery_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:address_counter:1.0 - address_counter_0
Adding cell -- xilinx.com:module_ref:count_ones_8:1.0 - count_ones_8_0
Adding cell -- xilinx.com:ip:c_accum:12.0 - c_accum_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from BD file <C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 952.398 ; gain = 62.410
launch_simulation
Generating merged BMM file for the design top 'tb_err'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_err'...
Generating merged BMM file for the design top 'tb_err'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_err' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav/5b_bitstream.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_err_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/new/tb_Err.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_err
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5425bfb36e674583bb390de17388c34e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_err_behav xil_defaultlib.tb_err -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] design_1_c_counter_binary_0_0 remains a black-box since it has no binding entity [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/new/tb_Err.vhd:150]
WARNING: [VRFC 10-122] design_1_serial_pipeline_delay_0_0 remains a black-box since it has no binding entity [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/new/tb_Err.vhd:165]
WARNING: [VRFC 10-122] design_1_dr_make8_1_0 remains a black-box since it has no binding entity [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/new/tb_Err.vhd:173]
WARNING: [VRFC 10-122] design_1_util_vector_logic_0_0 remains a black-box since it has no binding entity [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/new/tb_Err.vhd:186]
WARNING: [VRFC 10-122] design_1_count_ones_8_0_0 remains a black-box since it has no binding entity [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/new/tb_Err.vhd:195]
WARNING: [VRFC 10-122] design_1_c_accum_0_0 remains a black-box since it has no binding entity [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/new/tb_Err.vhd:204]
WARNING: [VRFC 10-122] design_1_xlconstant_0_0 remains a black-box since it has no binding entity [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/new/tb_Err.vhd:213]
WARNING: [VRFC 10-122] design_1_xlconstant_1_0 remains a black-box since it has no binding entity [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/new/tb_Err.vhd:218]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,init_00="011...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_generic_cstr [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_top [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6_synth [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6 [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0 [design_1_blk_mem_gen_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_err
Built simulation snapshot tb_err_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav/xsim.dir/tb_err_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav/xsim.dir/tb_err_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb  8 12:59:45 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  8 12:59:45 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 965.152 ; gain = 0.039
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_err_behav -key {Behavioral:sim_1:Functional:tb_err} -tclbatch {tb_err.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_err.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [Common 17-365] Interrupt caught but 'launch_simulation' cannot be canceled. Please wait for command to finish.
INFO: [Common 17-681] Processing pending cancel.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_err_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 995.691 ; gain = 40.488
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_0_0/synth/design_1_serial_pipeline_delay_0_0.vhd C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_0_0/design_1_serial_pipeline_delay_0_0_sim_netlist.vhdl}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_count_ones_8_0_0/design_1_count_ones_8_0_0_sim_netlist.vhdl C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dr_make8_1_0/design_1_dr_make8_1_0_sim_netlist.vhdl C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_count_ones_8_0_0/synth/design_1_count_ones_8_0_0.vhd C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_accum_0_0/synth/design_1_c_accum_0_0.vhd C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dr_make8_1_0/synth/design_1_dr_make8_1_0.vhd C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_accum_0_0/design_1_c_accum_0_0_sim_netlist.vhdl}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.v C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.vhdl}
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0_sim_netlist.vhdl C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0_sim_netlist.vhdl C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/design_1_xlconstant_2_0_sim_netlist.vhdl C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/synth/design_1_util_vector_logic_1_0.v C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/synth/design_1_xlconstant_2_0.v}
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Generating merged BMM file for the design top 'tb_err'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_err'...
Generating merged BMM file for the design top 'tb_err'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_err' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav/5b_bitstream.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_err_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/design_1_address_counter_0_0/design_1_address_counter_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_address_counter_0_0_address_counter
INFO: [VRFC 10-307] analyzing entity design_1_address_counter_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/ip/design_1_c_accum_0_0/design_1_c_accum_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0_xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0_xbip_dsp48_acc_synth
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0_xbip_dsp48_acc_v3_0_3_viv
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0_xbip_accum_v3_0_3_viv
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0_c_accum_v12_0_10_viv
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0_c_accum_v12_0_10
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/ip/design_1_count_ones_8_0_0/design_1_count_ones_8_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_count_ones_8_0_0_count_ones_8
INFO: [VRFC 10-307] analyzing entity design_1_count_ones_8_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/ip/design_1_dr_make8_1_0/design_1_dr_make8_1_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dr_make8_1_0_dr_make8
INFO: [VRFC 10-307] analyzing entity design_1_dr_make8_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/design_1_serial_pipeline_delay_0_0/design_1_serial_pipeline_delay_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_serial_pipeline_delay_0_0_serial_pipeline_delay
INFO: [VRFC 10-307] analyzing entity design_1_serial_pipeline_delay_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_util_vector_logic_1_0_util_vector_logic_v2_0_1_util_vector_logic
INFO: [VRFC 10-307] analyzing entity design_1_util_vector_logic_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xlconstant_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/ip/design_1_xlconstant_2_0/design_1_xlconstant_2_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xlconstant_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/new/tb_Err.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_err
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5425bfb36e674583bb390de17388c34e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_err_behav xil_defaultlib.tb_err -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.design_1_address_counter_0_0_address_counter [design_1_address_counter_0_0_add...]
Compiling architecture structure of entity xil_defaultlib.design_1_address_counter_0_0 [design_1_address_counter_0_0_def...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,init_00="011...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_generic_cstr [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_top [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6_synth [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6 [design_1_blk_mem_gen_0_0_blk_mem...]
Compiling architecture structure of entity xil_defaultlib.design_1_blk_mem_gen_0_0 [design_1_blk_mem_gen_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1_serial_pipeline_delay_0_0_serial_pipeline_delay [design_1_serial_pipeline_delay_0...]
Compiling architecture structure of entity xil_defaultlib.design_1_serial_pipeline_delay_0_0 [design_1_serial_pipeline_delay_0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.design_1_dr_make8_1_0_dr_make8 [design_1_dr_make8_1_0_dr_make8_d...]
Compiling architecture structure of entity xil_defaultlib.design_1_dr_make8_1_0 [design_1_dr_make8_1_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.design_1_util_vector_logic_1_0_util_vector_logic_v2_0_1_util_vector_logic [design_1_util_vector_logic_1_0_u...]
Compiling architecture structure of entity xil_defaultlib.design_1_util_vector_logic_1_0 [design_1_util_vector_logic_1_0_d...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000111000011110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.design_1_count_ones_8_0_0_count_ones_8 [design_1_count_ones_8_0_0_count_...]
Compiling architecture structure of entity xil_defaultlib.design_1_count_ones_8_0_0 [design_1_count_ones_8_0_0_defaul...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture structure of entity xil_defaultlib.design_1_c_accum_0_0_xbip_dsp48e_wrapper_v3_0 [design_1_c_accum_0_0_xbip_dsp48e...]
Compiling architecture structure of entity xil_defaultlib.design_1_c_accum_0_0_xbip_dsp48_acc_synth [design_1_c_accum_0_0_xbip_dsp48_...]
Compiling architecture structure of entity xil_defaultlib.design_1_c_accum_0_0_xbip_dsp48_acc_v3_0_3_viv [design_1_c_accum_0_0_xbip_dsp48_...]
Compiling architecture structure of entity xil_defaultlib.design_1_c_accum_0_0_xbip_accum_v3_0_3_viv [design_1_c_accum_0_0_xbip_accum_...]
Compiling architecture structure of entity xil_defaultlib.design_1_c_accum_0_0_c_accum_v12_0_10_viv [design_1_c_accum_0_0_c_accum_v12...]
Compiling architecture structure of entity xil_defaultlib.design_1_c_accum_0_0_c_accum_v12_0_10 [design_1_c_accum_0_0_c_accum_v12...]
Compiling architecture structure of entity xil_defaultlib.design_1_c_accum_0_0 [design_1_c_accum_0_0_default]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture structure of entity xil_defaultlib.design_1_xlconstant_1_0 [design_1_xlconstant_1_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1_xlconstant_2_0 [design_1_xlconstant_2_0_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_err
Built simulation snapshot tb_err_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav/xsim.dir/tb_err_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav/xsim.dir/tb_err_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb  8 13:15:05 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  8 13:15:05 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_err_behav -key {Behavioral:sim_1:Functional:tb_err} -tclbatch {tb_err.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_err.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_err_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1033.984 ; gain = 0.000
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Feb  8 15:09:14 2018] Launched synth_1...
Run output will be captured here: C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Feb  8 15:11:09 2018] Launched impl_1...
Run output will be captured here: C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1761-2
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1089.098 ; gain = 3.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:28]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2740' bound to instance 'design_1_i' of component 'design_1' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:43]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2758]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2901]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_clk_wiz_1_0_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'h_bert_imp_GNLW7J' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:30]
INFO: [Synth 8-3491] module 'design_1_address_counter_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_address_counter_0_0_stub.vhdl:5' bound to instance 'address_counter_0' of component 'design_1_address_counter_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:155]
INFO: [Synth 8-638] synthesizing module 'design_1_address_counter_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_address_counter_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_c_accum_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_c_accum_0_0_stub.vhdl:5' bound to instance 'c_accum_0' of component 'design_1_c_accum_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:168]
INFO: [Synth 8-638] synthesizing module 'design_1_c_accum_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_c_accum_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_count_ones_8_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_count_ones_8_0_0_stub.vhdl:5' bound to instance 'count_ones_8_0' of component 'design_1_count_ones_8_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:175]
INFO: [Synth 8-638] synthesizing module 'design_1_count_ones_8_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_count_ones_8_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_data_recovery_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_data_recovery_0_0_stub.vhdl:5' bound to instance 'data_recovery_0' of component 'design_1_data_recovery_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:182]
INFO: [Synth 8-638] synthesizing module 'design_1_data_recovery_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_data_recovery_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_dr_make8_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_dr_make8_0_0_stub.vhdl:5' bound to instance 'dr_make8_0' of component 'design_1_dr_make8_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:193]
INFO: [Synth 8-638] synthesizing module 'design_1_dr_make8_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_dr_make8_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_dr_make8_1_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_dr_make8_1_0_stub.vhdl:5' bound to instance 'dr_make8_1' of component 'design_1_dr_make8_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:203]
INFO: [Synth 8-638] synthesizing module 'design_1_dr_make8_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_dr_make8_1_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_serial_pipeline_delay_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_serial_pipeline_delay_0_0_stub.vhdl:5' bound to instance 'serial_pipeline_delay_0' of component 'design_1_serial_pipeline_delay_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:214]
INFO: [Synth 8-638] synthesizing module 'design_1_serial_pipeline_delay_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_serial_pipeline_delay_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_1_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_util_vector_logic_1_0_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'design_1_util_vector_logic_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:220]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_util_vector_logic_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xlconstant_1_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'design_1_xlconstant_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:226]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlconstant_2_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xlconstant_2_0_stub.vhdl:5' bound to instance 'xlconstant_2' of component 'design_1_xlconstant_2_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:230]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_2_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xlconstant_2_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'h_bert_imp_GNLW7J' (1#1) [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:30]
INFO: [Synth 8-638] synthesizing module 'h_microblaze_imp_UKW4U6' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2080]
INFO: [Synth 8-3491] module 'design_1_axi_timer_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'design_1_axi_timer_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2414]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2443]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2468]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2481]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_axi_intc_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_1_microblaze_0_axi_intc_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2567]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1410]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1DYBF5V' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1DYBF5V' (2#1) [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:282]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_PCHX0I' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:383]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_PCHX0I' (3#1) [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:383]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1DCLXC0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:484]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1DCLXC0' (4#1) [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:484]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_Q8HM8X' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:585]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_Q8HM8X' (5#1) [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:585]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_LF8MO1' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1242]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_LF8MO1' (6#1) [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1242]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1952]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (7#1) [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1410]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_U3VR3S' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:669]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:879]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:933]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:961]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_U3VR3S' (8#1) [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:669]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2722]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'h_microblaze_imp_UKW4U6' (9#1) [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2080]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_xlconcat_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_microblaze_0_xlconcat_0_stub.vhdl:5' bound to instance 'microblaze_0_xlconcat' of component 'design_1_microblaze_0_xlconcat_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2978]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_microblaze_0_xlconcat_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_ds_buf_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_util_ds_buf_0_0_stub.vhdl:5' bound to instance 'util_ds_buf_0' of component 'design_1_util_ds_buf_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2984]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_util_ds_buf_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_ds_buf_1_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_util_ds_buf_1_0_stub.vhdl:5' bound to instance 'util_ds_buf_1' of component 'design_1_util_ds_buf_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2990]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_util_ds_buf_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2996]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_util_vector_logic_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlconstant_3_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xlconstant_3_0_stub.vhdl:5' bound to instance 'xlconstant_3' of component 'design_1_xlconstant_3_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3001]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_3_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xlconstant_3_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'design_1_xlslice_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3005]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_2_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xlslice_2_0_stub.vhdl:5' bound to instance 'xlslice_bit0' of component 'design_1_xlslice_2_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3010]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_2_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xlslice_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_1_0' declared at 'C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_bit1' of component 'design_1_xlslice_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3015]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_1_0' [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/realtime/design_1_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'design_1' (10#1) [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2758]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (11#1) [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:28]
WARNING: [Synth 8-3331] design s00_couplers_imp_LF8MO1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_LF8MO1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_LF8MO1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_LF8MO1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_Q8HM8X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_Q8HM8X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_Q8HM8X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_Q8HM8X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1DCLXC0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1DCLXC0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1DCLXC0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1DCLXC0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_PCHX0I has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_PCHX0I has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_PCHX0I has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_PCHX0I has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1DYBF5V has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1DYBF5V has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1DYBF5V has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1DYBF5V has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.160 ; gain = 36.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.160 ; gain = 36.563
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/design_1_microblaze_0_xlconcat_0.dcp' for cell 'design_1_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.dcp' for cell 'design_1_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_3_0/design_1_xlconstant_3_0.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0.dcp' for cell 'design_1_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_0/design_1_xlslice_2_0.dcp' for cell 'design_1_i/xlslice_bit0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/design_1_xlslice_1_0.dcp' for cell 'design_1_i/xlslice_bit1'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_address_counter_0_0/design_1_address_counter_0_0.dcp' for cell 'design_1_i/h_bert/address_counter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/h_bert/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_accum_0_0/design_1_c_accum_0_0.dcp' for cell 'design_1_i/h_bert/c_accum_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_count_ones_8_0_0/design_1_count_ones_8_0_0.dcp' for cell 'design_1_i/h_bert/count_ones_8_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_data_recovery_0_0/design_1_data_recovery_0_0.dcp' for cell 'design_1_i/h_bert/data_recovery_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dr_make8_0_0/design_1_dr_make8_0_0.dcp' for cell 'design_1_i/h_bert/dr_make8_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dr_make8_1_0/design_1_dr_make8_1_0.dcp' for cell 'design_1_i/h_bert/dr_make8_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_0_0/design_1_serial_pipeline_delay_0_0.dcp' for cell 'design_1_i/h_bert/serial_pipeline_delay_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0.dcp' for cell 'design_1_i/h_bert/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.dcp' for cell 'design_1_i/h_bert/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/design_1_xlconstant_2_0.dcp' for cell 'design_1_i/h_bert/xlconstant_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/h_microblaze/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/h_microblaze/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/h_microblaze/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/h_microblaze/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.dcp' for cell 'design_1_i/h_microblaze/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/h_microblaze/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/h_microblaze/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/h_microblaze/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/h_microblaze/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/h_microblaze/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/h_microblaze/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/h_microblaze/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/dcp179/design_1_util_ds_buf_0_0.edf:288]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/dcp179/design_1_util_ds_buf_0_0.edf:289]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_1/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/dcp199/design_1_util_ds_buf_1_0.edf:285]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/h_microblaze/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/h_microblaze/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/h_microblaze/microblaze_0/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/h_microblaze/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/h_microblaze/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/h_microblaze/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/h_microblaze/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/h_microblaze/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/h_microblaze/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/h_microblaze/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/h_microblaze/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/h_microblaze/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/h_microblaze/axi_uartlite_0/U0'
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/h_microblaze/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/h_microblaze/axi_uartlite_0/U0'
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/h_microblaze/axi_timer_0/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/h_microblaze/axi_timer_0/U0'
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/h_microblaze/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/h_microblaze/microblaze_0_axi_intc/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFDS => OBUFDS: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:53 ; elapsed = 00:00:50 . Memory (MB): peak = 1654.777 ; gain = 569.180
135 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 1654.777 ; gain = 569.180
open_run impl_1
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.runs/impl_1/.Xil/Vivado-780-PHSX-79FJZ32/dcp61/design_1_util_ds_buf_0_0.edf:288]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.runs/impl_1/.Xil/Vivado-780-PHSX-79FJZ32/dcp61/design_1_util_ds_buf_0_0.edf:289]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_1/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.runs/impl_1/.Xil/Vivado-780-PHSX-79FJZ32/dcp81/design_1_util_ds_buf_1_0.edf:285]
Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/dcp203/design_1_wrapper_board.xdc]
Finished Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/dcp203/design_1_wrapper_board.xdc]
Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/dcp203/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2310.867 ; gain = 578.750
Finished Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/dcp203/design_1_wrapper_early.xdc]
Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/dcp203/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/dcp203/design_1_wrapper.xdc]
Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/dcp203/design_1_wrapper_late.xdc]
Finished Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-7528-PHSX-79FJZ32/dcp203/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.832 . Memory (MB): peak = 2317.879 ; gain = 6.012
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.832 . Memory (MB): peak = 2317.879 ; gain = 6.012
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 79 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2411.277 ; gain = 692.066
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:58 ; elapsed = 00:07:45 . Memory (MB): peak = 2611.891 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sdk -hwspec C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sdk -hwspec C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2611.891 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  8 17:08:51 2018...
