

================================================================
== Vivado HLS Report for 'kernel6'
================================================================
* Date:           Sat May  8 23:46:21 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel6
* Solution:       optimized
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.126 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |        ?|        ?|         1|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|      78|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      30|    -|
|Register         |        -|      -|      35|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|      35|     108|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |mul_ln8_fu_46_p2   |     *    |      3|  0|  21|          32|          32|
    |i_fu_57_p2         |     +    |      0|  0|  39|          32|           1|
    |icmp_ln8_fu_52_p2  |   icmp   |      0|  0|  18|          32|          32|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      3|  0|  78|          96|          65|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  21|          4|    1|          4|
    |i_0_reg_34  |   9|          2|   32|         64|
    +------------+----+-----------+-----+-----------+
    |Total       |  30|          6|   33|         68|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------+----+----+-----+-----------+
    |    Name    | FF | LUT| Bits| Const Bits|
    +------------+----+----+-----+-----------+
    |ap_CS_fsm   |   3|   0|    3|          0|
    |i_0_reg_34  |  32|   0|   32|          0|
    +------------+----+----+-----+-----------+
    |Total       |  35|   0|   35|          0|
    +------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    kernel6   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    kernel6   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    kernel6   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    kernel6   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    kernel6   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    kernel6   | return value |
|ap_return  | out |   32| ap_ctrl_hs |    kernel6   | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !7"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel6_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [kernel6.cpp:3]   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.06ns)   --->   "br label %loop_begin" [kernel6.cpp:6]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 8.12>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %i, %loop_end ]"   --->   Operation 9 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [kernel6.cpp:7]   --->   Operation 10 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str) nounwind" [kernel6.cpp:7]   --->   Operation 11 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel6.cpp:8]   --->   Operation 12 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (6.58ns)   --->   "%mul_ln8 = mul nsw i32 %i_0, %i_0" [kernel6.cpp:8]   --->   Operation 13 'mul' 'mul_ln8' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.54ns)   --->   "%icmp_ln8 = icmp slt i32 %mul_ln8, %x_read" [kernel6.cpp:8]   --->   Operation 14 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.78ns)   --->   "%i = add nsw i32 %i_0, 1" [kernel6.cpp:6]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %loop_end, label %1" [kernel6.cpp:8]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp) nounwind" [kernel6.cpp:10]   --->   Operation 17 'specregionend' 'empty' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br label %loop_begin" [kernel6.cpp:6]   --->   Operation 18 'br' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "ret i32 %i_0" [kernel6.cpp:12]   --->   Operation 19 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap    ) [ 0000]
specbitsmap_ln0   (specbitsmap    ) [ 0000]
spectopmodule_ln0 (spectopmodule  ) [ 0000]
x_read            (read           ) [ 0010]
br_ln6            (br             ) [ 0110]
i_0               (phi            ) [ 0011]
specloopname_ln7  (specloopname   ) [ 0000]
tmp               (specregionbegin) [ 0000]
specpipeline_ln8  (specpipeline   ) [ 0000]
mul_ln8           (mul            ) [ 0000]
icmp_ln8          (icmp           ) [ 0010]
i                 (add            ) [ 0110]
br_ln8            (br             ) [ 0000]
empty             (specregionend  ) [ 0000]
br_ln6            (br             ) [ 0110]
ret_ln12          (ret            ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel6_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="x_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="34" class="1005" name="i_0_reg_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="1"/>
<pin id="36" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="38" class="1004" name="i_0_phi_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="1"/>
<pin id="40" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="mul_ln8_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln8/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="icmp_ln8_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="1"/>
<pin id="55" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="i_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="63" class="1005" name="x_read_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="1"/>
<pin id="65" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="71" class="1005" name="i_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="44"><net_src comp="34" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="38" pin="4"/><net_sink comp="34" pin=0"/></net>

<net id="50"><net_src comp="38" pin="4"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="38" pin="4"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="46" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="38" pin="4"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="66"><net_src comp="28" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="67"><net_src comp="63" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="74"><net_src comp="57" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="75"><net_src comp="71" pin="1"/><net_sink comp="38" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: kernel6 : x | {1 }
  - Chain level:
	State 1
	State 2
		mul_ln8 : 1
		icmp_ln8 : 2
		i : 1
		br_ln8 : 3
		empty : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    add   |      i_fu_57      |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|
|    mul   |   mul_ln8_fu_46   |    3    |    0    |    21   |
|----------|-------------------|---------|---------|---------|
|   icmp   |   icmp_ln8_fu_52  |    0    |    0    |    18   |
|----------|-------------------|---------|---------|---------|
|   read   | x_read_read_fu_28 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    3    |    0    |    78   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|  i_0_reg_34 |   32   |
|   i_reg_71  |   32   |
|x_read_reg_63|   32   |
+-------------+--------+
|    Total    |   96   |
+-------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| i_0_reg_34 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  1.061  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   78   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   96   |   87   |
+-----------+--------+--------+--------+--------+
