var F2837xD__emif_8h =
[
    [ "RCSR_BITS", "structRCSR__BITS.html", "structRCSR__BITS" ],
    [ "RCSR_REG", "unionRCSR__REG.html", "unionRCSR__REG" ],
    [ "ASYNC_WCCR_BITS", "structASYNC__WCCR__BITS.html", "structASYNC__WCCR__BITS" ],
    [ "ASYNC_WCCR_REG", "unionASYNC__WCCR__REG.html", "unionASYNC__WCCR__REG" ],
    [ "SDRAM_CR_BITS", "structSDRAM__CR__BITS.html", "structSDRAM__CR__BITS" ],
    [ "SDRAM_CR_REG", "unionSDRAM__CR__REG.html", "unionSDRAM__CR__REG" ],
    [ "SDRAM_RCR_BITS", "structSDRAM__RCR__BITS.html", "structSDRAM__RCR__BITS" ],
    [ "SDRAM_RCR_REG", "unionSDRAM__RCR__REG.html", "unionSDRAM__RCR__REG" ],
    [ "ASYNC_CS2_CR_BITS", "structASYNC__CS2__CR__BITS.html", "structASYNC__CS2__CR__BITS" ],
    [ "ASYNC_CS2_CR_REG", "unionASYNC__CS2__CR__REG.html", "unionASYNC__CS2__CR__REG" ],
    [ "ASYNC_CS3_CR_BITS", "structASYNC__CS3__CR__BITS.html", "structASYNC__CS3__CR__BITS" ],
    [ "ASYNC_CS3_CR_REG", "unionASYNC__CS3__CR__REG.html", "unionASYNC__CS3__CR__REG" ],
    [ "ASYNC_CS4_CR_BITS", "structASYNC__CS4__CR__BITS.html", "structASYNC__CS4__CR__BITS" ],
    [ "ASYNC_CS4_CR_REG", "unionASYNC__CS4__CR__REG.html", "unionASYNC__CS4__CR__REG" ],
    [ "SDRAM_TR_BITS", "structSDRAM__TR__BITS.html", "structSDRAM__TR__BITS" ],
    [ "SDRAM_TR_REG", "unionSDRAM__TR__REG.html", "unionSDRAM__TR__REG" ],
    [ "SDR_EXT_TMNG_BITS", "structSDR__EXT__TMNG__BITS.html", "structSDR__EXT__TMNG__BITS" ],
    [ "SDR_EXT_TMNG_REG", "unionSDR__EXT__TMNG__REG.html", "unionSDR__EXT__TMNG__REG" ],
    [ "INT_RAW_BITS", "structINT__RAW__BITS.html", "structINT__RAW__BITS" ],
    [ "INT_RAW_REG", "unionINT__RAW__REG.html", "unionINT__RAW__REG" ],
    [ "INT_MSK_BITS", "structINT__MSK__BITS.html", "structINT__MSK__BITS" ],
    [ "INT_MSK_REG", "unionINT__MSK__REG.html", "unionINT__MSK__REG" ],
    [ "INT_MSK_SET_BITS", "structINT__MSK__SET__BITS.html", "structINT__MSK__SET__BITS" ],
    [ "INT_MSK_SET_REG", "unionINT__MSK__SET__REG.html", "unionINT__MSK__SET__REG" ],
    [ "INT_MSK_CLR_BITS", "structINT__MSK__CLR__BITS.html", "structINT__MSK__CLR__BITS" ],
    [ "INT_MSK_CLR_REG", "unionINT__MSK__CLR__REG.html", "unionINT__MSK__CLR__REG" ],
    [ "EMIF_REGS", "structEMIF__REGS.html", "structEMIF__REGS" ]
];