# M.Sc. Dirk Stober 
## (PhD Student)

<hr class="ce-div">

## Contact:
**E-mail**: dirk.stober(at)tum.de

Boltzmannstr. 3  
85748 Garching b. MÃ¼nchen  
Room: [5606.01.033](https://nav.tum.de/room/5606.01.033)

<hr class="ce-div">

## Research Interest

## Student Thesis (GR/BA/MA)
If you are interested in one of the following topics, feel free to contact me about a thesis opportunity. 
Most of the topics require **previous experience** in FPGA development.
In addition, I will also supervise external theses if the topic is related to FPGAs, EDA or embedded systems.


#### Open-Source FPGA/EDA tools
I want to explore the usability, availability and performance of open source tools, as an alternative to the commonly used proprietary toolchains (Vivado,Vitis HLS etc.).
You would use existing designs or implement simple example designs to evaluate a single open-source tool, for example:

- HLS: [Panda Bambu](https://github.com/ferrandi/PandA-bambu)
- Synthesis: [Yosys](https://github.com/YosysHQ/yosys)
- Place+Route: [VTR](https://verilogtorouting.org/), [nextpnr](https://github.com/YosysHQ/nextpnr)

or evaluate a complete pass from either C++ or Verilog to a post P&R representation that can be converted to a bitstream.
**You should be interested in understanding EDA tools and experience in developing for FPGAs, as extensive manual configuration of the toolchains will be required due to the incomplete nature of these projects.**
