/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [23:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [30:0] celloutsig_0_35z;
  wire [23:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [10:0] celloutsig_0_40z;
  wire [10:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [5:0] celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_71z;
  wire [23:0] celloutsig_0_73z;
  wire celloutsig_0_75z;
  wire [8:0] celloutsig_0_76z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_11z | ~(celloutsig_0_18z);
  assign celloutsig_0_52z = celloutsig_0_30z | ~(celloutsig_0_49z);
  assign celloutsig_0_65z = celloutsig_0_53z[0] | ~(celloutsig_0_6z);
  assign celloutsig_0_6z = in_data[78] | ~(celloutsig_0_1z);
  assign celloutsig_1_9z = celloutsig_1_3z | ~(celloutsig_1_1z[0]);
  assign celloutsig_0_1z = _00_ | ~(in_data[72]);
  assign celloutsig_0_24z = celloutsig_0_10z[2] | ~(celloutsig_0_12z);
  assign celloutsig_0_11z = celloutsig_0_8z | in_data[83];
  assign celloutsig_0_18z = celloutsig_0_1z | celloutsig_0_6z;
  assign celloutsig_0_51z = celloutsig_0_5z[4] ^ celloutsig_0_14z[1];
  assign celloutsig_0_20z = celloutsig_0_4z ^ celloutsig_0_14z[2];
  assign celloutsig_0_39z = ~(celloutsig_0_6z ^ _00_);
  assign celloutsig_0_42z = ~(celloutsig_0_19z ^ celloutsig_0_30z);
  assign celloutsig_0_56z = ~(celloutsig_0_10z[2] ^ celloutsig_0_19z);
  assign celloutsig_0_75z = ~(celloutsig_0_73z[2] ^ celloutsig_0_1z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z ^ celloutsig_1_1z[2]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z[1] ^ celloutsig_1_1z[1]);
  assign celloutsig_1_8z = ~(celloutsig_1_0z ^ celloutsig_1_4z[1]);
  assign celloutsig_0_12z = ~(celloutsig_0_11z ^ celloutsig_0_2z[1]);
  assign celloutsig_0_27z = ~(celloutsig_0_4z ^ celloutsig_0_13z);
  reg [11:0] _22_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _22_ <= 12'h000;
    else _22_ <= in_data[41:30];
  assign { _00_, _01_[10:0] } = _22_;
  assign celloutsig_0_44z = { celloutsig_0_10z, celloutsig_0_4z } / { 1'h1, celloutsig_0_41z[4:1] };
  assign celloutsig_0_46z = { celloutsig_0_38z[5:3], celloutsig_0_11z, celloutsig_0_16z } / { 1'h1, celloutsig_0_23z[2:1], celloutsig_0_18z, celloutsig_0_28z };
  assign celloutsig_0_5z = celloutsig_0_2z[5:1] / { 1'h1, celloutsig_0_2z[4:2], in_data[0] };
  assign celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_13z } / { 1'h1, celloutsig_1_5z[1:0], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_2z[5:4], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z } / { 1'h1, celloutsig_0_7z[2:0], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_5z[4:1], in_data[0] };
  assign celloutsig_0_23z = { _01_[10:5], celloutsig_0_13z, celloutsig_0_11z } / { 1'h1, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_29z = { celloutsig_0_15z[13], celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_19z } / { 1'h1, celloutsig_0_5z[1:0], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_10z, celloutsig_0_1z } / { 1'h1, in_data[56:54], in_data[0] };
  assign celloutsig_0_2z = _01_[5:0] / { 1'h1, _01_[5:1] };
  assign celloutsig_0_49z = { in_data[52:27], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_21z } >= { celloutsig_0_23z[4:0], celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_48z, celloutsig_0_20z };
  assign celloutsig_0_9z = { _00_, _01_[10:0] } >= { celloutsig_0_7z[12:3], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_16z = celloutsig_0_5z >= celloutsig_0_7z[4:0];
  assign celloutsig_0_17z = { celloutsig_0_2z[5:3], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_6z } >= { _00_, _01_[10:6], celloutsig_0_8z };
  assign celloutsig_0_21z = { celloutsig_0_10z[3:2], celloutsig_0_4z } >= { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_28z = { in_data[76:71], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_22z } >= { celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_21z };
  assign celloutsig_0_30z = { celloutsig_0_25z[23], celloutsig_0_4z, celloutsig_0_16z } >= in_data[53:51];
  assign celloutsig_0_45z = { celloutsig_0_35z, celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_16z } <= { celloutsig_0_15z[6], celloutsig_0_41z, celloutsig_0_11z, celloutsig_0_42z, celloutsig_0_36z };
  assign celloutsig_0_48z = { celloutsig_0_8z, celloutsig_0_39z, celloutsig_0_8z } <= { celloutsig_0_22z[3:2], celloutsig_0_1z };
  assign celloutsig_0_13z = in_data[39:34] <= { celloutsig_0_10z[3:2], celloutsig_0_10z };
  assign celloutsig_0_8z = { _01_[9:4], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } || { in_data[60:44], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_7z[0], celloutsig_1_7z, celloutsig_1_9z } || celloutsig_1_15z[10:6];
  assign celloutsig_0_36z = { celloutsig_0_25z[23:1], celloutsig_0_11z } % { 1'h1, celloutsig_0_2z[4:0], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_0_41z = celloutsig_0_31z[11:1] % { 1'h1, celloutsig_0_40z[4:1], celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[120:118], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[1:0], celloutsig_1_3z };
  assign celloutsig_1_7z = celloutsig_1_4z[3:1] % { 1'h1, in_data[189:188] };
  assign celloutsig_0_31z = { _01_[8:5], celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_28z } % { 1'h1, celloutsig_0_14z[0], celloutsig_0_29z, celloutsig_0_24z };
  assign celloutsig_0_76z = { celloutsig_0_23z[2], celloutsig_0_69z, celloutsig_0_13z, celloutsig_0_69z, celloutsig_0_34z, celloutsig_0_6z, celloutsig_0_18z } | { celloutsig_0_31z[10:7], celloutsig_0_46z };
  assign celloutsig_1_1z = in_data[166:164] | in_data[143:141];
  assign celloutsig_1_10z = { celloutsig_1_5z[1:0], celloutsig_1_3z } | celloutsig_1_7z;
  assign celloutsig_1_11z = in_data[143:127] | { in_data[148:147], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_18z = { in_data[170:167], celloutsig_1_3z, celloutsig_1_1z } | { celloutsig_1_11z[9:5], celloutsig_1_1z };
  assign celloutsig_0_26z = { celloutsig_0_5z, celloutsig_0_1z } | { celloutsig_0_7z[10:7], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_4z = in_data[59] & _01_[7];
  assign celloutsig_0_69z = celloutsig_0_41z[3] & celloutsig_0_14z[1];
  assign celloutsig_1_0z = in_data[142] & in_data[117];
  assign celloutsig_0_19z = celloutsig_0_5z[0] & celloutsig_0_7z[4];
  assign celloutsig_0_50z = { celloutsig_0_8z, celloutsig_0_45z, celloutsig_0_8z, celloutsig_0_12z } >> celloutsig_0_26z[5:2];
  assign celloutsig_0_53z = { _01_[4:1], celloutsig_0_11z, celloutsig_0_51z } >> { celloutsig_0_28z, celloutsig_0_52z, celloutsig_0_34z, celloutsig_0_19z };
  assign celloutsig_0_71z = celloutsig_0_22z >> { celloutsig_0_44z[4:3], celloutsig_0_56z, celloutsig_0_21z };
  assign celloutsig_0_34z = { celloutsig_0_26z[1:0], celloutsig_0_17z } <<< celloutsig_0_23z[5:3];
  assign celloutsig_0_35z = { celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_33z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_7z } <<< { _00_, _01_[10:3], celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_23z };
  assign celloutsig_0_38z = { celloutsig_0_29z[1], celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_20z } <<< _01_[8:3];
  assign celloutsig_0_40z = { celloutsig_0_2z[4:2], celloutsig_0_39z, celloutsig_0_1z, celloutsig_0_38z } <<< { celloutsig_0_31z[10:2], celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_0_73z = { _00_, _01_[10:6], celloutsig_0_39z, celloutsig_0_50z, celloutsig_0_18z, celloutsig_0_71z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_71z, celloutsig_0_65z } <<< { celloutsig_0_23z[1:0], celloutsig_0_7z };
  assign celloutsig_0_7z = { in_data[15], celloutsig_0_1z, _00_, _01_[10:0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z } <<< { in_data[10:3], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_5z = celloutsig_1_4z[2:0] <<< celloutsig_1_1z;
  assign celloutsig_1_13z = { celloutsig_1_11z[7:4], celloutsig_1_10z, celloutsig_1_8z } <<< { celloutsig_1_4z[2], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_10z = in_data[53:50] <<< { in_data[25], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_7z[17:16], celloutsig_0_6z, celloutsig_0_18z } <<< { celloutsig_0_2z[4:2], celloutsig_0_16z };
  assign celloutsig_0_25z = { celloutsig_0_22z[3:1], celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_19z } <<< { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_17z };
  assign _01_[11] = _00_;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
