Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Oct 28 01:24:19 2021
| Host         : Aaron-Linux running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file top_bot_controller_control_sets_placed.rpt
| Design       : top_bot_controller
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            6 |
| No           | No                    | Yes                    |              32 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                 Enable Signal                |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG | uart_rx_instance/data_out_integer[7]_i_1_n_0 |                                             |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | uart_rx_instance/s_baud_counter[10]_i_2_n_0  | uart_rx_instance/s_baud_counter[10]_i_1_n_0 |                6 |             11 |         1.83 |
|  i_clk_IBUF_BUFG |                                              |                                             |                6 |             17 |         2.83 |
|  i_clk_IBUF_BUFG |                                              | i_reset_IBUF                                |               14 |             32 |         2.29 |
+------------------+----------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


