Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov  9 19:02:05 2023
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3586)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11142)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3586)
---------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_board (HIGH)

 There are 3581 register/latch pins with no clock driven by root clock pin: clk_divider/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram_images/mono/Q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram_images/mono/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11142)
----------------------------------------------------
 There are 11142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                11156          inf        0.000                      0                11156           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         11156 Endpoints
Min Delay         11156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[4]_rep__424/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.978ns  (logic 1.182ns (3.196%)  route 35.796ns (96.804%))
  Logic Levels:           5  (FDRE=1 LUT1=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[23]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hc/horizontal_position_counter_reg[23]/Q
                         net (fo=4, routed)           1.413     1.869    hc/horizontal_position[23]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.152     2.021 f  hc/horizontal_position_counter[30]_i_6/O
                         net (fo=1, routed)           0.642     2.663    hc/horizontal_position_counter[30]_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.326     2.989 f  hc/horizontal_position_counter[30]_i_2/O
                         net (fo=3, routed)           0.817     3.807    hc/horizontal_position_counter[30]_i_2_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124     3.931 f  hc/vga_red_o[3]_i_1/O
                         net (fo=14, routed)          2.878     6.809    hc/horizontal_position_counter_reg[7]_0
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.933 r  hc/read_address[0]_i_2/O
                         net (fo=3445, routed)       30.045    36.978    hc_n_2
    SLICE_X11Y111        FDRE                                         r  read_address_reg[4]_rep__424/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[5]_rep__7/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.837ns  (logic 1.182ns (3.209%)  route 35.655ns (96.791%))
  Logic Levels:           5  (FDRE=1 LUT1=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[23]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hc/horizontal_position_counter_reg[23]/Q
                         net (fo=4, routed)           1.413     1.869    hc/horizontal_position[23]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.152     2.021 f  hc/horizontal_position_counter[30]_i_6/O
                         net (fo=1, routed)           0.642     2.663    hc/horizontal_position_counter[30]_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.326     2.989 f  hc/horizontal_position_counter[30]_i_2/O
                         net (fo=3, routed)           0.817     3.807    hc/horizontal_position_counter[30]_i_2_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124     3.931 f  hc/vga_red_o[3]_i_1/O
                         net (fo=14, routed)          2.878     6.809    hc/horizontal_position_counter_reg[7]_0
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.933 r  hc/read_address[0]_i_2/O
                         net (fo=3445, routed)       29.904    36.837    hc_n_2
    SLICE_X11Y110        FDRE                                         r  read_address_reg[5]_rep__7/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[8]_rep__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.714ns  (logic 1.182ns (3.220%)  route 35.532ns (96.780%))
  Logic Levels:           5  (FDRE=1 LUT1=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[23]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hc/horizontal_position_counter_reg[23]/Q
                         net (fo=4, routed)           1.413     1.869    hc/horizontal_position[23]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.152     2.021 f  hc/horizontal_position_counter[30]_i_6/O
                         net (fo=1, routed)           0.642     2.663    hc/horizontal_position_counter[30]_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.326     2.989 f  hc/horizontal_position_counter[30]_i_2/O
                         net (fo=3, routed)           0.817     3.807    hc/horizontal_position_counter[30]_i_2_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124     3.931 f  hc/vga_red_o[3]_i_1/O
                         net (fo=14, routed)          2.878     6.809    hc/horizontal_position_counter_reg[7]_0
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.933 r  hc/read_address[0]_i_2/O
                         net (fo=3445, routed)       29.781    36.714    hc_n_2
    SLICE_X9Y107         FDRE                                         r  read_address_reg[8]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[8]_rep__26/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.714ns  (logic 1.182ns (3.220%)  route 35.532ns (96.780%))
  Logic Levels:           5  (FDRE=1 LUT1=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[23]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hc/horizontal_position_counter_reg[23]/Q
                         net (fo=4, routed)           1.413     1.869    hc/horizontal_position[23]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.152     2.021 f  hc/horizontal_position_counter[30]_i_6/O
                         net (fo=1, routed)           0.642     2.663    hc/horizontal_position_counter[30]_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.326     2.989 f  hc/horizontal_position_counter[30]_i_2/O
                         net (fo=3, routed)           0.817     3.807    hc/horizontal_position_counter[30]_i_2_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124     3.931 f  hc/vga_red_o[3]_i_1/O
                         net (fo=14, routed)          2.878     6.809    hc/horizontal_position_counter_reg[7]_0
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.933 r  hc/read_address[0]_i_2/O
                         net (fo=3445, routed)       29.781    36.714    hc_n_2
    SLICE_X8Y107         FDRE                                         r  read_address_reg[8]_rep__26/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[8]_rep__6/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.714ns  (logic 1.182ns (3.220%)  route 35.532ns (96.780%))
  Logic Levels:           5  (FDRE=1 LUT1=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[23]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hc/horizontal_position_counter_reg[23]/Q
                         net (fo=4, routed)           1.413     1.869    hc/horizontal_position[23]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.152     2.021 f  hc/horizontal_position_counter[30]_i_6/O
                         net (fo=1, routed)           0.642     2.663    hc/horizontal_position_counter[30]_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.326     2.989 f  hc/horizontal_position_counter[30]_i_2/O
                         net (fo=3, routed)           0.817     3.807    hc/horizontal_position_counter[30]_i_2_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124     3.931 f  hc/vga_red_o[3]_i_1/O
                         net (fo=14, routed)          2.878     6.809    hc/horizontal_position_counter_reg[7]_0
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.933 r  hc/read_address[0]_i_2/O
                         net (fo=3445, routed)       29.781    36.714    hc_n_2
    SLICE_X9Y107         FDRE                                         r  read_address_reg[8]_rep__6/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[4]_rep__336/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.690ns  (logic 1.182ns (3.222%)  route 35.508ns (96.778%))
  Logic Levels:           5  (FDRE=1 LUT1=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[23]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hc/horizontal_position_counter_reg[23]/Q
                         net (fo=4, routed)           1.413     1.869    hc/horizontal_position[23]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.152     2.021 f  hc/horizontal_position_counter[30]_i_6/O
                         net (fo=1, routed)           0.642     2.663    hc/horizontal_position_counter[30]_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.326     2.989 f  hc/horizontal_position_counter[30]_i_2/O
                         net (fo=3, routed)           0.817     3.807    hc/horizontal_position_counter[30]_i_2_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124     3.931 f  hc/vga_red_o[3]_i_1/O
                         net (fo=14, routed)          2.878     6.809    hc/horizontal_position_counter_reg[7]_0
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.933 r  hc/read_address[0]_i_2/O
                         net (fo=3445, routed)       29.757    36.690    hc_n_2
    SLICE_X11Y106        FDRE                                         r  read_address_reg[4]_rep__336/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[1]_rep__336/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.547ns  (logic 1.182ns (3.234%)  route 35.365ns (96.766%))
  Logic Levels:           5  (FDRE=1 LUT1=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[23]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hc/horizontal_position_counter_reg[23]/Q
                         net (fo=4, routed)           1.413     1.869    hc/horizontal_position[23]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.152     2.021 f  hc/horizontal_position_counter[30]_i_6/O
                         net (fo=1, routed)           0.642     2.663    hc/horizontal_position_counter[30]_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.326     2.989 f  hc/horizontal_position_counter[30]_i_2/O
                         net (fo=3, routed)           0.817     3.807    hc/horizontal_position_counter[30]_i_2_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124     3.931 f  hc/vga_red_o[3]_i_1/O
                         net (fo=14, routed)          2.878     6.809    hc/horizontal_position_counter_reg[7]_0
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.933 r  hc/read_address[0]_i_2/O
                         net (fo=3445, routed)       29.614    36.547    hc_n_2
    SLICE_X10Y108        FDRE                                         r  read_address_reg[1]_rep__336/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[2]_rep__335/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.547ns  (logic 1.182ns (3.234%)  route 35.365ns (96.766%))
  Logic Levels:           5  (FDRE=1 LUT1=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[23]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hc/horizontal_position_counter_reg[23]/Q
                         net (fo=4, routed)           1.413     1.869    hc/horizontal_position[23]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.152     2.021 f  hc/horizontal_position_counter[30]_i_6/O
                         net (fo=1, routed)           0.642     2.663    hc/horizontal_position_counter[30]_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.326     2.989 f  hc/horizontal_position_counter[30]_i_2/O
                         net (fo=3, routed)           0.817     3.807    hc/horizontal_position_counter[30]_i_2_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124     3.931 f  hc/vga_red_o[3]_i_1/O
                         net (fo=14, routed)          2.878     6.809    hc/horizontal_position_counter_reg[7]_0
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.933 r  hc/read_address[0]_i_2/O
                         net (fo=3445, routed)       29.614    36.547    hc_n_2
    SLICE_X10Y108        FDRE                                         r  read_address_reg[2]_rep__335/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[2]_rep__336/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.547ns  (logic 1.182ns (3.234%)  route 35.365ns (96.766%))
  Logic Levels:           5  (FDRE=1 LUT1=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[23]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hc/horizontal_position_counter_reg[23]/Q
                         net (fo=4, routed)           1.413     1.869    hc/horizontal_position[23]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.152     2.021 f  hc/horizontal_position_counter[30]_i_6/O
                         net (fo=1, routed)           0.642     2.663    hc/horizontal_position_counter[30]_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.326     2.989 f  hc/horizontal_position_counter[30]_i_2/O
                         net (fo=3, routed)           0.817     3.807    hc/horizontal_position_counter[30]_i_2_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124     3.931 f  hc/vga_red_o[3]_i_1/O
                         net (fo=14, routed)          2.878     6.809    hc/horizontal_position_counter_reg[7]_0
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.933 r  hc/read_address[0]_i_2/O
                         net (fo=3445, routed)       29.614    36.547    hc_n_2
    SLICE_X10Y108        FDRE                                         r  read_address_reg[2]_rep__336/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[3]_rep__336/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.547ns  (logic 1.182ns (3.234%)  route 35.365ns (96.766%))
  Logic Levels:           5  (FDRE=1 LUT1=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[23]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hc/horizontal_position_counter_reg[23]/Q
                         net (fo=4, routed)           1.413     1.869    hc/horizontal_position[23]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.152     2.021 f  hc/horizontal_position_counter[30]_i_6/O
                         net (fo=1, routed)           0.642     2.663    hc/horizontal_position_counter[30]_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.326     2.989 f  hc/horizontal_position_counter[30]_i_2/O
                         net (fo=3, routed)           0.817     3.807    hc/horizontal_position_counter[30]_i_2_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124     3.931 f  hc/vga_red_o[3]_i_1/O
                         net (fo=14, routed)          2.878     6.809    hc/horizontal_position_counter_reg[7]_0
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.933 r  hc/read_address[0]_i_2/O
                         net (fo=3445, routed)       29.614    36.547    hc_n_2
    SLICE_X10Y108        FDRE                                         r  read_address_reg[3]_rep__336/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram_images/mono/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/mono/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE                         0.000     0.000 r  ram_images/mono/Q1_reg/C
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram_images/mono/Q1_reg/Q
                         net (fo=2, routed)           0.067     0.208    ram_images/mono/Q1
    SLICE_X3Y15          FDRE                                         r  ram_images/mono/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]_rep__43/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_0_0/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.294%)  route 0.157ns (52.706%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE                         0.000     0.000 r  read_address_reg[8]_rep__43/C
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[8]_rep__43/Q
                         net (fo=1, routed)           0.157     0.298    ram_images/read_data_aux_reg_0_0_0[7]
    RAMB36_X2Y2          RAMB36E1                                     r  ram_images/read_data_aux_reg_0_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[10]_rep__26/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_1_8/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.294%)  route 0.157ns (52.706%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE                         0.000     0.000 r  read_address_reg[10]_rep__26/C
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[10]_rep__26/Q
                         net (fo=2, routed)           0.157     0.298    ram_images/read_data_aux_reg_1_8_0[9]
    RAMB36_X2Y10         RAMB36E1                                     r  ram_images/read_data_aux_reg_1_8/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[13]_rep__19/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_0_9/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  read_address_reg[13]_rep__19/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[13]_rep__19/Q
                         net (fo=1, routed)           0.158     0.299    ram_images/ADDRARDADDR[13]
    RAMB36_X0Y2          RAMB36E1                                     r  ram_images/read_data_aux_reg_0_9/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[11]_rep__21/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_1_8/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  read_address_reg[11]_rep__21/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[11]_rep__21/Q
                         net (fo=2, routed)           0.158     0.299    ram_images/read_data_aux_reg_1_8_0[10]
    RAMB36_X2Y10         RAMB36E1                                     r  ram_images/read_data_aux_reg_1_8/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[10]_rep__24/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_1_7/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.164%)  route 0.158ns (52.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE                         0.000     0.000 r  read_address_reg[10]_rep__24/C
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[10]_rep__24/Q
                         net (fo=2, routed)           0.158     0.299    ram_images/read_data_aux_reg_1_7_0[9]
    RAMB36_X1Y10         RAMB36E1                                     r  ram_images/read_data_aux_reg_1_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[4]_rep__517/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_0_9/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE                         0.000     0.000 r  read_address_reg[4]_rep__517/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[4]_rep__517/Q
                         net (fo=1, routed)           0.158     0.299    ram_images/ADDRARDADDR[4]
    RAMB36_X0Y2          RAMB36E1                                     r  ram_images/read_data_aux_reg_0_9/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[4]_rep__514/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_1_7/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE                         0.000     0.000 r  read_address_reg[4]_rep__514/C
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[4]_rep__514/Q
                         net (fo=2, routed)           0.158     0.299    ram_images/read_data_aux_reg_1_7_0[4]
    RAMB36_X1Y10         RAMB36E1                                     r  ram_images/read_data_aux_reg_1_7/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[2]_rep__510/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_1_7/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.691%)  route 0.161ns (53.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE                         0.000     0.000 r  read_address_reg[2]_rep__510/C
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[2]_rep__510/Q
                         net (fo=2, routed)           0.161     0.302    ram_images/read_data_aux_reg_1_7_0[2]
    RAMB36_X1Y10         RAMB36E1                                     r  ram_images/read_data_aux_reg_1_7/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[0]_rep__494/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_1_8/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.037%)  route 0.172ns (54.963%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE                         0.000     0.000 r  read_address_reg[0]_rep__494/C
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[0]_rep__494/Q
                         net (fo=2, routed)           0.172     0.313    ram_images/read_data_aux_reg_1_8_0[0]
    RAMB36_X2Y10         RAMB36E1                                     r  ram_images/read_data_aux_reg_1_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------





