Analysis & Elaboration report for anda_plis
Fri Oct  4 11:31:24 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                      ;
+------------------------------------+------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Oct  4 11:31:24 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; anda_plis                                      ;
; Top-level Entity Name              ; algo_3                                         ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; algo_3             ; anda_plis          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Fri Oct  4 11:31:18 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off anda_plis -c anda_plis --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/Gaspar/Desktop/prog_FPGA/uart_tx.v Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx.vhd
    Info (12022): Found design unit 1: UART_RX-rtl File: C:/Users/Gaspar/Desktop/prog_FPGA/UART_RX.vhd Line: 31
    Info (12023): Found entity 1: UART_RX File: C:/Users/Gaspar/Desktop/prog_FPGA/UART_RX.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file uart_algo.vhd
    Info (12022): Found design unit 1: uart_algo-rtl File: C:/Users/Gaspar/Desktop/prog_FPGA/uart_algo.vhd Line: 27
    Info (12023): Found entity 1: uart_algo File: C:/Users/Gaspar/Desktop/prog_FPGA/uart_algo.vhd Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/Gaspar/Desktop/prog_FPGA/ram.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file algoritmo_2.vhd
    Info (12022): Found design unit 1: Algoritmo_2-rtl File: C:/Users/Gaspar/Desktop/prog_FPGA/Algoritmo_2.vhd Line: 56
    Info (12023): Found entity 1: Algoritmo_2 File: C:/Users/Gaspar/Desktop/prog_FPGA/Algoritmo_2.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file anda_plis.bdf
    Info (12023): Found entity 1: anda_plis
Info (12021): Found 2 design units, including 1 entities, in source file algo_3.vhd
    Info (12022): Found design unit 1: algo_3-rtl File: C:/Users/Gaspar/Desktop/prog_FPGA/algo_3.vhd Line: 25
    Info (12023): Found entity 1: algo_3 File: C:/Users/Gaspar/Desktop/prog_FPGA/algo_3.vhd Line: 7
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(28): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Gaspar/Desktop/prog_FPGA/uart_tx.v Line: 28
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(33): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Gaspar/Desktop/prog_FPGA/uart_tx.v Line: 33
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(40): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Gaspar/Desktop/prog_FPGA/uart_tx.v Line: 40
Info (12127): Elaborating entity "algo_3" for the top level hierarchy
Info (144001): Generated suppressed messages file C:/Users/Gaspar/Desktop/prog_FPGA/output_files/anda_plis.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4781 megabytes
    Info: Processing ended: Fri Oct  4 11:31:24 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Gaspar/Desktop/prog_FPGA/output_files/anda_plis.map.smsg.


