// Seed: 1497986904
module module_0 (
    input  wor  id_0,
    input  tri0 id_1,
    output tri1 id_2
);
  id_4(
      id_1, 1 ^ 1
  );
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input uwire id_2,
    output supply0 id_3,
    output uwire id_4,
    input tri id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output wor id_9,
    output supply1 id_10,
    input uwire id_11,
    input wor id_12,
    input supply1 id_13,
    input tri id_14,
    output wor id_15,
    input tri id_16,
    input tri1 id_17,
    input tri0 id_18,
    inout wand id_19,
    output tri id_20
);
  assign id_1 = 1'b0;
  module_0(
      id_0, id_13, id_19
  );
  wire id_22;
endmodule
