{"vcs1":{"timestamp_begin":1684351963.144303913, "rt":1.29, "ut":0.40, "st":0.20}}
{"vcselab":{"timestamp_begin":1684351964.521472131, "rt":1.21, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684351965.809380829, "rt":0.52, "ut":0.24, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684351962.489354384}
{"VCS_COMP_START_TIME": 1684351962.489354384}
{"VCS_COMP_END_TIME": 1684351968.532311521}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330252}}
{"stitch_vcselab": {"peak_mem": 228276}}
