0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Part1_Sim.v,1741277605,verilog,,,,Part1_Sim,,,,,,,,
C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Part2_Sim.v,1741277606,verilog,,,,Part2_Sim,,,,,,,,
C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Part3_Sim.v,1741278511,verilog,,,,Part3_Sim,,,,,,,,
C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Part4_Sim.v,1741277981,verilog,,,,Part4_Sim,,,,,,,,
C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v,1741274556,verilog,,,,Sim1,,,,,,,,
C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part1.v,1741276944,verilog,,C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Part1_Sim.v,,Part1,,,,,,,,
C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part2.v,1741277300,verilog,,C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Part2_Sim.v,,Part2,,,,,,,,
C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part3.v,1741276940,verilog,,C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Part3_Sim.v,,Part3,,,,,,,,
C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part4.v,1741276931,verilog,,C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Part4_Sim.v,,Part4,,,,,,,,
