///
/// Copyright (c) 2022 Arm Limited
/// Copyright (c) 2022 Hanno Becker
/// Copyright (c) 2023 Amin Abdulrahman, Matthias Kannwischer
/// SPDX-License-Identifier: MIT
///
/// Permission is hereby granted, free of charge, to any person obtaining a copy
/// of this software and associated documentation files (the "Software"), to deal
/// in the Software without restriction, including without limitation the rights
/// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
/// copies of the Software, and to permit persons to whom the Software is
/// furnished to do so, subject to the following conditions:
///
/// The above copyright notice and this permission notice shall be included in all
/// copies or substantial portions of the Software.
///
/// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
/// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
/// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
/// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
/// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
/// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
/// SOFTWARE.
///

// Needed to provide ASM_LOAD directive
#include <hal_env.h>

.macro vqrdmulh d,a,b
        sqrdmulh \d\().4s, \a\().4s, \b\().4s
.endm
.macro vmla d,a,b
        mla \d\().4s, \a\().4s, \b\().4s
.endm
.macro vqrdmulhq d,a,b,i
        sqrdmulh \d\().4s, \a\().4s, \b\().s[\i]
.endm
.macro vmulq d,a,b,i
        mul \d\().4s, \a\().4s, \b\().s[\i]
.endm
.macro vmlaq d,a,b,i
        mla \d\().4s, \a\().4s, \b\().s[\i]
        .endm
.macro vmlsq d,a,b,i
        mls \d\().4s, \a\().4s, \b\().s[\i]
        .endm


.macro mulmodq dst, src, const, idx0, idx1
        vqrdmulhq   t2,  \src, \const, \idx1
        vmulq       \dst,  \src, \const, \idx0
        vmla       \dst,  t2, modulus
.endm

.macro mulmod dst, src, const, const_twisted
        vqrdmulh   t2,  \src, \const_twisted
        mul        \dst\().4s,  \src\().4s, \const\().4s
        vmla       \dst,  t2, modulus
.endm

.macro ct_butterfly a, b, root, idx0, idx1
        mulmodq  tmp, \b, \root, \idx0, \idx1
        sub     \b\().4s,    \a\().4s, tmp.4s
        add     \a\().4s,    \a\().4s, tmp.4s
.endm

.macro ct_butterfly_v a, b, root, root_twisted
        mulmod  tmp, \b, \root, \root_twisted
        sub    \b\().4s,    \a\().4s, tmp.4s
        add    \a\().4s,    \a\().4s, tmp.4s
.endm

.macro load_roots_1234
        ldr qform_root0, [r_ptr0], #(8*16)
        ldr qform_root1, [r_ptr0, #(-8*16 + 1*16)]
        ldr qform_root2, [r_ptr0, #(-8*16 + 2*16)]
        ldr qform_root3, [r_ptr0, #(-8*16 + 3*16)]
        ldr qform_root4, [r_ptr0, #(-8*16 + 4*16)]
        ldr qform_root5, [r_ptr0, #(-8*16 + 5*16)]
        ldr qform_root6, [r_ptr0, #(-8*16 + 6*16)]
        ldr qform_root7, [r_ptr0, #(-8*16 + 7*16)]
.endm

.macro load_next_roots_56 root0, r_ptr0
        ldr qform_\root0, [\r_ptr0], #16
.endm

.macro load_next_roots_6 root0, r_ptr0
        ldr qform_\root0, [\r_ptr0], #8
.endm

.macro load_next_roots_78 root0, root0_tw, root1, root1_tw, root2, root2_tw, r_ptr1
        ldr qform_\root0, [   \r_ptr1], #(6*16)
        ldr qform_\root0_tw, [\r_ptr1, #(-6*16 + 1*16)]
        ldr qform_\root1, [   \r_ptr1, #(-6*16 + 2*16)]
        ldr qform_\root1_tw, [\r_ptr1, #(-6*16 + 3*16)]
        ldr qform_\root2, [   \r_ptr1, #(-6*16 + 4*16)]
        ldr qform_\root2_tw, [\r_ptr1, #(-6*16 + 5*16)]
.endm

.macro transpose4 data
        trn1 t0.4s, \data\()0.4s, \data\()1.4s
        trn2 t1.4s, \data\()0.4s, \data\()1.4s
        trn1 t2.4s, \data\()2.4s, \data\()3.4s
        trn2 t3.4s, \data\()2.4s, \data\()3.4s

        trn2 \data\()2.2d, t0.2d, t2.2d
        trn2 \data\()3.2d, t1.2d, t3.2d
        trn1 \data\()0.2d, t0.2d, t2.2d
        trn1 \data\()1.2d, t1.2d, t3.2d
.endm

.macro save_gprs // @slothy:no-unfold
        sub sp, sp, #(16*6)
        stp x19, x20, [sp, #16*0]
        stp x19, x20, [sp, #16*0]
        stp x21, x22, [sp, #16*1]
        stp x23, x24, [sp, #16*2]
        stp x25, x26, [sp, #16*3]
        stp x27, x28, [sp, #16*4]
        str x29, [sp, #16*5]
.endm

.macro restore_gprs // @slothy:no-unfold
        ldp x19, x20, [sp, #16*0]
        ldp x21, x22, [sp, #16*1]
        ldp x23, x24, [sp, #16*2]
        ldp x25, x26, [sp, #16*3]
        ldp x27, x28, [sp, #16*4]
        ldr x29, [sp, #16*5]
        add sp, sp, #(16*6)
.endm

.macro save_vregs // @slothy:no-unfold
        sub sp, sp, #(16*4)
        stp  d8,  d9, [sp, #16*0]
        stp d10, d11, [sp, #16*1]
        stp d12, d13, [sp, #16*2]
        stp d14, d15, [sp, #16*3]
.endm

.macro restore_vregs // @slothy:no-unfold
        ldp  d8,  d9, [sp, #16*0]
        ldp d10, d11, [sp, #16*1]
        ldp d12, d13, [sp, #16*2]
        ldp d14, d15, [sp, #16*3]
        add sp, sp, #(16*4)
.endm

#define STACK_SIZE 16
#define STACK0 0

.macro restore a, loc     // @slothy:no-unfold
        ldr \a, [sp, #\loc\()]
.endm
.macro save loc, a        // @slothy:no-unfold
        str \a, [sp, #\loc\()]
.endm
.macro push_stack // @slothy:no-unfold
        save_gprs
        save_vregs
        sub sp, sp, #STACK_SIZE
.endm

.macro pop_stack // @slothy:no-unfold
        add sp, sp, #STACK_SIZE
        restore_vregs
        restore_gprs
.endm

.data
.p2align 4
roots:
#include "ntt_dilithium_1234_5678_twiddles.s"
.text

        .global ntt_dilithium_1234_5678_opt_a55
        .global _ntt_dilithium_1234_5678

.p2align 4
modulus_addr:   .quad -8380417
ntt_dilithium_1234_5678_opt_a55:
_ntt_dilithium_1234_5678_opt_a55:
        push_stack

        in      .req x0
        inp     .req x1
        count   .req x2
        r_ptr0  .req x3
        r_ptr1  .req x4
        xtmp    .req x5

        data0  .req v8
        data1  .req v9
        data2  .req v10
        data3  .req v11
        data4  .req v12
        data5  .req v13
        data6  .req v14
        data7  .req v15
        data8  .req v16
        data9  .req v17
        data10 .req v18
        data11 .req v19
        data12 .req v20
        data13 .req v21
        data14 .req v22
        data15 .req v23

        qform_data0  .req q8
        qform_data1  .req q9
        qform_data2  .req q10
        qform_data3  .req q11
        qform_data4  .req q12
        qform_data5  .req q13
        qform_data6  .req q14
        qform_data7  .req q15
        qform_data8  .req q16
        qform_data9  .req q17
        qform_data10 .req q18
        qform_data11 .req q19
        qform_data12 .req q20
        qform_data13 .req q21
        qform_data14 .req q22
        qform_data15 .req q23

        qform_v0  .req q0
        qform_v1  .req q1
        qform_v2  .req q2
        qform_v3  .req q3
        qform_v4  .req q4
        qform_v5  .req q5
        qform_v6  .req q6
        qform_v7  .req q7
        qform_v8  .req q8
        qform_v9  .req q9
        qform_v10 .req q10
        qform_v11 .req q11
        qform_v12 .req q12
        qform_v13 .req q13
        qform_v14 .req q14
        qform_v15 .req q15
        qform_v16 .req q16
        qform_v17 .req q17
        qform_v18 .req q18
        qform_v19 .req q19
        qform_v20 .req q20
        qform_v21 .req q21
        qform_v22 .req q22
        qform_v23 .req q23
        qform_v24 .req q24
        qform_v25 .req q25
        qform_v26 .req q26
        qform_v27 .req q27
        qform_v28 .req q28
        qform_v29 .req q29
        qform_v30 .req q30
        qform_v31 .req q31

        root0    .req v0
        root1    .req v1
        root2    .req v2
        root3    .req v3
        root4 .req v4
        root5 .req v5
        root6 .req v6
        root7 .req v7

        qform_root0    .req q0
        qform_root1    .req q1
        qform_root2    .req q2
        qform_root3    .req q3
        qform_root4    .req q4
        qform_root5    .req q5
        qform_root6    .req q6
        qform_root7    .req q7


        tmp .req v24
        t0  .req v25
        t1  .req v26
        t2  .req v27
        t3  .req v28

        modulus .req v29

        ASM_LOAD(r_ptr0, roots)
        ASM_LOAD(r_ptr1, roots_l67)

        ASM_LOAD(xtmp, modulus_addr)
        ld1r {modulus.4s}, [xtmp]

        save STACK0, in
        mov count, #4

        load_roots_1234

        .p2align 2
        ldr q22, [x0, #0]                       // *...............................................................................................................................................................................................
        ldr q11, [x0, #512]                     // ........*.......................................................................................................................................................................................
        ldr q10, [x0, #832]                     // .............*..................................................................................................................................................................................
        sqrdmulh v12.4S, v11.4S, v0.S[1]        // ................*...............................................................................................................................................................................
        mul v11.4S, v11.4S, v0.S[0]             // .................*..............................................................................................................................................................................
        sqrdmulh v8.4S, v10.4S, v0.S[1]         // .........................................*......................................................................................................................................................
        ldr q27, [x0, #64]                      // .*..............................................................................................................................................................................................
        mla v11.4S, v12.4S, v29.4S              // ..................*.............................................................................................................................................................................
        mul v10.4S, v10.4S, v0.S[0]             // ..........................................*.....................................................................................................................................................
        ldr q12, [x0, #128]                     // ..*.............................................................................................................................................................................................
        sub v24.4S, v22.4S, v11.4S              // ...................*............................................................................................................................................................................
        add v22.4S, v22.4S, v11.4S              // ....................*...........................................................................................................................................................................
        mla v10.4S, v8.4S, v29.4S               // ...........................................*....................................................................................................................................................
        ldr q11, [x0, #192]                     // ...*............................................................................................................................................................................................
        ldr q8, [x0, #576]                      // .........*......................................................................................................................................................................................
        ldr q16, [x0, #768]                     // ............*...................................................................................................................................................................................
        sqrdmulh v18.4S, v8.4S, v0.S[1]         // .....................*..........................................................................................................................................................................
        mul v8.4S, v8.4S, v0.S[0]               // ......................*.........................................................................................................................................................................
        sqrdmulh v31.4S, v16.4S, v0.S[1]        // ....................................*...........................................................................................................................................................
        ldr q15, [x0, #704]                     // ...........*....................................................................................................................................................................................
        mla v8.4S, v18.4S, v29.4S               // .......................*........................................................................................................................................................................
        mul v25.4S, v16.4S, v0.S[0]             // .....................................*..........................................................................................................................................................
        ldr q16, [x0, #640]                     // ..........*.....................................................................................................................................................................................
        sub v23.4S, v27.4S, v8.4S               // ........................*.......................................................................................................................................................................
        add v17.4S, v27.4S, v8.4S               // .........................*......................................................................................................................................................................
        sqrdmulh v8.4S, v16.4S, v0.S[1]         // ..........................*.....................................................................................................................................................................
        mul v16.4S, v16.4S, v0.S[0]             // ...........................*....................................................................................................................................................................
        mla v25.4S, v31.4S, v29.4S              // ......................................*.........................................................................................................................................................
        ldr q18, [x0, #256]                     // ....*...........................................................................................................................................................................................
        mla v16.4S, v8.4S, v29.4S               // ............................*...................................................................................................................................................................
        sqrdmulh v31.4S, v15.4S, v0.S[1]        // ...............................*................................................................................................................................................................
        sub v8.4S, v18.4S, v25.4S               // .......................................*........................................................................................................................................................
        add v27.4S, v18.4S, v25.4S              // ........................................*.......................................................................................................................................................
        sub v20.4S, v12.4S, v16.4S              // .............................*..................................................................................................................................................................
        add v13.4S, v12.4S, v16.4S              // ..............................*.................................................................................................................................................................
        sqrdmulh v12.4S, v8.4S, v1.S[1]         // ............................................................................*...................................................................................................................
        mul v8.4S, v8.4S, v1.S[0]               // .............................................................................*..................................................................................................................
        mul v18.4S, v15.4S, v0.S[0]             // ................................*...............................................................................................................................................................
        ldr q26, [x0, #896]                     // ..............*.................................................................................................................................................................................
        ldr q15, [x0, #320]                     // .....*..........................................................................................................................................................................................
        mul v30.4S, v26.4S, v0.S[0]             // ...............................................*................................................................................................................................................
        sqrdmulh v19.4S, v26.4S, v0.S[1]        // ..............................................*.................................................................................................................................................
        sub v28.4S, v15.4S, v10.4S              // ............................................*...................................................................................................................................................
        ldr q14, [x0, #384]                     // ......*.........................................................................................................................................................................................
        mla v30.4S, v19.4S, v29.4S              // ................................................*...............................................................................................................................................
        mla v8.4S, v12.4S, v29.4S               // ..............................................................................*.................................................................................................................
        ldr q26, [x0, #960]                     // ...............*................................................................................................................................................................................
        sub v16.4S, v14.4S, v30.4S              // .................................................*..............................................................................................................................................
        add v19.4S, v24.4S, v8.4S               // ................................................................................*...............................................................................................................
        mul v25.4S, v26.4S, v0.S[0]             // ....................................................*...........................................................................................................................................
        sqrdmulh v26.4S, v26.4S, v0.S[1]        // ...................................................*............................................................................................................................................
        add v14.4S, v14.4S, v30.4S              // ..................................................*.............................................................................................................................................
        ldr q21, [x0, #448]                     // .......*........................................................................................................................................................................................
        mla v25.4S, v26.4S, v29.4S              // .....................................................*..........................................................................................................................................
        mul v30.4S, v14.4S, v0.S[2]             // ...................................................................*............................................................................................................................
        sqrdmulh v26.4S, v14.4S, v0.S[3]        // ..................................................................*.............................................................................................................................
        add v12.4S, v15.4S, v10.4S              // .............................................*..................................................................................................................................................
        add v9.4S, v21.4S, v25.4S               // .......................................................*........................................................................................................................................
        mla v30.4S, v26.4S, v29.4S              // ....................................................................*...........................................................................................................................
        mul v14.4S, v28.4S, v1.S[0]             // ..................................................................................*.............................................................................................................
        sqrdmulh v15.4S, v28.4S, v1.S[1]        // .................................................................................*..............................................................................................................
        mul v10.4S, v27.4S, v0.S[2]             // .........................................................*......................................................................................................................................
        sub v28.4S, v13.4S, v30.4S              // .....................................................................*..........................................................................................................................
        sqrdmulh v26.4S, v27.4S, v0.S[3]        // ........................................................*.......................................................................................................................................
        mla v14.4S, v15.4S, v29.4S              // ...................................................................................*............................................................................................................
        sqrdmulh v15.4S, v28.4S, v2.S[1]        // ..........................................................................................................*.....................................................................................
        mul v27.4S, v28.4S, v2.S[0]             // ...........................................................................................................*....................................................................................
        mla v10.4S, v26.4S, v29.4S              // ..........................................................*.....................................................................................................................................
        mla v18.4S, v31.4S, v29.4S              // .................................*..............................................................................................................................................................
        mul v31.4S, v9.4S, v0.S[2]              // ........................................................................*.......................................................................................................................
        mla v27.4S, v15.4S, v29.4S              // ............................................................................................................*...................................................................................
        sub v26.4S, v22.4S, v10.4S              // ...........................................................*....................................................................................................................................
        sqrdmulh v9.4S, v9.4S, v0.S[3]          // .......................................................................*........................................................................................................................
        sub v15.4S, v21.4S, v25.4S              // ......................................................*.........................................................................................................................................
        add v28.4S, v26.4S, v27.4S              // ..............................................................................................................*.................................................................................
        add v25.4S, v11.4S, v18.4S              // ...................................*............................................................................................................................................................
        mla v31.4S, v9.4S, v29.4S               // .........................................................................*......................................................................................................................
        add v9.4S, v22.4S, v10.4S               // ............................................................*...................................................................................................................................
        mul v10.4S, v16.4S, v1.S[0]             // .......................................................................................*........................................................................................................
        sqrdmulh v22.4S, v12.4S, v0.S[3]        // .............................................................*..................................................................................................................................
        sub v21.4S, v25.4S, v31.4S              // ..........................................................................*.....................................................................................................................
        mul v12.4S, v12.4S, v0.S[2]             // ..............................................................*.................................................................................................................................
        add v25.4S, v25.4S, v31.4S              // ...........................................................................*....................................................................................................................
        sqrdmulh v31.4S, v21.4S, v2.S[1]        // ...............................................................................................................*................................................................................
        mul v21.4S, v21.4S, v2.S[0]             // ................................................................................................................*...............................................................................
        mla v12.4S, v22.4S, v29.4S              // ...............................................................*................................................................................................................................
        mul v22.4S, v25.4S, v1.S[2]             // ......................................................................................................*.........................................................................................
        sqrdmulh v25.4S, v25.4S, v1.S[3]        // .....................................................................................................*..........................................................................................
        mla v21.4S, v31.4S, v29.4S              // .................................................................................................................*..............................................................................
        sub v31.4S, v17.4S, v12.4S              // ................................................................*...............................................................................................................................
        sub v27.4S, v26.4S, v27.4S              // .............................................................................................................*..................................................................................
        add v26.4S, v17.4S, v12.4S              // .................................................................*..............................................................................................................................
        add v17.4S, v31.4S, v21.4S              // ...................................................................................................................*............................................................................
        mla v22.4S, v25.4S, v29.4S              // .......................................................................................................*........................................................................................
        sub v25.4S, v11.4S, v18.4S              // ..................................*.............................................................................................................................................................
        sqrdmulh v18.4S, v17.4S, v4.S[3]        // ..................................................................................................................................................*.............................................
        sub count, count, #1
layer1234_start:
                                                // Instructions:    192
                                                // Expected cycles: 96
                                                // Expected IPC:    2.00

                                                // -------------------------------------------------------------------------------------- original position -------------------------------------------------------------------------------------->
                                                // 0                        25                       50                       75                       100                      125                      150                      175
                                                // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|----------------
        add v11.4S, v13.4S, v30.4S              // ................*...............................................................................................................................................................................
        mul v13.4S, v17.4S, v4.S[2]             // *...............................................................................................................................................................................................
        add v17.4S, v26.4S, v22.4S              // ...*............................................................................................................................................................................................
        sqrdmulh v12.4S, v11.4S, v1.S[3]        // .....................*..........................................................................................................................................................................
        mul v30.4S, v11.4S, v1.S[2]             // ....................*...........................................................................................................................................................................
        mul v11.4S, v17.4S, v3.S[2]             // ......*.........................................................................................................................................................................................
        sqrdmulh v17.4S, v17.4S, v3.S[3]        // .......*........................................................................................................................................................................................
        mla v13.4S, v18.4S, v29.4S              // ....*...........................................................................................................................................................................................
        mla v30.4S, v12.4S, v29.4S              // .........................*......................................................................................................................................................................
        sub v26.4S, v26.4S, v22.4S              // ..*.............................................................................................................................................................................................
        mla v11.4S, v17.4S, v29.4S              // ............*...................................................................................................................................................................................
        sub v18.4S, v28.4S, v13.4S              // ........*.......................................................................................................................................................................................
        sub v12.4S, v9.4S, v30.4S               // ..............................................*.................................................................................................................................................
        add v22.4S, v9.4S, v30.4S               // .............................*..................................................................................................................................................................
        mul v30.4S, v26.4S, v4.S[0]             // ...................................................................*............................................................................................................................
        sqrdmulh v9.4S, v26.4S, v4.S[1]         // .........................................*......................................................................................................................................................
        sub v17.4S, v22.4S, v11.4S              // .................................*..............................................................................................................................................................
        sqrdmulh v26.4S, v16.4S, v1.S[1]        // ..............*.................................................................................................................................................................................
        add v16.4S, v22.4S, v11.4S              // ................................*...............................................................................................................................................................
        str q17, [x0, #64]                      // .....................................*..........................................................................................................................................................
        sub v22.4S, v24.4S, v8.4S               // ..............................*.................................................................................................................................................................
        mla v30.4S, v9.4S, v29.4S               // .......................................................................*........................................................................................................................
        sqrdmulh v11.4S, v15.4S, v1.S[1]        // ..................*.............................................................................................................................................................................
        mul v8.4S, v15.4S, v1.S[0]              // ...............*................................................................................................................................................................................
        add v24.4S, v23.4S, v14.4S              // .............................................*..................................................................................................................................................
        sub v23.4S, v23.4S, v14.4S              // ......................................................*.........................................................................................................................................
        str q16, [x0], #(16)                    // ...................................*............................................................................................................................................................
        mla v10.4S, v26.4S, v29.4S              // ...................*............................................................................................................................................................................
        sub v16.4S, v31.4S, v21.4S              // .*..............................................................................................................................................................................................
        add v31.4S, v12.4S, v30.4S              // ..............................................................................*.................................................................................................................
        sub v12.4S, v12.4S, v30.4S              // ...........................................................................*....................................................................................................................
        sub v17.4S, v20.4S, v10.4S              // .......................*........................................................................................................................................................................
        add v10.4S, v20.4S, v10.4S              // ........................*.......................................................................................................................................................................
        str q18, [x0, #304]                     // ...........*....................................................................................................................................................................................
        add v18.4S, v28.4S, v13.4S              // ..........*.....................................................................................................................................................................................
        mla v8.4S, v11.4S, v29.4S               // ......................*.........................................................................................................................................................................
        sqrdmulh v11.4S, v16.4S, v5.S[1]        // .........*......................................................................................................................................................................................
        mul v16.4S, v16.4S, v5.S[0]             // .....*..........................................................................................................................................................................................
        mla v16.4S, v11.4S, v29.4S              // .............*..................................................................................................................................................................................
        sqrdmulh v11.4S, v10.4S, v2.S[3]        // ........................................*.......................................................................................................................................................
        mul v10.4S, v10.4S, v2.S[2]             // ...........................*....................................................................................................................................................................
        sub v20.4S, v25.4S, v8.4S               // ............................*...................................................................................................................................................................
        add v8.4S, v25.4S, v8.4S                // ..........................*.....................................................................................................................................................................
        mul v25.4S, v17.4S, v3.S[0]             // ......................................*.........................................................................................................................................................
        sqrdmulh v13.4S, v17.4S, v3.S[1]        // ..........................................*.....................................................................................................................................................
        str q31, [x0, #112]                     // ..................................................................................*.............................................................................................................
        sub v31.4S, v27.4S, v16.4S              // ...............................................................................*................................................................................................................
        add v27.4S, v27.4S, v16.4S              // .................*..............................................................................................................................................................................
        mla v25.4S, v13.4S, v29.4S              // ...............................................*................................................................................................................................................
        str q12, [x0, #176]                     // ......................................................................................*.........................................................................................................
        mla v10.4S, v11.4S, v29.4S              // ............................................*...................................................................................................................................................
        str q18, [x0, #240]                     // .................................................................*..............................................................................................................................
        sub v11.4S, v22.4S, v25.4S              // ...............................................................*................................................................................................................................
        add v22.4S, v22.4S, v25.4S              // ...................................................*............................................................................................................................................
        add v12.4S, v19.4S, v10.4S              // .................................................*..............................................................................................................................................
        sub v10.4S, v19.4S, v10.4S              // ..................................................*.............................................................................................................................................
        mul v16.4S, v8.4S, v2.S[2]              // ...........................................*....................................................................................................................................................
        sqrdmulh v8.4S, v8.4S, v2.S[3]          // ....................................*...........................................................................................................................................................
        str q31, [x0, #432]                     // ..........................................................................................*.....................................................................................................
        mul v25.4S, v20.4S, v3.S[0]             // ...............................*................................................................................................................................................................
        sqrdmulh v18.4S, v20.4S, v3.S[1]        // ..................................*.............................................................................................................................................................
        mla v16.4S, v8.4S, v29.4S               // ................................................*...............................................................................................................................................
        str q27, [x0, #368]                     // .......................................*........................................................................................................................................................
        ldr q20, [x0, #512]                     // .................................................................................................*..............................................................................................
        add v27.4S, v24.4S, v16.4S              // .....................................................*..........................................................................................................................................
        sub v8.4S, v24.4S, v16.4S               // .......................................................*........................................................................................................................................
        mla v25.4S, v18.4S, v29.4S              // ....................................................*...........................................................................................................................................
        mul v18.4S, v27.4S, v5.S[2]             // ...................................................................................*............................................................................................................
        sqrdmulh v24.4S, v27.4S, v5.S[3]        // ........................................................*.......................................................................................................................................
        mul v27.4S, v8.4S, v6.S[0]              // .....................................................................*..........................................................................................................................
        sqrdmulh v8.4S, v8.4S, v6.S[1]          // ..........................................................*.....................................................................................................................................
        sub v31.4S, v23.4S, v25.4S              // .........................................................*......................................................................................................................................
        mla v18.4S, v24.4S, v29.4S              // .......................................................................................*........................................................................................................
        add v23.4S, v23.4S, v25.4S              // ...........................................................*....................................................................................................................................
        mla v27.4S, v8.4S, v29.4S               // .........................................................................*......................................................................................................................
        mul v25.4S, v31.4S, v7.S[0]             // .............................................................*..................................................................................................................................
        add v16.4S, v12.4S, v18.4S              // ...........................................................................................*....................................................................................................
        sub v12.4S, v12.4S, v18.4S              // .............................................................................................*..................................................................................................
        sub v8.4S, v10.4S, v27.4S               // .....................................................................................*..........................................................................................................
        add v10.4S, v10.4S, v27.4S              // .............................................................................*..................................................................................................................
        sqrdmulh v27.4S, v31.4S, v7.S[1]        // ............................................................*...................................................................................................................................
        sqrdmulh v24.4S, v23.4S, v6.S[3]        // ..............................................................*.................................................................................................................................
        mul v18.4S, v23.4S, v6.S[2]             // ................................................................*...............................................................................................................................
        sqrdmulh v23.4S, v20.4S, v0.S[1]        // ...................................................................................................*............................................................................................
        mul v31.4S, v20.4S, v0.S[0]             // ....................................................................................................*...........................................................................................
        mla v25.4S, v27.4S, v29.4S              // ..................................................................*.............................................................................................................................
        str q16, [x0, #496]                     // ..............................................................................................*.................................................................................................
        mla v18.4S, v24.4S, v29.4S              // ....................................................................*...........................................................................................................................
        str q12, [x0, #560]                     // ...............................................................................................*................................................................................................
        sub v12.4S, v11.4S, v25.4S              // ......................................................................*.........................................................................................................................
        add v11.4S, v11.4S, v25.4S              // .........................................................................................*......................................................................................................
        sub v27.4S, v22.4S, v18.4S              // ........................................................................*.......................................................................................................................
        add v22.4S, v22.4S, v18.4S              // .................................................................................*..............................................................................................................
        str q8, [x0, #688]                      // ........................................................................................*.......................................................................................................
        mla v31.4S, v23.4S, v29.4S              // .......................................................................................................*........................................................................................
        str q10, [x0, #624]                     // ................................................................................*...............................................................................................................
        str q12, [x0, #944]                     // ..........................................................................*.....................................................................................................................
        ldr q10, [x0, #384]                     // ...........................................................................................................................................*....................................................
        str q27, [x0, #816]                     // ............................................................................*...................................................................................................................
        ldr q12, [x0, #0]                       // ................................................................................................*...............................................................................................
        ldr q8, [x0, #896]                      // ......................................................................................................................................*.........................................................
        sub v24.4S, v12.4S, v31.4S              // ..........................................................................................................*.....................................................................................
        add v12.4S, v12.4S, v31.4S              // ...........................................................................................................*....................................................................................
        str q11, [x0, #880]                     // ............................................................................................*...................................................................................................
        mul v11.4S, v8.4S, v0.S[0]              // ........................................................................................................................................*.......................................................
        sqrdmulh v8.4S, v8.4S, v0.S[1]          // .........................................................................................................................................*......................................................
        str q22, [x0, #752]                     // ....................................................................................*...........................................................................................................
        ldr q22, [x0, #832]                     // ..................................................................................................*.............................................................................................
        mla v11.4S, v8.4S, v29.4S               // ............................................................................................................................................*...................................................
        ldr q8, [x0, #64]                       // ......................................................................................................*.........................................................................................
        sqrdmulh v27.4S, v22.4S, v0.S[1]        // .....................................................................................................*..........................................................................................
        add v18.4S, v10.4S, v11.4S              // ...................................................................................................................................................*............................................
        sub v16.4S, v10.4S, v11.4S              // ...............................................................................................................................................*................................................
        ldr q11, [x0, #768]                     // ...............................................................................................................*................................................................................
        mul v22.4S, v22.4S, v0.S[0]             // ........................................................................................................*.......................................................................................
        mul v30.4S, v18.4S, v0.S[2]             // ......................................................................................................................................................*.........................................
        sqrdmulh v10.4S, v11.4S, v0.S[1]        // ..................................................................................................................*.............................................................................
        mul v11.4S, v11.4S, v0.S[0]             // .....................................................................................................................*..........................................................................
        mla v22.4S, v27.4S, v29.4S              // ............................................................................................................*...................................................................................
        ldr q27, [x0, #256]                     // ............................................................................................................................*...................................................................
        mla v11.4S, v10.4S, v29.4S              // ...........................................................................................................................*....................................................................
        sqrdmulh v10.4S, v18.4S, v0.S[3]        // .......................................................................................................................................................*........................................
        ldr q18, [x0, #576]                     // ..............................................................................................................*.................................................................................
        add v23.4S, v27.4S, v11.4S              // ................................................................................................................................*...............................................................
        sub v11.4S, v27.4S, v11.4S              // ...............................................................................................................................*................................................................
        sqrdmulh v27.4S, v18.4S, v0.S[1]        // ................................................................................................................*...............................................................................
        mul v31.4S, v23.4S, v0.S[2]             // .............................................................................................................................................................*..................................
        sqrdmulh v23.4S, v23.4S, v0.S[3]        // ...............................................................................................................................................................*................................
        mul v18.4S, v18.4S, v0.S[0]             // .................................................................................................................*..............................................................................
        sqrdmulh v25.4S, v11.4S, v1.S[1]        // ...................................................................................................................................*............................................................
        mla v30.4S, v10.4S, v29.4S              // ..........................................................................................................................................................*.....................................
        mla v31.4S, v23.4S, v29.4S              // ...................................................................................................................................................................*............................
        mla v18.4S, v27.4S, v29.4S              // ....................................................................................................................*...........................................................................
        ldr q27, [x0, #320]                     // .......................................................................................................................................*........................................................
        sub v28.4S, v12.4S, v31.4S              // .......................................................................................................................................................................*........................
        add v9.4S, v12.4S, v31.4S               // .............................................................................................................................................................................*..................
        add v12.4S, v8.4S, v18.4S               // ........................................................................................................................*.......................................................................
        sub v23.4S, v8.4S, v18.4S               // .......................................................................................................................*........................................................................
        mul v10.4S, v16.4S, v1.S[0]             // ..............................................................................................................................................................................*.................
        sub v18.4S, v27.4S, v22.4S              // ..........................................................................................................................................*.....................................................
        add v22.4S, v27.4S, v22.4S              // ........................................................................................................................................................*.......................................
        mul v8.4S, v11.4S, v1.S[0]              // ....................................................................................................................................*...........................................................
        mul v14.4S, v18.4S, v1.S[0]             // ...........................................................................................................................................................*....................................
        sqrdmulh v11.4S, v18.4S, v1.S[1]        // ............................................................................................................................................................*...................................
        sqrdmulh v27.4S, v22.4S, v0.S[3]        // ...............................................................................................................................................................................*................
        mla v8.4S, v25.4S, v29.4S               // .............................................................................................................................................*..................................................
        mul v22.4S, v22.4S, v0.S[2]             // .................................................................................................................................................................................*..............
        mla v14.4S, v11.4S, v29.4S              // ................................................................................................................................................................*...............................
        ldr q11, [x0, #128]                     // .........................................................................................................*......................................................................................
        add v19.4S, v24.4S, v8.4S               // ................................................................................................................................................*...............................................
        mla v22.4S, v27.4S, v29.4S              // .....................................................................................................................................................................................*..........
        ldr q27, [x0, #704]                     // ...................................................................................................................*............................................................................
        ldr q18, [x0, #640]                     // ......................................................................................................................*.........................................................................
        sqrdmulh v25.4S, v27.4S, v0.S[1]        // ..............................................................................................................................*.................................................................
        ldr q31, [x0, #960]                     // ..............................................................................................................................................*.................................................
        mul v27.4S, v27.4S, v0.S[0]             // .....................................................................................................................................*..........................................................
        sqrdmulh v20.4S, v18.4S, v0.S[1]        // .........................................................................................................................*......................................................................
        mul v13.4S, v31.4S, v0.S[0]             // .................................................................................................................................................*..............................................
        sqrdmulh v31.4S, v31.4S, v0.S[1]        // ..................................................................................................................................................*.............................................
        mul v18.4S, v18.4S, v0.S[0]             // ..........................................................................................................................*.....................................................................
        ldr q17, [x0, #448]                     // ....................................................................................................................................................*...........................................
        mla v13.4S, v31.4S, v29.4S              // .....................................................................................................................................................*..........................................
        sub v31.4S, v12.4S, v22.4S              // .........................................................................................................................................................................................*......
        add v26.4S, v12.4S, v22.4S              // ...........................................................................................................................................................................................*....
        mla v27.4S, v25.4S, v29.4S              // ....................................................................................................................................................................*...........................
        add v22.4S, v17.4S, v13.4S              // .........................................................................................................................................................*......................................
        mla v18.4S, v20.4S, v29.4S              // .............................................................................................................................*..................................................................
        sub v15.4S, v17.4S, v13.4S              // .........................................................................................................................................................................*......................
        mul v12.4S, v22.4S, v0.S[2]             // .....................................................................................................................................................................*..........................
        sqrdmulh v22.4S, v22.4S, v0.S[3]        // ........................................................................................................................................................................*.......................
        ldr q25, [x0, #192]                     // .............................................................................................................*..................................................................................
        add v13.4S, v11.4S, v18.4S              // ..................................................................................................................................*.............................................................
        mla v12.4S, v22.4S, v29.4S              // ............................................................................................................................................................................*...................
        add v22.4S, v25.4S, v27.4S              // ...........................................................................................................................................................................*....................
        sub v20.4S, v11.4S, v18.4S              // .................................................................................................................................*..............................................................
        sub v11.4S, v13.4S, v30.4S              // ..............................................................................................................................................................*.................................
        sub v21.4S, v22.4S, v12.4S              // ................................................................................................................................................................................*...............
        add v12.4S, v22.4S, v12.4S              // ..................................................................................................................................................................................*.............
        sqrdmulh v18.4S, v11.4S, v2.S[1]        // .................................................................................................................................................................*..............................
        sqrdmulh v17.4S, v21.4S, v2.S[1]        // ...................................................................................................................................................................................*............
        mul v21.4S, v21.4S, v2.S[0]             // ....................................................................................................................................................................................*...........
        mul v11.4S, v11.4S, v2.S[0]             // ..................................................................................................................................................................*.............................
        mul v22.4S, v12.4S, v1.S[2]             // ......................................................................................................................................................................................*.........
        sqrdmulh v12.4S, v12.4S, v1.S[3]        // .......................................................................................................................................................................................*........
        mla v21.4S, v17.4S, v29.4S              // ........................................................................................................................................................................................*.......
        mla v11.4S, v18.4S, v29.4S              // ......................................................................................................................................................................*.........................
        sub v25.4S, v25.4S, v27.4S              // ..............................................................................................................................................................................................*.
        mla v22.4S, v12.4S, v29.4S              // .............................................................................................................................................................................................*..
        add v17.4S, v31.4S, v21.4S              // ............................................................................................................................................................................................*...
        sub v27.4S, v28.4S, v11.4S              // ..........................................................................................................................................................................................*.....
        add v28.4S, v28.4S, v11.4S              // ..........................................................................................................................................................................*.....................
        sqrdmulh v18.4S, v17.4S, v4.S[3]        // ...............................................................................................................................................................................................*

                                                 // ---------------------------------------------------------------------------------------- new position ----------------------------------------------------------------------------------------->
                                                 // 0                        25                       50                       75                       100                      125                      150                      175
                                                 // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|----------------
        // mul v17.4S, v17.4S, v4.S[2] // .*..............................................................................................................................................................................................
        // sub v31.4S, v31.4S, v21.4S // ............................*...................................................................................................................................................................
        // sub v21.4S, v26.4S, v22.4S // .........*......................................................................................................................................................................................
        // add v22.4S, v26.4S, v22.4S // ..*.............................................................................................................................................................................................
        // mla v17.4S, v18.4S, v29.4S // .......*........................................................................................................................................................................................
        // mul v26.4S, v31.4S, v5.S[0] // .....................................*..........................................................................................................................................................
        // mul v12.4S, v22.4S, v3.S[2] // .....*..........................................................................................................................................................................................
        // sqrdmulh v18.4S, v22.4S, v3.S[3] // ......*.........................................................................................................................................................................................
        // sub v11.4S, v28.4S, v17.4S // ...........*....................................................................................................................................................................................
        // sqrdmulh v22.4S, v31.4S, v5.S[1] // ....................................*...........................................................................................................................................................
        // add v28.4S, v28.4S, v17.4S // ..................................*.............................................................................................................................................................
        // str q11, [x0, #320] // .................................*..............................................................................................................................................................
        // mla v12.4S, v18.4S, v29.4S // ..........*.....................................................................................................................................................................................
        // mla v26.4S, v22.4S, v29.4S // ......................................*.........................................................................................................................................................
        // sqrdmulh v18.4S, v16.4S, v1.S[1] // .................*..............................................................................................................................................................................
        // mul v16.4S, v15.4S, v1.S[0] // .......................*........................................................................................................................................................................
        // add v22.4S, v13.4S, v30.4S // *...............................................................................................................................................................................................
        // add v17.4S, v27.4S, v26.4S // ...............................................*................................................................................................................................................
        // sqrdmulh v11.4S, v15.4S, v1.S[1] // ......................*.........................................................................................................................................................................
        // mla v10.4S, v18.4S, v29.4S // ...........................*....................................................................................................................................................................
        // mul v31.4S, v22.4S, v1.S[2] // ....*...........................................................................................................................................................................................
        // sqrdmulh v22.4S, v22.4S, v1.S[3] // ...*............................................................................................................................................................................................
        // mla v16.4S, v11.4S, v29.4S // ...................................*............................................................................................................................................................
        // sub v13.4S, v20.4S, v10.4S // ...............................*................................................................................................................................................................
        // add v15.4S, v20.4S, v10.4S // ................................*...............................................................................................................................................................
        // mla v31.4S, v22.4S, v29.4S // ........*.......................................................................................................................................................................................
        // add v20.4S, v25.4S, v16.4S // ..........................................*.....................................................................................................................................................
        // mul v18.4S, v15.4S, v2.S[2] // ........................................*.......................................................................................................................................................
        // sub v10.4S, v25.4S, v16.4S // .........................................*......................................................................................................................................................
        // add v22.4S, v9.4S, v31.4S // .............*..................................................................................................................................................................................
        // sub v30.4S, v24.4S, v8.4S // ....................*...........................................................................................................................................................................
        // mul v16.4S, v10.4S, v3.S[0] // ...........................................................*....................................................................................................................................
        // add v11.4S, v22.4S, v12.4S // ..................*.............................................................................................................................................................................
        // sub v22.4S, v22.4S, v12.4S // ................*...............................................................................................................................................................................
        // sqrdmulh v8.4S, v10.4S, v3.S[1] // ............................................................*...................................................................................................................................
        // str q11, [x0], #(16) // ..........................*.....................................................................................................................................................................
        // sqrdmulh v12.4S, v20.4S, v2.S[3] // .........................................................*......................................................................................................................................
        // str q22, [x0, #48] // ...................*............................................................................................................................................................................
        // mul v24.4S, v13.4S, v3.S[0] // ...........................................*....................................................................................................................................................
        // str q17, [x0, #368] // ..............................................................*.................................................................................................................................
        // sqrdmulh v22.4S, v15.4S, v2.S[3] // .......................................*........................................................................................................................................................
        // sqrdmulh v15.4S, v21.4S, v4.S[1] // ...............*................................................................................................................................................................................
        // sqrdmulh v11.4S, v13.4S, v3.S[1] // ............................................*...................................................................................................................................................
        // mul v10.4S, v20.4S, v2.S[2] // ........................................................*.......................................................................................................................................
        // mla v18.4S, v22.4S, v29.4S // ..................................................*.............................................................................................................................................
        // add v22.4S, v23.4S, v14.4S // ........................*.......................................................................................................................................................................
        // sub v17.4S, v9.4S, v31.4S // ............*...................................................................................................................................................................................
        // mla v24.4S, v11.4S, v29.4S // ................................................*...............................................................................................................................................
        // mla v10.4S, v12.4S, v29.4S // .............................................................*..................................................................................................................................
        // add v13.4S, v19.4S, v18.4S // ......................................................*.........................................................................................................................................
        // sub v20.4S, v19.4S, v18.4S // .......................................................*........................................................................................................................................
        // add v25.4S, v30.4S, v24.4S // .....................................................*..........................................................................................................................................
        // mla v16.4S, v8.4S, v29.4S // ..................................................................*.............................................................................................................................
        // add v31.4S, v22.4S, v10.4S // ................................................................*...............................................................................................................................
        // sub v11.4S, v23.4S, v14.4S // .........................*......................................................................................................................................................................
        // sub v8.4S, v22.4S, v10.4S // .................................................................*..............................................................................................................................
        // sqrdmulh v23.4S, v31.4S, v5.S[3] // ....................................................................*...........................................................................................................................
        // sub v22.4S, v11.4S, v16.4S // .......................................................................*........................................................................................................................
        // sqrdmulh v12.4S, v8.4S, v6.S[1] // ......................................................................*.........................................................................................................................
        // add v10.4S, v11.4S, v16.4S // .........................................................................*......................................................................................................................
        // sqrdmulh v11.4S, v22.4S, v7.S[1] // ................................................................................*...............................................................................................................
        // mul v18.4S, v22.4S, v7.S[0] // ...........................................................................*....................................................................................................................
        // sqrdmulh v22.4S, v10.4S, v6.S[3] // .................................................................................*..............................................................................................................
        // sub v16.4S, v30.4S, v24.4S // ....................................................*...........................................................................................................................................
        // mul v24.4S, v10.4S, v6.S[2] // ..................................................................................*.............................................................................................................
        // str q28, [x0, #240] // ...................................................*............................................................................................................................................
        // mla v18.4S, v11.4S, v29.4S // .....................................................................................*..........................................................................................................
        // mul v10.4S, v21.4S, v4.S[0] // ..............*.................................................................................................................................................................................
        // mla v24.4S, v22.4S, v29.4S // .......................................................................................*........................................................................................................
        // mul v8.4S, v8.4S, v6.S[0] // .....................................................................*..........................................................................................................................
        // sub v11.4S, v16.4S, v18.4S // .........................................................................................*......................................................................................................
        // mla v10.4S, v15.4S, v29.4S // .....................*..........................................................................................................................................................................
        // sub v22.4S, v25.4S, v24.4S // ...........................................................................................*....................................................................................................
        // mla v8.4S, v12.4S, v29.4S // ..........................................................................*.....................................................................................................................
        // str q11, [x0, #944] // ................................................................................................*...............................................................................................
        // sub v12.4S, v17.4S, v10.4S // ..............................*.................................................................................................................................................................
        // str q22, [x0, #816] // ..................................................................................................*.............................................................................................
        // add v22.4S, v20.4S, v8.4S // ...............................................................................*................................................................................................................
        // add v10.4S, v17.4S, v10.4S // .............................*..................................................................................................................................................................
        // sub v11.4S, v27.4S, v26.4S // ..............................................*.................................................................................................................................................
        // str q22, [x0, #624] // ...............................................................................................*................................................................................................
        // add v22.4S, v25.4S, v24.4S // ............................................................................................*...................................................................................................
        // str q10, [x0, #112] // .............................................*..................................................................................................................................................
        // mul v10.4S, v31.4S, v5.S[2] // ...................................................................*............................................................................................................................
        // str q22, [x0, #752] // ..........................................................................................................*.....................................................................................
        // sub v22.4S, v20.4S, v8.4S // ..............................................................................*.................................................................................................................
        // str q12, [x0, #176] // .................................................*..............................................................................................................................................
        // mla v10.4S, v23.4S, v29.4S // ........................................................................*.......................................................................................................................
        // str q22, [x0, #688] // .............................................................................................*..................................................................................................
        // add v22.4S, v16.4S, v18.4S // ..........................................................................................*.....................................................................................................
        // str q11, [x0, #432] // ..........................................................*.....................................................................................................................................
        // add v11.4S, v13.4S, v10.4S // ............................................................................*...................................................................................................................
        // str q22, [x0, #880] // .......................................................................................................*........................................................................................
        // sub v22.4S, v13.4S, v10.4S // .............................................................................*..................................................................................................................
        // str q11, [x0, #496] // ......................................................................................*.........................................................................................................
        // str q22, [x0, #560] // ........................................................................................*.......................................................................................................
        // ldr q22, [x0, #0] // ...................................................................................................*............................................................................................
        // ldr q11, [x0, #512] // ...............................................................*................................................................................................................................
        // ldr q10, [x0, #832] // ...........................................................................................................*....................................................................................
        // sqrdmulh v12.4S, v11.4S, v0.S[1] // ...................................................................................*............................................................................................................
        // mul v11.4S, v11.4S, v0.S[0] // ....................................................................................*...........................................................................................................
        // sqrdmulh v8.4S, v10.4S, v0.S[1] // ..............................................................................................................*.................................................................................
        // ldr q27, [x0, #64] // .............................................................................................................*..................................................................................
        // mla v11.4S, v12.4S, v29.4S // ..............................................................................................*.................................................................................................
        // mul v10.4S, v10.4S, v0.S[0] // ..................................................................................................................*.............................................................................
        // ldr q12, [x0, #128] // ....................................................................................................................................................*...........................................
        // sub v24.4S, v22.4S, v11.4S // .....................................................................................................*..........................................................................................
        // add v22.4S, v22.4S, v11.4S // ......................................................................................................*.........................................................................................
        // mla v10.4S, v8.4S, v29.4S // ......................................................................................................................*.........................................................................
        // ldr q11, [x0, #192] // ..........................................................................................................................................................................*.....................
        // ldr q8, [x0, #576] // ..........................................................................................................................*.....................................................................
        // ldr q16, [x0, #768] // .................................................................................................................*..............................................................................
        // sqrdmulh v18.4S, v8.4S, v0.S[1] // .............................................................................................................................*..................................................................
        // mul v8.4S, v8.4S, v0.S[0] // ................................................................................................................................*...............................................................
        // sqrdmulh v31.4S, v16.4S, v0.S[1] // ....................................................................................................................*...........................................................................
        // ldr q15, [x0, #704] // .......................................................................................................................................................*........................................
        // mla v8.4S, v18.4S, v29.4S // ....................................................................................................................................*...........................................................
        // mul v25.4S, v16.4S, v0.S[0] // .....................................................................................................................*..........................................................................
        // ldr q16, [x0, #640] // ........................................................................................................................................................*.......................................
        // sub v23.4S, v27.4S, v8.4S // .........................................................................................................................................*......................................................
        // add v17.4S, v27.4S, v8.4S // ........................................................................................................................................*.......................................................
        // sqrdmulh v8.4S, v16.4S, v0.S[1] // ............................................................................................................................................................*...................................
        // mul v16.4S, v16.4S, v0.S[0] // ...............................................................................................................................................................*................................
        // mla v25.4S, v31.4S, v29.4S // ........................................................................................................................*.......................................................................
        // ldr q18, [x0, #256] // .......................................................................................................................*........................................................................
        // mla v16.4S, v8.4S, v29.4S // ......................................................................................................................................................................*.........................
        // sqrdmulh v31.4S, v15.4S, v0.S[1] // .........................................................................................................................................................*......................................
        // sub v8.4S, v18.4S, v25.4S // ............................................................................................................................*...................................................................
        // add v27.4S, v18.4S, v25.4S // ...........................................................................................................................*....................................................................
        // sub v20.4S, v12.4S, v16.4S // ..............................................................................................................................................................................*.................
        // add v13.4S, v12.4S, v16.4S // ...........................................................................................................................................................................*....................
        // sqrdmulh v12.4S, v8.4S, v1.S[1] // .................................................................................................................................*..............................................................
        // mul v8.4S, v8.4S, v1.S[0] // .............................................................................................................................................*..................................................
        // mul v18.4S, v15.4S, v0.S[0] // ...........................................................................................................................................................*....................................
        // ldr q26, [x0, #896] // ....................................................................................................*...........................................................................................
        // ldr q15, [x0, #320] // .....................................................................................................................................*..........................................................
        // mul v30.4S, v26.4S, v0.S[0] // ........................................................................................................*.......................................................................................
        // sqrdmulh v19.4S, v26.4S, v0.S[1] // .........................................................................................................*......................................................................................
        // sub v28.4S, v15.4S, v10.4S // ...........................................................................................................................................*....................................................
        // ldr q14, [x0, #384] // .................................................................................................*..............................................................................................
        // mla v30.4S, v19.4S, v29.4S // ............................................................................................................*...................................................................................
        // mla v8.4S, v12.4S, v29.4S // .................................................................................................................................................*..............................................
        // ldr q26, [x0, #960] // ..........................................................................................................................................................*.....................................
        // sub v16.4S, v14.4S, v30.4S // ................................................................................................................*...............................................................................
        // add v19.4S, v24.4S, v8.4S // .....................................................................................................................................................*..........................................
        // mul v25.4S, v26.4S, v0.S[0] // .............................................................................................................................................................*..................................
        // sqrdmulh v26.4S, v26.4S, v0.S[1] // ..............................................................................................................................................................*.................................
        // add v14.4S, v14.4S, v30.4S // ...............................................................................................................*................................................................................
        // ldr q21, [x0, #448] // ................................................................................................................................................................*...............................
        // mla v25.4S, v26.4S, v29.4S // .................................................................................................................................................................*..............................
        // mul v30.4S, v14.4S, v0.S[2] // ...................................................................................................................*............................................................................
        // sqrdmulh v26.4S, v14.4S, v0.S[3] // .........................................................................................................................*......................................................................
        // add v12.4S, v15.4S, v10.4S // ............................................................................................................................................*...................................................
        // add v9.4S, v21.4S, v25.4S // .....................................................................................................................................................................*..........................
        // mla v30.4S, v26.4S, v29.4S // ..................................................................................................................................*.............................................................
        // mul v14.4S, v28.4S, v1.S[0] // ..............................................................................................................................................*.................................................
        // sqrdmulh v15.4S, v28.4S, v1.S[1] // ...............................................................................................................................................*................................................
        // mul v10.4S, v27.4S, v0.S[2] // ..............................................................................................................................*.................................................................
        // sub v28.4S, v13.4S, v30.4S // ...............................................................................................................................................................................*................
        // sqrdmulh v26.4S, v27.4S, v0.S[3] // ...............................................................................................................................*................................................................
        // mla v14.4S, v15.4S, v29.4S // ...................................................................................................................................................*............................................
        // sqrdmulh v15.4S, v28.4S, v2.S[1] // ..................................................................................................................................................................................*.............
        // mul v27.4S, v28.4S, v2.S[0] // .....................................................................................................................................................................................*..........
        // mla v10.4S, v26.4S, v29.4S // ...................................................................................................................................*............................................................
        // mla v18.4S, v31.4S, v29.4S // ....................................................................................................................................................................*...........................
        // mul v31.4S, v9.4S, v0.S[2] // ........................................................................................................................................................................*.......................
        // mla v27.4S, v15.4S, v29.4S // .........................................................................................................................................................................................*......
        // sub v26.4S, v22.4S, v10.4S // ......................................................................................................................................*.........................................................
        // sqrdmulh v9.4S, v9.4S, v0.S[3] // .........................................................................................................................................................................*......................
        // sub v15.4S, v21.4S, v25.4S // .......................................................................................................................................................................*........................
        // add v28.4S, v26.4S, v27.4S // ..............................................................................................................................................................................................*.
        // add v25.4S, v11.4S, v18.4S // .............................................................................................................................................................................*..................
        // mla v31.4S, v9.4S, v29.4S // ............................................................................................................................................................................*...................
        // add v9.4S, v22.4S, v10.4S // .......................................................................................................................................*........................................................
        // mul v10.4S, v16.4S, v1.S[0] // ..........................................................................................................................................*.....................................................
        // sqrdmulh v22.4S, v12.4S, v0.S[3] // ................................................................................................................................................*...............................................
        // sub v21.4S, v25.4S, v31.4S // ................................................................................................................................................................................*...............
        // mul v12.4S, v12.4S, v0.S[2] // ..................................................................................................................................................*.............................................
        // add v25.4S, v25.4S, v31.4S // .................................................................................................................................................................................*..............
        // sqrdmulh v31.4S, v21.4S, v2.S[1] // ...................................................................................................................................................................................*............
        // mul v21.4S, v21.4S, v2.S[0] // ....................................................................................................................................................................................*...........
        // mla v12.4S, v22.4S, v29.4S // ......................................................................................................................................................*.........................................
        // mul v22.4S, v25.4S, v1.S[2] // ......................................................................................................................................................................................*.........
        // sqrdmulh v25.4S, v25.4S, v1.S[3] // .......................................................................................................................................................................................*........
        // mla v21.4S, v31.4S, v29.4S // ........................................................................................................................................................................................*.......
        // sub v31.4S, v17.4S, v12.4S // ..................................................................................................................................................................*.............................
        // sub v27.4S, v26.4S, v27.4S // .............................................................................................................................................................................................*..
        // add v26.4S, v17.4S, v12.4S // ...................................................................................................................................................................*............................
        // add v17.4S, v31.4S, v21.4S // ............................................................................................................................................................................................*...
        // mla v22.4S, v25.4S, v29.4S // ...........................................................................................................................................................................................*....
        // sub v25.4S, v11.4S, v18.4S // ..........................................................................................................................................................................................*.....
        // sqrdmulh v18.4S, v17.4S, v4.S[3] // ...............................................................................................................................................................................................*

        sub count, count, #1
        cbnz count, layer1234_start
        mul v17.4S, v17.4S, v4.S[2]             // ...................................................................................................................................................*............................................
        sub v31.4S, v31.4S, v21.4S              // ..................................................................................................................*.............................................................................
        sub v21.4S, v26.4S, v22.4S              // ........................................................................................................*.......................................................................................
        add v22.4S, v26.4S, v22.4S              // .........................................................................................................*......................................................................................
        mla v17.4S, v18.4S, v29.4S              // ....................................................................................................................................................*...........................................
        mul v26.4S, v31.4S, v5.S[0]             // ........................................................................................................................................................*.......................................
        mul v12.4S, v22.4S, v3.S[2]             // .........................................................................................................................................*......................................................
        sqrdmulh v18.4S, v22.4S, v3.S[3]        // ........................................................................................................................................*.......................................................
        sub v11.4S, v28.4S, v17.4S              // .....................................................................................................................................................*..........................................
        sqrdmulh v22.4S, v31.4S, v5.S[1]        // .......................................................................................................................................................*........................................
        add v28.4S, v28.4S, v17.4S              // ......................................................................................................................................................*.........................................
        str q11, [x0, #320]                     // .....................................................................................................................................................................................*..........
        mla v12.4S, v18.4S, v29.4S              // ..........................................................................................................................................*.....................................................
        mla v26.4S, v22.4S, v29.4S              // .........................................................................................................................................................*......................................
        sqrdmulh v18.4S, v16.4S, v1.S[1]        // ......................................................................................*.........................................................................................................
        mul v16.4S, v15.4S, v1.S[0]             // ............................................................................................*...................................................................................................
        add v22.4S, v13.4S, v30.4S              // ......................................................................*.........................................................................................................................
        add v17.4S, v27.4S, v26.4S              // ...........................................................................................................................................................*....................................
        sqrdmulh v11.4S, v15.4S, v1.S[1]        // ...........................................................................................*....................................................................................................
        mla v10.4S, v18.4S, v29.4S              // ........................................................................................*.......................................................................................................
        mul v31.4S, v22.4S, v1.S[2]             // .................................................................................................*..............................................................................................
        sqrdmulh v22.4S, v22.4S, v1.S[3]        // ................................................................................................*...............................................................................................
        mla v16.4S, v11.4S, v29.4S              // .............................................................................................*..................................................................................................
        sub v13.4S, v20.4S, v10.4S              // .........................................................................................*......................................................................................................
        add v15.4S, v20.4S, v10.4S              // ..........................................................................................*.....................................................................................................
        mla v31.4S, v22.4S, v29.4S              // ..................................................................................................*.............................................................................................
        add v20.4S, v25.4S, v16.4S              // ...............................................................................................*................................................................................................
        mul v18.4S, v15.4S, v2.S[2]             // .....................................................................................................................*..........................................................................
        sub v10.4S, v25.4S, v16.4S              // ..............................................................................................*.................................................................................................
        add v22.4S, v9.4S, v31.4S               // ....................................................................................................*...........................................................................................
        sub v30.4S, v24.4S, v8.4S               // ...............................................................................*................................................................................................................
        mul v16.4S, v10.4S, v3.S[0]             // ....................................................................................................................................*...........................................................
        add v11.4S, v22.4S, v12.4S              // ............................................................................................................................................*...................................................
        sub v22.4S, v22.4S, v12.4S              // ...........................................................................................................................................*....................................................
        sqrdmulh v8.4S, v10.4S, v3.S[1]         // ...................................................................................................................................*............................................................
        str q11, [x0], #(16)                    // ................................................................................................................................................................................*...............
        sqrdmulh v12.4S, v20.4S, v2.S[3]        // .........................................................................................................................*......................................................................
        str q22, [x0, #48]                      // .................................................................................................................................................................................*..............
        mul v24.4S, v13.4S, v3.S[0]             // ...............................................................................................................................*................................................................
        str q17, [x0, #368]                     // ......................................................................................................................................................................................*.........
        sqrdmulh v22.4S, v15.4S, v2.S[3]        // ....................................................................................................................*...........................................................................
        sqrdmulh v15.4S, v21.4S, v4.S[1]        // .............................................................................................................................................*..................................................
        sqrdmulh v11.4S, v13.4S, v3.S[1]        // ..............................................................................................................................*.................................................................
        mul v10.4S, v20.4S, v2.S[2]             // ..........................................................................................................................*.....................................................................
        mla v18.4S, v22.4S, v29.4S              // ......................................................................................................................*.........................................................................
        add v22.4S, v23.4S, v14.4S              // .....................................................................................*..........................................................................................................
        sub v17.4S, v9.4S, v31.4S               // ...................................................................................................*............................................................................................
        mla v24.4S, v11.4S, v29.4S              // ................................................................................................................................*...............................................................
        mla v10.4S, v12.4S, v29.4S              // ...........................................................................................................................*....................................................................
        add v13.4S, v19.4S, v18.4S              // ........................................................................................................................*.......................................................................
        sub v20.4S, v19.4S, v18.4S              // .......................................................................................................................*........................................................................
        add v25.4S, v30.4S, v24.4S              // ..................................................................................................................................*.............................................................
        mla v16.4S, v8.4S, v29.4S               // .....................................................................................................................................*..........................................................
        add v31.4S, v22.4S, v10.4S              // .............................................................................................................................*..................................................................
        sub v11.4S, v23.4S, v14.4S              // ....................................................................................*...........................................................................................................
        sub v8.4S, v22.4S, v10.4S               // ............................................................................................................................*...................................................................
        sqrdmulh v23.4S, v31.4S, v5.S[3]        // ............................................................................................................................................................*...................................
        sub v22.4S, v11.4S, v16.4S              // ......................................................................................................................................*.........................................................
        sqrdmulh v12.4S, v8.4S, v6.S[1]         // .................................................................................................................................................................*..............................
        add v10.4S, v11.4S, v16.4S              // .......................................................................................................................................*........................................................
        sqrdmulh v11.4S, v22.4S, v7.S[1]        // ...........................................................................................................................................................................*....................
        mul v18.4S, v22.4S, v7.S[0]             // ............................................................................................................................................................................*...................
        sqrdmulh v22.4S, v10.4S, v6.S[3]        // ......................................................................................................................................................................*.........................
        sub v16.4S, v30.4S, v24.4S              // .................................................................................................................................*..............................................................
        mul v24.4S, v10.4S, v6.S[2]             // .......................................................................................................................................................................*........................
        str q28, [x0, #240]                     // ....................................................................................................................................................................................*...........
        mla v18.4S, v11.4S, v29.4S              // .............................................................................................................................................................................*..................
        mul v10.4S, v21.4S, v4.S[0]             // ..............................................................................................................................................*.................................................
        mla v24.4S, v22.4S, v29.4S              // ........................................................................................................................................................................*.......................
        mul v8.4S, v8.4S, v6.S[0]               // ..................................................................................................................................................................*.............................
        sub v11.4S, v16.4S, v18.4S              // ..............................................................................................................................................................................*.................
        mla v10.4S, v15.4S, v29.4S              // ...............................................................................................................................................*................................................
        sub v22.4S, v25.4S, v24.4S              // .........................................................................................................................................................................*......................
        mla v8.4S, v12.4S, v29.4S               // ...................................................................................................................................................................*............................
        str q11, [x0, #944]                     // ...............................................................................................................................................................................................*
        sub v12.4S, v17.4S, v10.4S              // ................................................................................................................................................*...............................................
        str q22, [x0, #816]                     // .............................................................................................................................................................................................*..
        add v22.4S, v20.4S, v8.4S               // .....................................................................................................................................................................*..........................
        add v10.4S, v17.4S, v10.4S              // .................................................................................................................................................*..............................................
        sub v11.4S, v27.4S, v26.4S              // ..........................................................................................................................................................*.....................................
        str q22, [x0, #624]                     // ..........................................................................................................................................................................................*.....
        add v22.4S, v25.4S, v24.4S              // ..........................................................................................................................................................................*.....................
        str q10, [x0, #112]                     // ..................................................................................................................................................................................*.............
        mul v10.4S, v31.4S, v5.S[2]             // .............................................................................................................................................................*..................................
        str q22, [x0, #752]                     // ............................................................................................................................................................................................*...
        sub v22.4S, v20.4S, v8.4S               // ....................................................................................................................................................................*...........................
        str q12, [x0, #176]                     // ...................................................................................................................................................................................*............
        mla v10.4S, v23.4S, v29.4S              // ..............................................................................................................................................................*.................................
        str q22, [x0, #688]                     // ...........................................................................................................................................................................................*....
        add v22.4S, v16.4S, v18.4S              // ...............................................................................................................................................................................*................
        str q11, [x0, #432]                     // .......................................................................................................................................................................................*........
        add v11.4S, v13.4S, v10.4S              // ................................................................................................................................................................*...............................
        str q22, [x0, #880]                     // ..............................................................................................................................................................................................*.
        sub v22.4S, v13.4S, v10.4S              // ...............................................................................................................................................................*................................
        str q11, [x0, #496]                     // ........................................................................................................................................................................................*.......
        str q22, [x0, #560]                     // .........................................................................................................................................................................................*......

        restore inp, STACK0
        mov count, #16

        .unreq root4
        .unreq root5
        .unreq root6
        .unreq root7
        .unreq qform_root4
        .unreq qform_root5
        .unreq qform_root6
        .unreq qform_root7
        root0_tw .req v4
        root1_tw .req v5
        root2_tw .req v6
        root3_tw .req v7
        qform_root0_tw .req q4
        qform_root1_tw .req q5
        qform_root2_tw .req q6
        qform_root3_tw .req q7

        .p2align 2
                                  // Instructions:    1
                                  // Expected cycles: 1
                                  // Expected IPC:    1.00
                                  //
                                  // Wall time:     0.04s
                                  // User time:     0.04s
                                  //
                                  // ----- original position ----->
                                  // 0                        25
                                  // |------------------------|----
        ldr q15, [x4, #64]        // *.............................
        // gap                    // ..............................

                                   // -------- new position -------->
                                   // 0                        25
                                   // |------------------------|-----
        // ldr q15, [x4, #64]      // *..............................

        sub count, count, #1
layer5678_start:
                                                               // Instructions:    61
                                                               // Expected cycles: 77
                                                               // Expected IPC:    0.79
                                                               //
                                                               // Wall time:     7.39s
                                                               // User time:     7.39s
                                                               //
                                                               // -------------------- original position --------------------->
                                                               // 0                        25                       50
                                                               // |------------------------|------------------------|----------
        ldr q30, [x3], #16                                     // ....*........................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        ldr q31, [x1, #0]                                      // *............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        ldr q8, [x1, #32]                                      // ..*..........................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        ldr q28, [x1, #48]                                     // ...*.........................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        sqrdmulh v22.4S, v8.4S, v30.S[1]                       // ......*......................................................
        // gap                                                 // .............................................................
        mul v21.4S, v8.4S, v30.S[0]                            // .......*.....................................................
        // gap                                                 // .............................................................
        sqrdmulh v7.4S, v28.4S, v30.S[1]                       // ...........*.................................................
        // gap                                                 // .............................................................
        mul v1.4S, v28.4S, v30.S[0]                            // ............*................................................
        // gap                                                 // .............................................................
        ldr q12, [x1, #16]                                     // .*...........................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        mla v21.4S, v22.4S, v29.4S                             // ........*....................................................
        // gap                                                 // .............................................................
        mla v1.4S, v7.4S, v29.4S                               // .............*...............................................
        // gap                                                 // .............................................................
        ldr q17, [x3], #8                                      // .....*.......................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        sub v16.4S, v31.4S, v21.4S                             // .........*...................................................
        // gap                                                 // .............................................................
        add v10.4S, v12.4S, v1.4S                              // ...............*.............................................
        // gap                                                 // .............................................................
        add v14.4S, v31.4S, v21.4S                             // ..........*..................................................
        // gap                                                 // .............................................................
        sub v28.4S, v12.4S, v1.4S                              // ..............*..............................................
        // gap                                                 // .............................................................
        sqrdmulh v22.4S, v10.4S, v30.S[3]                      // ................*............................................
        // gap                                                 // .............................................................
        mul v8.4S, v10.4S, v30.S[2]                            // .................*...........................................
        // gap                                                 // .............................................................
        sqrdmulh v18.4S, v28.4S, v17.S[1]                      // .....................*.......................................
        // gap                                                 // .............................................................
        mul v30.4S, v28.4S, v17.S[0]                           // ......................*......................................
        // gap                                                 // .............................................................
        ldr q10, [x4], #(6*16)                                 // ..................................*..........................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        mla v8.4S, v22.4S, v29.4S                              // ..................*..........................................
        // gap                                                 // .............................................................
        mla v30.4S, v18.4S, v29.4S                             // .......................*.....................................
        // gap                                                 // .............................................................
        ldr q11, [x4, #-64]                                    // ....................................*........................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        sub v21.4S, v14.4S, v8.4S                              // ...................*.........................................
        // gap                                                 // .............................................................
        add v17.4S, v14.4S, v8.4S                              // ....................*........................................
        // gap                                                 // .............................................................
        sub v0.4S, v16.4S, v30.4S                              // ........................*....................................
        // gap                                                 // .............................................................
        add v6.4S, v16.4S, v30.4S                              // .........................*...................................
        // gap                                                 // .............................................................
        trn1 v13.4S, v17.4S, v21.4S                            // ..........................*..................................
        // gap                                                 // .............................................................
        trn2 v5.4S, v17.4S, v21.4S                             // ...........................*.................................
        // gap                                                 // .............................................................
        trn1 v25.4S, v6.4S, v0.4S                              // ............................*................................
        // gap                                                 // .............................................................
        trn2 v19.4S, v6.4S, v0.4S                              // .............................*...............................
        // gap                                                 // .............................................................
        ldr q14, [x4, #-80]                                    // ...................................*.........................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        trn2 v1.2D, v13.2D, v25.2D                             // ..............................*..............................
        // gap                                                 // .............................................................
        trn2 v3.2D, v5.2D, v19.2D                              // ...............................*.............................
        // gap                                                 // .............................................................
        trn1 v28.2D, v5.2D, v19.2D                             // .................................*...........................
        // gap                                                 // .............................................................
        sqrdmulh v30.4S, v3.4S, v14.4S                         // .............................................*...............
        // gap                                                 // .............................................................
        mul v31.4S, v3.4S, v10.4S                              // ..............................................*..............
        // gap                                                 // .............................................................
        mul v2.4S, v1.4S, v10.4S                               // .........................................*...................
        // gap                                                 // .............................................................
        ldr q23, [x4, #-48]                                    // .....................................*.......................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        mla v31.4S, v30.4S, v29.4S                             // ...............................................*.............
        // gap                                                 // .............................................................
        sqrdmulh v30.4S, v1.4S, v14.4S                         // ........................................*....................
        // gap                                                 // .............................................................
        ldr q0, [x4, #-16]                                     // .......................................*.....................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        add v18.4S, v28.4S, v31.4S                             // .................................................*...........
        // gap                                                 // .............................................................
        sub v4.4S, v28.4S, v31.4S                              // ................................................*............
        // gap                                                 // .............................................................
        mla v2.4S, v30.4S, v29.4S                              // ..........................................*..................
        // gap                                                 // .............................................................
        sqrdmulh v31.4S, v18.4S, v23.4S                        // ..................................................*..........
        // gap                                                 // .............................................................
        mul v28.4S, v18.4S, v11.4S                             // ...................................................*.........
        // gap                                                 // .............................................................
        sqrdmulh v22.4S, v4.4S, v0.4S                          // .......................................................*.....
        // gap                                                 // .............................................................
        mul v14.4S, v4.4S, v15.4S                              // ........................................................*....
        // gap                                                 // .............................................................
        trn1 v19.2D, v13.2D, v25.2D                            // ................................*............................
        // gap                                                 // .............................................................
        mla v28.4S, v31.4S, v29.4S                             // ....................................................*........
        // gap                                                 // .............................................................
        add v24.4S, v19.4S, v2.4S                              // ............................................*................
        // gap                                                 // .............................................................
        mla v14.4S, v22.4S, v29.4S                             // .........................................................*...
        // gap                                                 // .............................................................
        sub v13.4S, v19.4S, v2.4S                              // ...........................................*.................
        // gap                                                 // .............................................................
        sub v23.4S, v24.4S, v28.4S                             // .....................................................*.......
        // gap                                                 // .............................................................
        add v22.4S, v24.4S, v28.4S                             // ......................................................*......
        // gap                                                 // .............................................................
        sub v25.4S, v13.4S, v14.4S                             // ..........................................................*..
        // gap                                                 // .............................................................
        add v24.4S, v13.4S, v14.4S                             // ...........................................................*.
        // gap                                                 // .............................................................
        ldr q15, [x4, #64]                                     // ......................................e......................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        st4 {v22.4S, v23.4S, v24.4S, v25.4S}, [x1], #64        // ............................................................*
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................
        // gap                                                 // .............................................................

                                                              // ------------------------ new position ------------------------>
                                                              // 0                        25                       50
                                                              // |------------------------|------------------------|------------
        // ldr q8, [x1, #(16*0)]                              // ..'*...........................................................
        // ldr q9, [x1, #(16*1)]                              // ..'.......*....................................................
        // ldr q10, [x1, #(16*2)]                             // ..'.*..........................................................
        // ldr q11, [x1, #(16*3)]                             // ..'..*.........................................................
        // ldr q0, [x3], #16                                  // ..*............................................................
        // ldr q1, [x3], #8                                   // ..'..........*.................................................
        // sqrdmulh v27.4s, v10.4s, v0.s[1]                   // ..'...*........................................................
        // mul v24.4s, v10.4s, v0.s[0]                        // ..'....*.......................................................
        // mla v24.4s, v27.4s, v29.4s                         // ..'........*...................................................
        // sub     v10.4s,    v8.4s, v24.4s                   // ..'...........*................................................
        // add     v8.4s,    v8.4s, v24.4s                    // ..'.............*..............................................
        // sqrdmulh v27.4s, v11.4s, v0.s[1]                   // ..'.....*......................................................
        // mul v24.4s, v11.4s, v0.s[0]                        // ..'......*.....................................................
        // mla v24.4s, v27.4s, v29.4s                         // ..'.........*..................................................
        // sub     v11.4s,    v9.4s, v24.4s                   // ..'..............*.............................................
        // add     v9.4s,    v9.4s, v24.4s                    // ..'............*...............................................
        // sqrdmulh v27.4s, v9.4s, v0.s[3]                    // ..'...............*............................................
        // mul v24.4s, v9.4s, v0.s[2]                         // ..'................*...........................................
        // mla v24.4s, v27.4s, v29.4s                         // ..'....................*.......................................
        // sub     v9.4s,    v8.4s, v24.4s                    // ..'.......................*....................................
        // add     v8.4s,    v8.4s, v24.4s                    // ..'........................*...................................
        // sqrdmulh v27.4s, v11.4s, v1.s[1]                   // ..'.................*..........................................
        // mul v24.4s, v11.4s, v1.s[0]                        // ..'..................*.........................................
        // mla v24.4s, v27.4s, v29.4s                         // ..'.....................*......................................
        // sub     v11.4s,    v10.4s, v24.4s                  // ..'.........................*..................................
        // add     v10.4s,    v10.4s, v24.4s                  // ..'..........................*.................................
        // trn1 v25.4s, v8.4s, v9.4s                          // ..'...........................*................................
        // trn2 v26.4s, v8.4s, v9.4s                          // ..'............................*...............................
        // trn1 v27.4s, v10.4s, v11.4s                        // ..'.............................*..............................
        // trn2 v28.4s, v10.4s, v11.4s                        // ..'..............................*.............................
        // trn2 v10.2d, v25.2d, v27.2d                        // ..'................................*...........................
        // trn2 v11.2d, v26.2d, v28.2d                        // ..'.................................*..........................
        // trn1 v8.2d, v25.2d, v27.2d                         // ..'.................................................*..........
        // trn1 v9.2d, v26.2d, v28.2d                         // ..'..................................*.........................
        // ldr q0, [   x4], #(6*16)                           // ..'...................*........................................
        // ldr q4, [x4, #(-6*16 + 1*16)]                      // ..'...............................*............................
        // ldr q1, [   x4, #(-6*16 + 2*16)]                   // ..'......................*.....................................
        // ldr q5, [x4, #(-6*16 + 3*16)]                      // ..'......................................*.....................
        // ldr q2, [   x4, #(-6*16 + 4*16)]                   // e.'..........................................................~.
        // ldr q6, [x4, #(-6*16 + 5*16)]                      // ..'.........................................*..................
        // sqrdmulh v27.4s, v10.4s, v4.4s                     // ..'........................................*...................
        // mul        v24.4s,  v10.4s, v0.4s                  // ..'.....................................*......................
        // mla v24.4s, v27.4s, v29.4s                         // ..'............................................*...............
        // sub    v10.4s,    v8.4s, v24.4s                    // ..'.....................................................*......
        // add    v8.4s,    v8.4s, v24.4s                     // ..'...................................................*........
        // sqrdmulh v27.4s, v11.4s, v4.4s                     // ..'...................................*........................
        // mul        v24.4s,  v11.4s, v0.4s                  // ..'....................................*.......................
        // mla v24.4s, v27.4s, v29.4s                         // ..'.......................................*....................
        // sub    v11.4s,    v9.4s, v24.4s                    // ..'...........................................*................
        // add    v9.4s,    v9.4s, v24.4s                     // ..'..........................................*.................
        // sqrdmulh v27.4s, v9.4s, v5.4s                      // ..'.............................................*..............
        // mul        v24.4s,  v9.4s, v1.4s                   // ..'..............................................*.............
        // mla v24.4s, v27.4s, v29.4s                         // ..'..................................................*.........
        // sub    v9.4s,    v8.4s, v24.4s                     // ..'......................................................*.....
        // add    v8.4s,    v8.4s, v24.4s                     // ..'.......................................................*....
        // sqrdmulh v27.4s, v11.4s, v6.4s                     // ..'...............................................*............
        // mul        v24.4s,  v11.4s, v2.4s                  // ..'................................................*...........
        // mla v24.4s, v27.4s, v29.4s                         // ..'....................................................*.......
        // sub    v11.4s,    v10.4s, v24.4s                   // ..'........................................................*...
        // add    v10.4s,    v10.4s, v24.4s                   // ..'.........................................................*..
        // st4 {v8.4S, v9.4S, v10.4S, v11.4S}, [x1], #64      // .~'...........................................................*

        sub count, count, #1
        cbnz count, layer5678_start
                                                             // Instructions:    60
                                                             // Expected cycles: 76
                                                             // Expected IPC:    0.79
                                                             //
                                                             // Wall time:     7.69s
                                                             // User time:     7.69s
                                                             //
                                                             // -------------------- original position -------------------->
                                                             // 0                        25                       50
                                                             // |------------------------|------------------------|---------
        ldr q22, [x3], #16                                   // *...........................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        ldr q11, [x1, #48]                                   // ...*........................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        ldr q10, [x1, #32]                                   // ..*.........................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        sqrdmulh v12.4S, v11.4S, v22.S[1]                    // ......*.....................................................
        // gap                                               // ............................................................
        mul v11.4S, v11.4S, v22.S[0]                         // .......*....................................................
        // gap                                               // ............................................................
        sqrdmulh v6.4S, v10.4S, v22.S[1]                     // ....*.......................................................
        // gap                                               // ............................................................
        ldr q8, [x1, #16]                                    // ........*...................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        mla v11.4S, v12.4S, v29.4S                           // ..........*.................................................
        // gap                                               // ............................................................
        mul v10.4S, v10.4S, v22.S[0]                         // .....*......................................................
        // gap                                               // ............................................................
        ldr q12, [x3], #8                                    // ...........*................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        add v27.4S, v8.4S, v11.4S                            // .............*..............................................
        // gap                                               // ............................................................
        mla v10.4S, v6.4S, v29.4S                            // .........*..................................................
        // gap                                               // ............................................................
        sub v11.4S, v8.4S, v11.4S                            // ...............*............................................
        // gap                                               // ............................................................
        sqrdmulh v6.4S, v27.4S, v22.S[3]                     // ................*...........................................
        // gap                                               // ............................................................
        mul v22.4S, v27.4S, v22.S[2]                         // .................*..........................................
        // gap                                               // ............................................................
        sqrdmulh v8.4S, v11.4S, v12.S[1]                     // ..................*.........................................
        // gap                                               // ............................................................
        mul v11.4S, v11.4S, v12.S[0]                         // ...................*........................................
        // gap                                               // ............................................................
        ldr q12, [x1, #0]                                    // .*..........................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        mla v22.4S, v6.4S, v29.4S                            // .....................*......................................
        // gap                                               // ............................................................
        mla v11.4S, v8.4S, v29.4S                            // ......................*.....................................
        // gap                                               // ............................................................
        sub v6.4S, v12.4S, v10.4S                            // ............*...............................................
        // gap                                               // ............................................................
        add v10.4S, v12.4S, v10.4S                           // ..............*.............................................
        // gap                                               // ............................................................
        ldr q12, [x4], #(6*16)                               // ....................*.......................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        sub v8.4S, v10.4S, v22.4S                            // ........................*...................................
        // gap                                               // ............................................................
        add v22.4S, v10.4S, v22.4S                           // .........................*..................................
        // gap                                               // ............................................................
        sub v10.4S, v6.4S, v11.4S                            // ..........................*.................................
        // gap                                               // ............................................................
        add v11.4S, v6.4S, v11.4S                            // ...........................*................................
        // gap                                               // ............................................................
        trn1 v6.4S, v22.4S, v8.4S                            // ............................*...............................
        // gap                                               // ............................................................
        trn2 v22.4S, v22.4S, v8.4S                           // .............................*..............................
        // gap                                               // ............................................................
        trn2 v8.4S, v11.4S, v10.4S                           // ...............................*............................
        // gap                                               // ............................................................
        ldr q27, [x4, #-80]                                  // ................................*...........................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        trn2 v4.2D, v22.2D, v8.2D                            // ..................................*.........................
        // gap                                               // ............................................................
        trn1 v11.4S, v11.4S, v10.4S                          // ..............................*.............................
        // gap                                               // ............................................................
        sqrdmulh v10.4S, v4.4S, v27.4S                       // ....................................*.......................
        // gap                                               // ............................................................
        mul v4.4S, v4.4S, v12.4S                             // .....................................*......................
        // gap                                               // ............................................................
        trn2 v2.2D, v6.2D, v11.2D                            // .................................*..........................
        // gap                                               // ............................................................
        trn1 v22.2D, v22.2D, v8.2D                           // ...................................*........................
        // gap                                               // ............................................................
        mul v12.4S, v2.4S, v12.4S                            // ......................................*.....................
        // gap                                               // ............................................................
        mla v4.4S, v10.4S, v29.4S                            // ........................................*...................
        // gap                                               // ............................................................
        sqrdmulh v10.4S, v2.4S, v27.4S                       // .........................................*..................
        // gap                                               // ............................................................
        ldr q8, [x4, #-64]                                   // .......................*....................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        sub v27.4S, v22.4S, v4.4S                            // ............................................*...............
        // gap                                               // ............................................................
        add v22.4S, v22.4S, v4.4S                            // ...........................................*................
        // gap                                               // ............................................................
        mla v12.4S, v10.4S, v29.4S                           // .............................................*..............
        // gap                                               // ............................................................
        mul v10.4S, v27.4S, v15.4S                           // .................................................*..........
        // gap                                               // ............................................................
        ldr q4, [x4, #-16]                                   // ..........................................*.................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        ldr q2, [x4, #-48]                                   // .......................................*....................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        sqrdmulh v27.4S, v27.4S, v4.4S                       // ................................................*...........
        // gap                                               // ............................................................
        mul v8.4S, v22.4S, v8.4S                             // ...............................................*............
        // gap                                               // ............................................................
        sqrdmulh v22.4S, v22.4S, v2.4S                       // ..............................................*.............
        // gap                                               // ............................................................
        trn1 v11.2D, v6.2D, v11.2D                           // ..................................................*.........
        // gap                                               // ............................................................
        mla v10.4S, v27.4S, v29.4S                           // .....................................................*......
        // gap                                               // ............................................................
        sub v6.4S, v11.4S, v12.4S                            // ......................................................*.....
        // gap                                               // ............................................................
        mla v8.4S, v22.4S, v29.4S                            // ...................................................*........
        // gap                                               // ............................................................
        add v22.4S, v11.4S, v12.4S                           // ....................................................*.......
        // gap                                               // ............................................................
        sub v11.4S, v6.4S, v10.4S                            // .........................................................*..
        // gap                                               // ............................................................
        add v10.4S, v6.4S, v10.4S                            // ..........................................................*.
        // gap                                               // ............................................................
        sub v9.4S, v22.4S, v8.4S                             // .......................................................*....
        // gap                                               // ............................................................
        add v8.4S, v22.4S, v8.4S                             // ........................................................*...
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        st4 {v8.4S, v9.4S, v10.4S, v11.4S}, [x1], #64        // ...........................................................*
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................
        // gap                                               // ............................................................

                                                                // ---------------------- new position ----------------------->
                                                                // 0                        25                       50
                                                                // |------------------------|------------------------|---------
        // ldr q30, [x3], #16                                   // *...........................................................
        // ldr q31, [x1, #0]                                    // .................*..........................................
        // ldr q8, [x1, #32]                                    // ..*.........................................................
        // ldr q28, [x1, #48]                                   // .*..........................................................
        // sqrdmulh v22.4S, v8.4S, v30.S[1]                     // .....*......................................................
        // mul v21.4S, v8.4S, v30.S[0]                          // ........*...................................................
        // sqrdmulh v7.4S, v28.4S, v30.S[1]                     // ...*........................................................
        // mul v1.4S, v28.4S, v30.S[0]                          // ....*.......................................................
        // ldr q12, [x1, #16]                                   // ......*.....................................................
        // mla v21.4S, v22.4S, v29.4S                           // ...........*................................................
        // mla v1.4S, v7.4S, v29.4S                             // .......*....................................................
        // ldr q17, [x3], #8                                    // .........*..................................................
        // sub v16.4S, v31.4S, v21.4S                           // ....................*.......................................
        // add v10.4S, v12.4S, v1.4S                            // ..........*.................................................
        // add v14.4S, v31.4S, v21.4S                           // .....................*......................................
        // sub v28.4S, v12.4S, v1.4S                            // ............*...............................................
        // sqrdmulh v22.4S, v10.4S, v30.S[3]                    // .............*..............................................
        // mul v8.4S, v10.4S, v30.S[2]                          // ..............*.............................................
        // sqrdmulh v18.4S, v28.4S, v17.S[1]                    // ...............*............................................
        // mul v30.4S, v28.4S, v17.S[0]                         // ................*...........................................
        // ldr q10, [x4], #(6*16)                               // ......................*.....................................
        // mla v8.4S, v22.4S, v29.4S                            // ..................*.........................................
        // mla v30.4S, v18.4S, v29.4S                           // ...................*........................................
        // ldr q11, [x4, #-64]                                  // ........................................*...................
        // sub v21.4S, v14.4S, v8.4S                            // .......................*....................................
        // add v17.4S, v14.4S, v8.4S                            // ........................*...................................
        // sub v0.4S, v16.4S, v30.4S                            // .........................*..................................
        // add v6.4S, v16.4S, v30.4S                            // ..........................*.................................
        // trn1 v13.4S, v17.4S, v21.4S                          // ...........................*................................
        // trn2 v5.4S, v17.4S, v21.4S                           // ............................*...............................
        // trn1 v25.4S, v6.4S, v0.4S                            // ................................*...........................
        // trn2 v19.4S, v6.4S, v0.4S                            // .............................*..............................
        // ldr q14, [x4, #-80]                                  // ..............................*.............................
        // trn2 v1.2D, v13.2D, v25.2D                           // ...................................*........................
        // trn2 v3.2D, v5.2D, v19.2D                            // ...............................*............................
        // trn1 v28.2D, v5.2D, v19.2D                           // ....................................*.......................
        // sqrdmulh v30.4S, v3.4S, v14.4S                       // .................................*..........................
        // mul v31.4S, v3.4S, v10.4S                            // ..................................*.........................
        // mul v2.4S, v1.4S, v10.4S                             // .....................................*......................
        // ldr q23, [x4, #-48]                                  // ..............................................*.............
        // mla v31.4S, v30.4S, v29.4S                           // ......................................*.....................
        // sqrdmulh v30.4S, v1.4S, v14.4S                       // .......................................*....................
        // ldr q0, [x4, #-16]                                   // .............................................*..............
        // add v18.4S, v28.4S, v31.4S                           // ..........................................*.................
        // sub v4.4S, v28.4S, v31.4S                            // .........................................*..................
        // mla v2.4S, v30.4S, v29.4S                            // ...........................................*................
        // sqrdmulh v31.4S, v18.4S, v23.4S                      // .................................................*..........
        // mul v28.4S, v18.4S, v11.4S                           // ................................................*...........
        // sqrdmulh v22.4S, v4.4S, v0.4S                        // ...............................................*............
        // mul v14.4S, v4.4S, v15.4S                            // ............................................*...............
        // trn1 v19.2D, v13.2D, v25.2D                          // ..................................................*.........
        // mla v28.4S, v31.4S, v29.4S                           // .....................................................*......
        // add v24.4S, v19.4S, v2.4S                            // ......................................................*.....
        // mla v14.4S, v22.4S, v29.4S                           // ...................................................*........
        // sub v13.4S, v19.4S, v2.4S                            // ....................................................*.......
        // sub v23.4S, v24.4S, v28.4S                           // .........................................................*..
        // add v22.4S, v24.4S, v28.4S                           // ..........................................................*.
        // sub v25.4S, v13.4S, v14.4S                           // .......................................................*....
        // add v24.4S, v13.4S, v14.4S                           // ........................................................*...
        // st4 {v22.4S, v23.4S, v24.4S, v25.4S}, [x1], #64      // ...........................................................*


       pop_stack
       ret