#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x62e1aa642b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x62e1aa63d8e0 .scope module, "Control_tb" "Control_tb" 3 35;
 .timescale 0 0;
P_0x62e1aa695960 .param/l "ADDR_WIDTH" 0 3 38, +C4<00000000000000000000000000010000>;
P_0x62e1aa6959a0 .param/l "M" 0 3 37, +C4<00000000000000000000000000000011>;
P_0x62e1aa6959e0 .param/l "MEM_SIZE" 0 3 39, +C4<00000000000000010000000000000000>;
v0x62e1aa6fab60_0 .var "A_base_addr", 15 0;
v0x62e1aa6fac70 .array/real "A_matrix", 99 0;
v0x62e1aa6fad10 .array/real "C_actual", 99 0;
v0x62e1aa6fade0_0 .var "C_base_addr", 15 0;
v0x62e1aa6faeb0 .array/real "C_expected", 99 0;
v0x62e1aa6fafa0_0 .var "K1", 7 0;
v0x62e1aa6fb040_0 .var "K2", 7 0;
v0x62e1aa6fb110_0 .var "K3", 7 0;
v0x62e1aa6fb1e0_0 .var "W_base_addr", 15 0;
v0x62e1aa6fb2b0 .array/real "W_matrix", 99 0;
v0x62e1aa6fb350_0 .var "clk", 0 0;
v0x62e1aa6fb3f0_0 .var/real "diff", 0 0;
v0x62e1aa6fb490_0 .net "done", 0 0, v0x62e1aa6f8560_0;  1 drivers
v0x62e1aa6fb560_0 .var/i "errors", 31 0;
v0x62e1aa6fb600_0 .var/i "i", 31 0;
v0x62e1aa6fb6e0_0 .var/i "j", 31 0;
v0x62e1aa6fb7c0_0 .var/real "max_diff", 0 0;
v0x62e1aa6fb880_0 .var/i "max_elements", 31 0;
v0x62e1aa6fb960_0 .var "output_stationary", 0 0;
v0x62e1aa6fba00_0 .var "reset", 0 0;
v0x62e1aa6fbaa0_0 .var "start", 0 0;
E_0x62e1aa547a50 .event anyedge, v0x62e1aa6f8560_0;
S_0x62e1aa5e4880 .scope task, "compute_expected_result" "compute_expected_result" 3 81, 3 81 0, S_0x62e1aa63d8e0;
 .timescale 0 0;
v0x62e1aa6422b0_0 .var/i "cols_a", 31 0;
v0x62e1aa642170_0 .var/i "cols_w", 31 0;
v0x62e1aa63d050_0 .var/i "ii", 31 0;
v0x62e1aa63cf10_0 .var/i "jj", 31 0;
v0x62e1aa637e50_0 .var/i "kk", 31 0;
v0x62e1aa637d10_0 .var/i "rows_a", 31 0;
TD_Control_tb.compute_expected_result ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa63d050_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x62e1aa63d050_0;
    %load/vec4 v0x62e1aa637d10_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa63cf10_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x62e1aa63cf10_0;
    %load/vec4 v0x62e1aa642170_0;
    %cmp/s;
    %jmp/0xz T_0.3, 5;
    %pushi/real 0, 4065; load=0.00000
    %load/vec4 v0x62e1aa63d050_0;
    %load/vec4 v0x62e1aa642170_0;
    %mul;
    %load/vec4 v0x62e1aa63cf10_0;
    %add;
    %ix/vec4/s 4;
    %store/reala v0x62e1aa6faeb0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa637e50_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x62e1aa637e50_0;
    %load/vec4 v0x62e1aa6422b0_0;
    %cmp/s;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x62e1aa63d050_0;
    %load/vec4 v0x62e1aa642170_0;
    %mul;
    %load/vec4 v0x62e1aa63cf10_0;
    %add;
    %ix/vec4/s 4;
    %load/ar v0x62e1aa6faeb0, 4;
    %load/vec4 v0x62e1aa63d050_0;
    %load/vec4 v0x62e1aa6422b0_0;
    %mul;
    %load/vec4 v0x62e1aa637e50_0;
    %add;
    %ix/vec4/s 4;
    %load/ar v0x62e1aa6fac70, 4;
    %load/vec4 v0x62e1aa637e50_0;
    %load/vec4 v0x62e1aa642170_0;
    %mul;
    %load/vec4 v0x62e1aa63cf10_0;
    %add;
    %ix/vec4/s 4;
    %load/ar v0x62e1aa6fb2b0, 4;
    %mul/wr;
    %add/wr;
    %load/vec4 v0x62e1aa63d050_0;
    %load/vec4 v0x62e1aa642170_0;
    %mul;
    %load/vec4 v0x62e1aa63cf10_0;
    %add;
    %ix/vec4/s 4;
    %store/reala v0x62e1aa6faeb0, 4;
    %load/vec4 v0x62e1aa637e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa637e50_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x62e1aa63cf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa63cf10_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x62e1aa63d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa63d050_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x62e1aa6d47d0 .scope module, "dut" "Control" 3 53, 4 1 0, S_0x62e1aa63d8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 8 "K1";
    .port_info 5 /INPUT 8 "K2";
    .port_info 6 /INPUT 8 "K3";
    .port_info 7 /INPUT 16 "A_base_addr";
    .port_info 8 /INPUT 16 "W_base_addr";
    .port_info 9 /INPUT 16 "C_base_addr";
    .port_info 10 /INPUT 1 "output_stationary";
P_0x62e1aa6d4980 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000010000>;
P_0x62e1aa6d49c0 .param/l "COMPUTE" 1 4 23, C4<0100>;
P_0x62e1aa6d4a00 .param/l "DONE_STATE" 1 4 26, C4<0111>;
P_0x62e1aa6d4a40 .param/l "IDLE" 1 4 19, C4<0000>;
P_0x62e1aa6d4a80 .param/l "INIT" 1 4 20, C4<0001>;
P_0x62e1aa6d4ac0 .param/l "M" 0 4 2, +C4<00000000000000000000000000000011>;
P_0x62e1aa6d4b00 .param/l "MEM_SIZE" 0 4 4, +C4<00000000000000010000000000000000>;
P_0x62e1aa6d4b40 .param/l "NEXT_TILE" 1 4 25, C4<0110>;
P_0x62e1aa6d4b80 .param/l "READ_A" 1 4 21, C4<0010>;
P_0x62e1aa6d4bc0 .param/l "READ_W" 1 4 22, C4<0011>;
P_0x62e1aa6d4c00 .param/l "WRITE_C" 1 4 24, C4<0101>;
v0x62e1aa6f71b0_0 .net "A_base_addr", 15 0, v0x62e1aa6fab60_0;  1 drivers
v0x62e1aa6f72b0 .array "A_tile", 8 0, 63 0;
v0x62e1aa6f7490_0 .net "A_tile_flat", 575 0, L_0x62e1aa6fcd50;  1 drivers
v0x62e1aa6f7590_0 .net "C_base_addr", 15 0, v0x62e1aa6fade0_0;  1 drivers
v0x62e1aa6f7650 .array "C_tile", 8 0;
v0x62e1aa6f7650_0 .net v0x62e1aa6f7650 0, 63 0, L_0x62e1aa6fbc30; 1 drivers
v0x62e1aa6f7650_1 .net v0x62e1aa6f7650 1, 63 0, L_0x62e1aa6fbd90; 1 drivers
v0x62e1aa6f7650_2 .net v0x62e1aa6f7650 2, 63 0, L_0x62e1aa6fbf20; 1 drivers
v0x62e1aa6f7650_3 .net v0x62e1aa6f7650 3, 63 0, L_0x62e1aa6fc120; 1 drivers
v0x62e1aa6f7650_4 .net v0x62e1aa6f7650 4, 63 0, L_0x62e1aa6fc3c0; 1 drivers
v0x62e1aa6f7650_5 .net v0x62e1aa6f7650 5, 63 0, L_0x62e1aa6fc630; 1 drivers
v0x62e1aa6f7650_6 .net v0x62e1aa6f7650 6, 63 0, L_0x62e1aa6fc8b0; 1 drivers
v0x62e1aa6f7650_7 .net v0x62e1aa6f7650 7, 63 0, L_0x62e1aa6fcc30; 1 drivers
v0x62e1aa6f7650_8 .net v0x62e1aa6f7650 8, 63 0, L_0x62e1aa6fd5d0; 1 drivers
v0x62e1aa6f78d0_0 .net "C_tile_flat", 575 0, L_0x62e1aa6fed80;  1 drivers
v0x62e1aa6f7990_0 .net "K1", 7 0, v0x62e1aa6fafa0_0;  1 drivers
v0x62e1aa6f7a50_0 .net "K2", 7 0, v0x62e1aa6fb040_0;  1 drivers
v0x62e1aa6f7b30_0 .net "K3", 7 0, v0x62e1aa6fb110_0;  1 drivers
v0x62e1aa6f7c10_0 .net "W_base_addr", 15 0, v0x62e1aa6fb1e0_0;  1 drivers
v0x62e1aa6f7cf0 .array "W_tile", 8 0, 63 0;
v0x62e1aa6f7ed0_0 .net "W_tile_flat", 575 0, L_0x62e1aa6fd130;  1 drivers
v0x62e1aa6f7fc0_0 .var "a_base_reg", 15 0;
v0x62e1aa6f8080_0 .var "actual_i", 7 0;
v0x62e1aa6f8160_0 .var "actual_j", 7 0;
v0x62e1aa6f8240_0 .var "actual_k", 7 0;
v0x62e1aa6f8320_0 .var "c_base_reg", 15 0;
v0x62e1aa6f8400_0 .net "clk", 0 0, v0x62e1aa6fb350_0;  1 drivers
v0x62e1aa6f84a0_0 .var "compute_started", 0 0;
v0x62e1aa6f8560_0 .var "done", 0 0;
v0x62e1aa6f8620_0 .var "i_tile", 7 0;
v0x62e1aa6f8700_0 .var/i "idx", 31 0;
v0x62e1aa6f87e0_0 .var "j_tile", 7 0;
v0x62e1aa6f88c0_0 .var "k1_reg", 7 0;
v0x62e1aa6f89a0_0 .var "k2_reg", 7 0;
v0x62e1aa6f8a80_0 .var "k3_reg", 7 0;
v0x62e1aa6f8b60_0 .var "k_tile", 7 0;
v0x62e1aa6f8c40_0 .net "matmul_done", 0 0, v0x62e1aa6f42d0_0;  1 drivers
v0x62e1aa6f8d10_0 .var "matmul_start", 0 0;
v0x62e1aa6f8de0_0 .var "mem_address", 15 0;
v0x62e1aa6f8eb0_0 .var "mem_counter", 15 0;
v0x62e1aa6f8f50_0 .net "mem_read_data", 63 0, v0x62e1aa6f6b50_0;  1 drivers
v0x62e1aa6f9040_0 .var "mem_read_enable", 0 0;
v0x62e1aa6f9320_0 .net "mem_ready", 0 0, v0x62e1aa6f6cf0_0;  1 drivers
v0x62e1aa6f93f0_0 .var "mem_write_data", 63 0;
v0x62e1aa6f94c0_0 .var "mem_write_enable", 0 0;
v0x62e1aa6f9590_0 .var "next_state", 3 0;
v0x62e1aa6f9630_0 .var "num_i_tiles", 7 0;
v0x62e1aa6f96d0_0 .var "num_j_tiles", 7 0;
v0x62e1aa6f97b0_0 .var "num_k_tiles", 7 0;
v0x62e1aa6f9890_0 .net "output_stationary", 0 0, v0x62e1aa6fb960_0;  1 drivers
v0x62e1aa6f9930_0 .net "reset", 0 0, v0x62e1aa6fba00_0;  1 drivers
v0x62e1aa6f9a20_0 .net "start", 0 0, v0x62e1aa6fbaa0_0;  1 drivers
v0x62e1aa6f9ae0_0 .var "state", 3 0;
v0x62e1aa6f9bc0_0 .var "tile_i", 7 0;
v0x62e1aa6f9ca0_0 .var "tile_j", 7 0;
v0x62e1aa6f9d80_0 .var "tile_k1", 7 0;
v0x62e1aa6f9e40_0 .var "tile_k2", 7 0;
v0x62e1aa6f9f10_0 .var "tile_k3", 7 0;
v0x62e1aa6f9fe0_0 .var "w_base_reg", 15 0;
E_0x62e1aa547bd0/0 .event anyedge, v0x62e1aa6f9ae0_0, v0x62e1aa6f9a20_0, v0x62e1aa6f8eb0_0, v0x62e1aa6f42d0_0;
E_0x62e1aa547bd0/1 .event anyedge, v0x62e1aa6f8b60_0, v0x62e1aa6f97b0_0, v0x62e1aa6f87e0_0, v0x62e1aa6f96d0_0;
E_0x62e1aa547bd0/2 .event anyedge, v0x62e1aa6f8620_0, v0x62e1aa6f9630_0;
E_0x62e1aa547bd0 .event/or E_0x62e1aa547bd0/0, E_0x62e1aa547bd0/1, E_0x62e1aa547bd0/2;
L_0x62e1aa6fbc30 .part L_0x62e1aa6fed80, 0, 64;
L_0x62e1aa6fbd90 .part L_0x62e1aa6fed80, 64, 64;
L_0x62e1aa6fbf20 .part L_0x62e1aa6fed80, 128, 64;
L_0x62e1aa6fc120 .part L_0x62e1aa6fed80, 192, 64;
L_0x62e1aa6fc3c0 .part L_0x62e1aa6fed80, 256, 64;
L_0x62e1aa6fc630 .part L_0x62e1aa6fed80, 320, 64;
L_0x62e1aa6fc8b0 .part L_0x62e1aa6fed80, 384, 64;
L_0x62e1aa6fcc30 .part L_0x62e1aa6fed80, 448, 64;
v0x62e1aa6f72b0_0 .array/port v0x62e1aa6f72b0, 0;
v0x62e1aa6f72b0_1 .array/port v0x62e1aa6f72b0, 1;
v0x62e1aa6f72b0_2 .array/port v0x62e1aa6f72b0, 2;
v0x62e1aa6f72b0_3 .array/port v0x62e1aa6f72b0, 3;
LS_0x62e1aa6fcd50_0_0 .concat8 [ 64 64 64 64], v0x62e1aa6f72b0_0, v0x62e1aa6f72b0_1, v0x62e1aa6f72b0_2, v0x62e1aa6f72b0_3;
v0x62e1aa6f72b0_4 .array/port v0x62e1aa6f72b0, 4;
v0x62e1aa6f72b0_5 .array/port v0x62e1aa6f72b0, 5;
v0x62e1aa6f72b0_6 .array/port v0x62e1aa6f72b0, 6;
v0x62e1aa6f72b0_7 .array/port v0x62e1aa6f72b0, 7;
LS_0x62e1aa6fcd50_0_4 .concat8 [ 64 64 64 64], v0x62e1aa6f72b0_4, v0x62e1aa6f72b0_5, v0x62e1aa6f72b0_6, v0x62e1aa6f72b0_7;
v0x62e1aa6f72b0_8 .array/port v0x62e1aa6f72b0, 8;
LS_0x62e1aa6fcd50_0_8 .concat8 [ 64 0 0 0], v0x62e1aa6f72b0_8;
L_0x62e1aa6fcd50 .concat8 [ 256 256 64 0], LS_0x62e1aa6fcd50_0_0, LS_0x62e1aa6fcd50_0_4, LS_0x62e1aa6fcd50_0_8;
v0x62e1aa6f7cf0_0 .array/port v0x62e1aa6f7cf0, 0;
v0x62e1aa6f7cf0_1 .array/port v0x62e1aa6f7cf0, 1;
v0x62e1aa6f7cf0_2 .array/port v0x62e1aa6f7cf0, 2;
v0x62e1aa6f7cf0_3 .array/port v0x62e1aa6f7cf0, 3;
LS_0x62e1aa6fd130_0_0 .concat8 [ 64 64 64 64], v0x62e1aa6f7cf0_0, v0x62e1aa6f7cf0_1, v0x62e1aa6f7cf0_2, v0x62e1aa6f7cf0_3;
v0x62e1aa6f7cf0_4 .array/port v0x62e1aa6f7cf0, 4;
v0x62e1aa6f7cf0_5 .array/port v0x62e1aa6f7cf0, 5;
v0x62e1aa6f7cf0_6 .array/port v0x62e1aa6f7cf0, 6;
v0x62e1aa6f7cf0_7 .array/port v0x62e1aa6f7cf0, 7;
LS_0x62e1aa6fd130_0_4 .concat8 [ 64 64 64 64], v0x62e1aa6f7cf0_4, v0x62e1aa6f7cf0_5, v0x62e1aa6f7cf0_6, v0x62e1aa6f7cf0_7;
v0x62e1aa6f7cf0_8 .array/port v0x62e1aa6f7cf0, 8;
LS_0x62e1aa6fd130_0_8 .concat8 [ 64 0 0 0], v0x62e1aa6f7cf0_8;
L_0x62e1aa6fd130 .concat8 [ 256 256 64 0], LS_0x62e1aa6fd130_0_0, LS_0x62e1aa6fd130_0_4, LS_0x62e1aa6fd130_0_8;
L_0x62e1aa6fd5d0 .part L_0x62e1aa6fed80, 512, 64;
S_0x62e1aa6d5150 .scope generate, "flatten_tiles[0]" "flatten_tiles[0]" 4 63, 4 63 0, S_0x62e1aa6d47d0;
 .timescale 0 0;
P_0x62e1aa5a1d50 .param/l "flat_idx" 1 4 63, +C4<00>;
v0x62e1aa637aa0_0 .net *"_ivl_2", 63 0, v0x62e1aa6f72b0_0;  1 drivers
v0x62e1aa6d53f0_0 .net *"_ivl_5", 63 0, v0x62e1aa6f7cf0_0;  1 drivers
S_0x62e1aa6d54d0 .scope generate, "flatten_tiles[1]" "flatten_tiles[1]" 4 63, 4 63 0, S_0x62e1aa6d47d0;
 .timescale 0 0;
P_0x62e1aa5bdda0 .param/l "flat_idx" 1 4 63, +C4<01>;
v0x62e1aa6d5710_0 .net *"_ivl_2", 63 0, v0x62e1aa6f72b0_1;  1 drivers
v0x62e1aa6d57f0_0 .net *"_ivl_5", 63 0, v0x62e1aa6f7cf0_1;  1 drivers
S_0x62e1aa6d58d0 .scope generate, "flatten_tiles[2]" "flatten_tiles[2]" 4 63, 4 63 0, S_0x62e1aa6d47d0;
 .timescale 0 0;
P_0x62e1aa6d5b00 .param/l "flat_idx" 1 4 63, +C4<010>;
v0x62e1aa6d5bc0_0 .net *"_ivl_2", 63 0, v0x62e1aa6f72b0_2;  1 drivers
v0x62e1aa6d5ca0_0 .net *"_ivl_5", 63 0, v0x62e1aa6f7cf0_2;  1 drivers
S_0x62e1aa6d5d80 .scope generate, "flatten_tiles[3]" "flatten_tiles[3]" 4 63, 4 63 0, S_0x62e1aa6d47d0;
 .timescale 0 0;
P_0x62e1aa6d5f80 .param/l "flat_idx" 1 4 63, +C4<011>;
v0x62e1aa6d6060_0 .net *"_ivl_2", 63 0, v0x62e1aa6f72b0_3;  1 drivers
v0x62e1aa6d6140_0 .net *"_ivl_5", 63 0, v0x62e1aa6f7cf0_3;  1 drivers
S_0x62e1aa6d6220 .scope generate, "flatten_tiles[4]" "flatten_tiles[4]" 4 63, 4 63 0, S_0x62e1aa6d47d0;
 .timescale 0 0;
P_0x62e1aa6d6470 .param/l "flat_idx" 1 4 63, +C4<0100>;
v0x62e1aa6d6550_0 .net *"_ivl_2", 63 0, v0x62e1aa6f72b0_4;  1 drivers
v0x62e1aa6d6630_0 .net *"_ivl_5", 63 0, v0x62e1aa6f7cf0_4;  1 drivers
S_0x62e1aa6d6710 .scope generate, "flatten_tiles[5]" "flatten_tiles[5]" 4 63, 4 63 0, S_0x62e1aa6d47d0;
 .timescale 0 0;
P_0x62e1aa6d6910 .param/l "flat_idx" 1 4 63, +C4<0101>;
v0x62e1aa6d69f0_0 .net *"_ivl_2", 63 0, v0x62e1aa6f72b0_5;  1 drivers
v0x62e1aa6d6ad0_0 .net *"_ivl_5", 63 0, v0x62e1aa6f7cf0_5;  1 drivers
S_0x62e1aa6d6bb0 .scope generate, "flatten_tiles[6]" "flatten_tiles[6]" 4 63, 4 63 0, S_0x62e1aa6d47d0;
 .timescale 0 0;
P_0x62e1aa6d6db0 .param/l "flat_idx" 1 4 63, +C4<0110>;
v0x62e1aa6d6e90_0 .net *"_ivl_2", 63 0, v0x62e1aa6f72b0_6;  1 drivers
v0x62e1aa6d6f70_0 .net *"_ivl_5", 63 0, v0x62e1aa6f7cf0_6;  1 drivers
S_0x62e1aa6d7050 .scope generate, "flatten_tiles[7]" "flatten_tiles[7]" 4 63, 4 63 0, S_0x62e1aa6d47d0;
 .timescale 0 0;
P_0x62e1aa6d7250 .param/l "flat_idx" 1 4 63, +C4<0111>;
v0x62e1aa6d7330_0 .net *"_ivl_2", 63 0, v0x62e1aa6f72b0_7;  1 drivers
v0x62e1aa6d7410_0 .net *"_ivl_5", 63 0, v0x62e1aa6f7cf0_7;  1 drivers
S_0x62e1aa6d74f0 .scope generate, "flatten_tiles[8]" "flatten_tiles[8]" 4 63, 4 63 0, S_0x62e1aa6d47d0;
 .timescale 0 0;
P_0x62e1aa6d6420 .param/l "flat_idx" 1 4 63, +C4<01000>;
v0x62e1aa6d7780_0 .net *"_ivl_2", 63 0, v0x62e1aa6f72b0_8;  1 drivers
v0x62e1aa6d7860_0 .net *"_ivl_5", 63 0, v0x62e1aa6f7cf0_8;  1 drivers
S_0x62e1aa6d7940 .scope module, "matmul_ctrl" "MatMul_Controller" 4 74, 5 1 0, S_0x62e1aa6d47d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 1 "output_stationary";
    .port_info 5 /INPUT 576 "A_tile_flat";
    .port_info 6 /INPUT 576 "W_tile_flat";
    .port_info 7 /OUTPUT 576 "C_tile_flat";
    .port_info 8 /INPUT 8 "k1";
    .port_info 9 /INPUT 8 "k2";
    .port_info 10 /INPUT 8 "k3";
P_0x62e1aa6d7b20 .param/l "IDLE" 1 5 31, C4<0000>;
P_0x62e1aa6d7b60 .param/l "M" 0 5 2, +C4<00000000000000000000000000000011>;
P_0x62e1aa6d7ba0 .param/l "N" 0 5 3, +C4<00000000000000000000000000000011>;
P_0x62e1aa6d7be0 .param/l "OS_ACCUMULATE" 1 5 36, C4<0101>;
P_0x62e1aa6d7c20 .param/l "OS_DONE" 1 5 38, C4<0111>;
P_0x62e1aa6d7c60 .param/l "OS_DRAIN" 1 5 37, C4<0110>;
P_0x62e1aa6d7ca0 .param/l "OS_RESET" 1 5 35, C4<0100>;
P_0x62e1aa6d7ce0 .param/l "WS_COMPUTE" 1 5 33, C4<0010>;
P_0x62e1aa6d7d20 .param/l "WS_DONE" 1 5 34, C4<0011>;
P_0x62e1aa6d7d60 .param/l "WS_PRELOAD" 1 5 32, C4<0001>;
v0x62e1aa6f36c0 .array "A_tile", 8 0;
v0x62e1aa6f36c0_0 .net v0x62e1aa6f36c0 0, 63 0, L_0x62e1aa6fd670; 1 drivers
v0x62e1aa6f36c0_1 .net v0x62e1aa6f36c0 1, 63 0, L_0x62e1aa6fd820; 1 drivers
v0x62e1aa6f36c0_2 .net v0x62e1aa6f36c0 2, 63 0, L_0x62e1aa6fd9d0; 1 drivers
v0x62e1aa6f36c0_3 .net v0x62e1aa6f36c0 3, 63 0, L_0x62e1aa6fdbc0; 1 drivers
v0x62e1aa6f36c0_4 .net v0x62e1aa6f36c0 4, 63 0, L_0x62e1aa6fddf0; 1 drivers
v0x62e1aa6f36c0_5 .net v0x62e1aa6f36c0 5, 63 0, L_0x62e1aa6fe0c0; 1 drivers
v0x62e1aa6f36c0_6 .net v0x62e1aa6f36c0 6, 63 0, L_0x62e1aa6fe5c0; 1 drivers
v0x62e1aa6f36c0_7 .net v0x62e1aa6f36c0 7, 63 0, L_0x62e1aa6fe840; 1 drivers
v0x62e1aa6f36c0_8 .net v0x62e1aa6f36c0 8, 63 0, L_0x62e1aa6feb40; 1 drivers
v0x62e1aa6f3910_0 .net "A_tile_flat", 575 0, L_0x62e1aa6fcd50;  alias, 1 drivers
v0x62e1aa6f39f0 .array "C_tile", 8 0, 63 0;
v0x62e1aa6f3c30_0 .net "C_tile_flat", 575 0, L_0x62e1aa6fed80;  alias, 1 drivers
v0x62e1aa6f3d10 .array "W_tile", 8 0;
v0x62e1aa6f3d10_0 .net v0x62e1aa6f3d10 0, 63 0, L_0x62e1aa6fd710; 1 drivers
v0x62e1aa6f3d10_1 .net v0x62e1aa6f3d10 1, 63 0, L_0x62e1aa6fd8c0; 1 drivers
v0x62e1aa6f3d10_2 .net v0x62e1aa6f3d10 2, 63 0, L_0x62e1aa6fda70; 1 drivers
v0x62e1aa6f3d10_3 .net v0x62e1aa6f3d10 3, 63 0, L_0x62e1aa6fdc60; 1 drivers
v0x62e1aa6f3d10_4 .net v0x62e1aa6f3d10 4, 63 0, L_0x62e1aa6fdec0; 1 drivers
v0x62e1aa6f3d10_5 .net v0x62e1aa6f3d10 5, 63 0, L_0x62e1aa6fe2a0; 1 drivers
v0x62e1aa6f3d10_6 .net v0x62e1aa6f3d10 6, 63 0, L_0x62e1aa6fe690; 1 drivers
v0x62e1aa6f3d10_7 .net v0x62e1aa6f3d10 7, 63 0, L_0x62e1aa6fe910; 1 drivers
v0x62e1aa6f3d10_8 .net v0x62e1aa6f3d10 8, 63 0, L_0x62e1aa6fec10; 1 drivers
v0x62e1aa6f3f90_0 .net "W_tile_flat", 575 0, L_0x62e1aa6fd130;  alias, 1 drivers
v0x62e1aa6f4070_0 .var/i "a_row", 31 0;
v0x62e1aa6f4150_0 .net "clk", 0 0, v0x62e1aa6fb350_0;  alias, 1 drivers
v0x62e1aa6f41f0_0 .var "cycle_counter", 15 0;
v0x62e1aa6f42d0_0 .var "done", 0 0;
v0x62e1aa6f4390_0 .var/i "i", 31 0;
v0x62e1aa6f4470_0 .var/i "j", 31 0;
v0x62e1aa6f4550_0 .net "k1", 7 0, v0x62e1aa6f9d80_0;  1 drivers
v0x62e1aa6f4630_0 .net "k2", 7 0, v0x62e1aa6f9e40_0;  1 drivers
v0x62e1aa6f4710_0 .net "k3", 7 0, v0x62e1aa6f9f10_0;  1 drivers
v0x62e1aa6f47f0_0 .var/i "k_idx", 31 0;
v0x62e1aa6f48d0_0 .var/i "k_val", 31 0;
v0x62e1aa6f4ac0_0 .var "next_state", 3 0;
v0x62e1aa6f4ba0_0 .net "output_stationary", 0 0, v0x62e1aa6fb960_0;  alias, 1 drivers
v0x62e1aa6f4c40_0 .var/i "r_out", 31 0;
v0x62e1aa6f4d20_0 .net "reset", 0 0, v0x62e1aa6fba00_0;  alias, 1 drivers
v0x62e1aa6f4de0 .array "sa_in_left", 2 0, 63 0;
v0x62e1aa6f4f20_0 .net "sa_in_left_flat", 191 0, L_0x62e1aa6ffa20;  1 drivers
v0x62e1aa6f4fe0 .array "sa_in_top", 2 0, 63 0;
v0x62e1aa6f5100_0 .net "sa_in_top_flat", 191 0, L_0x62e1aa6ff2f0;  1 drivers
v0x62e1aa6f51f0 .array "sa_out_bottom", 2 0;
v0x62e1aa6f51f0_0 .net v0x62e1aa6f51f0 0, 63 0, L_0x62e1aa6ff0e0; 1 drivers
v0x62e1aa6f51f0_1 .net v0x62e1aa6f51f0 1, 63 0, L_0x62e1aa6fece0; 1 drivers
v0x62e1aa6f51f0_2 .net v0x62e1aa6f51f0 2, 63 0, L_0x62e1aa6ff600; 1 drivers
v0x62e1aa6f5310_0 .net "sa_out_bottom_flat", 191 0, L_0x62e1aa7011e0;  1 drivers
v0x62e1aa6f5400 .array "sa_out_right", 2 0;
v0x62e1aa6f5400_0 .net v0x62e1aa6f5400 0, 63 0, L_0x62e1aa6ff710; 1 drivers
v0x62e1aa6f5400_1 .net v0x62e1aa6f5400 1, 63 0, L_0x62e1aa6ff950; 1 drivers
v0x62e1aa6f5400_2 .net v0x62e1aa6f5400 2, 63 0, L_0x62e1aa6ffd80; 1 drivers
v0x62e1aa6f5520_0 .net "sa_out_right_flat", 191 0, L_0x62e1aa700ee0;  1 drivers
v0x62e1aa6f5610 .array "sa_preload_data", 8 0, 63 0;
v0x62e1aa6f57d0_0 .net "sa_preload_data_flat", 575 0, L_0x62e1aa700470;  1 drivers
v0x62e1aa6f58c0_0 .var "sa_preload_valid", 0 0;
v0x62e1aa6f5960_0 .var "sa_reset", 0 0;
v0x62e1aa6f5a00_0 .net "start", 0 0, v0x62e1aa6f8d10_0;  1 drivers
v0x62e1aa6f5aa0_0 .var "state", 3 0;
v0x62e1aa6f5b80_0 .var "total_cycles", 15 0;
E_0x62e1aa547d50 .event posedge, v0x62e1aa6f4d20_0, v0x62e1aa6de550_0;
E_0x62e1aa549780/0 .event anyedge, v0x62e1aa6f5aa0_0, v0x62e1aa6f5a00_0, v0x62e1aa6dec30_0, v0x62e1aa6f41f0_0;
E_0x62e1aa549780/1 .event anyedge, v0x62e1aa6f5b80_0;
E_0x62e1aa549780 .event/or E_0x62e1aa549780/0, E_0x62e1aa549780/1;
L_0x62e1aa6fd670 .part L_0x62e1aa6fcd50, 0, 64;
L_0x62e1aa6fd710 .part L_0x62e1aa6fd130, 0, 64;
L_0x62e1aa6fd820 .part L_0x62e1aa6fcd50, 64, 64;
L_0x62e1aa6fd8c0 .part L_0x62e1aa6fd130, 64, 64;
L_0x62e1aa6fd9d0 .part L_0x62e1aa6fcd50, 128, 64;
L_0x62e1aa6fda70 .part L_0x62e1aa6fd130, 128, 64;
L_0x62e1aa6fdbc0 .part L_0x62e1aa6fcd50, 192, 64;
L_0x62e1aa6fdc60 .part L_0x62e1aa6fd130, 192, 64;
L_0x62e1aa6fddf0 .part L_0x62e1aa6fcd50, 256, 64;
L_0x62e1aa6fdec0 .part L_0x62e1aa6fd130, 256, 64;
L_0x62e1aa6fe0c0 .part L_0x62e1aa6fcd50, 320, 64;
L_0x62e1aa6fe2a0 .part L_0x62e1aa6fd130, 320, 64;
L_0x62e1aa6fe5c0 .part L_0x62e1aa6fcd50, 384, 64;
L_0x62e1aa6fe690 .part L_0x62e1aa6fd130, 384, 64;
L_0x62e1aa6fe840 .part L_0x62e1aa6fcd50, 448, 64;
L_0x62e1aa6fe910 .part L_0x62e1aa6fd130, 448, 64;
L_0x62e1aa6feb40 .part L_0x62e1aa6fcd50, 512, 64;
L_0x62e1aa6fec10 .part L_0x62e1aa6fd130, 512, 64;
v0x62e1aa6f39f0_0 .array/port v0x62e1aa6f39f0, 0;
v0x62e1aa6f39f0_1 .array/port v0x62e1aa6f39f0, 1;
v0x62e1aa6f39f0_2 .array/port v0x62e1aa6f39f0, 2;
v0x62e1aa6f39f0_3 .array/port v0x62e1aa6f39f0, 3;
LS_0x62e1aa6fed80_0_0 .concat8 [ 64 64 64 64], v0x62e1aa6f39f0_0, v0x62e1aa6f39f0_1, v0x62e1aa6f39f0_2, v0x62e1aa6f39f0_3;
v0x62e1aa6f39f0_4 .array/port v0x62e1aa6f39f0, 4;
v0x62e1aa6f39f0_5 .array/port v0x62e1aa6f39f0, 5;
v0x62e1aa6f39f0_6 .array/port v0x62e1aa6f39f0, 6;
v0x62e1aa6f39f0_7 .array/port v0x62e1aa6f39f0, 7;
LS_0x62e1aa6fed80_0_4 .concat8 [ 64 64 64 64], v0x62e1aa6f39f0_4, v0x62e1aa6f39f0_5, v0x62e1aa6f39f0_6, v0x62e1aa6f39f0_7;
v0x62e1aa6f39f0_8 .array/port v0x62e1aa6f39f0, 8;
LS_0x62e1aa6fed80_0_8 .concat8 [ 64 0 0 0], v0x62e1aa6f39f0_8;
L_0x62e1aa6fed80 .concat8 [ 256 256 64 0], LS_0x62e1aa6fed80_0_0, LS_0x62e1aa6fed80_0_4, LS_0x62e1aa6fed80_0_8;
L_0x62e1aa6ff0e0 .part L_0x62e1aa7011e0, 0, 64;
L_0x62e1aa6fece0 .part L_0x62e1aa7011e0, 64, 64;
v0x62e1aa6f4fe0_0 .array/port v0x62e1aa6f4fe0, 0;
v0x62e1aa6f4fe0_1 .array/port v0x62e1aa6f4fe0, 1;
v0x62e1aa6f4fe0_2 .array/port v0x62e1aa6f4fe0, 2;
L_0x62e1aa6ff2f0 .concat8 [ 64 64 64 0], v0x62e1aa6f4fe0_0, v0x62e1aa6f4fe0_1, v0x62e1aa6f4fe0_2;
L_0x62e1aa6ff600 .part L_0x62e1aa7011e0, 128, 64;
L_0x62e1aa6ff710 .part L_0x62e1aa700ee0, 0, 64;
L_0x62e1aa6ff950 .part L_0x62e1aa700ee0, 64, 64;
v0x62e1aa6f4de0_0 .array/port v0x62e1aa6f4de0, 0;
v0x62e1aa6f4de0_1 .array/port v0x62e1aa6f4de0, 1;
v0x62e1aa6f4de0_2 .array/port v0x62e1aa6f4de0, 2;
L_0x62e1aa6ffa20 .concat8 [ 64 64 64 0], v0x62e1aa6f4de0_0, v0x62e1aa6f4de0_1, v0x62e1aa6f4de0_2;
L_0x62e1aa6ffd80 .part L_0x62e1aa700ee0, 128, 64;
v0x62e1aa6f5610_0 .array/port v0x62e1aa6f5610, 0;
v0x62e1aa6f5610_1 .array/port v0x62e1aa6f5610, 1;
v0x62e1aa6f5610_2 .array/port v0x62e1aa6f5610, 2;
v0x62e1aa6f5610_3 .array/port v0x62e1aa6f5610, 3;
LS_0x62e1aa700470_0_0 .concat8 [ 64 64 64 64], v0x62e1aa6f5610_0, v0x62e1aa6f5610_1, v0x62e1aa6f5610_2, v0x62e1aa6f5610_3;
v0x62e1aa6f5610_4 .array/port v0x62e1aa6f5610, 4;
v0x62e1aa6f5610_5 .array/port v0x62e1aa6f5610, 5;
v0x62e1aa6f5610_6 .array/port v0x62e1aa6f5610, 6;
v0x62e1aa6f5610_7 .array/port v0x62e1aa6f5610, 7;
LS_0x62e1aa700470_0_4 .concat8 [ 64 64 64 64], v0x62e1aa6f5610_4, v0x62e1aa6f5610_5, v0x62e1aa6f5610_6, v0x62e1aa6f5610_7;
v0x62e1aa6f5610_8 .array/port v0x62e1aa6f5610, 8;
LS_0x62e1aa700470_0_8 .concat8 [ 64 0 0 0], v0x62e1aa6f5610_8;
L_0x62e1aa700470 .concat8 [ 256 256 64 0], LS_0x62e1aa700470_0_0, LS_0x62e1aa700470_0_4, LS_0x62e1aa700470_0_8;
S_0x62e1aa6d8270 .scope generate, "pack_sa_left[0]" "pack_sa_left[0]" 5 64, 5 64 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6d8490 .param/l "sa_idx" 1 5 64, +C4<00>;
v0x62e1aa6d8570_0 .net *"_ivl_2", 63 0, v0x62e1aa6f4de0_0;  1 drivers
S_0x62e1aa6d8650 .scope generate, "pack_sa_left[1]" "pack_sa_left[1]" 5 64, 5 64 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6d8870 .param/l "sa_idx" 1 5 64, +C4<01>;
v0x62e1aa6d8930_0 .net *"_ivl_2", 63 0, v0x62e1aa6f4de0_1;  1 drivers
S_0x62e1aa6d8a10 .scope generate, "pack_sa_left[2]" "pack_sa_left[2]" 5 64, 5 64 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6d8c40 .param/l "sa_idx" 1 5 64, +C4<010>;
v0x62e1aa6d8d00_0 .net *"_ivl_2", 63 0, v0x62e1aa6f4de0_2;  1 drivers
S_0x62e1aa6d8de0 .scope generate, "pack_sa_preload[0]" "pack_sa_preload[0]" 5 68, 5 68 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6d8fe0 .param/l "sa_idx" 1 5 68, +C4<00>;
v0x62e1aa6d90c0_0 .net *"_ivl_2", 63 0, v0x62e1aa6f5610_0;  1 drivers
S_0x62e1aa6d91a0 .scope generate, "pack_sa_preload[1]" "pack_sa_preload[1]" 5 68, 5 68 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6d93f0 .param/l "sa_idx" 1 5 68, +C4<01>;
v0x62e1aa6d94d0_0 .net *"_ivl_2", 63 0, v0x62e1aa6f5610_1;  1 drivers
S_0x62e1aa6d95b0 .scope generate, "pack_sa_preload[2]" "pack_sa_preload[2]" 5 68, 5 68 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6d97b0 .param/l "sa_idx" 1 5 68, +C4<010>;
v0x62e1aa6d9890_0 .net *"_ivl_2", 63 0, v0x62e1aa6f5610_2;  1 drivers
S_0x62e1aa6d9970 .scope generate, "pack_sa_preload[3]" "pack_sa_preload[3]" 5 68, 5 68 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6d9b70 .param/l "sa_idx" 1 5 68, +C4<011>;
v0x62e1aa6d9c50_0 .net *"_ivl_2", 63 0, v0x62e1aa6f5610_3;  1 drivers
S_0x62e1aa6d9d30 .scope generate, "pack_sa_preload[4]" "pack_sa_preload[4]" 5 68, 5 68 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6d9f30 .param/l "sa_idx" 1 5 68, +C4<0100>;
v0x62e1aa6da010_0 .net *"_ivl_2", 63 0, v0x62e1aa6f5610_4;  1 drivers
S_0x62e1aa6da0f0 .scope generate, "pack_sa_preload[5]" "pack_sa_preload[5]" 5 68, 5 68 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6d93a0 .param/l "sa_idx" 1 5 68, +C4<0101>;
v0x62e1aa6da380_0 .net *"_ivl_2", 63 0, v0x62e1aa6f5610_5;  1 drivers
S_0x62e1aa6da460 .scope generate, "pack_sa_preload[6]" "pack_sa_preload[6]" 5 68, 5 68 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6da660 .param/l "sa_idx" 1 5 68, +C4<0110>;
v0x62e1aa6da740_0 .net *"_ivl_2", 63 0, v0x62e1aa6f5610_6;  1 drivers
S_0x62e1aa6da820 .scope generate, "pack_sa_preload[7]" "pack_sa_preload[7]" 5 68, 5 68 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6daa20 .param/l "sa_idx" 1 5 68, +C4<0111>;
v0x62e1aa6dab00_0 .net *"_ivl_2", 63 0, v0x62e1aa6f5610_7;  1 drivers
S_0x62e1aa6dabe0 .scope generate, "pack_sa_preload[8]" "pack_sa_preload[8]" 5 68, 5 68 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6dade0 .param/l "sa_idx" 1 5 68, +C4<01000>;
v0x62e1aa6daec0_0 .net *"_ivl_2", 63 0, v0x62e1aa6f5610_8;  1 drivers
S_0x62e1aa6dafa0 .scope generate, "pack_sa_top[0]" "pack_sa_top[0]" 5 60, 5 60 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6db1a0 .param/l "sa_idx" 1 5 60, +C4<00>;
v0x62e1aa6db280_0 .net *"_ivl_2", 63 0, v0x62e1aa6f4fe0_0;  1 drivers
S_0x62e1aa6db360 .scope generate, "pack_sa_top[1]" "pack_sa_top[1]" 5 60, 5 60 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6db560 .param/l "sa_idx" 1 5 60, +C4<01>;
v0x62e1aa6db640_0 .net *"_ivl_2", 63 0, v0x62e1aa6f4fe0_1;  1 drivers
S_0x62e1aa6db720 .scope generate, "pack_sa_top[2]" "pack_sa_top[2]" 5 60, 5 60 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6db920 .param/l "sa_idx" 1 5 60, +C4<010>;
v0x62e1aa6dba00_0 .net *"_ivl_2", 63 0, v0x62e1aa6f4fe0_2;  1 drivers
S_0x62e1aa6dbae0 .scope module, "sa_inst" "SA_MxN" 5 75, 6 1 0, S_0x62e1aa6d7940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "output_stationary";
    .port_info 3 /INPUT 192 "in_top";
    .port_info 4 /INPUT 192 "in_left";
    .port_info 5 /OUTPUT 192 "out_right";
    .port_info 6 /OUTPUT 192 "out_bottom";
    .port_info 7 /INPUT 1 "preload_valid";
    .port_info 8 /INPUT 576 "preload_data";
P_0x62e1aa6dbcc0 .param/l "M" 0 6 2, +C4<00000000000000000000000000000011>;
P_0x62e1aa6dbd00 .param/l "N" 0 6 3, +C4<00000000000000000000000000000011>;
v0x62e1aa6efe10_0 .net "clk", 0 0, v0x62e1aa6fb350_0;  alias, 1 drivers
v0x62e1aa6efeb0_0 .net "in_left", 191 0, L_0x62e1aa6ffa20;  alias, 1 drivers
v0x62e1aa6eff90 .array "in_left_unpacked", 2 0;
v0x62e1aa6eff90_0 .net v0x62e1aa6eff90 0, 63 0, L_0x62e1aa700b80; 1 drivers
v0x62e1aa6eff90_1 .net v0x62e1aa6eff90 1, 63 0, L_0x62e1aa700c20; 1 drivers
v0x62e1aa6eff90_2 .net v0x62e1aa6eff90 2, 63 0, L_0x62e1aa700cc0; 1 drivers
v0x62e1aa6f00b0_0 .net "in_top", 191 0, L_0x62e1aa6ff2f0;  alias, 1 drivers
v0x62e1aa6f0190 .array "in_top_unpacked", 2 0;
v0x62e1aa6f0190_0 .net v0x62e1aa6f0190 0, 63 0, L_0x62e1aa7009a0; 1 drivers
v0x62e1aa6f0190_1 .net v0x62e1aa6f0190 1, 63 0, L_0x62e1aa700a40; 1 drivers
v0x62e1aa6f0190_2 .net v0x62e1aa6f0190 2, 63 0, L_0x62e1aa700ae0; 1 drivers
v0x62e1aa6f0320_0 .net "out_bottom", 191 0, L_0x62e1aa7011e0;  alias, 1 drivers
v0x62e1aa6f0400 .array "out_bottom_unpacked", 2 0;
v0x62e1aa6f0400_0 .net v0x62e1aa6f0400 0, 63 0, L_0x62e1aa702f30; 1 drivers
v0x62e1aa6f0400_1 .net v0x62e1aa6f0400 1, 63 0, L_0x62e1aa703260; 1 drivers
v0x62e1aa6f0400_2 .net v0x62e1aa6f0400 2, 63 0, L_0x62e1aa7036a0; 1 drivers
v0x62e1aa6f0540_0 .net "out_right", 191 0, L_0x62e1aa700ee0;  alias, 1 drivers
v0x62e1aa6f0620 .array "out_right_unpacked", 2 0;
v0x62e1aa6f0620_0 .net v0x62e1aa6f0620 0, 63 0, L_0x62e1aa702490; 1 drivers
v0x62e1aa6f0620_1 .net v0x62e1aa6f0620 1, 63 0, L_0x62e1aa702c00; 1 drivers
v0x62e1aa6f0620_2 .net v0x62e1aa6f0620 2, 63 0, L_0x62e1aa703590; 1 drivers
v0x62e1aa6f0760_0 .net "output_stationary", 0 0, v0x62e1aa6fb960_0;  alias, 1 drivers
v0x62e1aa6f0800 .array "pe_in_left", 8 0;
v0x62e1aa6f0800_0 .net v0x62e1aa6f0800 0, 63 0, L_0x62e1aa7017e0; 1 drivers
v0x62e1aa6f0800_1 .net v0x62e1aa6f0800 1, 63 0, L_0x62e1aa702050; 1 drivers
v0x62e1aa6f0800_2 .net v0x62e1aa6f0800 2, 63 0, L_0x62e1aa702270; 1 drivers
v0x62e1aa6f0800_3 .net v0x62e1aa6f0800 3, 63 0, L_0x62e1aa7025a0; 1 drivers
v0x62e1aa6f0800_4 .net v0x62e1aa6f0800 4, 63 0, L_0x62e1aa7027c0; 1 drivers
v0x62e1aa6f0800_5 .net v0x62e1aa6f0800 5, 63 0, L_0x62e1aa7029e0; 1 drivers
v0x62e1aa6f0800_6 .net v0x62e1aa6f0800 6, 63 0, L_0x62e1aa702d10; 1 drivers
v0x62e1aa6f0800_7 .net v0x62e1aa6f0800 7, 63 0, L_0x62e1aa703040; 1 drivers
v0x62e1aa6f0800_8 .net v0x62e1aa6f0800 8, 63 0, L_0x62e1aa703370; 1 drivers
v0x62e1aa6f0a40 .array "pe_in_top", 8 0;
v0x62e1aa6f0a40_0 .net v0x62e1aa6f0a40 0, 63 0, L_0x62e1aa701f40; 1 drivers
v0x62e1aa6f0a40_1 .net v0x62e1aa6f0a40 1, 63 0, L_0x62e1aa702160; 1 drivers
v0x62e1aa6f0a40_2 .net v0x62e1aa6f0a40 2, 63 0, L_0x62e1aa702380; 1 drivers
v0x62e1aa6f0a40_3 .net v0x62e1aa6f0a40 3, 63 0, L_0x62e1aa7026b0; 1 drivers
v0x62e1aa6f0a40_4 .net v0x62e1aa6f0a40 4, 63 0, L_0x62e1aa7028d0; 1 drivers
v0x62e1aa6f0a40_5 .net v0x62e1aa6f0a40 5, 63 0, L_0x62e1aa702af0; 1 drivers
v0x62e1aa6f0a40_6 .net v0x62e1aa6f0a40 6, 63 0, L_0x62e1aa702e20; 1 drivers
v0x62e1aa6f0a40_7 .net v0x62e1aa6f0a40 7, 63 0, L_0x62e1aa703150; 1 drivers
v0x62e1aa6f0a40_8 .net v0x62e1aa6f0a40 8, 63 0, L_0x62e1aa703480; 1 drivers
v0x62e1aa6f0ce0 .array "pe_out_bottom", 8 0;
v0x62e1aa6f0ce0_0 .net v0x62e1aa6f0ce0 0, 63 0, v0x62e1aa6dea70_0; 1 drivers
v0x62e1aa6f0ce0_1 .net v0x62e1aa6f0ce0 1, 63 0, v0x62e1aa6e03f0_0; 1 drivers
v0x62e1aa6f0ce0_2 .net v0x62e1aa6f0ce0 2, 63 0, v0x62e1aa6e1f70_0; 1 drivers
v0x62e1aa6f0ce0_3 .net v0x62e1aa6f0ce0 3, 63 0, v0x62e1aa6e3c20_0; 1 drivers
v0x62e1aa6f0ce0_4 .net v0x62e1aa6f0ce0 4, 63 0, v0x62e1aa6e54b0_0; 1 drivers
v0x62e1aa6f0ce0_5 .net v0x62e1aa6f0ce0 5, 63 0, v0x62e1aa6e70a0_0; 1 drivers
v0x62e1aa6f0ce0_6 .net v0x62e1aa6f0ce0 6, 63 0, v0x62e1aa6e8e20_0; 1 drivers
v0x62e1aa6f0ce0_7 .net v0x62e1aa6f0ce0 7, 63 0, v0x62e1aa6ea9a0_0; 1 drivers
v0x62e1aa6f0ce0_8 .net v0x62e1aa6f0ce0 8, 63 0, v0x62e1aa6ec7b0_0; 1 drivers
v0x62e1aa6f0f80 .array "pe_out_right", 8 0;
v0x62e1aa6f0f80_0 .net v0x62e1aa6f0f80 0, 63 0, v0x62e1aa6deb50_0; 1 drivers
v0x62e1aa6f0f80_1 .net v0x62e1aa6f0f80 1, 63 0, v0x62e1aa6e04d0_0; 1 drivers
v0x62e1aa6f0f80_2 .net v0x62e1aa6f0f80 2, 63 0, v0x62e1aa6e2050_0; 1 drivers
v0x62e1aa6f0f80_3 .net v0x62e1aa6f0f80 3, 63 0, v0x62e1aa6e3d00_0; 1 drivers
v0x62e1aa6f0f80_4 .net v0x62e1aa6f0f80 4, 63 0, v0x62e1aa6e5620_0; 1 drivers
v0x62e1aa6f0f80_5 .net v0x62e1aa6f0f80 5, 63 0, v0x62e1aa6e7180_0; 1 drivers
v0x62e1aa6f0f80_6 .net v0x62e1aa6f0f80 6, 63 0, v0x62e1aa6e8f90_0; 1 drivers
v0x62e1aa6f0f80_7 .net v0x62e1aa6f0f80 7, 63 0, v0x62e1aa6eaa80_0; 1 drivers
v0x62e1aa6f0f80_8 .net v0x62e1aa6f0f80 8, 63 0, v0x62e1aa6ec890_0; 1 drivers
v0x62e1aa6f1220_0 .net "preload_data", 575 0, L_0x62e1aa700470;  alias, 1 drivers
v0x62e1aa6f12c0 .array "preload_data_unpacked", 8 0;
v0x62e1aa6f12c0_0 .net v0x62e1aa6f12c0 0, 63 0, L_0x62e1aa701460; 1 drivers
v0x62e1aa6f12c0_1 .net v0x62e1aa6f12c0 1, 63 0, L_0x62e1aa701550; 1 drivers
v0x62e1aa6f12c0_2 .net v0x62e1aa6f12c0 2, 63 0, L_0x62e1aa7016a0; 1 drivers
v0x62e1aa6f12c0_3 .net v0x62e1aa6f12c0 3, 63 0, L_0x62e1aa701740; 1 drivers
v0x62e1aa6f12c0_4 .net v0x62e1aa6f12c0 4, 63 0, L_0x62e1aa701850; 1 drivers
v0x62e1aa6f12c0_5 .net v0x62e1aa6f12c0 5, 63 0, L_0x62e1aa701940; 1 drivers
v0x62e1aa6f12c0_6 .net v0x62e1aa6f12c0 6, 63 0, L_0x62e1aa701b40; 1 drivers
v0x62e1aa6f12c0_7 .net v0x62e1aa6f12c0 7, 63 0, L_0x62e1aa701c30; 1 drivers
v0x62e1aa6f12c0_8 .net v0x62e1aa6f12c0 8, 63 0, L_0x62e1aa701db0; 1 drivers
v0x62e1aa6f1560_0 .net "preload_valid", 0 0, v0x62e1aa6f58c0_0;  1 drivers
v0x62e1aa6f1710_0 .net "reset", 0 0, v0x62e1aa6f5960_0;  1 drivers
L_0x62e1aa7009a0 .part L_0x62e1aa6ff2f0, 0, 64;
L_0x62e1aa700a40 .part L_0x62e1aa6ff2f0, 64, 64;
L_0x62e1aa700ae0 .part L_0x62e1aa6ff2f0, 128, 64;
L_0x62e1aa700b80 .part L_0x62e1aa6ffa20, 0, 64;
L_0x62e1aa700c20 .part L_0x62e1aa6ffa20, 64, 64;
L_0x62e1aa700cc0 .part L_0x62e1aa6ffa20, 128, 64;
L_0x62e1aa700ee0 .concat8 [ 64 64 64 0], L_0x62e1aa700da0, L_0x62e1aa700e10, L_0x62e1aa700fb0;
L_0x62e1aa7011e0 .concat8 [ 64 64 64 0], L_0x62e1aa701070, L_0x62e1aa701110, L_0x62e1aa7013a0;
L_0x62e1aa701460 .part L_0x62e1aa700470, 0, 64;
L_0x62e1aa701550 .part L_0x62e1aa700470, 64, 64;
L_0x62e1aa7016a0 .part L_0x62e1aa700470, 128, 64;
L_0x62e1aa701740 .part L_0x62e1aa700470, 192, 64;
L_0x62e1aa701850 .part L_0x62e1aa700470, 256, 64;
L_0x62e1aa701940 .part L_0x62e1aa700470, 320, 64;
L_0x62e1aa701b40 .part L_0x62e1aa700470, 384, 64;
L_0x62e1aa701c30 .part L_0x62e1aa700470, 448, 64;
L_0x62e1aa701db0 .part L_0x62e1aa700470, 512, 64;
S_0x62e1aa6dbfe0 .scope generate, "pack_out_bottom[0]" "pack_out_bottom[0]" 6 38, 6 38 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6dc200 .param/l "i" 1 6 38, +C4<00>;
L_0x62e1aa701070 .functor BUFZ 64, L_0x62e1aa702f30, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x62e1aa6dc2e0_0 .net *"_ivl_2", 63 0, L_0x62e1aa701070;  1 drivers
S_0x62e1aa6dc3c0 .scope generate, "pack_out_bottom[1]" "pack_out_bottom[1]" 6 38, 6 38 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6dc5e0 .param/l "i" 1 6 38, +C4<01>;
L_0x62e1aa701110 .functor BUFZ 64, L_0x62e1aa703260, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x62e1aa6dc6a0_0 .net *"_ivl_2", 63 0, L_0x62e1aa701110;  1 drivers
S_0x62e1aa6dc780 .scope generate, "pack_out_bottom[2]" "pack_out_bottom[2]" 6 38, 6 38 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6dc9b0 .param/l "i" 1 6 38, +C4<010>;
L_0x62e1aa7013a0 .functor BUFZ 64, L_0x62e1aa7036a0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x62e1aa6dca70_0 .net *"_ivl_2", 63 0, L_0x62e1aa7013a0;  1 drivers
S_0x62e1aa6dcb50 .scope generate, "pack_out_right[0]" "pack_out_right[0]" 6 35, 6 35 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6dcd50 .param/l "i" 1 6 35, +C4<00>;
L_0x62e1aa700da0 .functor BUFZ 64, L_0x62e1aa702490, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x62e1aa6dce30_0 .net *"_ivl_2", 63 0, L_0x62e1aa700da0;  1 drivers
S_0x62e1aa6dcf10 .scope generate, "pack_out_right[1]" "pack_out_right[1]" 6 35, 6 35 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6dd160 .param/l "i" 1 6 35, +C4<01>;
L_0x62e1aa700e10 .functor BUFZ 64, L_0x62e1aa702c00, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x62e1aa6dd240_0 .net *"_ivl_2", 63 0, L_0x62e1aa700e10;  1 drivers
S_0x62e1aa6dd320 .scope generate, "pack_out_right[2]" "pack_out_right[2]" 6 35, 6 35 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6dd520 .param/l "i" 1 6 35, +C4<010>;
L_0x62e1aa700fb0 .functor BUFZ 64, L_0x62e1aa703590, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x62e1aa6dd600_0 .net *"_ivl_2", 63 0, L_0x62e1aa700fb0;  1 drivers
S_0x62e1aa6dd6e0 .scope generate, "row_gen[0]" "row_gen[0]" 6 48, 6 48 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6dd8e0 .param/l "row" 1 6 48, +C4<00>;
S_0x62e1aa6dd9c0 .scope generate, "col_gen[0]" "col_gen[0]" 6 49, 6 49 0, S_0x62e1aa6dd6e0;
 .timescale 0 0;
P_0x62e1aa6ddbc0 .param/l "col" 1 6 49, +C4<00>;
S_0x62e1aa6ddca0 .scope generate, "genblk1" "genblk1" 6 51, 6 51 0, S_0x62e1aa6dd9c0;
 .timescale 0 0;
L_0x62e1aa7017e0 .functor BUFZ 64, L_0x62e1aa700b80, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6dde80 .scope generate, "genblk2" "genblk2" 6 57, 6 57 0, S_0x62e1aa6dd9c0;
 .timescale 0 0;
L_0x62e1aa701f40 .functor BUFZ 64, L_0x62e1aa7009a0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6de080 .scope module, "pe_inst" "PE" 6 71, 7 1 0, S_0x62e1aa6dd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "output_stationary";
    .port_info 3 /INPUT 64 "in_top";
    .port_info 4 /INPUT 64 "in_left";
    .port_info 5 /OUTPUT 64 "out_right";
    .port_info 6 /OUTPUT 64 "out_bottom";
    .port_info 7 /INPUT 1 "preload_valid";
    .port_info 8 /INPUT 64 "preload_data";
v0x62e1aa6de3b0_0 .var "accumulator_buffer", 63 0;
v0x62e1aa6de490_0 .var/real "accumulator_real", 0 0;
v0x62e1aa6de550_0 .net "clk", 0 0, v0x62e1aa6fb350_0;  alias, 1 drivers
v0x62e1aa6de620_0 .var "drain_value_sent", 0 0;
v0x62e1aa6de6e0_0 .net "in_left", 63 0, L_0x62e1aa7017e0;  alias, 1 drivers
v0x62e1aa6de810_0 .var/real "in_left_real", 0 0;
v0x62e1aa6de8d0_0 .net "in_top", 63 0, L_0x62e1aa701f40;  alias, 1 drivers
v0x62e1aa6de9b0_0 .var/real "in_top_real", 0 0;
v0x62e1aa6dea70_0 .var "out_bottom", 63 0;
v0x62e1aa6deb50_0 .var "out_right", 63 0;
v0x62e1aa6dec30_0 .net "output_stationary", 0 0, v0x62e1aa6fb960_0;  alias, 1 drivers
v0x62e1aa6decf0_0 .var "preload_buffer", 63 0;
v0x62e1aa6dedd0_0 .net "preload_data", 63 0, L_0x62e1aa701460;  alias, 1 drivers
v0x62e1aa6deeb0_0 .var/real "preload_real", 0 0;
v0x62e1aa6def70_0 .net "preload_valid", 0 0, v0x62e1aa6f58c0_0;  alias, 1 drivers
v0x62e1aa6df030_0 .net "reset", 0 0, v0x62e1aa6f5960_0;  alias, 1 drivers
v0x62e1aa6df0f0_0 .var/real "result_real", 0 0;
E_0x62e1aa545420 .event posedge, v0x62e1aa6df030_0, v0x62e1aa6de550_0;
S_0x62e1aa6df3e0 .scope generate, "col_gen[1]" "col_gen[1]" 6 49, 6 49 0, S_0x62e1aa6dd6e0;
 .timescale 0 0;
P_0x62e1aa6df5b0 .param/l "col" 1 6 49, +C4<01>;
S_0x62e1aa6df670 .scope generate, "genblk1" "genblk1" 6 51, 6 51 0, S_0x62e1aa6df3e0;
 .timescale 0 0;
L_0x62e1aa702050 .functor BUFZ 64, v0x62e1aa6deb50_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6df850 .scope generate, "genblk2" "genblk2" 6 57, 6 57 0, S_0x62e1aa6df3e0;
 .timescale 0 0;
L_0x62e1aa702160 .functor BUFZ 64, L_0x62e1aa700a40, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6dfa50 .scope module, "pe_inst" "PE" 6 71, 7 1 0, S_0x62e1aa6df3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "output_stationary";
    .port_info 3 /INPUT 64 "in_top";
    .port_info 4 /INPUT 64 "in_left";
    .port_info 5 /OUTPUT 64 "out_right";
    .port_info 6 /OUTPUT 64 "out_bottom";
    .port_info 7 /INPUT 1 "preload_valid";
    .port_info 8 /INPUT 64 "preload_data";
v0x62e1aa6dfd60_0 .var "accumulator_buffer", 63 0;
v0x62e1aa6dfe20_0 .var/real "accumulator_real", 0 0;
v0x62e1aa6dfee0_0 .net "clk", 0 0, v0x62e1aa6fb350_0;  alias, 1 drivers
v0x62e1aa6dffe0_0 .var "drain_value_sent", 0 0;
v0x62e1aa6e0080_0 .net "in_left", 63 0, L_0x62e1aa702050;  alias, 1 drivers
v0x62e1aa6e0190_0 .var/real "in_left_real", 0 0;
v0x62e1aa6e0250_0 .net "in_top", 63 0, L_0x62e1aa702160;  alias, 1 drivers
v0x62e1aa6e0330_0 .var/real "in_top_real", 0 0;
v0x62e1aa6e03f0_0 .var "out_bottom", 63 0;
v0x62e1aa6e04d0_0 .var "out_right", 63 0;
v0x62e1aa6e05b0_0 .net "output_stationary", 0 0, v0x62e1aa6fb960_0;  alias, 1 drivers
v0x62e1aa6e0650_0 .var "preload_buffer", 63 0;
v0x62e1aa6e0710_0 .net "preload_data", 63 0, L_0x62e1aa701550;  alias, 1 drivers
v0x62e1aa6e07f0_0 .var/real "preload_real", 0 0;
v0x62e1aa6e08b0_0 .net "preload_valid", 0 0, v0x62e1aa6f58c0_0;  alias, 1 drivers
v0x62e1aa6e0980_0 .net "reset", 0 0, v0x62e1aa6f5960_0;  alias, 1 drivers
v0x62e1aa6e0a50_0 .var/real "result_real", 0 0;
S_0x62e1aa6e0d00 .scope generate, "col_gen[2]" "col_gen[2]" 6 49, 6 49 0, S_0x62e1aa6dd6e0;
 .timescale 0 0;
P_0x62e1aa6e0ee0 .param/l "col" 1 6 49, +C4<010>;
S_0x62e1aa6e0fa0 .scope generate, "genblk1" "genblk1" 6 51, 6 51 0, S_0x62e1aa6e0d00;
 .timescale 0 0;
L_0x62e1aa702270 .functor BUFZ 64, v0x62e1aa6e04d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e1180 .scope generate, "genblk2" "genblk2" 6 57, 6 57 0, S_0x62e1aa6e0d00;
 .timescale 0 0;
L_0x62e1aa702380 .functor BUFZ 64, L_0x62e1aa700ae0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e1380 .scope generate, "genblk3" "genblk3" 6 63, 6 63 0, S_0x62e1aa6e0d00;
 .timescale 0 0;
L_0x62e1aa702490 .functor BUFZ 64, v0x62e1aa6e2050_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e1590 .scope module, "pe_inst" "PE" 6 71, 7 1 0, S_0x62e1aa6e0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "output_stationary";
    .port_info 3 /INPUT 64 "in_top";
    .port_info 4 /INPUT 64 "in_left";
    .port_info 5 /OUTPUT 64 "out_right";
    .port_info 6 /OUTPUT 64 "out_bottom";
    .port_info 7 /INPUT 1 "preload_valid";
    .port_info 8 /INPUT 64 "preload_data";
v0x62e1aa6e18a0_0 .var "accumulator_buffer", 63 0;
v0x62e1aa6e1960_0 .var/real "accumulator_real", 0 0;
v0x62e1aa6e1a20_0 .net "clk", 0 0, v0x62e1aa6fb350_0;  alias, 1 drivers
v0x62e1aa6e1b40_0 .var "drain_value_sent", 0 0;
v0x62e1aa6e1be0_0 .net "in_left", 63 0, L_0x62e1aa702270;  alias, 1 drivers
v0x62e1aa6e1d10_0 .var/real "in_left_real", 0 0;
v0x62e1aa6e1dd0_0 .net "in_top", 63 0, L_0x62e1aa702380;  alias, 1 drivers
v0x62e1aa6e1eb0_0 .var/real "in_top_real", 0 0;
v0x62e1aa6e1f70_0 .var "out_bottom", 63 0;
v0x62e1aa6e2050_0 .var "out_right", 63 0;
v0x62e1aa6e2130_0 .net "output_stationary", 0 0, v0x62e1aa6fb960_0;  alias, 1 drivers
v0x62e1aa6e21d0_0 .var "preload_buffer", 63 0;
v0x62e1aa6e22b0_0 .net "preload_data", 63 0, L_0x62e1aa7016a0;  alias, 1 drivers
v0x62e1aa6e2390_0 .var/real "preload_real", 0 0;
v0x62e1aa6e2450_0 .net "preload_valid", 0 0, v0x62e1aa6f58c0_0;  alias, 1 drivers
v0x62e1aa6e2540_0 .net "reset", 0 0, v0x62e1aa6f5960_0;  alias, 1 drivers
v0x62e1aa6e2630_0 .var/real "result_real", 0 0;
S_0x62e1aa6e2970 .scope generate, "row_gen[1]" "row_gen[1]" 6 48, 6 48 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6e2b20 .param/l "row" 1 6 48, +C4<01>;
S_0x62e1aa6e2c00 .scope generate, "col_gen[0]" "col_gen[0]" 6 49, 6 49 0, S_0x62e1aa6e2970;
 .timescale 0 0;
P_0x62e1aa6e2e00 .param/l "col" 1 6 49, +C4<00>;
S_0x62e1aa6e2ee0 .scope generate, "genblk1" "genblk1" 6 51, 6 51 0, S_0x62e1aa6e2c00;
 .timescale 0 0;
L_0x62e1aa7025a0 .functor BUFZ 64, L_0x62e1aa700c20, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e30c0 .scope generate, "genblk2" "genblk2" 6 57, 6 57 0, S_0x62e1aa6e2c00;
 .timescale 0 0;
L_0x62e1aa7026b0 .functor BUFZ 64, v0x62e1aa6dea70_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e32c0 .scope module, "pe_inst" "PE" 6 71, 7 1 0, S_0x62e1aa6e2c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "output_stationary";
    .port_info 3 /INPUT 64 "in_top";
    .port_info 4 /INPUT 64 "in_left";
    .port_info 5 /OUTPUT 64 "out_right";
    .port_info 6 /OUTPUT 64 "out_bottom";
    .port_info 7 /INPUT 1 "preload_valid";
    .port_info 8 /INPUT 64 "preload_data";
v0x62e1aa6e35d0_0 .var "accumulator_buffer", 63 0;
v0x62e1aa6e3690_0 .var/real "accumulator_real", 0 0;
v0x62e1aa6e3750_0 .net "clk", 0 0, v0x62e1aa6fb350_0;  alias, 1 drivers
v0x62e1aa6e37f0_0 .var "drain_value_sent", 0 0;
v0x62e1aa6e3890_0 .net "in_left", 63 0, L_0x62e1aa7025a0;  alias, 1 drivers
v0x62e1aa6e39c0_0 .var/real "in_left_real", 0 0;
v0x62e1aa6e3a80_0 .net "in_top", 63 0, L_0x62e1aa7026b0;  alias, 1 drivers
v0x62e1aa6e3b60_0 .var/real "in_top_real", 0 0;
v0x62e1aa6e3c20_0 .var "out_bottom", 63 0;
v0x62e1aa6e3d00_0 .var "out_right", 63 0;
v0x62e1aa6e3de0_0 .net "output_stationary", 0 0, v0x62e1aa6fb960_0;  alias, 1 drivers
v0x62e1aa6e3e80_0 .var "preload_buffer", 63 0;
v0x62e1aa6e3f60_0 .net "preload_data", 63 0, L_0x62e1aa701740;  alias, 1 drivers
v0x62e1aa6e4040_0 .var/real "preload_real", 0 0;
v0x62e1aa6e4100_0 .net "preload_valid", 0 0, v0x62e1aa6f58c0_0;  alias, 1 drivers
v0x62e1aa6e41a0_0 .net "reset", 0 0, v0x62e1aa6f5960_0;  alias, 1 drivers
v0x62e1aa6e4240_0 .var/real "result_real", 0 0;
S_0x62e1aa6e4530 .scope generate, "col_gen[1]" "col_gen[1]" 6 49, 6 49 0, S_0x62e1aa6e2970;
 .timescale 0 0;
P_0x62e1aa6e4700 .param/l "col" 1 6 49, +C4<01>;
S_0x62e1aa6e47c0 .scope generate, "genblk1" "genblk1" 6 51, 6 51 0, S_0x62e1aa6e4530;
 .timescale 0 0;
L_0x62e1aa7027c0 .functor BUFZ 64, v0x62e1aa6e3d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e49a0 .scope generate, "genblk2" "genblk2" 6 57, 6 57 0, S_0x62e1aa6e4530;
 .timescale 0 0;
L_0x62e1aa7028d0 .functor BUFZ 64, v0x62e1aa6e03f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e4ba0 .scope module, "pe_inst" "PE" 6 71, 7 1 0, S_0x62e1aa6e4530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "output_stationary";
    .port_info 3 /INPUT 64 "in_top";
    .port_info 4 /INPUT 64 "in_left";
    .port_info 5 /OUTPUT 64 "out_right";
    .port_info 6 /OUTPUT 64 "out_bottom";
    .port_info 7 /INPUT 1 "preload_valid";
    .port_info 8 /INPUT 64 "preload_data";
v0x62e1aa6e4eb0_0 .var "accumulator_buffer", 63 0;
v0x62e1aa6e4f70_0 .var/real "accumulator_real", 0 0;
v0x62e1aa6e5030_0 .net "clk", 0 0, v0x62e1aa6fb350_0;  alias, 1 drivers
v0x62e1aa6e50d0_0 .var "drain_value_sent", 0 0;
v0x62e1aa6e5170_0 .net "in_left", 63 0, L_0x62e1aa7027c0;  alias, 1 drivers
v0x62e1aa6e5250_0 .var/real "in_left_real", 0 0;
v0x62e1aa6e5310_0 .net "in_top", 63 0, L_0x62e1aa7028d0;  alias, 1 drivers
v0x62e1aa6e53f0_0 .var/real "in_top_real", 0 0;
v0x62e1aa6e54b0_0 .var "out_bottom", 63 0;
v0x62e1aa6e5620_0 .var "out_right", 63 0;
v0x62e1aa6e5700_0 .net "output_stationary", 0 0, v0x62e1aa6fb960_0;  alias, 1 drivers
v0x62e1aa6e5830_0 .var "preload_buffer", 63 0;
v0x62e1aa6e5910_0 .net "preload_data", 63 0, L_0x62e1aa701850;  alias, 1 drivers
v0x62e1aa6e59f0_0 .var/real "preload_real", 0 0;
v0x62e1aa6e5ab0_0 .net "preload_valid", 0 0, v0x62e1aa6f58c0_0;  alias, 1 drivers
v0x62e1aa6e5be0_0 .net "reset", 0 0, v0x62e1aa6f5960_0;  alias, 1 drivers
v0x62e1aa6e5d10_0 .var/real "result_real", 0 0;
S_0x62e1aa6e6000 .scope generate, "col_gen[2]" "col_gen[2]" 6 49, 6 49 0, S_0x62e1aa6e2970;
 .timescale 0 0;
P_0x62e1aa6e24f0 .param/l "col" 1 6 49, +C4<010>;
S_0x62e1aa6e6220 .scope generate, "genblk1" "genblk1" 6 51, 6 51 0, S_0x62e1aa6e6000;
 .timescale 0 0;
L_0x62e1aa7029e0 .functor BUFZ 64, v0x62e1aa6e5620_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e63b0 .scope generate, "genblk2" "genblk2" 6 57, 6 57 0, S_0x62e1aa6e6000;
 .timescale 0 0;
L_0x62e1aa702af0 .functor BUFZ 64, v0x62e1aa6e1f70_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e6560 .scope generate, "genblk3" "genblk3" 6 63, 6 63 0, S_0x62e1aa6e6000;
 .timescale 0 0;
L_0x62e1aa702c00 .functor BUFZ 64, v0x62e1aa6e7180_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e6740 .scope module, "pe_inst" "PE" 6 71, 7 1 0, S_0x62e1aa6e6000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "output_stationary";
    .port_info 3 /INPUT 64 "in_top";
    .port_info 4 /INPUT 64 "in_left";
    .port_info 5 /OUTPUT 64 "out_right";
    .port_info 6 /OUTPUT 64 "out_bottom";
    .port_info 7 /INPUT 1 "preload_valid";
    .port_info 8 /INPUT 64 "preload_data";
v0x62e1aa6e6a50_0 .var "accumulator_buffer", 63 0;
v0x62e1aa6e6b10_0 .var/real "accumulator_real", 0 0;
v0x62e1aa6e6bd0_0 .net "clk", 0 0, v0x62e1aa6fb350_0;  alias, 1 drivers
v0x62e1aa6e6c70_0 .var "drain_value_sent", 0 0;
v0x62e1aa6e6d10_0 .net "in_left", 63 0, L_0x62e1aa7029e0;  alias, 1 drivers
v0x62e1aa6e6e40_0 .var/real "in_left_real", 0 0;
v0x62e1aa6e6f00_0 .net "in_top", 63 0, L_0x62e1aa702af0;  alias, 1 drivers
v0x62e1aa6e6fe0_0 .var/real "in_top_real", 0 0;
v0x62e1aa6e70a0_0 .var "out_bottom", 63 0;
v0x62e1aa6e7180_0 .var "out_right", 63 0;
v0x62e1aa6e7260_0 .net "output_stationary", 0 0, v0x62e1aa6fb960_0;  alias, 1 drivers
v0x62e1aa6e7300_0 .var "preload_buffer", 63 0;
v0x62e1aa6e73e0_0 .net "preload_data", 63 0, L_0x62e1aa701940;  alias, 1 drivers
v0x62e1aa6e74c0_0 .var/real "preload_real", 0 0;
v0x62e1aa6e7580_0 .net "preload_valid", 0 0, v0x62e1aa6f58c0_0;  alias, 1 drivers
v0x62e1aa6e7620_0 .net "reset", 0 0, v0x62e1aa6f5960_0;  alias, 1 drivers
v0x62e1aa6e76c0_0 .var/real "result_real", 0 0;
S_0x62e1aa6e79b0 .scope generate, "row_gen[2]" "row_gen[2]" 6 48, 6 48 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6dd110 .param/l "row" 1 6 48, +C4<010>;
S_0x62e1aa6e7bf0 .scope generate, "col_gen[0]" "col_gen[0]" 6 49, 6 49 0, S_0x62e1aa6e79b0;
 .timescale 0 0;
P_0x62e1aa6e7df0 .param/l "col" 1 6 49, +C4<00>;
S_0x62e1aa6e7ed0 .scope generate, "genblk1" "genblk1" 6 51, 6 51 0, S_0x62e1aa6e7bf0;
 .timescale 0 0;
L_0x62e1aa702d10 .functor BUFZ 64, L_0x62e1aa700cc0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e80b0 .scope generate, "genblk2" "genblk2" 6 57, 6 57 0, S_0x62e1aa6e7bf0;
 .timescale 0 0;
L_0x62e1aa702e20 .functor BUFZ 64, v0x62e1aa6e3c20_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e82b0 .scope generate, "genblk4" "genblk4" 6 67, 6 67 0, S_0x62e1aa6e7bf0;
 .timescale 0 0;
L_0x62e1aa702f30 .functor BUFZ 64, v0x62e1aa6e8e20_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e8490 .scope module, "pe_inst" "PE" 6 71, 7 1 0, S_0x62e1aa6e7bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "output_stationary";
    .port_info 3 /INPUT 64 "in_top";
    .port_info 4 /INPUT 64 "in_left";
    .port_info 5 /OUTPUT 64 "out_right";
    .port_info 6 /OUTPUT 64 "out_bottom";
    .port_info 7 /INPUT 1 "preload_valid";
    .port_info 8 /INPUT 64 "preload_data";
v0x62e1aa6e87a0_0 .var "accumulator_buffer", 63 0;
v0x62e1aa6e8860_0 .var/real "accumulator_real", 0 0;
v0x62e1aa6e8920_0 .net "clk", 0 0, v0x62e1aa6fb350_0;  alias, 1 drivers
v0x62e1aa6e89f0_0 .var "drain_value_sent", 0 0;
v0x62e1aa6e8a90_0 .net "in_left", 63 0, L_0x62e1aa702d10;  alias, 1 drivers
v0x62e1aa6e8bc0_0 .var/real "in_left_real", 0 0;
v0x62e1aa6e8c80_0 .net "in_top", 63 0, L_0x62e1aa702e20;  alias, 1 drivers
v0x62e1aa6e8d60_0 .var/real "in_top_real", 0 0;
v0x62e1aa6e8e20_0 .var "out_bottom", 63 0;
v0x62e1aa6e8f90_0 .var "out_right", 63 0;
v0x62e1aa6e9070_0 .net "output_stationary", 0 0, v0x62e1aa6fb960_0;  alias, 1 drivers
v0x62e1aa6e9110_0 .var "preload_buffer", 63 0;
v0x62e1aa6e91f0_0 .net "preload_data", 63 0, L_0x62e1aa701b40;  alias, 1 drivers
v0x62e1aa6e92d0_0 .var/real "preload_real", 0 0;
v0x62e1aa6e9390_0 .net "preload_valid", 0 0, v0x62e1aa6f58c0_0;  alias, 1 drivers
v0x62e1aa6e9430_0 .net "reset", 0 0, v0x62e1aa6f5960_0;  alias, 1 drivers
v0x62e1aa6e94d0_0 .var/real "result_real", 0 0;
S_0x62e1aa6e97c0 .scope generate, "col_gen[1]" "col_gen[1]" 6 49, 6 49 0, S_0x62e1aa6e79b0;
 .timescale 0 0;
P_0x62e1aa6e9990 .param/l "col" 1 6 49, +C4<01>;
S_0x62e1aa6e9a50 .scope generate, "genblk1" "genblk1" 6 51, 6 51 0, S_0x62e1aa6e97c0;
 .timescale 0 0;
L_0x62e1aa703040 .functor BUFZ 64, v0x62e1aa6e8f90_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e9c30 .scope generate, "genblk2" "genblk2" 6 57, 6 57 0, S_0x62e1aa6e97c0;
 .timescale 0 0;
L_0x62e1aa703150 .functor BUFZ 64, v0x62e1aa6e54b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6e9e30 .scope generate, "genblk4" "genblk4" 6 67, 6 67 0, S_0x62e1aa6e97c0;
 .timescale 0 0;
L_0x62e1aa703260 .functor BUFZ 64, v0x62e1aa6ea9a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6ea010 .scope module, "pe_inst" "PE" 6 71, 7 1 0, S_0x62e1aa6e97c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "output_stationary";
    .port_info 3 /INPUT 64 "in_top";
    .port_info 4 /INPUT 64 "in_left";
    .port_info 5 /OUTPUT 64 "out_right";
    .port_info 6 /OUTPUT 64 "out_bottom";
    .port_info 7 /INPUT 1 "preload_valid";
    .port_info 8 /INPUT 64 "preload_data";
v0x62e1aa6ea320_0 .var "accumulator_buffer", 63 0;
v0x62e1aa6ea3e0_0 .var/real "accumulator_real", 0 0;
v0x62e1aa6ea4a0_0 .net "clk", 0 0, v0x62e1aa6fb350_0;  alias, 1 drivers
v0x62e1aa6ea570_0 .var "drain_value_sent", 0 0;
v0x62e1aa6ea610_0 .net "in_left", 63 0, L_0x62e1aa703040;  alias, 1 drivers
v0x62e1aa6ea740_0 .var/real "in_left_real", 0 0;
v0x62e1aa6ea800_0 .net "in_top", 63 0, L_0x62e1aa703150;  alias, 1 drivers
v0x62e1aa6ea8e0_0 .var/real "in_top_real", 0 0;
v0x62e1aa6ea9a0_0 .var "out_bottom", 63 0;
v0x62e1aa6eaa80_0 .var "out_right", 63 0;
v0x62e1aa6eab60_0 .net "output_stationary", 0 0, v0x62e1aa6fb960_0;  alias, 1 drivers
v0x62e1aa6eac00_0 .var "preload_buffer", 63 0;
v0x62e1aa6eace0_0 .net "preload_data", 63 0, L_0x62e1aa701c30;  alias, 1 drivers
v0x62e1aa6eadc0_0 .var/real "preload_real", 0 0;
v0x62e1aa6eae80_0 .net "preload_valid", 0 0, v0x62e1aa6f58c0_0;  alias, 1 drivers
v0x62e1aa6eaf20_0 .net "reset", 0 0, v0x62e1aa6f5960_0;  alias, 1 drivers
v0x62e1aa6eafc0_0 .var/real "result_real", 0 0;
S_0x62e1aa6eb2b0 .scope generate, "col_gen[2]" "col_gen[2]" 6 49, 6 49 0, S_0x62e1aa6e79b0;
 .timescale 0 0;
P_0x62e1aa6eb460 .param/l "col" 1 6 49, +C4<010>;
S_0x62e1aa6eb520 .scope generate, "genblk1" "genblk1" 6 51, 6 51 0, S_0x62e1aa6eb2b0;
 .timescale 0 0;
L_0x62e1aa703370 .functor BUFZ 64, v0x62e1aa6eaa80_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6eb700 .scope generate, "genblk2" "genblk2" 6 57, 6 57 0, S_0x62e1aa6eb2b0;
 .timescale 0 0;
L_0x62e1aa703480 .functor BUFZ 64, v0x62e1aa6e70a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6eb900 .scope generate, "genblk3" "genblk3" 6 63, 6 63 0, S_0x62e1aa6eb2b0;
 .timescale 0 0;
L_0x62e1aa703590 .functor BUFZ 64, v0x62e1aa6ec890_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6ebb10 .scope generate, "genblk4" "genblk4" 6 67, 6 67 0, S_0x62e1aa6eb2b0;
 .timescale 0 0;
L_0x62e1aa7036a0 .functor BUFZ 64, v0x62e1aa6ec7b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
S_0x62e1aa6ebcf0 .scope module, "pe_inst" "PE" 6 71, 7 1 0, S_0x62e1aa6eb2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "output_stationary";
    .port_info 3 /INPUT 64 "in_top";
    .port_info 4 /INPUT 64 "in_left";
    .port_info 5 /OUTPUT 64 "out_right";
    .port_info 6 /OUTPUT 64 "out_bottom";
    .port_info 7 /INPUT 1 "preload_valid";
    .port_info 8 /INPUT 64 "preload_data";
v0x62e1aa6ec050_0 .var "accumulator_buffer", 63 0;
v0x62e1aa6ec110_0 .var/real "accumulator_real", 0 0;
v0x62e1aa6ec1d0_0 .net "clk", 0 0, v0x62e1aa6fb350_0;  alias, 1 drivers
v0x62e1aa6ec380_0 .var "drain_value_sent", 0 0;
v0x62e1aa6ec420_0 .net "in_left", 63 0, L_0x62e1aa703370;  alias, 1 drivers
v0x62e1aa6ec550_0 .var/real "in_left_real", 0 0;
v0x62e1aa6ec610_0 .net "in_top", 63 0, L_0x62e1aa703480;  alias, 1 drivers
v0x62e1aa6ec6f0_0 .var/real "in_top_real", 0 0;
v0x62e1aa6ec7b0_0 .var "out_bottom", 63 0;
v0x62e1aa6ec890_0 .var "out_right", 63 0;
v0x62e1aa6ec970_0 .net "output_stationary", 0 0, v0x62e1aa6fb960_0;  alias, 1 drivers
v0x62e1aa6ecb20_0 .var "preload_buffer", 63 0;
v0x62e1aa6ecc00_0 .net "preload_data", 63 0, L_0x62e1aa701db0;  alias, 1 drivers
v0x62e1aa6ecce0_0 .var/real "preload_real", 0 0;
v0x62e1aa6ecda0_0 .net "preload_valid", 0 0, v0x62e1aa6f58c0_0;  alias, 1 drivers
v0x62e1aa6ecf50_0 .net "reset", 0 0, v0x62e1aa6f5960_0;  alias, 1 drivers
v0x62e1aa6ed100_0 .var/real "result_real", 0 0;
S_0x62e1aa6ed3f0 .scope generate, "unpack_in_left[0]" "unpack_in_left[0]" 6 32, 6 32 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6ed5a0 .param/l "i" 1 6 32, +C4<00>;
S_0x62e1aa6ed680 .scope generate, "unpack_in_left[1]" "unpack_in_left[1]" 6 32, 6 32 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6ed860 .param/l "i" 1 6 32, +C4<01>;
S_0x62e1aa6ed940 .scope generate, "unpack_in_left[2]" "unpack_in_left[2]" 6 32, 6 32 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6edb20 .param/l "i" 1 6 32, +C4<010>;
S_0x62e1aa6edc00 .scope generate, "unpack_in_top[0]" "unpack_in_top[0]" 6 29, 6 29 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6edde0 .param/l "i" 1 6 29, +C4<00>;
S_0x62e1aa6edec0 .scope generate, "unpack_in_top[1]" "unpack_in_top[1]" 6 29, 6 29 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6ee0a0 .param/l "i" 1 6 29, +C4<01>;
S_0x62e1aa6ee180 .scope generate, "unpack_in_top[2]" "unpack_in_top[2]" 6 29, 6 29 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6ee360 .param/l "i" 1 6 29, +C4<010>;
S_0x62e1aa6ee440 .scope generate, "unpack_preload[0]" "unpack_preload[0]" 6 41, 6 41 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6ee620 .param/l "i" 1 6 41, +C4<00>;
S_0x62e1aa6ee700 .scope generate, "unpack_preload[1]" "unpack_preload[1]" 6 41, 6 41 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6ee9f0 .param/l "i" 1 6 41, +C4<01>;
S_0x62e1aa6eead0 .scope generate, "unpack_preload[2]" "unpack_preload[2]" 6 41, 6 41 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6eecb0 .param/l "i" 1 6 41, +C4<010>;
S_0x62e1aa6eed90 .scope generate, "unpack_preload[3]" "unpack_preload[3]" 6 41, 6 41 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6eef70 .param/l "i" 1 6 41, +C4<011>;
S_0x62e1aa6ef050 .scope generate, "unpack_preload[4]" "unpack_preload[4]" 6 41, 6 41 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6ef230 .param/l "i" 1 6 41, +C4<0100>;
S_0x62e1aa6ef310 .scope generate, "unpack_preload[5]" "unpack_preload[5]" 6 41, 6 41 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6ef4f0 .param/l "i" 1 6 41, +C4<0101>;
S_0x62e1aa6ef5d0 .scope generate, "unpack_preload[6]" "unpack_preload[6]" 6 41, 6 41 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6ef7b0 .param/l "i" 1 6 41, +C4<0110>;
S_0x62e1aa6ef890 .scope generate, "unpack_preload[7]" "unpack_preload[7]" 6 41, 6 41 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6efa70 .param/l "i" 1 6 41, +C4<0111>;
S_0x62e1aa6efb50 .scope generate, "unpack_preload[8]" "unpack_preload[8]" 6 41, 6 41 0, S_0x62e1aa6dbae0;
 .timescale 0 0;
P_0x62e1aa6efd30 .param/l "i" 1 6 41, +C4<01000>;
S_0x62e1aa6f1800 .scope generate, "unpack_tiles[0]" "unpack_tiles[0]" 5 24, 5 24 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6f1aa0 .param/l "unpack_idx" 1 5 24, +C4<00>;
v0x62e1aa6f1b40_0 .net *"_ivl_6", 63 0, v0x62e1aa6f39f0_0;  1 drivers
S_0x62e1aa6f1be0 .scope generate, "unpack_tiles[1]" "unpack_tiles[1]" 5 24, 5 24 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6f1dc0 .param/l "unpack_idx" 1 5 24, +C4<01>;
v0x62e1aa6f1e60_0 .net *"_ivl_6", 63 0, v0x62e1aa6f39f0_1;  1 drivers
S_0x62e1aa6f1f00 .scope generate, "unpack_tiles[2]" "unpack_tiles[2]" 5 24, 5 24 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6f20e0 .param/l "unpack_idx" 1 5 24, +C4<010>;
v0x62e1aa6f2180_0 .net *"_ivl_6", 63 0, v0x62e1aa6f39f0_2;  1 drivers
S_0x62e1aa6f2220 .scope generate, "unpack_tiles[3]" "unpack_tiles[3]" 5 24, 5 24 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6f2400 .param/l "unpack_idx" 1 5 24, +C4<011>;
v0x62e1aa6f24a0_0 .net *"_ivl_6", 63 0, v0x62e1aa6f39f0_3;  1 drivers
S_0x62e1aa6f2540 .scope generate, "unpack_tiles[4]" "unpack_tiles[4]" 5 24, 5 24 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6f2720 .param/l "unpack_idx" 1 5 24, +C4<0100>;
v0x62e1aa6f27c0_0 .net *"_ivl_6", 63 0, v0x62e1aa6f39f0_4;  1 drivers
S_0x62e1aa6f2860 .scope generate, "unpack_tiles[5]" "unpack_tiles[5]" 5 24, 5 24 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6f2a40 .param/l "unpack_idx" 1 5 24, +C4<0101>;
v0x62e1aa6f2ae0_0 .net *"_ivl_6", 63 0, v0x62e1aa6f39f0_5;  1 drivers
S_0x62e1aa6f2b80 .scope generate, "unpack_tiles[6]" "unpack_tiles[6]" 5 24, 5 24 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6f2d80 .param/l "unpack_idx" 1 5 24, +C4<0110>;
v0x62e1aa6f2e60_0 .net *"_ivl_6", 63 0, v0x62e1aa6f39f0_6;  1 drivers
S_0x62e1aa6f2f40 .scope generate, "unpack_tiles[7]" "unpack_tiles[7]" 5 24, 5 24 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6f3140 .param/l "unpack_idx" 1 5 24, +C4<0111>;
v0x62e1aa6f3220_0 .net *"_ivl_6", 63 0, v0x62e1aa6f39f0_7;  1 drivers
S_0x62e1aa6f3300 .scope generate, "unpack_tiles[8]" "unpack_tiles[8]" 5 24, 5 24 0, S_0x62e1aa6d7940;
 .timescale 0 0;
P_0x62e1aa6f3500 .param/l "unpack_idx" 1 5 24, +C4<01000>;
v0x62e1aa6f35e0_0 .net *"_ivl_6", 63 0, v0x62e1aa6f39f0_8;  1 drivers
S_0x62e1aa6f5e20 .scope module, "memory_inst" "Memory" 4 42, 8 1 0, S_0x62e1aa6d47d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read_enable";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 16 "address";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "read_data";
    .port_info 7 /OUTPUT 1 "ready";
P_0x62e1aa6f6000 .param/l "ADDR_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x62e1aa6f6040 .param/l "DATA_WIDTH" 0 8 3, +C4<00000000000000000000000001000000>;
P_0x62e1aa6f6080 .param/l "IDLE" 1 8 19, C4<00>;
P_0x62e1aa6f60c0 .param/str "MEM_FILE" 0 8 5, "\000";
P_0x62e1aa6f6100 .param/l "MEM_SIZE" 0 8 4, +C4<00000000000000010000000000000000>;
P_0x62e1aa6f6140 .param/l "READ" 1 8 20, C4<01>;
P_0x62e1aa6f6180 .param/l "WRITE" 1 8 21, C4<10>;
v0x62e1aa6f66d0_0 .net "address", 15 0, v0x62e1aa6f8de0_0;  1 drivers
v0x62e1aa6f67d0_0 .net "clk", 0 0, v0x62e1aa6fb350_0;  alias, 1 drivers
v0x62e1aa6f6890_0 .var/i "i", 31 0;
v0x62e1aa6f6960 .array "mem_array", 8191 0, 63 0;
v0x62e1aa6f6a20_0 .var "next_state", 1 0;
v0x62e1aa6f6b50_0 .var "read_data", 63 0;
v0x62e1aa6f6c30_0 .net "read_enable", 0 0, v0x62e1aa6f9040_0;  1 drivers
v0x62e1aa6f6cf0_0 .var "ready", 0 0;
v0x62e1aa6f6db0_0 .net "reset", 0 0, v0x62e1aa6fba00_0;  alias, 1 drivers
v0x62e1aa6f6e50_0 .var "state", 1 0;
v0x62e1aa6f6f10_0 .net "write_data", 63 0, v0x62e1aa6f93f0_0;  1 drivers
v0x62e1aa6f6ff0_0 .net "write_enable", 0 0, v0x62e1aa6f94c0_0;  1 drivers
E_0x62e1aa4cf880 .event negedge, v0x62e1aa6de550_0;
E_0x62e1aa6f6670 .event anyedge, v0x62e1aa6f6e50_0, v0x62e1aa6f6c30_0, v0x62e1aa6f6ff0_0;
S_0x62e1aa6fa200 .scope task, "generate_memory_file" "generate_memory_file" 3 130, 3 130 0, S_0x62e1aa63d8e0;
 .timescale 0 0;
v0x62e1aa6fa410_0 .var/i "addr_idx", 31 0;
v0x62e1aa6fa4f0_0 .var/i "file_handle", 31 0;
TD_Control_tb.generate_memory_file ;
    %vpi_func 3 134 "$fopen" 32, "memory.txt", "w" {0 0 0};
    %store/vec4 v0x62e1aa6fa4f0_0, 0, 32;
    %load/vec4 v0x62e1aa6fa4f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %vpi_call/w 3 137 "$display", "ERROR: Could not create memory.txt file" {0 0 0};
    %vpi_call/w 3 138 "$finish" {0 0 0};
T_1.6 ;
    %vpi_call/w 3 141 "$fdisplay", v0x62e1aa6fa4f0_0, "# Byte-Addressed Memory File" {0 0 0};
    %vpi_call/w 3 142 "$fdisplay", v0x62e1aa6fa4f0_0, "# Format: BYTE_ADDRESS: VALUE" {0 0 0};
    %vpi_call/w 3 143 "$fdisplay", v0x62e1aa6fa4f0_0, "# XXXX indicates uninitialized memory" {0 0 0};
    %vpi_call/w 3 144 "$fdisplay", v0x62e1aa6fa4f0_0, "#" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fa410_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x62e1aa6fa410_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_1.9, 5;
    %load/vec4 v0x62e1aa6fa410_0;
    %load/vec4 v0x62e1aa6fb880_0;
    %cmp/s;
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v0x62e1aa6fa410_0;
    %muli 8, 0, 32;
    %vpi_call/w 3 149 "$fdisplay", v0x62e1aa6fa4f0_0, "%08d: %f", S<0,vec4,s32>, &A<v0x62e1aa6fac70, v0x62e1aa6fa410_0 > {1 0 0};
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x62e1aa6fa410_0;
    %muli 8, 0, 32;
    %vpi_call/w 3 151 "$fdisplay", v0x62e1aa6fa4f0_0, "%08d: XXXX", S<0,vec4,s32> {1 0 0};
T_1.11 ;
    %load/vec4 v0x62e1aa6fa410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fa410_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fa410_0, 0, 32;
T_1.12 ;
    %load/vec4 v0x62e1aa6fa410_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_1.13, 5;
    %load/vec4 v0x62e1aa6fa410_0;
    %load/vec4 v0x62e1aa6fb880_0;
    %cmp/s;
    %jmp/0xz  T_1.14, 5;
    %pushi/vec4 2048, 0, 32;
    %load/vec4 v0x62e1aa6fa410_0;
    %muli 8, 0, 32;
    %add;
    %vpi_call/w 3 158 "$fdisplay", v0x62e1aa6fa4f0_0, "%08d: %f", S<0,vec4,s32>, &A<v0x62e1aa6fb2b0, v0x62e1aa6fa410_0 > {1 0 0};
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 2048, 0, 32;
    %load/vec4 v0x62e1aa6fa410_0;
    %muli 8, 0, 32;
    %add;
    %vpi_call/w 3 160 "$fdisplay", v0x62e1aa6fa4f0_0, "%08d: XXXX", S<0,vec4,s32> {1 0 0};
T_1.15 ;
    %load/vec4 v0x62e1aa6fa410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fa410_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fa410_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x62e1aa6fa410_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_1.17, 5;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v0x62e1aa6fa410_0;
    %muli 8, 0, 32;
    %add;
    %vpi_call/w 3 166 "$fdisplay", v0x62e1aa6fa4f0_0, "%08d: XXXX", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x62e1aa6fa410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fa410_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %vpi_call/w 3 169 "$fclose", v0x62e1aa6fa4f0_0 {0 0 0};
    %vpi_call/w 3 170 "$display", "Generated memory.txt file with %0d elements", v0x62e1aa6fb880_0 {0 0 0};
    %end;
S_0x62e1aa6fa5d0 .scope task, "verify_result" "verify_result" 3 98, 3 98 0, S_0x62e1aa63d8e0;
 .timescale 0 0;
v0x62e1aa6fa7b0_0 .var/i "cols", 31 0;
v0x62e1aa6fa8b0_0 .var/i "ii", 31 0;
v0x62e1aa6fa990_0 .var/i "jj", 31 0;
v0x62e1aa6faa80_0 .var/i "rows", 31 0;
TD_Control_tb.verify_result ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb560_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x62e1aa6fb7c0_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fa8b0_0, 0, 32;
T_2.18 ;
    %load/vec4 v0x62e1aa6fa8b0_0;
    %load/vec4 v0x62e1aa6faa80_0;
    %cmp/s;
    %jmp/0xz T_2.19, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fa990_0, 0, 32;
T_2.20 ;
    %load/vec4 v0x62e1aa6fa990_0;
    %load/vec4 v0x62e1aa6fa7b0_0;
    %cmp/s;
    %jmp/0xz T_2.21, 5;
    %load/vec4 v0x62e1aa6fa8b0_0;
    %load/vec4 v0x62e1aa6fa7b0_0;
    %mul;
    %load/vec4 v0x62e1aa6fa990_0;
    %add;
    %ix/vec4/s 4;
    %load/ar v0x62e1aa6faeb0, 4;
    %load/vec4 v0x62e1aa6fa8b0_0;
    %load/vec4 v0x62e1aa6fa7b0_0;
    %mul;
    %load/vec4 v0x62e1aa6fa990_0;
    %add;
    %ix/vec4/s 4;
    %load/ar v0x62e1aa6fad10, 4;
    %sub/wr;
    %store/real v0x62e1aa6fb3f0_0;
    %load/real v0x62e1aa6fb3f0_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %jmp/0xz  T_2.22, 5;
    %pushi/real 0, 0; load 0.0
    %load/real v0x62e1aa6fb3f0_0;
    %sub/wr;
    %store/real v0x62e1aa6fb3f0_0;
T_2.22 ;
    %load/real v0x62e1aa6fb7c0_0;
    %load/real v0x62e1aa6fb3f0_0;
    %cmp/wr;
    %jmp/0xz  T_2.24, 5;
    %load/real v0x62e1aa6fb3f0_0;
    %store/real v0x62e1aa6fb7c0_0;
T_2.24 ;
    %pushi/real 1374389534, 4059; load=0.0100000
    %pushi/real 3019899, 4037; load=0.0100000
    %add/wr;
    %load/real v0x62e1aa6fb3f0_0;
    %cmp/wr;
    %jmp/0xz  T_2.26, 5;
    %load/vec4 v0x62e1aa6fb560_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz  T_2.28, 5;
    %load/vec4 v0x62e1aa6fa8b0_0;
    %load/vec4 v0x62e1aa6fa7b0_0;
    %mul;
    %load/vec4 v0x62e1aa6fa990_0;
    %add;
    %ix/vec4/s 4;
    %load/ar v0x62e1aa6faeb0, 4;
    %load/vec4 v0x62e1aa6fa8b0_0;
    %load/vec4 v0x62e1aa6fa7b0_0;
    %mul;
    %load/vec4 v0x62e1aa6fa990_0;
    %add;
    %ix/vec4/s 4;
    %load/ar v0x62e1aa6fad10, 4;
    %vpi_call/w 3 116 "$display", "ERROR at [%0d][%0d]: Expected %f, Got %f (diff=%f)", v0x62e1aa6fa8b0_0, v0x62e1aa6fa990_0, W<1,r>, W<0,r>, v0x62e1aa6fb3f0_0 {0 2 0};
T_2.28 ;
    %load/vec4 v0x62e1aa6fb560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb560_0, 0, 32;
T_2.26 ;
    %load/vec4 v0x62e1aa6fa990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fa990_0, 0, 32;
    %jmp T_2.20;
T_2.21 ;
    %load/vec4 v0x62e1aa6fa8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fa8b0_0, 0, 32;
    %jmp T_2.18;
T_2.19 ;
    %load/vec4 v0x62e1aa6fb560_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.30, 5;
    %load/vec4 v0x62e1aa6fb560_0;
    %subi 10, 0, 32;
    %vpi_call/w 3 125 "$display", "... and %0d more errors", S<0,vec4,s32> {1 0 0};
T_2.30 ;
    %end;
    .scope S_0x62e1aa6f5e20;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f6890_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x62e1aa6f6890_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x62e1aa6f6890_0;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %load/vec4 v0x62e1aa6f6890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f6890_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x62e1aa6f5e20;
T_4 ;
    %wait E_0x62e1aa547d50;
    %load/vec4 v0x62e1aa6f6db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62e1aa6f6e50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x62e1aa6f6a20_0;
    %assign/vec4 v0x62e1aa6f6e50_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x62e1aa6f5e20;
T_5 ;
    %wait E_0x62e1aa6f6670;
    %load/vec4 v0x62e1aa6f6e50_0;
    %store/vec4 v0x62e1aa6f6a20_0, 0, 2;
    %load/vec4 v0x62e1aa6f6e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62e1aa6f6a20_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x62e1aa6f6c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x62e1aa6f6ff0_0;
    %nor/r;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62e1aa6f6a20_0, 0, 2;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x62e1aa6f6ff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v0x62e1aa6f6c30_0;
    %nor/r;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62e1aa6f6a20_0, 0, 2;
T_5.8 ;
T_5.6 ;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62e1aa6f6a20_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62e1aa6f6a20_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x62e1aa6f5e20;
T_6 ;
    %wait E_0x62e1aa547d50;
    %load/vec4 v0x62e1aa6f6db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6f6b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f6cf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x62e1aa6f6e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f6cf0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f6cf0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x62e1aa6f66d0_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x62e1aa6f6960, 4;
    %assign/vec4 v0x62e1aa6f6b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f6cf0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f6cf0_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x62e1aa6f5e20;
T_7 ;
    %wait E_0x62e1aa4cf880;
    %load/vec4 v0x62e1aa6f6e50_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v0x62e1aa6f6db0_0;
    %nor/r;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x62e1aa6f6f10_0;
    %load/vec4 v0x62e1aa6f66d0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f6960, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x62e1aa6de080;
T_8 ;
    %wait E_0x62e1aa545420;
    %load/vec4 v0x62e1aa6df030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6decf0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6de3b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6deb50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6dea70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6de620_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x62e1aa6dec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x62e1aa6def70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x62e1aa6de620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x62e1aa6de3b0_0;
    %assign/vec4 v0x62e1aa6dea70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6de620_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x62e1aa6de8d0_0;
    %assign/vec4 v0x62e1aa6dea70_0, 0;
T_8.7 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6deb50_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %vpi_func/r 7 38 "$bitstoreal", v0x62e1aa6de8d0_0 {0 0 0};
    %store/real v0x62e1aa6de9b0_0;
    %vpi_func/r 7 39 "$bitstoreal", v0x62e1aa6de6e0_0 {0 0 0};
    %store/real v0x62e1aa6de810_0;
    %vpi_func/r 7 40 "$bitstoreal", v0x62e1aa6de3b0_0 {0 0 0};
    %store/real v0x62e1aa6de490_0;
    %load/real v0x62e1aa6de490_0;
    %load/real v0x62e1aa6de9b0_0;
    %load/real v0x62e1aa6de810_0;
    %mul/wr;
    %add/wr;
    %store/real v0x62e1aa6df0f0_0;
    %vpi_func 7 42 "$realtobits" 64, v0x62e1aa6df0f0_0 {0 0 0};
    %assign/vec4 v0x62e1aa6de3b0_0, 0;
    %load/vec4 v0x62e1aa6de6e0_0;
    %assign/vec4 v0x62e1aa6deb50_0, 0;
    %load/vec4 v0x62e1aa6de8d0_0;
    %assign/vec4 v0x62e1aa6dea70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6de620_0, 0;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x62e1aa6def70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0x62e1aa6dedd0_0;
    %assign/vec4 v0x62e1aa6decf0_0, 0;
T_8.8 ;
    %vpi_func/r 7 51 "$bitstoreal", v0x62e1aa6de6e0_0 {0 0 0};
    %store/real v0x62e1aa6de810_0;
    %vpi_func/r 7 52 "$bitstoreal", v0x62e1aa6decf0_0 {0 0 0};
    %store/real v0x62e1aa6deeb0_0;
    %vpi_func/r 7 53 "$bitstoreal", v0x62e1aa6de8d0_0 {0 0 0};
    %store/real v0x62e1aa6de9b0_0;
    %load/real v0x62e1aa6de810_0;
    %load/real v0x62e1aa6deeb0_0;
    %mul/wr;
    %load/real v0x62e1aa6de9b0_0;
    %add/wr;
    %store/real v0x62e1aa6df0f0_0;
    %vpi_func 7 55 "$realtobits" 64, v0x62e1aa6df0f0_0 {0 0 0};
    %assign/vec4 v0x62e1aa6de3b0_0, 0;
    %load/vec4 v0x62e1aa6de3b0_0;
    %assign/vec4 v0x62e1aa6dea70_0, 0;
    %load/vec4 v0x62e1aa6de6e0_0;
    %assign/vec4 v0x62e1aa6deb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6de620_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x62e1aa6dfa50;
T_9 ;
    %wait E_0x62e1aa545420;
    %load/vec4 v0x62e1aa6e0980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e0650_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6dfd60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e04d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e03f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6dffe0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x62e1aa6e05b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x62e1aa6e08b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x62e1aa6dffe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x62e1aa6dfd60_0;
    %assign/vec4 v0x62e1aa6e03f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6dffe0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x62e1aa6e0250_0;
    %assign/vec4 v0x62e1aa6e03f0_0, 0;
T_9.7 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e04d0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %vpi_func/r 7 38 "$bitstoreal", v0x62e1aa6e0250_0 {0 0 0};
    %store/real v0x62e1aa6e0330_0;
    %vpi_func/r 7 39 "$bitstoreal", v0x62e1aa6e0080_0 {0 0 0};
    %store/real v0x62e1aa6e0190_0;
    %vpi_func/r 7 40 "$bitstoreal", v0x62e1aa6dfd60_0 {0 0 0};
    %store/real v0x62e1aa6dfe20_0;
    %load/real v0x62e1aa6dfe20_0;
    %load/real v0x62e1aa6e0330_0;
    %load/real v0x62e1aa6e0190_0;
    %mul/wr;
    %add/wr;
    %store/real v0x62e1aa6e0a50_0;
    %vpi_func 7 42 "$realtobits" 64, v0x62e1aa6e0a50_0 {0 0 0};
    %assign/vec4 v0x62e1aa6dfd60_0, 0;
    %load/vec4 v0x62e1aa6e0080_0;
    %assign/vec4 v0x62e1aa6e04d0_0, 0;
    %load/vec4 v0x62e1aa6e0250_0;
    %assign/vec4 v0x62e1aa6e03f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6dffe0_0, 0;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x62e1aa6e08b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x62e1aa6e0710_0;
    %assign/vec4 v0x62e1aa6e0650_0, 0;
T_9.8 ;
    %vpi_func/r 7 51 "$bitstoreal", v0x62e1aa6e0080_0 {0 0 0};
    %store/real v0x62e1aa6e0190_0;
    %vpi_func/r 7 52 "$bitstoreal", v0x62e1aa6e0650_0 {0 0 0};
    %store/real v0x62e1aa6e07f0_0;
    %vpi_func/r 7 53 "$bitstoreal", v0x62e1aa6e0250_0 {0 0 0};
    %store/real v0x62e1aa6e0330_0;
    %load/real v0x62e1aa6e0190_0;
    %load/real v0x62e1aa6e07f0_0;
    %mul/wr;
    %load/real v0x62e1aa6e0330_0;
    %add/wr;
    %store/real v0x62e1aa6e0a50_0;
    %vpi_func 7 55 "$realtobits" 64, v0x62e1aa6e0a50_0 {0 0 0};
    %assign/vec4 v0x62e1aa6dfd60_0, 0;
    %load/vec4 v0x62e1aa6dfd60_0;
    %assign/vec4 v0x62e1aa6e03f0_0, 0;
    %load/vec4 v0x62e1aa6e0080_0;
    %assign/vec4 v0x62e1aa6e04d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6dffe0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x62e1aa6e1590;
T_10 ;
    %wait E_0x62e1aa545420;
    %load/vec4 v0x62e1aa6e2540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e21d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e18a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e2050_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e1f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e1b40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x62e1aa6e2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x62e1aa6e2450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x62e1aa6e1b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x62e1aa6e18a0_0;
    %assign/vec4 v0x62e1aa6e1f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6e1b40_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x62e1aa6e1dd0_0;
    %assign/vec4 v0x62e1aa6e1f70_0, 0;
T_10.7 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e2050_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %vpi_func/r 7 38 "$bitstoreal", v0x62e1aa6e1dd0_0 {0 0 0};
    %store/real v0x62e1aa6e1eb0_0;
    %vpi_func/r 7 39 "$bitstoreal", v0x62e1aa6e1be0_0 {0 0 0};
    %store/real v0x62e1aa6e1d10_0;
    %vpi_func/r 7 40 "$bitstoreal", v0x62e1aa6e18a0_0 {0 0 0};
    %store/real v0x62e1aa6e1960_0;
    %load/real v0x62e1aa6e1960_0;
    %load/real v0x62e1aa6e1eb0_0;
    %load/real v0x62e1aa6e1d10_0;
    %mul/wr;
    %add/wr;
    %store/real v0x62e1aa6e2630_0;
    %vpi_func 7 42 "$realtobits" 64, v0x62e1aa6e2630_0 {0 0 0};
    %assign/vec4 v0x62e1aa6e18a0_0, 0;
    %load/vec4 v0x62e1aa6e1be0_0;
    %assign/vec4 v0x62e1aa6e2050_0, 0;
    %load/vec4 v0x62e1aa6e1dd0_0;
    %assign/vec4 v0x62e1aa6e1f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e1b40_0, 0;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x62e1aa6e2450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x62e1aa6e22b0_0;
    %assign/vec4 v0x62e1aa6e21d0_0, 0;
T_10.8 ;
    %vpi_func/r 7 51 "$bitstoreal", v0x62e1aa6e1be0_0 {0 0 0};
    %store/real v0x62e1aa6e1d10_0;
    %vpi_func/r 7 52 "$bitstoreal", v0x62e1aa6e21d0_0 {0 0 0};
    %store/real v0x62e1aa6e2390_0;
    %vpi_func/r 7 53 "$bitstoreal", v0x62e1aa6e1dd0_0 {0 0 0};
    %store/real v0x62e1aa6e1eb0_0;
    %load/real v0x62e1aa6e1d10_0;
    %load/real v0x62e1aa6e2390_0;
    %mul/wr;
    %load/real v0x62e1aa6e1eb0_0;
    %add/wr;
    %store/real v0x62e1aa6e2630_0;
    %vpi_func 7 55 "$realtobits" 64, v0x62e1aa6e2630_0 {0 0 0};
    %assign/vec4 v0x62e1aa6e18a0_0, 0;
    %load/vec4 v0x62e1aa6e18a0_0;
    %assign/vec4 v0x62e1aa6e1f70_0, 0;
    %load/vec4 v0x62e1aa6e1be0_0;
    %assign/vec4 v0x62e1aa6e2050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e1b40_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x62e1aa6e32c0;
T_11 ;
    %wait E_0x62e1aa545420;
    %load/vec4 v0x62e1aa6e41a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e3e80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e35d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e3d00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e3c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e37f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x62e1aa6e3de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x62e1aa6e4100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x62e1aa6e37f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x62e1aa6e35d0_0;
    %assign/vec4 v0x62e1aa6e3c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6e37f0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x62e1aa6e3a80_0;
    %assign/vec4 v0x62e1aa6e3c20_0, 0;
T_11.7 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e3d00_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %vpi_func/r 7 38 "$bitstoreal", v0x62e1aa6e3a80_0 {0 0 0};
    %store/real v0x62e1aa6e3b60_0;
    %vpi_func/r 7 39 "$bitstoreal", v0x62e1aa6e3890_0 {0 0 0};
    %store/real v0x62e1aa6e39c0_0;
    %vpi_func/r 7 40 "$bitstoreal", v0x62e1aa6e35d0_0 {0 0 0};
    %store/real v0x62e1aa6e3690_0;
    %load/real v0x62e1aa6e3690_0;
    %load/real v0x62e1aa6e3b60_0;
    %load/real v0x62e1aa6e39c0_0;
    %mul/wr;
    %add/wr;
    %store/real v0x62e1aa6e4240_0;
    %vpi_func 7 42 "$realtobits" 64, v0x62e1aa6e4240_0 {0 0 0};
    %assign/vec4 v0x62e1aa6e35d0_0, 0;
    %load/vec4 v0x62e1aa6e3890_0;
    %assign/vec4 v0x62e1aa6e3d00_0, 0;
    %load/vec4 v0x62e1aa6e3a80_0;
    %assign/vec4 v0x62e1aa6e3c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e37f0_0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x62e1aa6e4100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x62e1aa6e3f60_0;
    %assign/vec4 v0x62e1aa6e3e80_0, 0;
T_11.8 ;
    %vpi_func/r 7 51 "$bitstoreal", v0x62e1aa6e3890_0 {0 0 0};
    %store/real v0x62e1aa6e39c0_0;
    %vpi_func/r 7 52 "$bitstoreal", v0x62e1aa6e3e80_0 {0 0 0};
    %store/real v0x62e1aa6e4040_0;
    %vpi_func/r 7 53 "$bitstoreal", v0x62e1aa6e3a80_0 {0 0 0};
    %store/real v0x62e1aa6e3b60_0;
    %load/real v0x62e1aa6e39c0_0;
    %load/real v0x62e1aa6e4040_0;
    %mul/wr;
    %load/real v0x62e1aa6e3b60_0;
    %add/wr;
    %store/real v0x62e1aa6e4240_0;
    %vpi_func 7 55 "$realtobits" 64, v0x62e1aa6e4240_0 {0 0 0};
    %assign/vec4 v0x62e1aa6e35d0_0, 0;
    %load/vec4 v0x62e1aa6e35d0_0;
    %assign/vec4 v0x62e1aa6e3c20_0, 0;
    %load/vec4 v0x62e1aa6e3890_0;
    %assign/vec4 v0x62e1aa6e3d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e37f0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x62e1aa6e4ba0;
T_12 ;
    %wait E_0x62e1aa545420;
    %load/vec4 v0x62e1aa6e5be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e5830_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e4eb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e5620_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e54b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e50d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x62e1aa6e5700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x62e1aa6e5ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x62e1aa6e50d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x62e1aa6e4eb0_0;
    %assign/vec4 v0x62e1aa6e54b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6e50d0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x62e1aa6e5310_0;
    %assign/vec4 v0x62e1aa6e54b0_0, 0;
T_12.7 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e5620_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %vpi_func/r 7 38 "$bitstoreal", v0x62e1aa6e5310_0 {0 0 0};
    %store/real v0x62e1aa6e53f0_0;
    %vpi_func/r 7 39 "$bitstoreal", v0x62e1aa6e5170_0 {0 0 0};
    %store/real v0x62e1aa6e5250_0;
    %vpi_func/r 7 40 "$bitstoreal", v0x62e1aa6e4eb0_0 {0 0 0};
    %store/real v0x62e1aa6e4f70_0;
    %load/real v0x62e1aa6e4f70_0;
    %load/real v0x62e1aa6e53f0_0;
    %load/real v0x62e1aa6e5250_0;
    %mul/wr;
    %add/wr;
    %store/real v0x62e1aa6e5d10_0;
    %vpi_func 7 42 "$realtobits" 64, v0x62e1aa6e5d10_0 {0 0 0};
    %assign/vec4 v0x62e1aa6e4eb0_0, 0;
    %load/vec4 v0x62e1aa6e5170_0;
    %assign/vec4 v0x62e1aa6e5620_0, 0;
    %load/vec4 v0x62e1aa6e5310_0;
    %assign/vec4 v0x62e1aa6e54b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e50d0_0, 0;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x62e1aa6e5ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0x62e1aa6e5910_0;
    %assign/vec4 v0x62e1aa6e5830_0, 0;
T_12.8 ;
    %vpi_func/r 7 51 "$bitstoreal", v0x62e1aa6e5170_0 {0 0 0};
    %store/real v0x62e1aa6e5250_0;
    %vpi_func/r 7 52 "$bitstoreal", v0x62e1aa6e5830_0 {0 0 0};
    %store/real v0x62e1aa6e59f0_0;
    %vpi_func/r 7 53 "$bitstoreal", v0x62e1aa6e5310_0 {0 0 0};
    %store/real v0x62e1aa6e53f0_0;
    %load/real v0x62e1aa6e5250_0;
    %load/real v0x62e1aa6e59f0_0;
    %mul/wr;
    %load/real v0x62e1aa6e53f0_0;
    %add/wr;
    %store/real v0x62e1aa6e5d10_0;
    %vpi_func 7 55 "$realtobits" 64, v0x62e1aa6e5d10_0 {0 0 0};
    %assign/vec4 v0x62e1aa6e4eb0_0, 0;
    %load/vec4 v0x62e1aa6e4eb0_0;
    %assign/vec4 v0x62e1aa6e54b0_0, 0;
    %load/vec4 v0x62e1aa6e5170_0;
    %assign/vec4 v0x62e1aa6e5620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e50d0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x62e1aa6e6740;
T_13 ;
    %wait E_0x62e1aa545420;
    %load/vec4 v0x62e1aa6e7620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e7300_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e6a50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e7180_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e70a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e6c70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x62e1aa6e7260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x62e1aa6e7580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x62e1aa6e6c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x62e1aa6e6a50_0;
    %assign/vec4 v0x62e1aa6e70a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6e6c70_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x62e1aa6e6f00_0;
    %assign/vec4 v0x62e1aa6e70a0_0, 0;
T_13.7 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e7180_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %vpi_func/r 7 38 "$bitstoreal", v0x62e1aa6e6f00_0 {0 0 0};
    %store/real v0x62e1aa6e6fe0_0;
    %vpi_func/r 7 39 "$bitstoreal", v0x62e1aa6e6d10_0 {0 0 0};
    %store/real v0x62e1aa6e6e40_0;
    %vpi_func/r 7 40 "$bitstoreal", v0x62e1aa6e6a50_0 {0 0 0};
    %store/real v0x62e1aa6e6b10_0;
    %load/real v0x62e1aa6e6b10_0;
    %load/real v0x62e1aa6e6fe0_0;
    %load/real v0x62e1aa6e6e40_0;
    %mul/wr;
    %add/wr;
    %store/real v0x62e1aa6e76c0_0;
    %vpi_func 7 42 "$realtobits" 64, v0x62e1aa6e76c0_0 {0 0 0};
    %assign/vec4 v0x62e1aa6e6a50_0, 0;
    %load/vec4 v0x62e1aa6e6d10_0;
    %assign/vec4 v0x62e1aa6e7180_0, 0;
    %load/vec4 v0x62e1aa6e6f00_0;
    %assign/vec4 v0x62e1aa6e70a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e6c70_0, 0;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x62e1aa6e7580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x62e1aa6e73e0_0;
    %assign/vec4 v0x62e1aa6e7300_0, 0;
T_13.8 ;
    %vpi_func/r 7 51 "$bitstoreal", v0x62e1aa6e6d10_0 {0 0 0};
    %store/real v0x62e1aa6e6e40_0;
    %vpi_func/r 7 52 "$bitstoreal", v0x62e1aa6e7300_0 {0 0 0};
    %store/real v0x62e1aa6e74c0_0;
    %vpi_func/r 7 53 "$bitstoreal", v0x62e1aa6e6f00_0 {0 0 0};
    %store/real v0x62e1aa6e6fe0_0;
    %load/real v0x62e1aa6e6e40_0;
    %load/real v0x62e1aa6e74c0_0;
    %mul/wr;
    %load/real v0x62e1aa6e6fe0_0;
    %add/wr;
    %store/real v0x62e1aa6e76c0_0;
    %vpi_func 7 55 "$realtobits" 64, v0x62e1aa6e76c0_0 {0 0 0};
    %assign/vec4 v0x62e1aa6e6a50_0, 0;
    %load/vec4 v0x62e1aa6e6a50_0;
    %assign/vec4 v0x62e1aa6e70a0_0, 0;
    %load/vec4 v0x62e1aa6e6d10_0;
    %assign/vec4 v0x62e1aa6e7180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e6c70_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x62e1aa6e8490;
T_14 ;
    %wait E_0x62e1aa545420;
    %load/vec4 v0x62e1aa6e9430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e9110_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e87a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e8f90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e8e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e89f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x62e1aa6e9070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x62e1aa6e9390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x62e1aa6e89f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x62e1aa6e87a0_0;
    %assign/vec4 v0x62e1aa6e8e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6e89f0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x62e1aa6e8c80_0;
    %assign/vec4 v0x62e1aa6e8e20_0, 0;
T_14.7 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6e8f90_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %vpi_func/r 7 38 "$bitstoreal", v0x62e1aa6e8c80_0 {0 0 0};
    %store/real v0x62e1aa6e8d60_0;
    %vpi_func/r 7 39 "$bitstoreal", v0x62e1aa6e8a90_0 {0 0 0};
    %store/real v0x62e1aa6e8bc0_0;
    %vpi_func/r 7 40 "$bitstoreal", v0x62e1aa6e87a0_0 {0 0 0};
    %store/real v0x62e1aa6e8860_0;
    %load/real v0x62e1aa6e8860_0;
    %load/real v0x62e1aa6e8d60_0;
    %load/real v0x62e1aa6e8bc0_0;
    %mul/wr;
    %add/wr;
    %store/real v0x62e1aa6e94d0_0;
    %vpi_func 7 42 "$realtobits" 64, v0x62e1aa6e94d0_0 {0 0 0};
    %assign/vec4 v0x62e1aa6e87a0_0, 0;
    %load/vec4 v0x62e1aa6e8a90_0;
    %assign/vec4 v0x62e1aa6e8f90_0, 0;
    %load/vec4 v0x62e1aa6e8c80_0;
    %assign/vec4 v0x62e1aa6e8e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e89f0_0, 0;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x62e1aa6e9390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x62e1aa6e91f0_0;
    %assign/vec4 v0x62e1aa6e9110_0, 0;
T_14.8 ;
    %vpi_func/r 7 51 "$bitstoreal", v0x62e1aa6e8a90_0 {0 0 0};
    %store/real v0x62e1aa6e8bc0_0;
    %vpi_func/r 7 52 "$bitstoreal", v0x62e1aa6e9110_0 {0 0 0};
    %store/real v0x62e1aa6e92d0_0;
    %vpi_func/r 7 53 "$bitstoreal", v0x62e1aa6e8c80_0 {0 0 0};
    %store/real v0x62e1aa6e8d60_0;
    %load/real v0x62e1aa6e8bc0_0;
    %load/real v0x62e1aa6e92d0_0;
    %mul/wr;
    %load/real v0x62e1aa6e8d60_0;
    %add/wr;
    %store/real v0x62e1aa6e94d0_0;
    %vpi_func 7 55 "$realtobits" 64, v0x62e1aa6e94d0_0 {0 0 0};
    %assign/vec4 v0x62e1aa6e87a0_0, 0;
    %load/vec4 v0x62e1aa6e87a0_0;
    %assign/vec4 v0x62e1aa6e8e20_0, 0;
    %load/vec4 v0x62e1aa6e8a90_0;
    %assign/vec4 v0x62e1aa6e8f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6e89f0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x62e1aa6ea010;
T_15 ;
    %wait E_0x62e1aa545420;
    %load/vec4 v0x62e1aa6eaf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6eac00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6ea320_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6eaa80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6ea9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6ea570_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x62e1aa6eab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x62e1aa6eae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x62e1aa6ea570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x62e1aa6ea320_0;
    %assign/vec4 v0x62e1aa6ea9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6ea570_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x62e1aa6ea800_0;
    %assign/vec4 v0x62e1aa6ea9a0_0, 0;
T_15.7 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6eaa80_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %vpi_func/r 7 38 "$bitstoreal", v0x62e1aa6ea800_0 {0 0 0};
    %store/real v0x62e1aa6ea8e0_0;
    %vpi_func/r 7 39 "$bitstoreal", v0x62e1aa6ea610_0 {0 0 0};
    %store/real v0x62e1aa6ea740_0;
    %vpi_func/r 7 40 "$bitstoreal", v0x62e1aa6ea320_0 {0 0 0};
    %store/real v0x62e1aa6ea3e0_0;
    %load/real v0x62e1aa6ea3e0_0;
    %load/real v0x62e1aa6ea8e0_0;
    %load/real v0x62e1aa6ea740_0;
    %mul/wr;
    %add/wr;
    %store/real v0x62e1aa6eafc0_0;
    %vpi_func 7 42 "$realtobits" 64, v0x62e1aa6eafc0_0 {0 0 0};
    %assign/vec4 v0x62e1aa6ea320_0, 0;
    %load/vec4 v0x62e1aa6ea610_0;
    %assign/vec4 v0x62e1aa6eaa80_0, 0;
    %load/vec4 v0x62e1aa6ea800_0;
    %assign/vec4 v0x62e1aa6ea9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6ea570_0, 0;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x62e1aa6eae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x62e1aa6eace0_0;
    %assign/vec4 v0x62e1aa6eac00_0, 0;
T_15.8 ;
    %vpi_func/r 7 51 "$bitstoreal", v0x62e1aa6ea610_0 {0 0 0};
    %store/real v0x62e1aa6ea740_0;
    %vpi_func/r 7 52 "$bitstoreal", v0x62e1aa6eac00_0 {0 0 0};
    %store/real v0x62e1aa6eadc0_0;
    %vpi_func/r 7 53 "$bitstoreal", v0x62e1aa6ea800_0 {0 0 0};
    %store/real v0x62e1aa6ea8e0_0;
    %load/real v0x62e1aa6ea740_0;
    %load/real v0x62e1aa6eadc0_0;
    %mul/wr;
    %load/real v0x62e1aa6ea8e0_0;
    %add/wr;
    %store/real v0x62e1aa6eafc0_0;
    %vpi_func 7 55 "$realtobits" 64, v0x62e1aa6eafc0_0 {0 0 0};
    %assign/vec4 v0x62e1aa6ea320_0, 0;
    %load/vec4 v0x62e1aa6ea320_0;
    %assign/vec4 v0x62e1aa6ea9a0_0, 0;
    %load/vec4 v0x62e1aa6ea610_0;
    %assign/vec4 v0x62e1aa6eaa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6ea570_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x62e1aa6ebcf0;
T_16 ;
    %wait E_0x62e1aa545420;
    %load/vec4 v0x62e1aa6ecf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6ecb20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6ec050_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6ec890_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6ec7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6ec380_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x62e1aa6ec970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x62e1aa6ecda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x62e1aa6ec380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x62e1aa6ec050_0;
    %assign/vec4 v0x62e1aa6ec7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6ec380_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x62e1aa6ec610_0;
    %assign/vec4 v0x62e1aa6ec7b0_0, 0;
T_16.7 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6ec890_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %vpi_func/r 7 38 "$bitstoreal", v0x62e1aa6ec610_0 {0 0 0};
    %store/real v0x62e1aa6ec6f0_0;
    %vpi_func/r 7 39 "$bitstoreal", v0x62e1aa6ec420_0 {0 0 0};
    %store/real v0x62e1aa6ec550_0;
    %vpi_func/r 7 40 "$bitstoreal", v0x62e1aa6ec050_0 {0 0 0};
    %store/real v0x62e1aa6ec110_0;
    %load/real v0x62e1aa6ec110_0;
    %load/real v0x62e1aa6ec6f0_0;
    %load/real v0x62e1aa6ec550_0;
    %mul/wr;
    %add/wr;
    %store/real v0x62e1aa6ed100_0;
    %vpi_func 7 42 "$realtobits" 64, v0x62e1aa6ed100_0 {0 0 0};
    %assign/vec4 v0x62e1aa6ec050_0, 0;
    %load/vec4 v0x62e1aa6ec420_0;
    %assign/vec4 v0x62e1aa6ec890_0, 0;
    %load/vec4 v0x62e1aa6ec610_0;
    %assign/vec4 v0x62e1aa6ec7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6ec380_0, 0;
T_16.5 ;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x62e1aa6ecda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x62e1aa6ecc00_0;
    %assign/vec4 v0x62e1aa6ecb20_0, 0;
T_16.8 ;
    %vpi_func/r 7 51 "$bitstoreal", v0x62e1aa6ec420_0 {0 0 0};
    %store/real v0x62e1aa6ec550_0;
    %vpi_func/r 7 52 "$bitstoreal", v0x62e1aa6ecb20_0 {0 0 0};
    %store/real v0x62e1aa6ecce0_0;
    %vpi_func/r 7 53 "$bitstoreal", v0x62e1aa6ec610_0 {0 0 0};
    %store/real v0x62e1aa6ec6f0_0;
    %load/real v0x62e1aa6ec550_0;
    %load/real v0x62e1aa6ecce0_0;
    %mul/wr;
    %load/real v0x62e1aa6ec6f0_0;
    %add/wr;
    %store/real v0x62e1aa6ed100_0;
    %vpi_func 7 55 "$realtobits" 64, v0x62e1aa6ed100_0 {0 0 0};
    %assign/vec4 v0x62e1aa6ec050_0, 0;
    %load/vec4 v0x62e1aa6ec050_0;
    %assign/vec4 v0x62e1aa6ec7b0_0, 0;
    %load/vec4 v0x62e1aa6ec420_0;
    %assign/vec4 v0x62e1aa6ec890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6ec380_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x62e1aa6d7940;
T_17 ;
    %wait E_0x62e1aa547d50;
    %load/vec4 v0x62e1aa6f4d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x62e1aa6f5aa0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x62e1aa6f4ac0_0;
    %assign/vec4 v0x62e1aa6f5aa0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x62e1aa6d7940;
T_18 ;
    %wait E_0x62e1aa549780;
    %load/vec4 v0x62e1aa6f5aa0_0;
    %store/vec4 v0x62e1aa6f4ac0_0, 0, 4;
    %load/vec4 v0x62e1aa6f5aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62e1aa6f4ac0_0, 0, 4;
    %jmp T_18.9;
T_18.0 ;
    %load/vec4 v0x62e1aa6f5a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0x62e1aa6f4ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62e1aa6f4ac0_0, 0, 4;
    %jmp T_18.13;
T_18.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x62e1aa6f4ac0_0, 0, 4;
T_18.13 ;
T_18.10 ;
    %jmp T_18.9;
T_18.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62e1aa6f4ac0_0, 0, 4;
    %jmp T_18.9;
T_18.2 ;
    %load/vec4 v0x62e1aa6f5b80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x62e1aa6f41f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.14, 5;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x62e1aa6f4ac0_0, 0, 4;
T_18.14 ;
    %jmp T_18.9;
T_18.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62e1aa6f4ac0_0, 0, 4;
    %jmp T_18.9;
T_18.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x62e1aa6f4ac0_0, 0, 4;
    %jmp T_18.9;
T_18.5 ;
    %load/vec4 v0x62e1aa6f5b80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x62e1aa6f41f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.16, 5;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x62e1aa6f4ac0_0, 0, 4;
T_18.16 ;
    %jmp T_18.9;
T_18.6 ;
    %load/vec4 v0x62e1aa6f41f0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.18, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x62e1aa6f4ac0_0, 0, 4;
T_18.18 ;
    %jmp T_18.9;
T_18.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62e1aa6f4ac0_0, 0, 4;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x62e1aa6d7940;
T_19 ;
    %wait E_0x62e1aa547d50;
    %load/vec4 v0x62e1aa6f4d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f42d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f5960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f58c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f41f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f5b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x62e1aa6f4390_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x62e1aa6f4390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f4fe0, 0, 4;
    %load/vec4 v0x62e1aa6f4390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x62e1aa6f4390_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x62e1aa6f4390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f4de0, 0, 4;
    %load/vec4 v0x62e1aa6f4390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
T_19.6 ;
    %load/vec4 v0x62e1aa6f4390_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_19.7, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x62e1aa6f4390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f5610, 0, 4;
    %load/vec4 v0x62e1aa6f4390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
    %jmp T_19.6;
T_19.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
T_19.8 ;
    %load/vec4 v0x62e1aa6f4390_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_19.9, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x62e1aa6f4390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f39f0, 0, 4;
    %load/vec4 v0x62e1aa6f4390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
    %jmp T_19.8;
T_19.9 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x62e1aa6f5aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f42d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f5960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f58c0_0, 0;
    %jmp T_19.19;
T_19.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f42d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f5960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f58c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f41f0_0, 0;
    %load/vec4 v0x62e1aa6f5a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.20, 8;
    %load/vec4 v0x62e1aa6f4ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.22, 8;
    %load/vec4 v0x62e1aa6f4550_0;
    %pad/u 32;
    %addi 6, 0, 32;
    %pad/u 16;
    %assign/vec4 v0x62e1aa6f5b80_0, 0;
    %jmp T_19.23;
T_19.22 ;
    %load/vec4 v0x62e1aa6f4630_0;
    %pad/u 32;
    %addi 6, 0, 32;
    %pad/u 16;
    %assign/vec4 v0x62e1aa6f5b80_0, 0;
T_19.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
T_19.24 ;
    %load/vec4 v0x62e1aa6f4390_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_19.25, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x62e1aa6f4390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f39f0, 0, 4;
    %load/vec4 v0x62e1aa6f4390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
    %jmp T_19.24;
T_19.25 ;
T_19.20 ;
    %jmp T_19.19;
T_19.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f58c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
T_19.26 ;
    %load/vec4 v0x62e1aa6f4390_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.27, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4470_0, 0, 32;
T_19.28 ;
    %load/vec4 v0x62e1aa6f4470_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.29, 5;
    %load/vec4 v0x62e1aa6f4390_0;
    %load/vec4 v0x62e1aa6f4630_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_19.32, 5;
    %load/vec4 v0x62e1aa6f4470_0;
    %load/vec4 v0x62e1aa6f4710_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.30, 8;
    %load/vec4 v0x62e1aa6f4390_0;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f4470_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x62e1aa6f3d10, 4;
    %load/vec4 v0x62e1aa6f4390_0;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f4470_0;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f5610, 0, 4;
    %jmp T_19.31;
T_19.30 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x62e1aa6f4390_0;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f4470_0;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f5610, 0, 4;
T_19.31 ;
    %load/vec4 v0x62e1aa6f4470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4470_0, 0, 32;
    %jmp T_19.28;
T_19.29 ;
    %load/vec4 v0x62e1aa6f4390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
    %jmp T_19.26;
T_19.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4470_0, 0, 32;
T_19.33 ;
    %load/vec4 v0x62e1aa6f4470_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.34, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x62e1aa6f4470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f4fe0, 0, 4;
    %load/vec4 v0x62e1aa6f4470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4470_0, 0, 32;
    %jmp T_19.33;
T_19.34 ;
    %jmp T_19.19;
T_19.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f58c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
T_19.35 ;
    %load/vec4 v0x62e1aa6f4390_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.36, 5;
    %load/vec4 v0x62e1aa6f41f0_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f4390_0;
    %sub;
    %store/vec4 v0x62e1aa6f4070_0, 0, 32;
    %load/vec4 v0x62e1aa6f4070_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.40, 5;
    %load/vec4 v0x62e1aa6f4070_0;
    %load/vec4 v0x62e1aa6f4550_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.40;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.39, 9;
    %load/vec4 v0x62e1aa6f4390_0;
    %load/vec4 v0x62e1aa6f4630_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.37, 8;
    %load/vec4 v0x62e1aa6f4070_0;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f4390_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x62e1aa6f36c0, 4;
    %ix/getv/s 3, v0x62e1aa6f4390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f4de0, 0, 4;
    %jmp T_19.38;
T_19.37 ;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x62e1aa6f4390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f4de0, 0, 4;
T_19.38 ;
    %load/vec4 v0x62e1aa6f4390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
    %jmp T_19.35;
T_19.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4470_0, 0, 32;
T_19.41 ;
    %load/vec4 v0x62e1aa6f4470_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.42, 5;
    %load/vec4 v0x62e1aa6f41f0_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %load/vec4 v0x62e1aa6f4470_0;
    %sub;
    %store/vec4 v0x62e1aa6f4c40_0, 0, 32;
    %load/vec4 v0x62e1aa6f4c40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.46, 5;
    %load/vec4 v0x62e1aa6f4c40_0;
    %load/vec4 v0x62e1aa6f4550_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.46;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.45, 9;
    %load/vec4 v0x62e1aa6f4470_0;
    %load/vec4 v0x62e1aa6f4710_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.43, 8;
    %load/vec4 v0x62e1aa6f4c40_0;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f4470_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x62e1aa6f39f0, 4;
    %vpi_func/r 5 220 "$bitstoreal", S<0,vec4,u64> {1 0 0};
    %vpi_func/r 5 220 "$bitstoreal", &A<v0x62e1aa6f51f0, v0x62e1aa6f4470_0 > {0 0 0};
    %add/wr;
    %vpi_func 5 220 "$realtobits" 64, W<0,r> {0 1 0};
    %load/vec4 v0x62e1aa6f4c40_0;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f4470_0;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f39f0, 0, 4;
T_19.43 ;
    %load/vec4 v0x62e1aa6f4470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4470_0, 0, 32;
    %jmp T_19.41;
T_19.42 ;
    %load/vec4 v0x62e1aa6f41f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x62e1aa6f41f0_0, 0;
    %jmp T_19.19;
T_19.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f42d0_0, 0;
    %jmp T_19.19;
T_19.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f5960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f41f0_0, 0;
    %jmp T_19.19;
T_19.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f5960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f58c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
T_19.47 ;
    %load/vec4 v0x62e1aa6f4390_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.48, 5;
    %load/vec4 v0x62e1aa6f41f0_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f4390_0;
    %sub;
    %store/vec4 v0x62e1aa6f48d0_0, 0, 32;
    %load/vec4 v0x62e1aa6f48d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.52, 5;
    %load/vec4 v0x62e1aa6f48d0_0;
    %load/vec4 v0x62e1aa6f4630_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.52;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.51, 9;
    %load/vec4 v0x62e1aa6f4390_0;
    %load/vec4 v0x62e1aa6f4550_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.51;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.49, 8;
    %load/vec4 v0x62e1aa6f4390_0;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f48d0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x62e1aa6f36c0, 4;
    %ix/getv/s 3, v0x62e1aa6f4390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f4de0, 0, 4;
    %jmp T_19.50;
T_19.49 ;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x62e1aa6f4390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f4de0, 0, 4;
T_19.50 ;
    %load/vec4 v0x62e1aa6f4390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
    %jmp T_19.47;
T_19.48 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4470_0, 0, 32;
T_19.53 ;
    %load/vec4 v0x62e1aa6f4470_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.54, 5;
    %load/vec4 v0x62e1aa6f41f0_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f4470_0;
    %sub;
    %store/vec4 v0x62e1aa6f48d0_0, 0, 32;
    %load/vec4 v0x62e1aa6f48d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.58, 5;
    %load/vec4 v0x62e1aa6f48d0_0;
    %load/vec4 v0x62e1aa6f4630_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.58;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.57, 9;
    %load/vec4 v0x62e1aa6f4470_0;
    %load/vec4 v0x62e1aa6f4710_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.57;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.55, 8;
    %load/vec4 v0x62e1aa6f48d0_0;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f4470_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x62e1aa6f3d10, 4;
    %ix/getv/s 3, v0x62e1aa6f4470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f4fe0, 0, 4;
    %jmp T_19.56;
T_19.55 ;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x62e1aa6f4470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f4fe0, 0, 4;
T_19.56 ;
    %load/vec4 v0x62e1aa6f4470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4470_0, 0, 32;
    %jmp T_19.53;
T_19.54 ;
    %load/vec4 v0x62e1aa6f41f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x62e1aa6f41f0_0, 0;
    %jmp T_19.19;
T_19.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f58c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4470_0, 0, 32;
T_19.59 ;
    %load/vec4 v0x62e1aa6f4470_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.60, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x62e1aa6f4470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f4fe0, 0, 4;
    %load/vec4 v0x62e1aa6f4470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4470_0, 0, 32;
    %jmp T_19.59;
T_19.60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
T_19.61 ;
    %load/vec4 v0x62e1aa6f4390_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.62, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x62e1aa6f4390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f4de0, 0, 4;
    %load/vec4 v0x62e1aa6f4390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4390_0, 0, 32;
    %jmp T_19.61;
T_19.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f4470_0, 0, 32;
T_19.63 ;
    %load/vec4 v0x62e1aa6f4470_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.64, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x62e1aa6f41f0_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x62e1aa6f47f0_0, 0, 32;
    %load/vec4 v0x62e1aa6f47f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.68, 5;
    %load/vec4 v0x62e1aa6f47f0_0;
    %load/vec4 v0x62e1aa6f4550_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.68;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.67, 9;
    %load/vec4 v0x62e1aa6f4470_0;
    %load/vec4 v0x62e1aa6f4710_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.67;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.65, 8;
    %load/vec4 v0x62e1aa6f47f0_0;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f4470_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x62e1aa6f39f0, 4;
    %vpi_func/r 5 274 "$bitstoreal", S<0,vec4,u64> {1 0 0};
    %vpi_func/r 5 274 "$bitstoreal", &A<v0x62e1aa6f51f0, v0x62e1aa6f4470_0 > {0 0 0};
    %add/wr;
    %vpi_func 5 274 "$realtobits" 64, W<0,r> {0 1 0};
    %load/vec4 v0x62e1aa6f47f0_0;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f4470_0;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f39f0, 0, 4;
T_19.65 ;
    %load/vec4 v0x62e1aa6f4470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f4470_0, 0, 32;
    %jmp T_19.63;
T_19.64 ;
    %load/vec4 v0x62e1aa6f41f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x62e1aa6f41f0_0, 0;
    %jmp T_19.19;
T_19.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f42d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f58c0_0, 0;
    %jmp T_19.19;
T_19.19 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x62e1aa6d47d0;
T_20 ;
    %wait E_0x62e1aa547d50;
    %load/vec4 v0x62e1aa6f9930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x62e1aa6f9ae0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x62e1aa6f9590_0;
    %assign/vec4 v0x62e1aa6f9ae0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x62e1aa6d47d0;
T_21 ;
    %wait E_0x62e1aa547bd0;
    %load/vec4 v0x62e1aa6f9ae0_0;
    %store/vec4 v0x62e1aa6f9590_0, 0, 4;
    %load/vec4 v0x62e1aa6f9ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62e1aa6f9590_0, 0, 4;
    %jmp T_21.9;
T_21.0 ;
    %load/vec4 v0x62e1aa6f9a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62e1aa6f9590_0, 0, 4;
T_21.10 ;
    %jmp T_21.9;
T_21.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62e1aa6f9590_0, 0, 4;
    %jmp T_21.9;
T_21.2 ;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.12, 5;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x62e1aa6f9590_0, 0, 4;
T_21.12 ;
    %jmp T_21.9;
T_21.3 ;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.14, 5;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x62e1aa6f9590_0, 0, 4;
T_21.14 ;
    %jmp T_21.9;
T_21.4 ;
    %load/vec4 v0x62e1aa6f8c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %load/vec4 v0x62e1aa6f8b60_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f97b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.18, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x62e1aa6f9590_0, 0, 4;
    %jmp T_21.19;
T_21.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62e1aa6f9590_0, 0, 4;
T_21.19 ;
T_21.16 ;
    %jmp T_21.9;
T_21.5 ;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.20, 5;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x62e1aa6f9590_0, 0, 4;
T_21.20 ;
    %jmp T_21.9;
T_21.6 ;
    %load/vec4 v0x62e1aa6f87e0_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f96d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_21.24, 4;
    %load/vec4 v0x62e1aa6f8620_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f9630_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.22, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x62e1aa6f9590_0, 0, 4;
    %jmp T_21.23;
T_21.22 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62e1aa6f9590_0, 0, 4;
T_21.23 ;
    %jmp T_21.9;
T_21.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62e1aa6f9590_0, 0, 4;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x62e1aa6d47d0;
T_22 ;
    %wait E_0x62e1aa547d50;
    %load/vec4 v0x62e1aa6f9930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f8560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f9040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f94c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f8de0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62e1aa6f93f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f8d10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f88c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f89a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f8a80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f7fc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f9fe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f8320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f9630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f96d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f97b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f8620_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f87e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f8b60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f9bc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f9ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f8eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f9d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f9e40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f9f10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f8080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f8240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f8160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f84a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6f8700_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x62e1aa6f8700_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x62e1aa6f8700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f72b0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x62e1aa6f8700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f7cf0, 0, 4;
    %load/vec4 v0x62e1aa6f8700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6f8700_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x62e1aa6f9ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f8560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f9040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f94c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f8d10_0, 0;
    %jmp T_22.13;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f8560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f9040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f94c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f8d10_0, 0;
    %load/vec4 v0x62e1aa6f9a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %load/vec4 v0x62e1aa6f7990_0;
    %assign/vec4 v0x62e1aa6f88c0_0, 0;
    %load/vec4 v0x62e1aa6f7a50_0;
    %assign/vec4 v0x62e1aa6f89a0_0, 0;
    %load/vec4 v0x62e1aa6f7b30_0;
    %assign/vec4 v0x62e1aa6f8a80_0, 0;
    %load/vec4 v0x62e1aa6f71b0_0;
    %assign/vec4 v0x62e1aa6f7fc0_0, 0;
    %load/vec4 v0x62e1aa6f7c10_0;
    %assign/vec4 v0x62e1aa6f9fe0_0, 0;
    %load/vec4 v0x62e1aa6f7590_0;
    %assign/vec4 v0x62e1aa6f8320_0, 0;
    %load/vec4 v0x62e1aa6f7990_0;
    %pad/u 32;
    %subi 4294967294, 0, 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %pad/u 8;
    %assign/vec4 v0x62e1aa6f9630_0, 0;
    %load/vec4 v0x62e1aa6f7b30_0;
    %pad/u 32;
    %subi 4294967294, 0, 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %pad/u 8;
    %assign/vec4 v0x62e1aa6f96d0_0, 0;
    %load/vec4 v0x62e1aa6f7a50_0;
    %pad/u 32;
    %subi 4294967294, 0, 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %pad/u 8;
    %assign/vec4 v0x62e1aa6f97b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f8620_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f87e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f8b60_0, 0;
T_22.14 ;
    %jmp T_22.13;
T_22.5 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f8eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f9bc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f9ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f84a0_0, 0;
    %load/vec4 v0x62e1aa6f8620_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %addi 3, 0, 32;
    %load/vec4 v0x62e1aa6f88c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.16, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x62e1aa6f8080_0, 0;
    %jmp T_22.17;
T_22.16 ;
    %load/vec4 v0x62e1aa6f88c0_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f8620_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %sub;
    %pad/u 8;
    %assign/vec4 v0x62e1aa6f8080_0, 0;
T_22.17 ;
    %load/vec4 v0x62e1aa6f8b60_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %addi 3, 0, 32;
    %load/vec4 v0x62e1aa6f89a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.18, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x62e1aa6f8240_0, 0;
    %jmp T_22.19;
T_22.18 ;
    %load/vec4 v0x62e1aa6f89a0_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f8b60_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %sub;
    %pad/u 8;
    %assign/vec4 v0x62e1aa6f8240_0, 0;
T_22.19 ;
    %load/vec4 v0x62e1aa6f87e0_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %addi 3, 0, 32;
    %load/vec4 v0x62e1aa6f8a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.20, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x62e1aa6f8160_0, 0;
    %jmp T_22.21;
T_22.20 ;
    %load/vec4 v0x62e1aa6f8a80_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f87e0_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %sub;
    %pad/u 8;
    %assign/vec4 v0x62e1aa6f8160_0, 0;
T_22.21 ;
    %jmp T_22.13;
T_22.6 ;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_22.22, 5;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %pad/u 8;
    %assign/vec4 v0x62e1aa6f9bc0_0, 0;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %pad/u 8;
    %assign/vec4 v0x62e1aa6f9ca0_0, 0;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6f8080_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_22.26, 5;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %load/vec4 v0x62e1aa6f8240_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_22.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.24, 8;
    %load/vec4 v0x62e1aa6f7fc0_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f8620_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %load/vec4 v0x62e1aa6f89a0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x62e1aa6f8b60_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %add;
    %add;
    %muli 8, 0, 32;
    %add;
    %pad/u 16;
    %assign/vec4 v0x62e1aa6f8de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f9040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f94c0_0, 0;
    %load/vec4 v0x62e1aa6f9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.27, 8;
    %load/vec4 v0x62e1aa6f8f50_0;
    %ix/getv 3, v0x62e1aa6f8eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f72b0, 0, 4;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x62e1aa6f8eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f9040_0, 0;
T_22.27 ;
    %jmp T_22.25;
T_22.24 ;
    %pushi/vec4 0, 0, 64;
    %ix/getv 3, v0x62e1aa6f8eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f72b0, 0, 4;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x62e1aa6f8eb0_0, 0;
T_22.25 ;
    %jmp T_22.23;
T_22.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f9040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f8eb0_0, 0;
T_22.23 ;
    %jmp T_22.13;
T_22.7 ;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_22.29, 5;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %pad/u 8;
    %assign/vec4 v0x62e1aa6f9bc0_0, 0;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %pad/u 8;
    %assign/vec4 v0x62e1aa6f9ca0_0, 0;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6f8240_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_22.33, 5;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %load/vec4 v0x62e1aa6f8160_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_22.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.31, 8;
    %load/vec4 v0x62e1aa6f9fe0_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f8b60_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %load/vec4 v0x62e1aa6f8a80_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x62e1aa6f87e0_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %add;
    %add;
    %muli 8, 0, 32;
    %add;
    %pad/u 16;
    %assign/vec4 v0x62e1aa6f8de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f9040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f94c0_0, 0;
    %load/vec4 v0x62e1aa6f9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.34, 8;
    %load/vec4 v0x62e1aa6f8f50_0;
    %ix/getv 3, v0x62e1aa6f8eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f7cf0, 0, 4;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x62e1aa6f8eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f9040_0, 0;
T_22.34 ;
    %jmp T_22.32;
T_22.31 ;
    %pushi/vec4 0, 0, 64;
    %ix/getv 3, v0x62e1aa6f8eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62e1aa6f7cf0, 0, 4;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x62e1aa6f8eb0_0, 0;
T_22.32 ;
    %jmp T_22.30;
T_22.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f9040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f8eb0_0, 0;
T_22.30 ;
    %jmp T_22.13;
T_22.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f9040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f94c0_0, 0;
    %load/vec4 v0x62e1aa6f84a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.38, 9;
    %load/vec4 v0x62e1aa6f8c40_0;
    %nor/r;
    %and;
T_22.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.36, 8;
    %load/vec4 v0x62e1aa6f8080_0;
    %assign/vec4 v0x62e1aa6f9d80_0, 0;
    %load/vec4 v0x62e1aa6f8240_0;
    %assign/vec4 v0x62e1aa6f9e40_0, 0;
    %load/vec4 v0x62e1aa6f8160_0;
    %assign/vec4 v0x62e1aa6f9f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f8d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f84a0_0, 0;
    %jmp T_22.37;
T_22.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f8d10_0, 0;
T_22.37 ;
    %load/vec4 v0x62e1aa6f8c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.39, 8;
    %load/vec4 v0x62e1aa6f8b60_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f97b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_22.41, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f8eb0_0, 0;
    %jmp T_22.42;
T_22.41 ;
    %load/vec4 v0x62e1aa6f8b60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x62e1aa6f8b60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62e1aa6f8eb0_0, 0;
T_22.42 ;
T_22.39 ;
    %jmp T_22.13;
T_22.9 ;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_22.43, 5;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %pad/u 8;
    %assign/vec4 v0x62e1aa6f9bc0_0, 0;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %pad/u 8;
    %assign/vec4 v0x62e1aa6f9ca0_0, 0;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6f8080_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_22.47, 5;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %load/vec4 v0x62e1aa6f8160_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_22.47;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.45, 8;
    %load/vec4 v0x62e1aa6f8320_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f8620_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %load/vec4 v0x62e1aa6f8a80_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x62e1aa6f87e0_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %add;
    %add;
    %muli 8, 0, 32;
    %add;
    %pad/u 16;
    %assign/vec4 v0x62e1aa6f8de0_0, 0;
    %ix/getv 4, v0x62e1aa6f8eb0_0;
    %load/vec4a v0x62e1aa6f7650, 4;
    %assign/vec4 v0x62e1aa6f93f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f9040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f94c0_0, 0;
    %load/vec4 v0x62e1aa6f9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.48, 8;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x62e1aa6f8eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f94c0_0, 0;
T_22.48 ;
    %jmp T_22.46;
T_22.45 ;
    %load/vec4 v0x62e1aa6f8eb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x62e1aa6f8eb0_0, 0;
T_22.46 ;
    %jmp T_22.44;
T_22.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62e1aa6f94c0_0, 0;
T_22.44 ;
    %jmp T_22.13;
T_22.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f8b60_0, 0;
    %load/vec4 v0x62e1aa6f87e0_0;
    %pad/u 32;
    %load/vec4 v0x62e1aa6f96d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_22.50, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62e1aa6f87e0_0, 0;
    %load/vec4 v0x62e1aa6f8620_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x62e1aa6f8620_0, 0;
    %jmp T_22.51;
T_22.50 ;
    %load/vec4 v0x62e1aa6f87e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x62e1aa6f87e0_0, 0;
T_22.51 ;
    %jmp T_22.13;
T_22.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62e1aa6f8560_0, 0;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x62e1aa63d8e0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fb350_0, 0, 1;
T_23.0 ;
    %delay 5, 0;
    %load/vec4 v0x62e1aa6fb350_0;
    %inv;
    %store/vec4 v0x62e1aa6fb350_0, 0, 1;
    %jmp T_23.0;
    %end;
    .thread T_23;
    .scope S_0x62e1aa63d8e0;
T_24 ;
    %vpi_call/w 3 175 "$dumpfile", "control_test.vcd" {0 0 0};
    %vpi_call/w 3 176 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x62e1aa63d8e0 {0 0 0};
    %vpi_call/w 3 178 "$display", "=======================================================" {0 0 0};
    %vpi_call/w 3 179 "$display", "         Control Module Comprehensive Testbench" {0 0 0};
    %vpi_call/w 3 180 "$display", "=======================================================" {0 0 0};
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x62e1aa6fb880_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x62e1aa6fafa0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x62e1aa6fb040_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x62e1aa6fb110_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x62e1aa6fab60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x62e1aa6fb1e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x62e1aa6fade0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fb960_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %delay 20, 0;
    %vpi_call/w 3 200 "$display", "\012-------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 201 "$display", "TEST 1: Optimal 3x3 Matrix - Weight Stationary" {0 0 0};
    %vpi_call/w 3 202 "$display", "-------------------------------------------------------" {0 0 0};
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x62e1aa6fafa0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x62e1aa6fb040_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x62e1aa6fb110_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x62e1aa6fab60_0, 0, 16;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x62e1aa6fb1e0_0, 0, 16;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x62e1aa6fade0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fb960_0, 0, 1;
    %pushi/real 1073741824, 4066; load=1.00000
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1073741824, 4067; load=2.00000
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1610612736, 4067; load=3.00000
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1073741824, 4068; load=4.00000
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1342177280, 4068; load=5.00000
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1610612736, 4068; load=6.00000
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1879048192, 4068; load=7.00000
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1073741824, 4069; load=8.00000
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1207959552, 4069; load=9.00000
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1073741824, 4066; load=1.00000
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 0, 4065; load=0.00000
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 0, 4065; load=0.00000
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 0, 4065; load=0.00000
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 1073741824, 4066; load=1.00000
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 0, 4065; load=0.00000
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 0, 4065; load=0.00000
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 0, 4065; load=0.00000
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 1073741824, 4066; load=1.00000
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x62e1aa6fb880_0, 0, 32;
    %fork TD_Control_tb.generate_memory_file, S_0x62e1aa6fa200;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_24.1, 5;
    %vpi_func 3 227 "$realtobits" 64, &A<v0x62e1aa6fac70, v0x62e1aa6fb600_0 > {0 0 0};
    %load/vec4 v0x62e1aa6fab60_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %vpi_func 3 228 "$realtobits" 64, &A<v0x62e1aa6fb2b0, v0x62e1aa6fb600_0 > {0 0 0};
    %load/vec4 v0x62e1aa6fb1e0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x62e1aa637d10_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x62e1aa6422b0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x62e1aa642170_0, 0, 32;
    %fork TD_Control_tb.compute_expected_result, S_0x62e1aa5e4880;
    %join;
    %vpi_call/w 3 234 "$display", "Starting 3x3 computation (no tiling)..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
T_24.2 ;
    %load/vec4 v0x62e1aa6fb490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_24.4, 4;
    %pushi/vec4 10000, 0, 64;
    %vpi_func 3 240 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %or;
T_24.4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.3, 6;
    %wait E_0x62e1aa547a50;
    %jmp T_24.2;
T_24.3 ;
    %load/vec4 v0x62e1aa6fb490_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_24.5, 6;
    %vpi_call/w 3 243 "$display", "ERROR: Timeout waiting for done signal" {0 0 0};
    %jmp T_24.6;
T_24.5 ;
    %vpi_call/w 3 245 "$display", "Computation completed at time %0t", $time {0 0 0};
T_24.6 ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.7 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_24.8, 5;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x62e1aa6f6960, 4;
    %vpi_func/r 3 251 "$bitstoreal", S<0,vec4,u64> {1 0 0};
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fad10, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.7;
T_24.8 ;
    %vpi_call/w 3 254 "$display", "\012Result Matrix C:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.9 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_24.10, 5;
    %vpi_call/w 3 256 "$write", "  " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb6e0_0, 0, 32;
T_24.11 ;
    %load/vec4 v0x62e1aa6fb6e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_24.12, 5;
    %load/vec4 v0x62e1aa6fb600_0;
    %muli 3, 0, 32;
    %load/vec4 v0x62e1aa6fb6e0_0;
    %add;
    %ix/vec4/s 4;
    %load/ar v0x62e1aa6fad10, 4;
    %vpi_call/w 3 258 "$write", "%6.2f ", W<0,r> {0 1 0};
    %load/vec4 v0x62e1aa6fb6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb6e0_0, 0, 32;
    %jmp T_24.11;
T_24.12 ;
    %vpi_call/w 3 260 "$display", "\000" {0 0 0};
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.9;
T_24.10 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x62e1aa6faa80_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x62e1aa6fa7b0_0, 0, 32;
    %fork TD_Control_tb.verify_result, S_0x62e1aa6fa5d0;
    %join;
    %load/vec4 v0x62e1aa6fb560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.13, 4;
    %vpi_call/w 3 266 "$display", "\012TEST 1 PASSED: 3x3 optimal size (max_diff=%f)", v0x62e1aa6fb7c0_0 {0 0 0};
    %jmp T_24.14;
T_24.13 ;
    %vpi_call/w 3 268 "$display", "\012TEST 1 FAILED: %0d errors found", v0x62e1aa6fb560_0 {0 0 0};
T_24.14 ;
    %vpi_call/w 3 272 "$display", "\012-------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 273 "$display", "TEST 2: Undersized 2x2 Matrix - Weight Stationary" {0 0 0};
    %vpi_call/w 3 274 "$display", "-------------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x62e1aa6fafa0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x62e1aa6fb040_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x62e1aa6fb110_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x62e1aa6fab60_0, 0, 16;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x62e1aa6fb1e0_0, 0, 16;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x62e1aa6fade0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fb960_0, 0, 1;
    %pushi/real 1073741824, 4066; load=1.00000
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1073741824, 4067; load=2.00000
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1610612736, 4067; load=3.00000
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1073741824, 4068; load=4.00000
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1073741824, 4067; load=2.00000
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 1610612736, 4067; load=3.00000
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 1073741824, 4068; load=4.00000
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 1342177280, 4068; load=5.00000
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.15 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.16, 5;
    %vpi_func 3 298 "$realtobits" 64, &A<v0x62e1aa6fac70, v0x62e1aa6fb600_0 > {0 0 0};
    %load/vec4 v0x62e1aa6fab60_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %vpi_func 3 299 "$realtobits" 64, &A<v0x62e1aa6fb2b0, v0x62e1aa6fb600_0 > {0 0 0};
    %load/vec4 v0x62e1aa6fb1e0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.15;
T_24.16 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x62e1aa637d10_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x62e1aa6422b0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x62e1aa642170_0, 0, 32;
    %fork TD_Control_tb.compute_expected_result, S_0x62e1aa5e4880;
    %join;
    %vpi_call/w 3 305 "$display", "Expected C: [[10, 13], [22, 29]]" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
T_24.17 ;
    %load/vec4 v0x62e1aa6fb490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_24.19, 4;
    %pushi/vec4 10000, 0, 64;
    %vpi_func 3 311 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %or;
T_24.19;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.18, 6;
    %wait E_0x62e1aa547a50;
    %jmp T_24.17;
T_24.18 ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.20 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.21, 5;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x62e1aa6f6960, 4;
    %vpi_func/r 3 315 "$bitstoreal", S<0,vec4,u64> {1 0 0};
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fad10, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.20;
T_24.21 ;
    %vpi_call/w 3 318 "$display", "\012Result Matrix C:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.22 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_24.23, 5;
    %vpi_call/w 3 320 "$write", "  " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb6e0_0, 0, 32;
T_24.24 ;
    %load/vec4 v0x62e1aa6fb6e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_24.25, 5;
    %load/vec4 v0x62e1aa6fb600_0;
    %muli 2, 0, 32;
    %load/vec4 v0x62e1aa6fb6e0_0;
    %add;
    %ix/vec4/s 4;
    %load/ar v0x62e1aa6fad10, 4;
    %vpi_call/w 3 322 "$write", "%6.2f ", W<0,r> {0 1 0};
    %load/vec4 v0x62e1aa6fb6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb6e0_0, 0, 32;
    %jmp T_24.24;
T_24.25 ;
    %vpi_call/w 3 324 "$display", "\000" {0 0 0};
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.22;
T_24.23 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x62e1aa6faa80_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x62e1aa6fa7b0_0, 0, 32;
    %fork TD_Control_tb.verify_result, S_0x62e1aa6fa5d0;
    %join;
    %load/vec4 v0x62e1aa6fb560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.26, 4;
    %vpi_call/w 3 330 "$display", "\012TEST 2 PASSED: 2x2 undersized matrix" {0 0 0};
    %jmp T_24.27;
T_24.26 ;
    %vpi_call/w 3 332 "$display", "\012TEST 2 FAILED: %0d errors found", v0x62e1aa6fb560_0 {0 0 0};
T_24.27 ;
    %vpi_call/w 3 336 "$display", "\012-------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 337 "$display", "TEST 3: 5x5 Matrix with Tiling - Weight Stationary" {0 0 0};
    %vpi_call/w 3 338 "$display", "-------------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x62e1aa6fafa0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x62e1aa6fb040_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x62e1aa6fb110_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x62e1aa6fab60_0, 0, 16;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x62e1aa6fb1e0_0, 0, 16;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x62e1aa6fade0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fb960_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.28 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 25, 0, 32;
    %jmp/0xz T_24.29, 5;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %cvt/rv/s;
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fac70, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.28;
T_24.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.30 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 25, 0, 32;
    %jmp/0xz T_24.31, 5;
    %pushi/real 0, 4065; load=0.00000
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.30;
T_24.31 ;
    %pushi/real 1073741824, 4066; load=1.00000
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 1073741824, 4066; load=1.00000
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 1073741824, 4066; load=1.00000
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 1073741824, 4066; load=1.00000
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 1073741824, 4066; load=1.00000
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.32 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 25, 0, 32;
    %jmp/0xz T_24.33, 5;
    %vpi_func 3 369 "$realtobits" 64, &A<v0x62e1aa6fac70, v0x62e1aa6fb600_0 > {0 0 0};
    %load/vec4 v0x62e1aa6fab60_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %vpi_func 3 370 "$realtobits" 64, &A<v0x62e1aa6fb2b0, v0x62e1aa6fb600_0 > {0 0 0};
    %load/vec4 v0x62e1aa6fb1e0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.32;
T_24.33 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x62e1aa637d10_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x62e1aa6422b0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x62e1aa642170_0, 0, 32;
    %fork TD_Control_tb.compute_expected_result, S_0x62e1aa5e4880;
    %join;
    %vpi_call/w 3 376 "$display", "Testing 5x5 matrix (requires tiling into 2x2 tiles of 3x3)" {0 0 0};
    %vpi_call/w 3 377 "$display", "Number of tiles: i_tiles=%0d, j_tiles=%0d, k_tiles=%0d", 32'sb00000000000000000000000000000010, 32'sb00000000000000000000000000000010, 32'sb00000000000000000000000000000010 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
T_24.34 ;
    %load/vec4 v0x62e1aa6fb490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_24.36, 4;
    %pushi/vec4 50000, 0, 64;
    %vpi_func 3 384 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %or;
T_24.36;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.35, 6;
    %wait E_0x62e1aa547a50;
    %jmp T_24.34;
T_24.35 ;
    %load/vec4 v0x62e1aa6fb490_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_24.37, 6;
    %vpi_call/w 3 387 "$display", "ERROR: Timeout waiting for done signal" {0 0 0};
    %jmp T_24.38;
T_24.37 ;
    %vpi_call/w 3 389 "$display", "Computation completed at time %0t", $time {0 0 0};
T_24.38 ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.39 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 25, 0, 32;
    %jmp/0xz T_24.40, 5;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x62e1aa6f6960, 4;
    %vpi_func/r 3 395 "$bitstoreal", S<0,vec4,u64> {1 0 0};
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fad10, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.39;
T_24.40 ;
    %vpi_call/w 3 398 "$display", "\012Result Matrix C (first 3 rows):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.41 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_24.42, 5;
    %vpi_call/w 3 400 "$write", "  " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb6e0_0, 0, 32;
T_24.43 ;
    %load/vec4 v0x62e1aa6fb6e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_24.44, 5;
    %load/vec4 v0x62e1aa6fb600_0;
    %muli 5, 0, 32;
    %load/vec4 v0x62e1aa6fb6e0_0;
    %add;
    %ix/vec4/s 4;
    %load/ar v0x62e1aa6fad10, 4;
    %vpi_call/w 3 402 "$write", "%6.2f ", W<0,r> {0 1 0};
    %load/vec4 v0x62e1aa6fb6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb6e0_0, 0, 32;
    %jmp T_24.43;
T_24.44 ;
    %vpi_call/w 3 404 "$display", "\000" {0 0 0};
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.41;
T_24.42 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x62e1aa6faa80_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x62e1aa6fa7b0_0, 0, 32;
    %fork TD_Control_tb.verify_result, S_0x62e1aa6fa5d0;
    %join;
    %load/vec4 v0x62e1aa6fb560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.45, 4;
    %vpi_call/w 3 410 "$display", "\012TEST 3 PASSED: 5x5 tiled matrix multiplication" {0 0 0};
    %jmp T_24.46;
T_24.45 ;
    %vpi_call/w 3 412 "$display", "\012TEST 3 FAILED: %0d errors found", v0x62e1aa6fb560_0 {0 0 0};
T_24.46 ;
    %vpi_call/w 3 416 "$display", "\012-------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 417 "$display", "TEST 4: 7x7 Matrix with Tiling - Output Stationary" {0 0 0};
    %vpi_call/w 3 418 "$display", "-------------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x62e1aa6fafa0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x62e1aa6fb040_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x62e1aa6fb110_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x62e1aa6fab60_0, 0, 16;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x62e1aa6fb1e0_0, 0, 16;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x62e1aa6fade0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fb960_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.47 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 49, 0, 32;
    %jmp/0xz T_24.48, 5;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %cvt/rv/s;
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fac70, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.47;
T_24.48 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.49 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 49, 0, 32;
    %jmp/0xz T_24.50, 5;
    %pushi/real 0, 4065; load=0.00000
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.49;
T_24.50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.51 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_24.52, 5;
    %pushi/real 1073741824, 4066; load=1.00000
    %load/vec4 v0x62e1aa6fb600_0;
    %muli 7, 0, 32;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4/s 4;
    %store/reala v0x62e1aa6fb2b0, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.51;
T_24.52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.53 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 49, 0, 32;
    %jmp/0xz T_24.54, 5;
    %vpi_func 3 447 "$realtobits" 64, &A<v0x62e1aa6fac70, v0x62e1aa6fb600_0 > {0 0 0};
    %load/vec4 v0x62e1aa6fab60_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %vpi_func 3 448 "$realtobits" 64, &A<v0x62e1aa6fb2b0, v0x62e1aa6fb600_0 > {0 0 0};
    %load/vec4 v0x62e1aa6fb1e0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.53;
T_24.54 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x62e1aa637d10_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x62e1aa6422b0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x62e1aa642170_0, 0, 32;
    %fork TD_Control_tb.compute_expected_result, S_0x62e1aa5e4880;
    %join;
    %vpi_call/w 3 454 "$display", "Testing 7x7 matrix with Output Stationary mode" {0 0 0};
    %vpi_call/w 3 455 "$display", "Number of tiles: i_tiles=%0d, j_tiles=%0d, k_tiles=%0d", 32'sb00000000000000000000000000000011, 32'sb00000000000000000000000000000011, 32'sb00000000000000000000000000000011 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
T_24.55 ;
    %load/vec4 v0x62e1aa6fb490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_24.57, 4;
    %pushi/vec4 100000, 0, 64;
    %vpi_func 3 462 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %or;
T_24.57;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.56, 6;
    %wait E_0x62e1aa547a50;
    %jmp T_24.55;
T_24.56 ;
    %load/vec4 v0x62e1aa6fb490_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_24.58, 6;
    %vpi_call/w 3 465 "$display", "ERROR: Timeout waiting for done signal" {0 0 0};
    %jmp T_24.59;
T_24.58 ;
    %vpi_call/w 3 467 "$display", "Computation completed at time %0t", $time {0 0 0};
T_24.59 ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.60 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 49, 0, 32;
    %jmp/0xz T_24.61, 5;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x62e1aa6f6960, 4;
    %vpi_func/r 3 473 "$bitstoreal", S<0,vec4,u64> {1 0 0};
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fad10, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.60;
T_24.61 ;
    %vpi_call/w 3 476 "$display", "\012Result Matrix C (first 3 rows):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.62 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_24.63, 5;
    %vpi_call/w 3 478 "$write", "  " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb6e0_0, 0, 32;
T_24.64 ;
    %load/vec4 v0x62e1aa6fb6e0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_24.65, 5;
    %load/vec4 v0x62e1aa6fb600_0;
    %muli 7, 0, 32;
    %load/vec4 v0x62e1aa6fb6e0_0;
    %add;
    %ix/vec4/s 4;
    %load/ar v0x62e1aa6fad10, 4;
    %vpi_call/w 3 480 "$write", "%6.2f ", W<0,r> {0 1 0};
    %load/vec4 v0x62e1aa6fb6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb6e0_0, 0, 32;
    %jmp T_24.64;
T_24.65 ;
    %vpi_call/w 3 482 "$display", "\000" {0 0 0};
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.62;
T_24.63 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x62e1aa6faa80_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x62e1aa6fa7b0_0, 0, 32;
    %fork TD_Control_tb.verify_result, S_0x62e1aa6fa5d0;
    %join;
    %load/vec4 v0x62e1aa6fb560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.66, 4;
    %vpi_call/w 3 488 "$display", "\012TEST 4 PASSED: 7x7 tiled matrix with Output Stationary" {0 0 0};
    %jmp T_24.67;
T_24.66 ;
    %vpi_call/w 3 490 "$display", "\012TEST 4 FAILED: %0d errors found", v0x62e1aa6fb560_0 {0 0 0};
T_24.67 ;
    %vpi_call/w 3 494 "$display", "\012-------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 495 "$display", "TEST 5: Non-square 4x6 * 6x5 Matrix" {0 0 0};
    %vpi_call/w 3 496 "$display", "-------------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x62e1aa6fafa0_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x62e1aa6fb040_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x62e1aa6fb110_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x62e1aa6fab60_0, 0, 16;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x62e1aa6fb1e0_0, 0, 16;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x62e1aa6fade0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fb960_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.68 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_24.69, 5;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %cvt/rv/s;
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fac70, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.68;
T_24.69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.70 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_24.71, 5;
    %load/vec4 v0x62e1aa6fb600_0;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %addi 1, 0, 32;
    %cvt/rv/s;
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.70;
T_24.71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.72 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_24.73, 5;
    %vpi_func 3 522 "$realtobits" 64, &A<v0x62e1aa6fac70, v0x62e1aa6fb600_0 > {0 0 0};
    %load/vec4 v0x62e1aa6fab60_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.72;
T_24.73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.74 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_24.75, 5;
    %vpi_func 3 525 "$realtobits" 64, &A<v0x62e1aa6fb2b0, v0x62e1aa6fb600_0 > {0 0 0};
    %load/vec4 v0x62e1aa6fb1e0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.74;
T_24.75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.76 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_24.77, 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.76;
T_24.77 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x62e1aa637d10_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x62e1aa6422b0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x62e1aa642170_0, 0, 32;
    %fork TD_Control_tb.compute_expected_result, S_0x62e1aa5e4880;
    %join;
    %vpi_call/w 3 533 "$display", "Testing 4x6 * 6x5 = 4x5 matrix multiplication" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
T_24.78 ;
    %load/vec4 v0x62e1aa6fb490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_24.80, 4;
    %pushi/vec4 50000, 0, 64;
    %vpi_func 3 539 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %or;
T_24.80;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.79, 6;
    %wait E_0x62e1aa547a50;
    %jmp T_24.78;
T_24.79 ;
    %load/vec4 v0x62e1aa6fb490_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_24.81, 6;
    %vpi_call/w 3 542 "$display", "ERROR: Timeout waiting for done signal" {0 0 0};
    %jmp T_24.82;
T_24.81 ;
    %vpi_call/w 3 544 "$display", "Computation completed at time %0t", $time {0 0 0};
T_24.82 ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.83 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_24.84, 5;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x62e1aa6f6960, 4;
    %vpi_func/r 3 550 "$bitstoreal", S<0,vec4,u64> {1 0 0};
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fad10, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.83;
T_24.84 ;
    %vpi_call/w 3 553 "$display", "\012Result Matrix C (4x5):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.85 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.86, 5;
    %vpi_call/w 3 555 "$write", "  " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb6e0_0, 0, 32;
T_24.87 ;
    %load/vec4 v0x62e1aa6fb6e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_24.88, 5;
    %load/vec4 v0x62e1aa6fb600_0;
    %muli 5, 0, 32;
    %load/vec4 v0x62e1aa6fb6e0_0;
    %add;
    %ix/vec4/s 4;
    %load/ar v0x62e1aa6fad10, 4;
    %vpi_call/w 3 557 "$write", "%7.1f ", W<0,r> {0 1 0};
    %load/vec4 v0x62e1aa6fb6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb6e0_0, 0, 32;
    %jmp T_24.87;
T_24.88 ;
    %vpi_call/w 3 559 "$display", "\000" {0 0 0};
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.85;
T_24.86 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x62e1aa6faa80_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x62e1aa6fa7b0_0, 0, 32;
    %fork TD_Control_tb.verify_result, S_0x62e1aa6fa5d0;
    %join;
    %load/vec4 v0x62e1aa6fb560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.89, 4;
    %vpi_call/w 3 565 "$display", "\012TEST 5 PASSED: Non-square matrix multiplication" {0 0 0};
    %jmp T_24.90;
T_24.89 ;
    %vpi_call/w 3 567 "$display", "\012TEST 5 FAILED: %0d errors found", v0x62e1aa6fb560_0 {0 0 0};
T_24.90 ;
    %vpi_call/w 3 571 "$display", "\012-------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 572 "$display", "TEST 6: Minimal 1x1 Matrix" {0 0 0};
    %vpi_call/w 3 573 "$display", "-------------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x62e1aa6fafa0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x62e1aa6fb040_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x62e1aa6fb110_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x62e1aa6fab60_0, 0, 16;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x62e1aa6fb1e0_0, 0, 16;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x62e1aa6fade0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fb960_0, 0, 1;
    %pushi/real 1879048192, 4068; load=7.00000
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fac70, 4;
    %pushi/real 1476395008, 4069; load=11.0000
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %pushi/real 1879048192, 4068; load=7.00000
    %vpi_func 3 591 "$realtobits" 64, W<0,r> {0 1 0};
    %load/vec4 v0x62e1aa6fab60_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %pushi/real 1476395008, 4069; load=11.0000
    %vpi_func 3 592 "$realtobits" 64, W<0,r> {0 1 0};
    %load/vec4 v0x62e1aa6fb1e0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %pushi/real 1291845632, 4072; load=77.0000
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6faeb0, 4;
    %vpi_call/w 3 597 "$display", "A = [7], W = [11], Expected C = [77]" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
T_24.91 ;
    %load/vec4 v0x62e1aa6fb490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_24.93, 4;
    %pushi/vec4 10000, 0, 64;
    %vpi_func 3 603 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %or;
T_24.93;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.92, 6;
    %wait E_0x62e1aa547a50;
    %jmp T_24.91;
T_24.92 ;
    %delay 50, 0;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x62e1aa6f6960, 4;
    %vpi_func/r 3 606 "$bitstoreal", S<0,vec4,u64> {1 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x62e1aa6fad10, 4;
    %vpi_call/w 3 608 "$display", "Result C = [%f]", &A<v0x62e1aa6fad10, 0> {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x62e1aa6faa80_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x62e1aa6fa7b0_0, 0, 32;
    %fork TD_Control_tb.verify_result, S_0x62e1aa6fa5d0;
    %join;
    %load/vec4 v0x62e1aa6fb560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.94, 4;
    %vpi_call/w 3 613 "$display", "\012TEST 6 PASSED: 1x1 minimal matrix" {0 0 0};
    %jmp T_24.95;
T_24.94 ;
    %vpi_call/w 3 615 "$display", "\012TEST 6 FAILED: %0d errors found", v0x62e1aa6fb560_0 {0 0 0};
T_24.95 ;
    %vpi_call/w 3 619 "$display", "\012-------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 620 "$display", "TEST 7: Large 10x10 Matrix (Heavy Tiling)" {0 0 0};
    %vpi_call/w 3 621 "$display", "-------------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fba00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x62e1aa6fafa0_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x62e1aa6fb040_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x62e1aa6fb110_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x62e1aa6fab60_0, 0, 16;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x62e1aa6fb1e0_0, 0, 16;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x62e1aa6fade0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fb960_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.96 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_24.97, 5;
    %load/vec4 v0x62e1aa6fb600_0;
    %pushi/vec4 10, 0, 32;
    %div/s;
    %addi 1, 0, 32;
    %cvt/rv/s;
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fac70, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.96;
T_24.97 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.98 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_24.99, 5;
    %pushi/real 0, 4065; load=0.00000
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fb2b0, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.98;
T_24.99 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.100 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_24.101, 5;
    %pushi/real 1073741824, 4066; load=1.00000
    %load/vec4 v0x62e1aa6fb600_0;
    %muli 10, 0, 32;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4/s 4;
    %store/reala v0x62e1aa6fb2b0, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.100;
T_24.101 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.102 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_24.103, 5;
    %vpi_func 3 650 "$realtobits" 64, &A<v0x62e1aa6fac70, v0x62e1aa6fb600_0 > {0 0 0};
    %load/vec4 v0x62e1aa6fab60_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %vpi_func 3 651 "$realtobits" 64, &A<v0x62e1aa6fb2b0, v0x62e1aa6fb600_0 > {0 0 0};
    %load/vec4 v0x62e1aa6fb1e0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x62e1aa6f6960, 4, 0;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.102;
T_24.103 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x62e1aa637d10_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x62e1aa6422b0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x62e1aa642170_0, 0, 32;
    %fork TD_Control_tb.compute_expected_result, S_0x62e1aa5e4880;
    %join;
    %vpi_call/w 3 657 "$display", "Testing 10x10 matrix (requires 4x4x4 = 64 tile operations)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62e1aa6fbaa0_0, 0, 1;
T_24.104 ;
    %load/vec4 v0x62e1aa6fb490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_24.106, 4;
    %pushi/vec4 200000, 0, 64;
    %vpi_func 3 663 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %or;
T_24.106;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.105, 6;
    %wait E_0x62e1aa547a50;
    %jmp T_24.104;
T_24.105 ;
    %load/vec4 v0x62e1aa6fb490_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_24.107, 6;
    %vpi_call/w 3 666 "$display", "ERROR: Timeout waiting for done signal" {0 0 0};
    %jmp T_24.108;
T_24.107 ;
    %vpi_call/w 3 668 "$display", "Computation completed at time %0t", $time {0 0 0};
T_24.108 ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.109 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_24.110, 5;
    %load/vec4 v0x62e1aa6fade0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %load/vec4 v0x62e1aa6fb600_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x62e1aa6f6960, 4;
    %vpi_func/r 3 674 "$bitstoreal", S<0,vec4,u64> {1 0 0};
    %ix/getv/s 4, v0x62e1aa6fb600_0;
    %store/reala v0x62e1aa6fad10, 4;
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.109;
T_24.110 ;
    %vpi_call/w 3 677 "$display", "\012Result Matrix C (first 5 rows):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
T_24.111 ;
    %load/vec4 v0x62e1aa6fb600_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_24.112, 5;
    %vpi_call/w 3 679 "$write", "  " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62e1aa6fb6e0_0, 0, 32;
T_24.113 ;
    %load/vec4 v0x62e1aa6fb6e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_24.114, 5;
    %load/vec4 v0x62e1aa6fb600_0;
    %muli 10, 0, 32;
    %load/vec4 v0x62e1aa6fb6e0_0;
    %add;
    %ix/vec4/s 4;
    %load/ar v0x62e1aa6fad10, 4;
    %vpi_call/w 3 681 "$write", "%5.1f ", W<0,r> {0 1 0};
    %load/vec4 v0x62e1aa6fb6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb6e0_0, 0, 32;
    %jmp T_24.113;
T_24.114 ;
    %vpi_call/w 3 683 "$display", "\000" {0 0 0};
    %load/vec4 v0x62e1aa6fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62e1aa6fb600_0, 0, 32;
    %jmp T_24.111;
T_24.112 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x62e1aa6faa80_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x62e1aa6fa7b0_0, 0, 32;
    %fork TD_Control_tb.verify_result, S_0x62e1aa6fa5d0;
    %join;
    %load/vec4 v0x62e1aa6fb560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.115, 4;
    %vpi_call/w 3 689 "$display", "\012TEST 7 PASSED: 10x10 large matrix with heavy tiling" {0 0 0};
    %jmp T_24.116;
T_24.115 ;
    %vpi_call/w 3 691 "$display", "\012TEST 7 FAILED: %0d errors found", v0x62e1aa6fb560_0 {0 0 0};
T_24.116 ;
    %delay 100, 0;
    %vpi_call/w 3 696 "$display", "\012=======================================================" {0 0 0};
    %vpi_call/w 3 697 "$display", "        Control Module Tests Completed" {0 0 0};
    %vpi_call/w 3 698 "$display", "=======================================================\012" {0 0 0};
    %vpi_call/w 3 700 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x62e1aa63d8e0;
T_25 ;
    %delay 2000000, 0;
    %vpi_call/w 3 705 "$display", "\012ERROR: Testbench timeout!" {0 0 0};
    %vpi_call/w 3 706 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "Control_tb.v";
    "Control.v";
    "MatMul_Controller.v";
    "SA_MxN.v";
    "PE.v";
    "Memory.v";
