(S (NP (NP (NNP Convolutional) (JJ neural) (NN network) (PRN (-LRB- -LRB-) (NNP CNN) (-RRB- -RRB-)) (VBP dataflow) (NN inference) (NNS accelerators)) (VP (VBN implemented) (PP (IN in) (NP (NP (NNP Field) (NNP Programmable) (NNP Gate) (NNP Arrays)) (PRN (-LRB- -LRB-) (NP (NNP FPGAs)) (-RRB- -RRB-)))))) (VP (VBP have) (VP (VBN demonstrated) (NP (NP (VBN increased) (NN energy) (NN efficiency)) (CC and) (NP (JJR lower) (NN latency))) (PP (VBN compared) (PP (TO to) (NP (NP (NNP CNN) (NN execution)) (PP (IN on) (NP (NNP CPUs) (CC or) (NNP GPUs)))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (NP (DT the) (JJ complex) (NNS shapes)) (PP (IN of) (NP (NNP CNN) (NN parameter) (NNS memories)))) (VP (VBP do) (RB not) (ADVP (RB typically)) (RB map) (ADVP (RB well)) (PP (TO to) (NP (NP (NNP FPGA) (JJ on-chip) (NNS memories)) (PRN (-LRB- -LRB-) (NP (NNP OCM)) (-RRB- -RRB-)))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VP (NNS results) (PP (IN in) (NP (JJ poor) (NNP OCM) (NN utilization)))) (CC and) (VP (ADVP (RB ultimately)) (VBZ limits) (NP (NP (DT the) (NN size) (CC and) (NNS types)) (PP (IN of) (NP (NP (NNP CNNs)) (SBAR (WHNP (WDT which)) (S (VP (MD can) (VP (VB be) (VP (ADVP (RB effectively)) (VBN accelerated) (PP (IN on) (NP (NNP FPGAs)))))))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (DT a) (NN design) (NN methodology)) (SBAR (WHNP (WDT that)) (S (VP (VBZ improves) (NP (NP (DT the) (NN mapping) (NN efficiency)) (PP (IN of) (NP (NNP CNN) (NNS parameters))) (PP (TO to) (NP (NNP FPGA) (NNP OCM))))))))) (. .))
(S (NP (PRP We)) (VP (VP (VBP frame) (NP (DT the) (NN mapping)) (PP (IN as) (NP (DT a) (NN bin) (NN packing) (NN problem)))) (CC and) (VP (NN determine) (SBAR (IN that) (S (NP (JJ traditional) (NN bin) (NN packing) (NNS algorithms)) (VP (VBP are) (RB not) (ADJP (ADVP (RB well)) (VBN suited) (S (VP (TO to) (VP (VB solve) (NP (DT the) (NN problem)) (PP (IN within) (NP (ADJP (NNP FPGA-) (CC and) (JJ CNN-specific)) (NNS constraints)))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP hybridize) (NP (NP (JJ genetic) (NN algorithms)) (CC and) (NP (VBD simulated) (VBG annealing))) (PP (IN with) (NP (JJ traditional) (NN bin) (VBG packing) (NNS heuristics))) (S (VP (TO to) (VP (VB create) (NP (NP (JJ flexible) (NNS mappers)) (ADJP (JJ capable) (PP (IN of) (S (VP (VBG grouping) (NP (NN parameter) (NNS memories)) (SBAR (JJ such) (IN that) (S (NP (DT each) (NN group)) (VP (ADVP (RB optimally)) (VBZ fits) (NP (NNP FPGA) (JJ on-chip) (NNS memories)))))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP evaluate) (NP (DT these) (NNS algorithms)) (PP (IN on) (NP (NP (DT a) (NN variety)) (PP (IN of) (NP (NNP FPGA) (NN inference) (NNS accelerators)))))) (. .))
