Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct 18 16:17:35 2024
| Host         : PC-CAUTERO-NEW running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.166   -14027.359                  11829                33853       -2.162      -58.825                     28                33853        1.000        0.000                       0                 13435  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk          -4.166   -14022.747                  11793                31653        0.049        0.000                      0                31653        3.500        0.000                       0                 12354  
  pll_dac_clk_1x        0.563        0.000                      0                   45        0.241        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -0.447       -1.270                      7                  412        0.058        0.000                      0                  412        1.500        0.000                       0                   217  
clk_fpga_3             -0.152       -3.343                     29                 1655        0.098        0.000                      0                 1655        1.000        0.000                       0                   808  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           5.939        0.000                      0                   28       -2.162      -58.825                     28                   28  
pll_adc_clk     pll_dac_clk_1x        2.665        0.000                      0                   28        0.446        0.000                      0                   28  
pll_adc_clk     pll_pwm_clk           0.357        0.000                      0                   94        0.133        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :        11793  Failing Endpoints,  Worst Slack       -4.166ns,  Total Violation   -14022.747ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.166ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/p_ay2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 9.100ns (75.727%)  route 2.917ns (24.273%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.768     6.001    i_dsp/genblk4[4].iir/p_ay2_module/clk_i
    DSP48_X0Y4           DSP48E1                                      r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    10.207 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.209    i_dsp/genblk4[4].iir/p_ay2_module/product0__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.727 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[0]
                         net (fo=2, routed)           0.905    12.632    i_dsp/genblk4[4].iir/p_ay2_module/product0__2_n_105
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124    12.756 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17/O
                         net (fo=1, routed)           0.000    12.756    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.306 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.306    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.420 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.534 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.534    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.648 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.648    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.762 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.762    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.876 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.876    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.990 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.990    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.104 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.104    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.218    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.332    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.554 r  i_dsp/genblk4[4].iir/p_ay2_module/overflow_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.783    15.337    i_dsp/genblk4[4].iir/p_ay2_module_n_30
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    16.169 r  i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.169    i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.484 r  i_dsp/genblk4[4].iir/overflow_reg[1]_i_2/O[3]
                         net (fo=32, routed)          1.227    17.711    i_dsp/genblk4[4].iir/p_0_in_0[2]
    SLICE_X3Y19          LUT5 (Prop_lut5_I3_O)        0.307    18.018 r  i_dsp/genblk4[4].iir/p_ay2[24]_i_1/O
                         net (fo=1, routed)           0.000    18.018    i_dsp/genblk4[4].iir/p_ay2_full[24]
    SLICE_X3Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.540    13.430    i_dsp/genblk4[4].iir/clk_i
    SLICE_X3Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[24]/C
                         clock pessimism              0.458    13.888    
                         clock uncertainty           -0.069    13.819    
    SLICE_X3Y19          FDRE (Setup_fdre_C_D)        0.032    13.851    i_dsp/genblk4[4].iir/p_ay2_reg[24]
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                         -18.018    
  -------------------------------------------------------------------
                         slack                                 -4.166    

Slack (VIOLATED) :        -4.134ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/p_ay2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        12.031ns  (logic 9.107ns (75.695%)  route 2.924ns (24.305%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.768     6.001    i_dsp/genblk4[4].iir/p_ay2_module/clk_i
    DSP48_X0Y4           DSP48E1                                      r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    10.207 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.209    i_dsp/genblk4[4].iir/p_ay2_module/product0__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.727 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[0]
                         net (fo=2, routed)           0.905    12.632    i_dsp/genblk4[4].iir/p_ay2_module/product0__2_n_105
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124    12.756 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17/O
                         net (fo=1, routed)           0.000    12.756    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.306 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.306    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.420 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.534 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.534    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.648 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.648    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.762 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.762    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.876 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.876    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.990 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.990    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.104 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.104    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.218    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.332    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.554 r  i_dsp/genblk4[4].iir/p_ay2_module/overflow_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.783    15.337    i_dsp/genblk4[4].iir/p_ay2_module_n_30
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    16.169 r  i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.169    i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.492 r  i_dsp/genblk4[4].iir/overflow_reg[1]_i_2/O[1]
                         net (fo=32, routed)          1.234    17.726    i_dsp/genblk4[4].iir/p_0_in_0[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I2_O)        0.306    18.032 r  i_dsp/genblk4[4].iir/p_ay2[22]_i_1/O
                         net (fo=1, routed)           0.000    18.032    i_dsp/genblk4[4].iir/p_ay2_full[22]
    SLICE_X4Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.540    13.430    i_dsp/genblk4[4].iir/clk_i
    SLICE_X4Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[22]/C
                         clock pessimism              0.458    13.888    
                         clock uncertainty           -0.069    13.819    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.079    13.898    i_dsp/genblk4[4].iir/p_ay2_reg[22]
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                         -18.032    
  -------------------------------------------------------------------
                         slack                                 -4.134    

Slack (VIOLATED) :        -4.120ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/p_ay2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 9.107ns (75.783%)  route 2.910ns (24.217%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.768     6.001    i_dsp/genblk4[4].iir/p_ay2_module/clk_i
    DSP48_X0Y4           DSP48E1                                      r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    10.207 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.209    i_dsp/genblk4[4].iir/p_ay2_module/product0__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.727 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[0]
                         net (fo=2, routed)           0.905    12.632    i_dsp/genblk4[4].iir/p_ay2_module/product0__2_n_105
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124    12.756 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17/O
                         net (fo=1, routed)           0.000    12.756    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.306 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.306    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.420 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.534 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.534    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.648 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.648    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.762 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.762    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.876 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.876    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.990 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.990    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.104 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.104    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.218    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.332    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.554 r  i_dsp/genblk4[4].iir/p_ay2_module/overflow_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.783    15.337    i_dsp/genblk4[4].iir/p_ay2_module_n_30
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    16.169 r  i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.169    i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.492 r  i_dsp/genblk4[4].iir/overflow_reg[1]_i_2/O[1]
                         net (fo=32, routed)          1.220    17.712    i_dsp/genblk4[4].iir/p_0_in_0[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I2_O)        0.306    18.018 r  i_dsp/genblk4[4].iir/p_ay2[21]_i_1/O
                         net (fo=1, routed)           0.000    18.018    i_dsp/genblk4[4].iir/p_ay2_full[21]
    SLICE_X4Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.540    13.430    i_dsp/genblk4[4].iir/clk_i
    SLICE_X4Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[21]/C
                         clock pessimism              0.458    13.888    
                         clock uncertainty           -0.069    13.819    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.079    13.898    i_dsp/genblk4[4].iir/p_ay2_reg[21]
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                         -18.018    
  -------------------------------------------------------------------
                         slack                                 -4.120    

Slack (VIOLATED) :        -4.119ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/p_ay2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        12.019ns  (logic 9.107ns (75.770%)  route 2.912ns (24.230%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 13.433 - 8.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.768     6.001    i_dsp/genblk4[4].iir/p_ay2_module/clk_i
    DSP48_X0Y4           DSP48E1                                      r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    10.207 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.209    i_dsp/genblk4[4].iir/p_ay2_module/product0__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.727 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[0]
                         net (fo=2, routed)           0.905    12.632    i_dsp/genblk4[4].iir/p_ay2_module/product0__2_n_105
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124    12.756 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17/O
                         net (fo=1, routed)           0.000    12.756    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.306 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.306    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.420 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.534 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.534    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.648 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.648    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.762 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.762    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.876 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.876    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.990 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.990    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.104 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.104    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.218    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.332    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.554 r  i_dsp/genblk4[4].iir/p_ay2_module/overflow_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.783    15.337    i_dsp/genblk4[4].iir/p_ay2_module_n_30
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    16.169 r  i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.169    i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.492 r  i_dsp/genblk4[4].iir/overflow_reg[1]_i_2/O[1]
                         net (fo=32, routed)          1.222    17.714    i_dsp/genblk4[4].iir/p_0_in_0[0]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.306    18.020 r  i_dsp/genblk4[4].iir/p_ay2[5]_i_1/O
                         net (fo=1, routed)           0.000    18.020    i_dsp/genblk4[4].iir/p_ay2_full[5]
    SLICE_X4Y17          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.543    13.433    i_dsp/genblk4[4].iir/clk_i
    SLICE_X4Y17          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[5]/C
                         clock pessimism              0.458    13.891    
                         clock uncertainty           -0.069    13.822    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)        0.079    13.901    i_dsp/genblk4[4].iir/p_ay2_reg[5]
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                         -18.020    
  -------------------------------------------------------------------
                         slack                                 -4.119    

Slack (VIOLATED) :        -4.114ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/p_ay2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        12.007ns  (logic 9.107ns (75.849%)  route 2.900ns (24.151%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.768     6.001    i_dsp/genblk4[4].iir/p_ay2_module/clk_i
    DSP48_X0Y4           DSP48E1                                      r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    10.207 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.209    i_dsp/genblk4[4].iir/p_ay2_module/product0__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.727 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[0]
                         net (fo=2, routed)           0.905    12.632    i_dsp/genblk4[4].iir/p_ay2_module/product0__2_n_105
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124    12.756 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17/O
                         net (fo=1, routed)           0.000    12.756    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.306 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.306    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.420 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.534 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.534    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.648 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.648    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.762 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.762    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.876 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.876    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.990 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.990    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.104 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.104    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.218    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.332    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.554 r  i_dsp/genblk4[4].iir/p_ay2_module/overflow_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.783    15.337    i_dsp/genblk4[4].iir/p_ay2_module_n_30
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    16.169 r  i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.169    i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.492 r  i_dsp/genblk4[4].iir/overflow_reg[1]_i_2/O[1]
                         net (fo=32, routed)          1.209    17.701    i_dsp/genblk4[4].iir/p_0_in_0[0]
    SLICE_X8Y15          LUT5 (Prop_lut5_I2_O)        0.306    18.007 r  i_dsp/genblk4[4].iir/p_ay2[9]_i_1/O
                         net (fo=1, routed)           0.000    18.007    i_dsp/genblk4[4].iir/p_ay2_full[9]
    SLICE_X8Y15          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.501    13.391    i_dsp/genblk4[4].iir/clk_i
    SLICE_X8Y15          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[9]/C
                         clock pessimism              0.492    13.883    
                         clock uncertainty           -0.069    13.814    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.079    13.893    i_dsp/genblk4[4].iir/p_ay2_reg[9]
  -------------------------------------------------------------------
                         required time                         13.893    
                         arrival time                         -18.007    
  -------------------------------------------------------------------
                         slack                                 -4.114    

Slack (VIOLATED) :        -4.044ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/p_ay2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        11.894ns  (logic 9.107ns (76.568%)  route 2.787ns (23.432%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.768     6.001    i_dsp/genblk4[4].iir/p_ay2_module/clk_i
    DSP48_X0Y4           DSP48E1                                      r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    10.207 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.209    i_dsp/genblk4[4].iir/p_ay2_module/product0__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.727 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[0]
                         net (fo=2, routed)           0.905    12.632    i_dsp/genblk4[4].iir/p_ay2_module/product0__2_n_105
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124    12.756 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17/O
                         net (fo=1, routed)           0.000    12.756    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.306 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.306    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.420 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.534 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.534    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.648 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.648    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.762 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.762    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.876 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.876    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.990 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.990    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.104 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.104    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.218    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.332    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.554 r  i_dsp/genblk4[4].iir/p_ay2_module/overflow_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.783    15.337    i_dsp/genblk4[4].iir/p_ay2_module_n_30
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    16.169 r  i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.169    i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.492 r  i_dsp/genblk4[4].iir/overflow_reg[1]_i_2/O[1]
                         net (fo=32, routed)          1.097    17.589    i_dsp/genblk4[4].iir/p_0_in_0[0]
    SLICE_X5Y19          LUT5 (Prop_lut5_I2_O)        0.306    17.895 r  i_dsp/genblk4[4].iir/p_ay2[19]_i_1/O
                         net (fo=1, routed)           0.000    17.895    i_dsp/genblk4[4].iir/p_ay2_full[19]
    SLICE_X5Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.540    13.430    i_dsp/genblk4[4].iir/clk_i
    SLICE_X5Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[19]/C
                         clock pessimism              0.458    13.888    
                         clock uncertainty           -0.069    13.819    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.031    13.850    i_dsp/genblk4[4].iir/p_ay2_reg[19]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                         -17.895    
  -------------------------------------------------------------------
                         slack                                 -4.044    

Slack (VIOLATED) :        -4.041ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/p_ay2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 9.107ns (76.600%)  route 2.782ns (23.400%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.768     6.001    i_dsp/genblk4[4].iir/p_ay2_module/clk_i
    DSP48_X0Y4           DSP48E1                                      r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    10.207 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.209    i_dsp/genblk4[4].iir/p_ay2_module/product0__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.727 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[0]
                         net (fo=2, routed)           0.905    12.632    i_dsp/genblk4[4].iir/p_ay2_module/product0__2_n_105
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124    12.756 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17/O
                         net (fo=1, routed)           0.000    12.756    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.306 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.306    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.420 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.534 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.534    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.648 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.648    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.762 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.762    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.876 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.876    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.990 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.990    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.104 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.104    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.218    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.332    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.554 r  i_dsp/genblk4[4].iir/p_ay2_module/overflow_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.783    15.337    i_dsp/genblk4[4].iir/p_ay2_module_n_30
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    16.169 r  i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.169    i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.492 r  i_dsp/genblk4[4].iir/overflow_reg[1]_i_2/O[1]
                         net (fo=32, routed)          1.092    17.584    i_dsp/genblk4[4].iir/p_0_in_0[0]
    SLICE_X5Y19          LUT5 (Prop_lut5_I2_O)        0.306    17.890 r  i_dsp/genblk4[4].iir/p_ay2[18]_i_1/O
                         net (fo=1, routed)           0.000    17.890    i_dsp/genblk4[4].iir/p_ay2_full[18]
    SLICE_X5Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.540    13.430    i_dsp/genblk4[4].iir/clk_i
    SLICE_X5Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[18]/C
                         clock pessimism              0.458    13.888    
                         clock uncertainty           -0.069    13.819    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.029    13.848    i_dsp/genblk4[4].iir/p_ay2_reg[18]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                 -4.041    

Slack (VIOLATED) :        -4.041ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/p_ay2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        11.891ns  (logic 9.107ns (76.587%)  route 2.784ns (23.413%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.768     6.001    i_dsp/genblk4[4].iir/p_ay2_module/clk_i
    DSP48_X0Y4           DSP48E1                                      r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    10.207 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.209    i_dsp/genblk4[4].iir/p_ay2_module/product0__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.727 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[0]
                         net (fo=2, routed)           0.905    12.632    i_dsp/genblk4[4].iir/p_ay2_module/product0__2_n_105
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124    12.756 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17/O
                         net (fo=1, routed)           0.000    12.756    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.306 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.306    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.420 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.534 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.534    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.648 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.648    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.762 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.762    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.876 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.876    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.990 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.990    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.104 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.104    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.218    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.332    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.554 r  i_dsp/genblk4[4].iir/p_ay2_module/overflow_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.783    15.337    i_dsp/genblk4[4].iir/p_ay2_module_n_30
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    16.169 r  i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.169    i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.492 r  i_dsp/genblk4[4].iir/overflow_reg[1]_i_2/O[1]
                         net (fo=32, routed)          1.094    17.586    i_dsp/genblk4[4].iir/p_0_in_0[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I2_O)        0.306    17.892 r  i_dsp/genblk4[4].iir/p_ay2[23]_i_1/O
                         net (fo=1, routed)           0.000    17.892    i_dsp/genblk4[4].iir/p_ay2_full[23]
    SLICE_X3Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.540    13.430    i_dsp/genblk4[4].iir/clk_i
    SLICE_X3Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[23]/C
                         clock pessimism              0.458    13.888    
                         clock uncertainty           -0.069    13.819    
    SLICE_X3Y19          FDRE (Setup_fdre_C_D)        0.031    13.850    i_dsp/genblk4[4].iir/p_ay2_reg[23]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                         -17.892    
  -------------------------------------------------------------------
                         slack                                 -4.041    

Slack (VIOLATED) :        -4.038ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/p_ay2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        11.886ns  (logic 9.107ns (76.620%)  route 2.779ns (23.380%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.768     6.001    i_dsp/genblk4[4].iir/p_ay2_module/clk_i
    DSP48_X0Y4           DSP48E1                                      r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    10.207 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.209    i_dsp/genblk4[4].iir/p_ay2_module/product0__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.727 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[0]
                         net (fo=2, routed)           0.905    12.632    i_dsp/genblk4[4].iir/p_ay2_module/product0__2_n_105
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124    12.756 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17/O
                         net (fo=1, routed)           0.000    12.756    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.306 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.306    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.420 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.534 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.534    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.648 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.648    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.762 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.762    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.876 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.876    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.990 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.990    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.104 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.104    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.218    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.332    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.554 r  i_dsp/genblk4[4].iir/p_ay2_module/overflow_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.783    15.337    i_dsp/genblk4[4].iir/p_ay2_module_n_30
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    16.169 r  i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.169    i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.492 r  i_dsp/genblk4[4].iir/overflow_reg[1]_i_2/O[1]
                         net (fo=32, routed)          1.089    17.581    i_dsp/genblk4[4].iir/p_0_in_0[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I2_O)        0.306    17.887 r  i_dsp/genblk4[4].iir/p_ay2[14]_i_1/O
                         net (fo=1, routed)           0.000    17.887    i_dsp/genblk4[4].iir/p_ay2_full[14]
    SLICE_X3Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.540    13.430    i_dsp/genblk4[4].iir/clk_i
    SLICE_X3Y19          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[14]/C
                         clock pessimism              0.458    13.888    
                         clock uncertainty           -0.069    13.819    
    SLICE_X3Y19          FDRE (Setup_fdre_C_D)        0.029    13.848    i_dsp/genblk4[4].iir/p_ay2_reg[14]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -17.887    
  -------------------------------------------------------------------
                         slack                                 -4.038    

Slack (VIOLATED) :        -4.037ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/p_ay2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        11.932ns  (logic 9.100ns (76.266%)  route 2.832ns (23.734%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.768     6.001    i_dsp/genblk4[4].iir/p_ay2_module/clk_i
    DSP48_X0Y4           DSP48E1                                      r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    10.207 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.209    i_dsp/genblk4[4].iir/p_ay2_module/product0__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.727 r  i_dsp/genblk4[4].iir/p_ay2_module/product0__2/P[0]
                         net (fo=2, routed)           0.905    12.632    i_dsp/genblk4[4].iir/p_ay2_module/product0__2_n_105
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124    12.756 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17/O
                         net (fo=1, routed)           0.000    12.756    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2[1]_i_17_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.306 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.306    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_10_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.420 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.420    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.534 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.534    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[1]_i_4_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.648 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.648    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[5]_i_3_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.762 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.762    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[9]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.876 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.876    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[13]_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.990 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.990    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[17]_i_3_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.104 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.104    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[21]_i_3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.218    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[25]_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.332    i_dsp/genblk4[4].iir/p_ay2_module/p_ay2_reg[29]_i_3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.554 r  i_dsp/genblk4[4].iir/p_ay2_module/overflow_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.783    15.337    i_dsp/genblk4[4].iir/p_ay2_module_n_30
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    16.169 r  i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.169    i_dsp/genblk4[4].iir/p_ay2_reg[29]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.484 r  i_dsp/genblk4[4].iir/overflow_reg[1]_i_2/O[3]
                         net (fo=32, routed)          1.142    17.626    i_dsp/genblk4[4].iir/p_0_in_0[2]
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.307    17.933 r  i_dsp/genblk4[4].iir/p_ay2[7]_i_1/O
                         net (fo=1, routed)           0.000    17.933    i_dsp/genblk4[4].iir/p_ay2_full[7]
    SLICE_X8Y15          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.501    13.391    i_dsp/genblk4[4].iir/clk_i
    SLICE_X8Y15          FDRE                                         r  i_dsp/genblk4[4].iir/p_ay2_reg[7]/C
                         clock pessimism              0.492    13.883    
                         clock uncertainty           -0.069    13.814    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.081    13.895    i_dsp/genblk4[4].iir/p_ay2_reg[7]
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                 -4.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.356ns (84.023%)  route 0.068ns (15.977%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.561     1.976    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/clk_i
    SLICE_X21Y49         FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[0]/Q
                         net (fo=2, routed)           0.067     2.184    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg_n_0_[0]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     2.345 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[0]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     2.346    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[0]_i_1__17_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.400 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[4]_i_1__17/O[0]
                         net (fo=1, routed)           0.000     2.400    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[4]_i_1__17_n_7
    SLICE_X21Y50         FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.830     2.371    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/clk_i
    SLICE_X21Y50         FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[4]/C
                         clock pessimism             -0.125     2.246    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     2.351    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.356ns (84.023%)  route 0.068ns (15.977%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.564     1.979    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/clk_i
    SLICE_X17Y49         FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[16]/Q
                         net (fo=2, routed)           0.067     2.187    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg_n_0_[16]
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     2.348 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[16]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     2.349    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[16]_i_1__16_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.403 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[20]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     2.403    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[20]_i_1__16_n_7
    SLICE_X17Y50         FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.831     2.372    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/clk_i
    SLICE_X17Y50         FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[20]/C
                         clock pessimism             -0.125     2.247    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.105     2.352    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_dsp/genblk5[6].iq/shift_phase_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk5[6].iq/iq_fgen/phase_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.251ns (59.485%)  route 0.171ns (40.515%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.558     1.973    i_dsp/genblk5[6].iq/clk_i
    SLICE_X22Y39         FDRE                                         r  i_dsp/genblk5[6].iq/shift_phase_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     2.114 r  i_dsp/genblk5[6].iq/shift_phase_reg[17]/Q
                         net (fo=3, routed)           0.171     2.285    i_dsp/genblk5[6].iq/shift_phase_reg_n_0_[17]
    SLICE_X21Y38         LUT2 (Prop_lut2_I0_O)        0.045     2.330 r  i_dsp/genblk5[6].iq/phase[16]_i_4/O
                         net (fo=1, routed)           0.000     2.330    i_dsp/genblk5[6].iq/phase[16]_i_4_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.395 r  i_dsp/genblk5[6].iq/phase_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.395    i_dsp/genblk5[6].iq/iq_fgen/phase_reg[19]_0[1]
    SLICE_X21Y38         FDRE                                         r  i_dsp/genblk5[6].iq/iq_fgen/phase_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.828     2.369    i_dsp/genblk5[6].iq/iq_fgen/clk_i
    SLICE_X21Y38         FDRE                                         r  i_dsp/genblk5[6].iq/iq_fgen/phase_reg[17]/C
                         clock pessimism             -0.130     2.239    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.105     2.344    i_dsp/genblk5[6].iq/iq_fgen/phase_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.374ns (82.436%)  route 0.080ns (17.564%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.567     1.982    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/clk_i
    SLICE_X10Y48         FDRE                                         r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     2.146 r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[31]/Q
                         net (fo=5, routed)           0.079     2.225    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[7]
    SLICE_X10Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     2.342 r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[28]_i_1__19/CO[3]
                         net (fo=1, routed)           0.000     2.342    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[28]_i_1__19_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.382 r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[32]_i_1__19/CO[3]
                         net (fo=1, routed)           0.001     2.383    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[32]_i_1__19_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.436 r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[36]_i_1__17/O[0]
                         net (fo=1, routed)           0.000     2.436    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[36]_i_1__17_n_7
    SLICE_X10Y50         FDRE                                         r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.834     2.375    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/clk_i
    SLICE_X10Y50         FDRE                                         r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[36]/C
                         clock pessimism             -0.125     2.250    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     2.384    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[2].lpf/y_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.376ns (82.301%)  route 0.081ns (17.699%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.567     1.982    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/clk_i
    SLICE_X6Y48          FDRE                                         r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     2.146 r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[26]/Q
                         net (fo=4, routed)           0.080     2.226    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[2]
    SLICE_X6Y48          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     2.345 r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[24]_i_1__18/CO[3]
                         net (fo=1, routed)           0.000     2.345    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[24]_i_1__18_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.385 r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[28]_i_1__18/CO[3]
                         net (fo=1, routed)           0.001     2.386    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[28]_i_1__18_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.439 r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[32]_i_1__18/O[0]
                         net (fo=1, routed)           0.000     2.439    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[32]_i_1__18_n_7
    SLICE_X6Y50          FDRE                                         r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.834     2.375    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/clk_i
    SLICE_X6Y50          FDRE                                         r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[32]/C
                         clock pessimism             -0.125     2.250    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     2.384    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[3].lpf/y_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_dsp/genblk6[7].iq_2_outputs/iq_fgen/phase1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.552     1.967    i_dsp/genblk6[7].iq_2_outputs/iq_fgen/clk_i
    SLICE_X27Y79         FDRE                                         r  i_dsp/genblk6[7].iq_2_outputs/iq_fgen/phase1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     2.108 r  i_dsp/genblk6[7].iq_2_outputs/iq_fgen/phase1_reg[1]/Q
                         net (fo=1, routed)           0.156     2.264    i_dsp/genblk6[7].iq_2_outputs/iq_fgen/phase1_reg[1]
    RAMB36_X1Y15         RAMB36E1                                     r  i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.860     2.401    i_dsp/genblk6[7].iq_2_outputs/iq_fgen/clk_i
    RAMB36_X1Y15         RAMB36E1                                     r  i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_reg_reg/CLKARDCLK
                         clock pessimism             -0.379     2.023    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.206    i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.367ns (84.427%)  route 0.068ns (15.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.561     1.976    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/clk_i
    SLICE_X21Y49         FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[0]/Q
                         net (fo=2, routed)           0.067     2.184    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg_n_0_[0]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     2.345 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[0]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     2.346    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[0]_i_1__17_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.411 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[4]_i_1__17/O[2]
                         net (fo=1, routed)           0.000     2.411    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[4]_i_1__17_n_5
    SLICE_X21Y50         FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.830     2.371    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/clk_i
    SLICE_X21Y50         FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[6]/C
                         clock pessimism             -0.125     2.246    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     2.351    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[0].lpf/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_dsp/genblk5[6].iq/iq_fgen/phase4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk5[6].iq/iq_fgen/sin_shifted_reg_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.557     1.972    i_dsp/genblk5[6].iq/iq_fgen/clk_i
    SLICE_X27Y32         FDRE                                         r  i_dsp/genblk5[6].iq/iq_fgen/phase4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     2.113 r  i_dsp/genblk5[6].iq/iq_fgen/phase4_reg[5]/Q
                         net (fo=1, routed)           0.158     2.271    i_dsp/genblk5[6].iq/iq_fgen/phase4_reg[5]
    RAMB36_X1Y6          RAMB36E1                                     r  i_dsp/genblk5[6].iq/iq_fgen/sin_shifted_reg_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.864     2.405    i_dsp/genblk5[6].iq/iq_fgen/clk_i
    RAMB36_X1Y6          RAMB36E1                                     r  i_dsp/genblk5[6].iq/iq_fgen/sin_shifted_reg_reg/CLKBWRCLK
                         clock pessimism             -0.378     2.028    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.211    i_dsp/genblk5[6].iq/iq_fgen/sin_shifted_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/y_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/y_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.356ns (82.192%)  route 0.077ns (17.807%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.586     2.001    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/clk_i
    SLICE_X2Y49          FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     2.142 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/y_reg[20]/Q
                         net (fo=2, routed)           0.076     2.219    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/y_reg_n_0_[20]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     2.380 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/y_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     2.380    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/y_reg[20]_i_1__14_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.434 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/y_reg[24]_i_1__14/O[0]
                         net (fo=1, routed)           0.000     2.434    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/y_reg[24]_i_1__14_n_7
    SLICE_X2Y50          FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.853     2.394    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/clk_i
    SLICE_X2Y50          FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/y_reg[24]/C
                         clock pessimism             -0.125     2.269    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.105     2.374    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[3].lpf/y_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.367ns (84.427%)  route 0.068ns (15.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.564     1.979    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/clk_i
    SLICE_X17Y49         FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[16]/Q
                         net (fo=2, routed)           0.067     2.187    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg_n_0_[16]
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     2.348 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[16]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     2.349    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[16]_i_1__16_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.414 r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[20]_i_1__16/O[2]
                         net (fo=1, routed)           0.000     2.414    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[20]_i_1__16_n_5
    SLICE_X17Y50         FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.831     2.372    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/clk_i
    SLICE_X17Y50         FDRE                                         r  i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[22]/C
                         clock pessimism             -0.125     2.247    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.105     2.352    i_dsp/genblk2[1].i_pid/pidfilter/genblk2[1].lpf/y_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y22     i_dsp/genblk2[0].i_pid/kp_mult0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y12     i_dsp/genblk2[2].i_pid/ki_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y15     i_dsp/genblk2[2].i_pid/kp_mult0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y21     i_dsp/genblk2[1].i_pid/ki_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y23     i_dsp/genblk2[1].i_pid/kp_mult0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y20     i_dsp/genblk2[0].i_pid/ki_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X0Y32     i_asg/ch[0]/dac_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X0Y36     i_asg/ch[1]/dac_mult_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y15    i_asg/ch[0]/dac_buf_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y15    i_asg/ch[0]/dac_buf_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y13     i_dsp/genblk4[4].iir/y1_i_reg[9][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y61    i_dsp/genblk2[1].i_pid/out_buffer_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y61    i_dsp/genblk2[1].i_pid/out_buffer_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y61    i_dsp/genblk2[1].i_pid/out_buffer_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y61    i_dsp/genblk2[1].i_pid/out_buffer_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X21Y61    i_dsp/genblk2[1].i_pid/out_max_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X21Y61    i_dsp/genblk2[1].i_pid/out_max_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X20Y60    i_dsp/genblk2[1].i_pid/out_max_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X20Y60    i_dsp/genblk2[1].i_pid/out_max_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X20Y60    i_dsp/genblk2[1].i_pid/out_max_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y4     i_dsp/genblk4[4].iir/y1_i_reg[9][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y17    i_dsp/genblk4[4].iir/y1_i_reg[9][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y11    i_dsp/genblk4[4].iir/y1_i_reg[9][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y11    i_dsp/genblk4[4].iir/y1_i_reg[9][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y16     i_dsp/genblk4[4].iir/y1_i_reg[9][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y1     i_dsp/genblk4[4].iir/y1_i_reg[9][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y16     i_dsp/genblk4[4].iir/y1_i_reg[9][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y17    i_dsp/genblk4[4].iir/y1_i_reg[9][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y4     i_dsp/genblk4[4].iir/y1_i_reg[9][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y1     i_dsp/genblk4[4].iir/y1_i_reg[9][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.456ns (18.338%)  route 2.031ns (81.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.031     8.462    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.457     9.892    
                         clock uncertainty           -0.069     9.823    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     9.025    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.456ns (18.668%)  route 1.987ns (81.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.987     8.418    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism              0.457     9.883    
                         clock uncertainty           -0.069     9.814    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     9.016    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.456ns (18.959%)  route 1.949ns (81.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.949     8.380    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
                         clock pessimism              0.457     9.888    
                         clock uncertainty           -0.069     9.819    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     9.021    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.456ns (19.173%)  route 1.922ns (80.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.922     8.353    dac_rst
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         f  oddr_dac_dat[5]/C
                         clock pessimism              0.457     9.883    
                         clock uncertainty           -0.069     9.814    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     9.016    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.456ns (19.235%)  route 1.915ns (80.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.915     8.346    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism              0.457     9.886    
                         clock uncertainty           -0.069     9.817    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     9.019    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.456ns (19.395%)  route 1.895ns (80.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.895     8.326    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism              0.457     9.888    
                         clock uncertainty           -0.069     9.819    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     9.021    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.456ns (19.414%)  route 1.893ns (80.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.893     8.324    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism              0.457     9.886    
                         clock uncertainty           -0.069     9.817    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     9.019    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.418%)  route 1.892ns (80.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.892     8.323    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
                         clock pessimism              0.457     9.892    
                         clock uncertainty           -0.069     9.823    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     9.025    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.456ns (19.535%)  route 1.878ns (80.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.878     8.309    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         f  oddr_dac_dat[11]/C
                         clock pessimism              0.457     9.883    
                         clock uncertainty           -0.069     9.814    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     9.016    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.456ns (20.851%)  route 1.731ns (79.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.731     8.162    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         f  oddr_dac_dat[10]/C
                         clock pessimism              0.457     9.883    
                         clock uncertainty           -0.069     9.814    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     9.016    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  0.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.141ns (18.881%)  route 0.606ns (81.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.606     2.751    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.360     2.034    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.510    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.485%)  route 0.622ns (81.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.622     2.767    dac_rst
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.084%)  route 0.639ns (81.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.639     2.784    dac_rst
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.800%)  route 0.651ns (82.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.651     2.796    dac_rst
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.649%)  route 0.706ns (83.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.706     2.851    dac_rst
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dac_dat_b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.738%)  route 0.180ns (52.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.585     2.000    dac_clk_1x
    SLICE_X42Y66         FDRE                                         r  dac_dat_b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164     2.164 r  dac_dat_b_reg[6]/Q
                         net (fo=1, routed)           0.180     2.344    dac_dat_b[6]
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/D1
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_D1)       -0.093     1.939    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dac_dat_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.738%)  route 0.180ns (52.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.586     2.001    dac_clk_1x
    SLICE_X42Y85         FDRE                                         r  dac_dat_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     2.165 r  dac_dat_b_reg[1]/Q
                         net (fo=1, routed)           0.180     2.345    dac_dat_b[1]
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/D1
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_D1)       -0.093     1.939    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dac_dat_b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.738%)  route 0.180ns (52.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.586     2.001    dac_clk_1x
    SLICE_X42Y65         FDRE                                         r  dac_dat_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     2.165 r  dac_dat_b_reg[7]/Q
                         net (fo=1, routed)           0.180     2.345    dac_dat_b[7]
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/D1
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_D1)       -0.093     1.939    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dac_dat_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.738%)  route 0.180ns (52.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.586     2.001    dac_clk_1x
    SLICE_X42Y63         FDRE                                         r  dac_dat_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     2.165 r  dac_dat_b_reg[9]/Q
                         net (fo=1, routed)           0.180     2.345    dac_dat_b[9]
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/D1
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_D1)       -0.093     1.939    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.141ns (15.278%)  route 0.782ns (84.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X37Y50         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.782     2.927    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/C
                         clock pessimism             -0.360     2.028    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.504    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.423    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y50    dac_rst_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y86    dac_dat_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y90    dac_dat_a_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y85    dac_dat_a_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y63    dac_dat_a_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y63    dac_dat_a_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y90    dac_dat_b_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y85    dac_dat_b_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y64    dac_dat_b_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y63    dac_dat_b_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y67    dac_dat_a_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y67    dac_dat_a_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y82    dac_dat_a_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y67    dac_dat_a_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y67    dac_dat_b_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y67    dac_dat_b_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y82    dac_dat_b_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y67    dac_dat_b_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y86    dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y86    dac_dat_a_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            7  Failing Endpoints,  Worst Slack       -0.447ns,  Total Violation       -1.270ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 pwm[0]/v_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 1.546ns (49.547%)  route 1.574ns (50.453%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.744     5.977    pwm[0]/pwm_clk
    SLICE_X42Y50         FDRE                                         r  pwm[0]/v_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     6.455 r  pwm[0]/v_r_reg[1]/Q
                         net (fo=2, routed)           0.926     7.382    pwm[0]/v_r[1]
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.301     7.683 r  pwm[0]/pwm_o_i_11/O
                         net (fo=1, routed)           0.000     7.683    pwm[0]/pwm_o_i_11_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.196 r  pwm[0]/pwm_o_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.196    pwm[0]/pwm_o_reg_i_2_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.450 r  pwm[0]/pwm_o_reg_i_1/CO[0]
                         net (fo=1, routed)           0.648     9.097    pwm[0]/p_1_in
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.557     9.447    pwm[0]/pwm_clk
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/C
                         clock pessimism              0.343     9.790    
                         clock uncertainty           -0.063     9.727    
    OLOGIC_X0Y47         FDRE (Setup_fdre_C_D)       -1.077     8.650    pwm[0]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.341ns  (required time - arrival time)
  Source:                 pwm[2]/v_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 1.600ns (51.385%)  route 1.514ns (48.615%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.753     5.986    pwm[2]/CLK
    SLICE_X42Y8          FDRE                                         r  pwm[2]/v_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     6.464 r  pwm[2]/v_r_reg[3]/Q
                         net (fo=2, routed)           0.812     7.276    pwm[2]/v_r[3]
    SLICE_X43Y7          LUT4 (Prop_lut4_I2_O)        0.301     7.577 r  pwm[2]/pwm_o_i_10/O
                         net (fo=1, routed)           0.000     7.577    pwm[2]/pwm_o_i_10_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.127 r  pwm[2]/pwm_o_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.127    pwm[2]/pwm_o_reg_i_2_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.398 r  pwm[2]/pwm_o_reg_i_1/CO[0]
                         net (fo=1, routed)           0.702     9.100    pwm[2]/p_1_in
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.557     9.447    pwm[2]/CLK
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -1.083     8.759    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.235ns  (required time - arrival time)
  Source:                 pwm[3]/v_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 1.401ns (48.306%)  route 1.499ns (51.694%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 9.445 - 4.000 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.744     5.977    pwm[3]/CLK
    SLICE_X40Y50         FDRE                                         r  pwm[3]/v_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     6.433 r  pwm[3]/v_r_reg[2]/Q
                         net (fo=2, routed)           0.802     7.236    pwm[3]/v_r[2]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.360 r  pwm[3]/pwm_o_i_11/O
                         net (fo=1, routed)           0.000     7.360    pwm[3]/pwm_o_i_11_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.910 r  pwm[3]/pwm_o_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.910    pwm[3]/pwm_o_reg_i_3_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.181 r  pwm[3]/pwm_o_reg_i_2/CO[0]
                         net (fo=1, routed)           0.697     8.877    pwm[3]/p_1_in
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.555     9.445    pwm[3]/CLK
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/C
                         clock pessimism              0.343     9.788    
                         clock uncertainty           -0.063     9.725    
    OLOGIC_X0Y44         FDRE (Setup_fdre_C_D)       -1.083     8.642    pwm[3]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                 -0.235    

Slack (VIOLATED) :        -0.153ns  (required time - arrival time)
  Source:                 pwm[1]/vcnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 1.401ns (49.636%)  route 1.422ns (50.364%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.742     5.975    pwm[1]/pwm_clk
    SLICE_X36Y50         FDRE                                         r  pwm[1]/vcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  pwm[1]/vcnt_r_reg[3]/Q
                         net (fo=2, routed)           0.858     7.289    pwm[1]/vcnt_r[3]
    SLICE_X43Y51         LUT4 (Prop_lut4_I3_O)        0.124     7.413 r  pwm[1]/pwm_o_i_10/O
                         net (fo=1, routed)           0.000     7.413    pwm[1]/pwm_o_i_10_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.963 r  pwm[1]/pwm_o_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.963    pwm[1]/pwm_o_reg_i_2_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.234 r  pwm[1]/pwm_o_reg_i_1/CO[0]
                         net (fo=1, routed)           0.564     8.798    pwm[1]/p_1_in
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.557     9.447    pwm[1]/pwm_clk
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/C
                         clock pessimism              0.343     9.790    
                         clock uncertainty           -0.063     9.727    
    OLOGIC_X0Y48         FDRE (Setup_fdre_C_D)       -1.083     8.644    pwm[1]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                 -0.153    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.635ns (21.799%)  route 2.278ns (78.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.753     5.986    pwm_clk
    SLICE_X38Y47         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     6.504 f  pwm_rstn_reg/Q
                         net (fo=77, routed)          0.615     7.119    pwm[1]/pwm_rstn
    SLICE_X38Y44         LUT1 (Prop_lut1_I0_O)        0.117     7.236 r  pwm[1]/pwm_o_i_1/O
                         net (fo=52, routed)          1.663     8.899    pwm[2]/SR[0]
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.557     9.447    pwm[2]/CLK
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_R)       -1.005     8.837    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 pwm[0]/vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.869ns (25.888%)  route 2.488ns (74.112%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 9.457 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.755     5.988    pwm[0]/pwm_clk
    SLICE_X40Y49         FDRE                                         r  pwm[0]/vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     6.407 r  pwm[0]/vcnt_reg[2]/Q
                         net (fo=6, routed)           1.037     7.444    pwm[0]/vcnt_reg[2]
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.296     7.740 f  pwm[0]/b[14]_i_3__0/O
                         net (fo=5, routed)           0.829     8.569    pwm[0]/b[14]_i_3__0_n_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I0_O)        0.154     8.723 r  pwm[0]/v[7]_i_1__2/O
                         net (fo=8, routed)           0.622     9.345    pwm[0]/v[7]_i_1__2_n_0
    SLICE_X41Y50         FDRE                                         r  pwm[0]/v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.567     9.457    pwm[0]/pwm_clk
    SLICE_X41Y50         FDRE                                         r  pwm[0]/v_reg[1]/C
                         clock pessimism              0.343     9.800    
                         clock uncertainty           -0.063     9.737    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     9.329    pwm[0]/v_reg[1]
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 pwm[0]/vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.869ns (25.888%)  route 2.488ns (74.112%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 9.457 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.755     5.988    pwm[0]/pwm_clk
    SLICE_X40Y49         FDRE                                         r  pwm[0]/vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     6.407 r  pwm[0]/vcnt_reg[2]/Q
                         net (fo=6, routed)           1.037     7.444    pwm[0]/vcnt_reg[2]
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.296     7.740 f  pwm[0]/b[14]_i_3__0/O
                         net (fo=5, routed)           0.829     8.569    pwm[0]/b[14]_i_3__0_n_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I0_O)        0.154     8.723 r  pwm[0]/v[7]_i_1__2/O
                         net (fo=8, routed)           0.622     9.345    pwm[0]/v[7]_i_1__2_n_0
    SLICE_X41Y50         FDRE                                         r  pwm[0]/v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.567     9.457    pwm[0]/pwm_clk
    SLICE_X41Y50         FDRE                                         r  pwm[0]/v_reg[3]/C
                         clock pessimism              0.343     9.800    
                         clock uncertainty           -0.063     9.737    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     9.329    pwm[0]/v_reg[3]
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 pwm[0]/vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/b_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.839ns (24.299%)  route 2.614ns (75.701%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 9.455 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.755     5.988    pwm[0]/pwm_clk
    SLICE_X40Y49         FDRE                                         r  pwm[0]/vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     6.407 r  pwm[0]/vcnt_reg[2]/Q
                         net (fo=6, routed)           1.037     7.444    pwm[0]/vcnt_reg[2]
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.296     7.740 f  pwm[0]/b[14]_i_3__0/O
                         net (fo=5, routed)           0.829     8.569    pwm[0]/b[14]_i_3__0_n_0
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.693 r  pwm[0]/b[14]_i_1__2/O
                         net (fo=15, routed)          0.748     9.441    pwm[0]/b
    SLICE_X40Y57         FDRE                                         r  pwm[0]/b_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.565     9.455    pwm[0]/pwm_clk
    SLICE_X40Y57         FDRE                                         r  pwm[0]/b_reg[3]/C
                         clock pessimism              0.343     9.798    
                         clock uncertainty           -0.063     9.735    
    SLICE_X40Y57         FDRE (Setup_fdre_C_CE)      -0.205     9.530    pwm[0]/b_reg[3]
  -------------------------------------------------------------------
                         required time                          9.530    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 pwm[0]/vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/b_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.839ns (24.299%)  route 2.614ns (75.701%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 9.455 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.755     5.988    pwm[0]/pwm_clk
    SLICE_X40Y49         FDRE                                         r  pwm[0]/vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     6.407 r  pwm[0]/vcnt_reg[2]/Q
                         net (fo=6, routed)           1.037     7.444    pwm[0]/vcnt_reg[2]
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.296     7.740 f  pwm[0]/b[14]_i_3__0/O
                         net (fo=5, routed)           0.829     8.569    pwm[0]/b[14]_i_3__0_n_0
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.693 r  pwm[0]/b[14]_i_1__2/O
                         net (fo=15, routed)          0.748     9.441    pwm[0]/b
    SLICE_X40Y57         FDSE                                         r  pwm[0]/b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.565     9.455    pwm[0]/pwm_clk
    SLICE_X40Y57         FDSE                                         r  pwm[0]/b_reg[4]/C
                         clock pessimism              0.343     9.798    
                         clock uncertainty           -0.063     9.735    
    SLICE_X40Y57         FDSE (Setup_fdse_C_CE)      -0.205     9.530    pwm[0]/b_reg[4]
  -------------------------------------------------------------------
                         required time                          9.530    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 pwm[0]/vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/b_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.839ns (24.299%)  route 2.614ns (75.701%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 9.455 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.755     5.988    pwm[0]/pwm_clk
    SLICE_X40Y49         FDRE                                         r  pwm[0]/vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     6.407 r  pwm[0]/vcnt_reg[2]/Q
                         net (fo=6, routed)           1.037     7.444    pwm[0]/vcnt_reg[2]
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.296     7.740 f  pwm[0]/b[14]_i_3__0/O
                         net (fo=5, routed)           0.829     8.569    pwm[0]/b[14]_i_3__0_n_0
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.693 r  pwm[0]/b[14]_i_1__2/O
                         net (fo=15, routed)          0.748     9.441    pwm[0]/b
    SLICE_X40Y57         FDSE                                         r  pwm[0]/b_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.565     9.455    pwm[0]/pwm_clk
    SLICE_X40Y57         FDSE                                         r  pwm[0]/b_reg[5]/C
                         clock pessimism              0.343     9.798    
                         clock uncertainty           -0.063     9.735    
    SLICE_X40Y57         FDSE (Setup_fdse_C_CE)      -0.205     9.530    pwm[0]/b_reg[5]
  -------------------------------------------------------------------
                         required time                          9.530    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  0.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pwm[3]/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/vcnt_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.963%)  route 0.218ns (63.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.590     2.005    pwm[3]/CLK
    SLICE_X40Y53         FDRE                                         r  pwm[3]/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.128     2.133 r  pwm[3]/vcnt_reg[7]/Q
                         net (fo=5, routed)           0.218     2.352    pwm[3]/vcnt_reg[7]
    SLICE_X39Y48         FDRE                                         r  pwm[3]/vcnt_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.860     2.401    pwm[3]/CLK
    SLICE_X39Y48         FDRE                                         r  pwm[3]/vcnt_r_reg[7]/C
                         clock pessimism             -0.125     2.276    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.018     2.294    pwm[3]/vcnt_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pwm[0]/v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/v_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.183ns (36.513%)  route 0.318ns (63.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.591     2.006    pwm[0]/pwm_clk
    SLICE_X41Y51         FDRE                                         r  pwm[0]/v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  pwm[0]/v_reg[6]/Q
                         net (fo=3, routed)           0.318     2.465    pwm[0]/v_reg_n_0_[6]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.042     2.507 r  pwm[0]/v_r[6]_i_1/O
                         net (fo=1, routed)           0.000     2.507    pwm[0]/v_r[6]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  pwm[0]/v_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.862     2.403    pwm[0]/pwm_clk
    SLICE_X41Y47         FDRE                                         r  pwm[0]/v_r_reg[6]/C
                         clock pessimism             -0.125     2.278    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.107     2.385    pwm[0]/v_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pwm[3]/v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/v_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.336%)  route 0.336ns (61.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.591     2.006    pwm[3]/CLK
    SLICE_X38Y49         FDRE                                         r  pwm[3]/v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  pwm[3]/v_reg[2]/Q
                         net (fo=4, routed)           0.336     2.506    pwm[3]/v_reg_n_0_[2]
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.551 r  pwm[3]/v_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.551    pwm[3]/v_r[3]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  pwm[3]/v_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.861     2.402    pwm[3]/CLK
    SLICE_X40Y50         FDRE                                         r  pwm[3]/v_r_reg[3]/C
                         clock pessimism             -0.125     2.277    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.107     2.384    pwm[3]/v_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 pwm[3]/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/v_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.963%)  route 0.346ns (65.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.588     2.003    pwm[3]/CLK
    SLICE_X39Y54         FDRE                                         r  pwm[3]/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  pwm[3]/b_reg[0]/Q
                         net (fo=6, routed)           0.346     2.490    pwm[3]/b_reg_n_0_[0]
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.535 r  pwm[3]/v_r[4]_i_1/O
                         net (fo=1, routed)           0.000     2.535    pwm[3]/v_r[4]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  pwm[3]/v_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.860     2.401    pwm[3]/CLK
    SLICE_X39Y48         FDRE                                         r  pwm[3]/v_r_reg[4]/C
                         clock pessimism             -0.125     2.276    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.091     2.367    pwm[3]/v_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.521%)  route 0.133ns (48.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.590     2.005    pwm[1]/pwm_clk
    SLICE_X40Y53         FDRE                                         r  pwm[1]/vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     2.146 r  pwm[1]/vcnt_reg[6]/Q
                         net (fo=6, routed)           0.133     2.279    pwm[1]/vcnt_reg[6]
    SLICE_X42Y52         FDRE                                         r  pwm[1]/vcnt_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.861     2.402    pwm[1]/pwm_clk
    SLICE_X42Y52         FDRE                                         r  pwm[1]/vcnt_r_reg[6]/C
                         clock pessimism             -0.380     2.022    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.076     2.098    pwm[1]/vcnt_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pwm[2]/b_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.217%)  route 0.104ns (35.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.589     2.004    pwm[2]/CLK
    SLICE_X39Y52         FDRE                                         r  pwm[2]/b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  pwm[2]/b_reg[8]/Q
                         net (fo=1, routed)           0.104     2.249    pwm[2]/b_reg_n_0_[8]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.045     2.294 r  pwm[2]/b[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.294    pwm[2]/p_0_in[7]
    SLICE_X36Y53         FDRE                                         r  pwm[2]/b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.858     2.399    pwm[2]/CLK
    SLICE_X36Y53         FDRE                                         r  pwm[2]/b_reg[7]/C
                         clock pessimism             -0.380     2.019    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.092     2.111    pwm[2]/b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pwm[3]/v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/v_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.336%)  route 0.336ns (61.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.591     2.006    pwm[3]/CLK
    SLICE_X38Y49         FDRE                                         r  pwm[3]/v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     2.170 r  pwm[3]/v_reg[2]/Q
                         net (fo=4, routed)           0.336     2.506    pwm[3]/v_reg_n_0_[2]
    SLICE_X40Y50         LUT4 (Prop_lut4_I3_O)        0.045     2.551 r  pwm[3]/v_r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.551    pwm[3]/v_r[2]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  pwm[3]/v_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.861     2.402    pwm[3]/CLK
    SLICE_X40Y50         FDRE                                         r  pwm[3]/v_r_reg[2]/C
                         clock pessimism             -0.125     2.277    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.092     2.369    pwm[3]/v_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pwm[2]/b_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.856%)  route 0.363ns (66.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.591     2.006    pwm[2]/CLK
    SLICE_X36Y47         FDRE                                         r  pwm[2]/b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  pwm[2]/b_reg[10]/Q
                         net (fo=1, routed)           0.363     2.511    pwm[2]/b_reg_n_0_[10]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.045     2.556 r  pwm[2]/b[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.556    pwm[2]/p_0_in[9]
    SLICE_X39Y52         FDRE                                         r  pwm[2]/b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.859     2.400    pwm[2]/CLK
    SLICE_X39Y52         FDRE                                         r  pwm[2]/b_reg[9]/C
                         clock pessimism             -0.125     2.275    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.092     2.367    pwm[2]/b_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pwm[0]/b_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.785%)  route 0.173ns (48.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.589     2.004    pwm[0]/pwm_clk
    SLICE_X40Y58         FDSE                                         r  pwm[0]/b_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.141     2.145 r  pwm[0]/b_reg[12]/Q
                         net (fo=1, routed)           0.173     2.318    pwm[0]/b_reg_n_0_[12]
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.045     2.363 r  pwm[0]/b[11]_i_1__2/O
                         net (fo=1, routed)           0.000     2.363    pwm[0]/p_0_in[11]
    SLICE_X38Y55         FDRE                                         r  pwm[0]/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.858     2.399    pwm[0]/pwm_clk
    SLICE_X38Y55         FDRE                                         r  pwm[0]/b_reg[11]/C
                         clock pessimism             -0.360     2.039    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.121     2.160    pwm[0]/b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 pwm[1]/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/v_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.834%)  route 0.135ns (39.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.590     2.005    pwm[1]/pwm_clk
    SLICE_X42Y54         FDRE                                         r  pwm[1]/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     2.169 r  pwm[1]/v_reg[3]/Q
                         net (fo=3, routed)           0.135     2.304    pwm[1]/v_reg_n_0_[3]
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.045     2.349 r  pwm[1]/v_r[4]_i_1/O
                         net (fo=1, routed)           0.000     2.349    pwm[1]/v_r[4]_i_1_n_0
    SLICE_X42Y52         FDRE                                         r  pwm[1]/v_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.861     2.402    pwm[1]/pwm_clk
    SLICE_X42Y52         FDRE                                         r  pwm[1]/v_r_reg[4]/C
                         clock pessimism             -0.380     2.022    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121     2.143    pwm[1]/v_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y47    pwm[0]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y48    pwm[1]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y2     pwm[2]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y44    pwm[3]/pwm_o_reg/C
Min Period        n/a     PLLE2_ADV/CLKOUT5  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Min Period        n/a     FDSE/C             n/a            1.000         4.000       3.000      SLICE_X38Y55    pwm[0]/b_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         4.000       3.000      SLICE_X40Y58    pwm[0]/b_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X38Y55    pwm[0]/b_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         4.000       3.000      SLICE_X40Y58    pwm[0]/b_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y55    pwm[0]/bcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y55    pwm[0]/bcnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y55    pwm[0]/bcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y55    pwm[0]/bcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y55    pwm[0]/bcnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y55    pwm[0]/bcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y55    pwm[0]/bcnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y55    pwm[0]/bcnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y50    pwm[0]/v_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y50    pwm[0]/v_r_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.000       1.500      SLICE_X38Y55    pwm[0]/b_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X38Y55    pwm[0]/b_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X38Y55    pwm[0]/b_reg[14]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.000       1.500      SLICE_X40Y59    pwm[0]/b_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y59    pwm[0]/b_reg[7]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.000       1.500      SLICE_X40Y59    pwm[0]/b_reg[8]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.000       1.500      SLICE_X40Y59    pwm[0]/b_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X38Y54    pwm[1]/bcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X38Y54    pwm[1]/bcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X38Y54    pwm[1]/bcnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :           29  Failing Endpoints,  Worst Slack       -0.152ns,  Total Violation       -3.343ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 1.250ns (24.814%)  route 3.787ns (75.186%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 7.673 - 5.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.708     3.016    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X4Y67          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=13, routed)          0.742     4.276    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep_0
    SLICE_X5Y70          LUT2 (Prop_lut2_I0_O)        0.124     4.400 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=51, routed)          1.623     6.023    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X6Y75          LUT3 (Prop_lut3_I1_O)        0.153     6.176 f  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_5/O
                         net (fo=3, routed)           0.727     6.904    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr[1]
    SLICE_X4Y73          LUT5 (Prop_lut5_I3_O)        0.331     7.235 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_3/O
                         net (fo=16, routed)          0.695     7.929    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/pselect_hit_i_1
    SLICE_X6Y73          LUT6 (Prop_lut6_I1_O)        0.124     8.053 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1/O
                         net (fo=1, routed)           0.000     8.053    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_13
    SLICE_X6Y73          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.481     7.673    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X6Y73          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/C
                         clock pessimism              0.230     7.903    
                         clock uncertainty           -0.083     7.820    
    SLICE_X6Y73          FDRE (Setup_fdre_C_D)        0.081     7.901    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.006ns (40.599%)  route 2.935ns (59.401%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.754     3.062    i_ps/system_i/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WSTRB[3])
                                                      1.400     4.462 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1WSTRB[3]
                         net (fo=8, routed)           1.122     5.583    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_wstrb[0]
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.150     5.733 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           0.967     6.700    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.332     7.032 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=17, routed)          0.846     7.879    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip_irpt_status_reg1__0
    SLICE_X9Y76          LUT5 (Prop_lut5_I0_O)        0.124     8.003 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.003    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0
    SLICE_X9Y76          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.482     7.674    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X9Y76          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/C
                         clock pessimism              0.230     7.904    
                         clock uncertainty           -0.083     7.821    
    SLICE_X9Y76          FDRE (Setup_fdre_C_D)        0.032     7.853    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 2.006ns (40.640%)  route 2.930ns (59.360%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.754     3.062    i_ps/system_i/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WSTRB[3])
                                                      1.400     4.462 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1WSTRB[3]
                         net (fo=8, routed)           1.122     5.583    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_wstrb[0]
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.150     5.733 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           0.967     6.700    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.332     7.032 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=17, routed)          0.841     7.874    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip_irpt_status_reg1__0
    SLICE_X9Y76          LUT5 (Prop_lut5_I0_O)        0.124     7.998 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     7.998    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg[11]_i_1_n_0
    SLICE_X9Y76          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.482     7.674    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X9Y76          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11]/C
                         clock pessimism              0.230     7.904    
                         clock uncertainty           -0.083     7.821    
    SLICE_X9Y76          FDRE (Setup_fdre_C_D)        0.031     7.852    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 1.014ns (20.364%)  route 3.965ns (79.636%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.708     3.016    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X4Y67          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=13, routed)          0.742     4.276    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep_0
    SLICE_X5Y70          LUT2 (Prop_lut2_I0_O)        0.124     4.400 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=51, routed)          1.623     6.023    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X6Y75          LUT3 (Prop_lut3_I1_O)        0.124     6.147 f  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_4/O
                         net (fo=3, routed)           1.036     7.183    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr[2]
    SLICE_X7Y71          LUT6 (Prop_lut6_I2_O)        0.124     7.307 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_2/O
                         net (fo=8, routed)           0.564     7.871    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/pselect_hit_i_2
    SLICE_X7Y72          LUT5 (Prop_lut5_I3_O)        0.124     7.995 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=1, routed)           0.000     7.995    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_21
    SLICE_X7Y72          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.482     7.674    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X7Y72          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.230     7.904    
                         clock uncertainty           -0.083     7.821    
    SLICE_X7Y72          FDRE (Setup_fdre_C_D)        0.031     7.852    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.014ns (20.368%)  route 3.964ns (79.632%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.708     3.016    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X4Y67          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=13, routed)          0.742     4.276    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep_0
    SLICE_X5Y70          LUT2 (Prop_lut2_I0_O)        0.124     4.400 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=51, routed)          1.623     6.023    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X6Y75          LUT3 (Prop_lut3_I1_O)        0.124     6.147 f  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_4/O
                         net (fo=3, routed)           1.036     7.183    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr[2]
    SLICE_X7Y71          LUT6 (Prop_lut6_I2_O)        0.124     7.307 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_2/O
                         net (fo=8, routed)           0.563     7.870    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/pselect_hit_i_2
    SLICE_X7Y72          LUT5 (Prop_lut5_I3_O)        0.124     7.994 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1/O
                         net (fo=1, routed)           0.000     7.994    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_22
    SLICE_X7Y72          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.482     7.674    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X7Y72          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.230     7.904    
                         clock uncertainty           -0.083     7.821    
    SLICE_X7Y72          FDRE (Setup_fdre_C_D)        0.032     7.853    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.250ns (24.731%)  route 3.804ns (75.269%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.708     3.016    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X4Y67          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=13, routed)          0.742     4.276    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep_0
    SLICE_X5Y70          LUT2 (Prop_lut2_I0_O)        0.124     4.400 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=51, routed)          1.623     6.023    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X6Y75          LUT3 (Prop_lut3_I1_O)        0.153     6.176 f  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_5/O
                         net (fo=3, routed)           0.727     6.904    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr[1]
    SLICE_X4Y73          LUT5 (Prop_lut5_I3_O)        0.331     7.235 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_3/O
                         net (fo=16, routed)          0.712     7.946    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/pselect_hit_i_1
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.124     8.070 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=1, routed)           0.000     8.070    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_6
    SLICE_X5Y72          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.527     7.719    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X5Y72          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/C
                         clock pessimism              0.267     7.986    
                         clock uncertainty           -0.083     7.903    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.031     7.934    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 2.006ns (40.742%)  route 2.918ns (59.258%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.754     3.062    i_ps/system_i/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WSTRB[3])
                                                      1.400     4.462 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1WSTRB[3]
                         net (fo=8, routed)           1.122     5.583    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_wstrb[0]
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.150     5.733 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           0.967     6.700    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.332     7.032 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=17, routed)          0.829     7.861    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip_irpt_status_reg1__0
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.124     7.985 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     7.985    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg[12]_i_1_n_0
    SLICE_X9Y75          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.480     7.672    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X9Y75          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12]/C
                         clock pessimism              0.230     7.902    
                         clock uncertainty           -0.083     7.819    
    SLICE_X9Y75          FDRE (Setup_fdre_C_D)        0.032     7.851    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[5]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.795ns (19.762%)  route 3.228ns (80.238%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.708     3.016    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X4Y67          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.518     3.534 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=13, routed)          0.742     4.276    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep_0
    SLICE_X5Y70          LUT2 (Prop_lut2_I0_O)        0.124     4.400 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=51, routed)          1.623     6.023    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X6Y75          LUT3 (Prop_lut3_I1_O)        0.153     6.176 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_5/O
                         net (fo=3, routed)           0.863     7.039    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/status_reg_reg[7]_0[2]
    XADC_X0Y0            XADC                                         r  i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.474     7.666    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[5])
                                                     -0.906     6.907    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 2.006ns (40.783%)  route 2.913ns (59.217%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.754     3.062    i_ps/system_i/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WSTRB[3])
                                                      1.400     4.462 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1WSTRB[3]
                         net (fo=8, routed)           1.122     5.583    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_wstrb[0]
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.150     5.733 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           0.967     6.700    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.332     7.032 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=17, routed)          0.824     7.856    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip_irpt_status_reg1__0
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.124     7.980 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.980    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0
    SLICE_X9Y75          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.480     7.672    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X9Y75          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]/C
                         clock pessimism              0.230     7.902    
                         clock uncertainty           -0.083     7.819    
    SLICE_X9Y75          FDRE (Setup_fdre_C_D)        0.031     7.850    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.850    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (VIOLATED) :        -0.129ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 2.006ns (40.404%)  route 2.959ns (59.596%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.754     3.062    i_ps/system_i/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WSTRB[3])
                                                      1.400     4.462 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1WSTRB[3]
                         net (fo=8, routed)           1.122     5.583    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_wstrb[0]
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.150     5.733 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/INTR_CTRLR_GEN_I.ip2bus_data_int[0]_i_2/O
                         net (fo=4, routed)           0.967     6.700    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_be[0]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.332     7.032 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2/O
                         net (fo=17, routed)          0.870     7.903    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip_irpt_status_reg1__0
    SLICE_X10Y75         LUT5 (Prop_lut5_I0_O)        0.124     8.027 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.027    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         1.480     7.672    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X10Y75         FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/C
                         clock pessimism              0.230     7.902    
                         clock uncertainty           -0.083     7.819    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.079     7.898    i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 -0.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.582     0.923    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y59          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.156     1.219    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X4Y58          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.851     1.221    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y58          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.939    
    SLICE_X4Y58          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.951%)  route 0.166ns (54.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.581     0.922    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y60          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.166     1.228    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y60          SRL16E                                       r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.850     1.220    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y60          SRL16E                                       r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X4Y60          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.121    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.575     0.916    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y80          FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.112    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X5Y80          FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.842     1.212    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y80          FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.916    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.075     0.991    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.314%)  route 0.209ns (59.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.583     0.924    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y56          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.209     1.273    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y57          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.851     1.221    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y57          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.939    
    SLICE_X4Y57          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.582     0.923    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y59          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.112     1.199    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X4Y60          SRL16E                                       r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.850     1.220    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y60          SRL16E                                       r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X4Y60          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.047    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.579     0.920    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X0Y61          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.164     1.084 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.050     1.134    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.045     1.179 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[31]_i_1__0/O
                         net (fo=1, routed)           0.000     1.179    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[31]_i_1__0_n_0
    SLICE_X1Y61          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.848     1.218    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X1Y61          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.285     0.933    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.092     1.025    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.582     0.923    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y59          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.112     1.199    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X4Y60          SRL16E                                       r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.850     1.220    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y60          SRL16E                                       r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X4Y60          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.040    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.572     0.913    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y79          FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.132    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X0Y79          FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.839     1.209    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y79          FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.913    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.060     0.973    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.485%)  route 0.245ns (63.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.554     0.895    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y71          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.245     1.281    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X8Y64          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.828     1.198    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y64          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.263     0.935    
    SLICE_X8Y64          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.118    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.208%)  route 0.187ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.556     0.897    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y69          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.148     1.045 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/Q
                         net (fo=1, routed)           0.187     1.231    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X6Y65          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=808, routed)         0.827     1.197    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y65          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.263     0.934    
    SLICE_X6Y65          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.064    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X5Y75    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y67    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y67    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y71    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y73    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X0Y76    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X0Y76    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y73    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y60    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y58    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y58    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y58    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y58    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y63    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y63    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y63    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y63    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X0Y79    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y65    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y65    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y64    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y71    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y65    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y65    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y65    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y64   i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y64   i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y65   i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.162ns,  Total Violation      -58.825ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     3.888    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.580     9.995    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.486     3.886 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     3.886    adc_dat_a_i_IBUF[6]
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.580     9.995    adc_clk
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_a_reg[4]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 adc_dat_a_i[13]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.472ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 r  adc_dat_a_i[13] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[13]
    V15                  IBUF (Prop_ibuf_I_O)         0.472     3.872 r  adc_dat_a_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     3.872    adc_dat_a_i_IBUF[13]
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.576     9.991    adc_clk
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_a_reg[11]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.002     9.823    adc_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.470ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[4]
    Y16                  IBUF (Prop_ibuf_I_O)         0.470     3.870 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     3.870    adc_dat_a_i_IBUF[4]
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.580     9.995    adc_clk
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_a_reg[2]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[5]
    W15                  IBUF (Prop_ibuf_I_O)         0.465     3.865 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     3.865    adc_dat_a_i_IBUF[5]
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.576     9.991    adc_clk
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_a_reg[3]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.002     9.823    adc_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.463ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[2]
    Y17                  IBUF (Prop_ibuf_I_O)         0.463     3.863 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     3.863    adc_dat_a_i_IBUF[2]
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.580     9.995    adc_clk
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_a_reg[0]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.442ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[8]
    W13                  IBUF (Prop_ibuf_I_O)         0.442     3.842 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     3.842    adc_dat_a_i_IBUF[8]
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.582     9.997    adc_clk
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_a_reg[6]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.435ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 r  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[9]
    V12                  IBUF (Prop_ibuf_I_O)         0.435     3.835 r  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     3.835    adc_dat_a_i_IBUF[9]
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.582     9.997    adc_clk
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_a_reg[7]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.835    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 adc_dat_a_i[14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.431ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 9.993 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 r  adc_dat_a_i[14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[14]
    T16                  IBUF (Prop_ibuf_I_O)         0.431     3.831 r  adc_dat_a_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     3.831    adc_dat_a_i_IBUF[14]
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.578     9.993    adc_clk
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_a_reg[12]/C
                         clock pessimism              0.000     9.993    
                         clock uncertainty           -0.166     9.827    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.002     9.825    adc_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.422ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 r  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[10]
    V13                  IBUF (Prop_ibuf_I_O)         0.422     3.822 r  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     3.822    adc_dat_a_i_IBUF[10]
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.582     9.997    adc_clk
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_a_reg[8]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  6.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.162ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.205    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.777     6.011    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.153ns  (arrival time - required time)
  Source:                 adc_dat_b_i[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.811ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    R18                                               0.000     3.400 r  adc_dat_b_i[2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.811     4.211 r  adc_dat_b_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     4.211    adc_dat_b_i_IBUF[2]
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.773     6.007    adc_clk
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_b_reg[0]/C
                         clock pessimism              0.000     6.007    
                         clock uncertainty            0.166     6.172    
    ILOGIC_X0Y9          FDRE (Hold_fdre_C_D)         0.191     6.363    adc_dat_b_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.363    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                 -2.153    

Slack (VIOLATED) :        -2.151ns  (arrival time - required time)
  Source:                 adc_dat_b_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.816ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T19                                               0.000     3.400 r  adc_dat_b_i[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[8]
    T19                  IBUF (Prop_ibuf_I_O)         0.816     4.216 r  adc_dat_b_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     4.216    adc_dat_b_i_IBUF[8]
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.777     6.011    adc_clk
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_b_reg[6]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y0          FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.141ns  (arrival time - required time)
  Source:                 adc_dat_b_i[12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W19                                               0.000     3.400 r  adc_dat_b_i[12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[12]
    W19                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_b_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     4.223    adc_dat_b_i_IBUF[12]
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.774     6.008    adc_clk
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_b_reg[10]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y5          FDRE (Hold_fdre_C_D)         0.191     6.364    adc_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.364    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.140ns  (arrival time - required time)
  Source:                 adc_dat_b_i[14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.824ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W18                                               0.000     3.400 r  adc_dat_b_i[14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[14]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     4.224 r  adc_dat_b_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     4.224    adc_dat_b_i_IBUF[14]
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.774     6.008    adc_clk
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_b_reg[12]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y6          FDRE (Hold_fdre_C_D)         0.191     6.364    adc_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.364    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.138ns  (arrival time - required time)
  Source:                 adc_dat_a_i[15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  adc_dat_a_i[15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[15]
    V16                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_a_i_IBUF[15]_inst/O
                         net (fo=1, routed)           0.000     4.223    adc_dat_a_i_IBUF[15]
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.770     6.004    adc_clk
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_a_reg[13]/C
                         clock pessimism              0.000     6.004    
                         clock uncertainty            0.166     6.169    
    ILOGIC_X0Y14         FDRE (Hold_fdre_C_D)         0.191     6.360    adc_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.360    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                 -2.138    

Slack (VIOLATED) :        -2.133ns  (arrival time - required time)
  Source:                 adc_dat_a_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.828ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W16                                               0.000     3.400 r  adc_dat_a_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[3]
    W16                  IBUF (Prop_ibuf_I_O)         0.828     4.228 r  adc_dat_a_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.228    adc_dat_a_i_IBUF[3]
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.770     6.004    adc_clk
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_a_reg[1]/C
                         clock pessimism              0.000     6.004    
                         clock uncertainty            0.166     6.169    
    ILOGIC_X0Y13         FDRE (Hold_fdre_C_D)         0.191     6.360    adc_dat_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.360    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.128ns  (arrival time - required time)
  Source:                 adc_dat_b_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.838ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P18                                               0.000     3.400 r  adc_dat_b_i[4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[4]
    P18                  IBUF (Prop_ibuf_I_O)         0.838     4.238 r  adc_dat_b_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     4.238    adc_dat_b_i_IBUF[4]
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.776     6.010    adc_clk
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_b_reg[2]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y3          FDRE (Hold_fdre_C_D)         0.191     6.366    adc_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.366    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.122ns  (arrival time - required time)
  Source:                 adc_dat_b_i[9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.830ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    U20                                               0.000     3.400 r  adc_dat_b_i[9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[9]
    U20                  IBUF (Prop_ibuf_I_O)         0.830     4.230 r  adc_dat_b_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     4.230    adc_dat_b_i_IBUF[9]
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.762     5.996    adc_clk
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_b_reg[7]/C
                         clock pessimism              0.000     5.996    
                         clock uncertainty            0.166     6.161    
    ILOGIC_X0Y19         FDRE (Hold_fdre_C_D)         0.191     6.352    adc_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.352    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                 -2.122    

Slack (VIOLATED) :        -2.119ns  (arrival time - required time)
  Source:                 adc_dat_b_i[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.847ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    N17                                               0.000     3.400 r  adc_dat_b_i[5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[5]
    N17                  IBUF (Prop_ibuf_I_O)         0.847     4.247 r  adc_dat_b_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     4.247    adc_dat_b_i_IBUF[5]
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.776     6.010    adc_clk
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_b_reg[3]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y4          FDRE (Hold_fdre_C_D)         0.191     6.366    adc_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.366    
                         arrival time                           4.247    
  -------------------------------------------------------------------
                         slack                                 -2.119    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        2.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 i_dsp/sum1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.715ns (14.804%)  route 4.115ns (85.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.675     5.908    i_dsp/clk_i
    SLICE_X33Y48         FDRE                                         r  i_dsp/sum1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.419     6.327 f  i_dsp/sum1_reg[16]/Q
                         net (fo=15, routed)          0.929     7.256    i_dsp/genblk3[3].i_trigger/dac_dat_a_reg[12][16]
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.296     7.552 r  i_dsp/genblk3[3].i_trigger/dac_dat_a[2]_i_2/O
                         net (fo=15, routed)          3.186    10.738    i_dsp_n_797
    SLICE_X38Y85         FDRE                                         r  dac_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.560    13.450    dac_clk_1x
    SLICE_X38Y85         FDRE                                         r  dac_dat_a_reg[2]/C
                         clock pessimism              0.173    13.623    
                         clock uncertainty           -0.189    13.434    
    SLICE_X38Y85         FDRE (Setup_fdre_C_D)       -0.031    13.403    dac_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 i_dsp/sum2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.456ns (9.535%)  route 4.326ns (90.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 13.453 - 8.000 ) 
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.675     5.908    i_dsp/clk_i
    SLICE_X31Y49         FDRE                                         r  i_dsp/sum2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456     6.364 r  i_dsp/sum2_reg[17]/Q
                         net (fo=30, routed)          4.326    10.690    dac_b[13]
    SLICE_X40Y88         FDRE                                         r  dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.563    13.453    dac_clk_1x
    SLICE_X40Y88         FDRE                                         r  dac_dat_b_reg[13]/C
                         clock pessimism              0.173    13.626    
                         clock uncertainty           -0.189    13.437    
    SLICE_X40Y88         FDRE (Setup_fdre_C_D)       -0.081    13.356    dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                         13.356    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 i_dsp/sum2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.715ns (15.007%)  route 4.050ns (84.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.664     5.897    i_dsp/clk_i
    SLICE_X31Y50         FDRE                                         r  i_dsp/sum2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.419     6.316 f  i_dsp/sum2_reg[16]/Q
                         net (fo=15, routed)          1.290     7.606    i_dsp/genblk3[3].i_trigger/dac_dat_b_reg[12][16]
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.296     7.902 r  i_dsp/genblk3[3].i_trigger/dac_dat_b[7]_i_2/O
                         net (fo=15, routed)          2.760    10.662    i_dsp_n_778
    SLICE_X42Y65         FDRE                                         r  dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.560    13.450    dac_clk_1x
    SLICE_X42Y65         FDRE                                         r  dac_dat_b_reg[7]/C
                         clock pessimism              0.173    13.623    
                         clock uncertainty           -0.189    13.434    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)       -0.045    13.389    dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         13.389    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 i_dsp/sum2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.580ns (12.222%)  route 4.166ns (87.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.675     5.908    i_dsp/clk_i
    SLICE_X31Y49         FDRE                                         r  i_dsp/sum2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456     6.364 f  i_dsp/sum2_reg[14]/Q
                         net (fo=15, routed)          1.225     7.589    i_dsp/genblk3[3].i_trigger/dac_dat_b_reg[12][14]
    SLICE_X35Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  i_dsp/genblk3[3].i_trigger/dac_dat_b[2]_i_2/O
                         net (fo=15, routed)          2.941    10.654    i_dsp_n_783
    SLICE_X38Y85         FDRE                                         r  dac_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.560    13.450    dac_clk_1x
    SLICE_X38Y85         FDRE                                         r  dac_dat_b_reg[2]/C
                         clock pessimism              0.173    13.623    
                         clock uncertainty           -0.189    13.434    
    SLICE_X38Y85         FDRE (Setup_fdre_C_D)       -0.028    13.406    dac_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         13.406    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 i_dsp/sum2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.580ns (12.713%)  route 3.982ns (87.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.675     5.908    i_dsp/clk_i
    SLICE_X31Y49         FDRE                                         r  i_dsp/sum2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456     6.364 f  i_dsp/sum2_reg[14]/Q
                         net (fo=15, routed)          1.465     7.830    i_dsp/genblk3[3].i_trigger/dac_dat_b_reg[12][14]
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  i_dsp/genblk3[3].i_trigger/dac_dat_b[12]_i_2/O
                         net (fo=15, routed)          2.517    10.471    i_dsp_n_773
    SLICE_X42Y90         FDRE                                         r  dac_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.564    13.454    dac_clk_1x
    SLICE_X42Y90         FDRE                                         r  dac_dat_b_reg[12]/C
                         clock pessimism              0.173    13.627    
                         clock uncertainty           -0.189    13.438    
    SLICE_X42Y90         FDRE (Setup_fdre_C_D)       -0.045    13.393    dac_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 i_dsp/sum1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.642ns (14.320%)  route 3.841ns (85.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.674     5.907    i_dsp/clk_i
    SLICE_X32Y43         FDRE                                         r  i_dsp/sum1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     6.425 r  i_dsp/sum1_reg[17]/Q
                         net (fo=30, routed)          1.308     7.734    i_dsp/genblk3[3].i_trigger/dac_dat_a_reg[12][17]
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.858 r  i_dsp/genblk3[3].i_trigger/dac_dat_a[12]_i_2/O
                         net (fo=15, routed)          2.533    10.391    i_dsp_n_787
    SLICE_X42Y90         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.564    13.454    dac_clk_1x
    SLICE_X42Y90         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism              0.173    13.627    
                         clock uncertainty           -0.189    13.438    
    SLICE_X42Y90         FDRE (Setup_fdre_C_D)       -0.031    13.407    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         13.407    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 i_dsp/sum2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.715ns (16.018%)  route 3.749ns (83.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.664     5.897    i_dsp/clk_i
    SLICE_X31Y50         FDRE                                         r  i_dsp/sum2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.419     6.316 f  i_dsp/sum2_reg[16]/Q
                         net (fo=15, routed)          1.288     7.604    i_dsp/genblk3[3].i_trigger/dac_dat_b_reg[12][16]
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.296     7.900 r  i_dsp/genblk3[3].i_trigger/dac_dat_b[9]_i_2/O
                         net (fo=15, routed)          2.461    10.361    i_dsp_n_776
    SLICE_X42Y63         FDRE                                         r  dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.561    13.451    dac_clk_1x
    SLICE_X42Y63         FDRE                                         r  dac_dat_b_reg[9]/C
                         clock pessimism              0.173    13.624    
                         clock uncertainty           -0.189    13.435    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)       -0.045    13.390    dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 i_dsp/sum1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.715ns (16.245%)  route 3.686ns (83.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.675     5.908    i_dsp/clk_i
    SLICE_X33Y48         FDRE                                         r  i_dsp/sum1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.419     6.327 f  i_dsp/sum1_reg[16]/Q
                         net (fo=15, routed)          1.000     7.327    i_dsp/genblk3[3].i_trigger/dac_dat_a_reg[12][16]
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.296     7.623 r  i_dsp/genblk3[3].i_trigger/dac_dat_a[3]_i_2/O
                         net (fo=15, routed)          2.686    10.309    i_dsp_n_796
    SLICE_X40Y82         FDRE                                         r  dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.558    13.448    dac_clk_1x
    SLICE_X40Y82         FDRE                                         r  dac_dat_a_reg[3]/C
                         clock pessimism              0.173    13.621    
                         clock uncertainty           -0.189    13.432    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)       -0.067    13.365    dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         13.365    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 i_dsp/sum2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.580ns (13.173%)  route 3.823ns (86.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.675     5.908    i_dsp/clk_i
    SLICE_X31Y49         FDRE                                         r  i_dsp/sum2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456     6.364 r  i_dsp/sum2_reg[17]/Q
                         net (fo=30, routed)          1.681     8.045    i_dsp/genblk3[3].i_trigger/dac_dat_b_reg[12][17]
    SLICE_X31Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.169 r  i_dsp/genblk3[3].i_trigger/dac_dat_b[8]_i_2/O
                         net (fo=15, routed)          2.142    10.311    i_dsp_n_777
    SLICE_X42Y64         FDRE                                         r  dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.561    13.451    dac_clk_1x
    SLICE_X42Y64         FDRE                                         r  dac_dat_b_reg[8]/C
                         clock pessimism              0.173    13.624    
                         clock uncertainty           -0.189    13.435    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.031    13.404    dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 i_dsp/sum1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.642ns (14.992%)  route 3.640ns (85.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.674     5.907    i_dsp/clk_i
    SLICE_X32Y43         FDRE                                         r  i_dsp/sum1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     6.425 r  i_dsp/sum1_reg[17]/Q
                         net (fo=30, routed)          1.311     7.737    i_dsp/genblk3[3].i_trigger/dac_dat_a_reg[12][17]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.861 r  i_dsp/genblk3[3].i_trigger/dac_dat_a[4]_i_2/O
                         net (fo=15, routed)          2.329    10.189    i_dsp_n_795
    SLICE_X38Y85         FDRE                                         r  dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.560    13.450    dac_clk_1x
    SLICE_X38Y85         FDRE                                         r  dac_dat_a_reg[4]/C
                         clock pessimism              0.173    13.623    
                         clock uncertainty           -0.189    13.434    
    SLICE_X38Y85         FDRE (Setup_fdre_C_D)       -0.061    13.373    dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  3.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 i_dsp/sum2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.226ns (21.858%)  route 0.808ns (78.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.562     1.977    i_dsp/clk_i
    SLICE_X33Y51         FDRE                                         r  i_dsp/sum2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.128     2.105 f  i_dsp/sum2_reg[11]/Q
                         net (fo=1, routed)           0.113     2.218    i_dsp/genblk3[3].i_trigger/dac_dat_b_reg[12][11]
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.098     2.316 r  i_dsp/genblk3[3].i_trigger/dac_dat_b[11]_i_2/O
                         net (fo=15, routed)          0.695     3.011    i_dsp_n_774
    SLICE_X42Y67         FDRE                                         r  dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.852     2.393    dac_clk_1x
    SLICE_X42Y67         FDRE                                         r  dac_dat_b_reg[11]/C
                         clock pessimism             -0.075     2.318    
                         clock uncertainty            0.189     2.507    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.059     2.566    dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 i_dsp/sum1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.226ns (21.522%)  route 0.824ns (78.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.564     1.979    i_dsp/clk_i
    SLICE_X33Y47         FDRE                                         r  i_dsp/sum1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.128     2.107 f  i_dsp/sum1_reg[7]/Q
                         net (fo=1, routed)           0.202     2.310    i_dsp/genblk3[3].i_trigger/dac_dat_a_reg[12][7]
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.098     2.408 r  i_dsp/genblk3[3].i_trigger/dac_dat_a[7]_i_2/O
                         net (fo=15, routed)          0.622     3.029    i_dsp_n_792
    SLICE_X42Y65         FDRE                                         r  dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.854     2.395    dac_clk_1x
    SLICE_X42Y65         FDRE                                         r  dac_dat_a_reg[7]/C
                         clock pessimism             -0.075     2.320    
                         clock uncertainty            0.189     2.509    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.059     2.568    dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 i_dsp/sum2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.915%)  route 0.914ns (83.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.564     1.979    i_dsp/clk_i
    SLICE_X35Y49         FDRE                                         r  i_dsp/sum2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     2.120 f  i_dsp/sum2_reg[5]/Q
                         net (fo=1, routed)           0.169     2.290    i_dsp/genblk3[3].i_trigger/dac_dat_b_reg[12][5]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.335 r  i_dsp/genblk3[3].i_trigger/dac_dat_b[5]_i_2/O
                         net (fo=15, routed)          0.744     3.079    i_dsp_n_780
    SLICE_X42Y67         FDRE                                         r  dac_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.852     2.393    dac_clk_1x
    SLICE_X42Y67         FDRE                                         r  dac_dat_b_reg[5]/C
                         clock pessimism             -0.075     2.318    
                         clock uncertainty            0.189     2.507    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.052     2.559    dac_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 i_dsp/sum1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.371%)  route 0.929ns (81.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.563     1.978    i_dsp/clk_i
    SLICE_X34Y45         FDRE                                         r  i_dsp/sum1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     2.142 f  i_dsp/sum1_reg[9]/Q
                         net (fo=1, routed)           0.195     2.337    i_dsp/genblk3[3].i_trigger/dac_dat_a_reg[12][9]
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.382 r  i_dsp/genblk3[3].i_trigger/dac_dat_a[9]_i_2/O
                         net (fo=15, routed)          0.734     3.116    i_dsp_n_790
    SLICE_X42Y63         FDRE                                         r  dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.855     2.396    dac_clk_1x
    SLICE_X42Y63         FDRE                                         r  dac_dat_a_reg[9]/C
                         clock pessimism             -0.075     2.321    
                         clock uncertainty            0.189     2.510    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.059     2.569    dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 i_dsp/sum1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.227ns (19.553%)  route 0.934ns (80.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.563     1.978    i_dsp/clk_i
    SLICE_X33Y46         FDRE                                         r  i_dsp/sum1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     2.106 f  i_dsp/sum1_reg[0]/Q
                         net (fo=1, routed)           0.118     2.224    i_dsp/genblk3[3].i_trigger/dac_dat_a_reg[12][0]
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.099     2.323 r  i_dsp/genblk3[3].i_trigger/dac_dat_a[0]_i_2/O
                         net (fo=13, routed)          0.816     3.139    i_dsp_n_799
    SLICE_X42Y86         FDRE                                         r  dac_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.855     2.396    dac_clk_1x
    SLICE_X42Y86         FDRE                                         r  dac_dat_a_reg[0]/C
                         clock pessimism             -0.075     2.321    
                         clock uncertainty            0.189     2.510    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.059     2.569    dac_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 i_dsp/sum1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.226ns (19.309%)  route 0.944ns (80.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.564     1.979    i_dsp/clk_i
    SLICE_X33Y47         FDRE                                         r  i_dsp/sum1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.128     2.107 f  i_dsp/sum1_reg[5]/Q
                         net (fo=1, routed)           0.118     2.226    i_dsp/genblk3[3].i_trigger/dac_dat_a_reg[12][5]
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.098     2.324 r  i_dsp/genblk3[3].i_trigger/dac_dat_a[5]_i_2/O
                         net (fo=15, routed)          0.826     3.150    i_dsp_n_794
    SLICE_X41Y67         FDRE                                         r  dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.852     2.393    dac_clk_1x
    SLICE_X41Y67         FDRE                                         r  dac_dat_a_reg[5]/C
                         clock pessimism             -0.075     2.318    
                         clock uncertainty            0.189     2.507    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.070     2.577    dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 i_dsp/sum2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.226ns (18.937%)  route 0.967ns (81.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.562     1.977    i_dsp/clk_i
    SLICE_X35Y50         FDRE                                         r  i_dsp/sum2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128     2.105 f  i_dsp/sum2_reg[3]/Q
                         net (fo=1, routed)           0.267     2.372    i_dsp/genblk3[3].i_trigger/dac_dat_b_reg[12][3]
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.098     2.470 r  i_dsp/genblk3[3].i_trigger/dac_dat_b[3]_i_2/O
                         net (fo=15, routed)          0.700     3.171    i_dsp_n_782
    SLICE_X40Y82         FDRE                                         r  dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.852     2.393    dac_clk_1x
    SLICE_X40Y82         FDRE                                         r  dac_dat_b_reg[3]/C
                         clock pessimism             -0.075     2.318    
                         clock uncertainty            0.189     2.507    
    SLICE_X40Y82         FDRE (Hold_fdre_C_D)         0.066     2.573    dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 i_dsp/sum1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.227ns (18.688%)  route 0.988ns (81.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.562     1.977    i_dsp/clk_i
    SLICE_X33Y51         FDRE                                         r  i_dsp/sum1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.128     2.105 f  i_dsp/sum1_reg[11]/Q
                         net (fo=1, routed)           0.154     2.259    i_dsp/genblk3[3].i_trigger/dac_dat_a_reg[12][11]
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.099     2.358 r  i_dsp/genblk3[3].i_trigger/dac_dat_a[11]_i_2/O
                         net (fo=15, routed)          0.834     3.192    i_dsp_n_788
    SLICE_X43Y67         FDRE                                         r  dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.852     2.393    dac_clk_1x
    SLICE_X43Y67         FDRE                                         r  dac_dat_a_reg[11]/C
                         clock pessimism             -0.075     2.318    
                         clock uncertainty            0.189     2.507    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.066     2.573    dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 i_dsp/sum2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.253%)  route 1.033ns (84.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.564     1.979    i_dsp/clk_i
    SLICE_X31Y49         FDRE                                         r  i_dsp/sum2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     2.120 f  i_dsp/sum2_reg[14]/Q
                         net (fo=15, routed)          0.206     2.326    i_dsp/genblk3[3].i_trigger/dac_dat_b_reg[12][14]
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.371 r  i_dsp/genblk3[3].i_trigger/dac_dat_b[10]_i_2/O
                         net (fo=15, routed)          0.828     3.199    i_dsp_n_775
    SLICE_X43Y67         FDRE                                         r  dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.852     2.393    dac_clk_1x
    SLICE_X43Y67         FDRE                                         r  dac_dat_b_reg[10]/C
                         clock pessimism             -0.075     2.318    
                         clock uncertainty            0.189     2.507    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.070     2.577    dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 i_dsp/sum2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.186ns (15.272%)  route 1.032ns (84.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.564     1.979    i_dsp/clk_i
    SLICE_X31Y49         FDRE                                         r  i_dsp/sum2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     2.120 f  i_dsp/sum2_reg[14]/Q
                         net (fo=15, routed)          0.192     2.312    i_dsp/genblk3[3].i_trigger/dac_dat_b_reg[12][14]
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.357 r  i_dsp/genblk3[3].i_trigger/dac_dat_b[6]_i_2/O
                         net (fo=15, routed)          0.840     3.197    i_dsp_n_779
    SLICE_X42Y66         FDRE                                         r  dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    SLICE_X42Y66         FDRE                                         r  dac_dat_b_reg[6]/C
                         clock pessimism             -0.075     2.319    
                         clock uncertainty            0.189     2.508    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.052     2.560    dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.638    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.773ns (23.661%)  route 2.494ns (76.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 9.456 - 4.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.662     5.895    i_ams/adc_clk
    SLICE_X34Y58         FDRE                                         r  i_ams/dac_b_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.478     6.373 r  i_ams/dac_b_o_reg[0]/Q
                         net (fo=16, routed)          2.494     8.867    pwm[1]/v_reg[7]_0[0]
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.295     9.162 r  pwm[1]/b[8]_i_1__1/O
                         net (fo=1, routed)           0.000     9.162    pwm[1]/b[8]_i_1__1_n_0
    SLICE_X42Y56         FDSE                                         r  pwm[1]/b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.566     9.456    pwm[1]/pwm_clk
    SLICE_X42Y56         FDSE                                         r  pwm[1]/b_reg[8]/C
                         clock pessimism              0.173     9.629    
                         clock uncertainty           -0.189     9.440    
    SLICE_X42Y56         FDSE (Setup_fdse_C_D)        0.079     9.519    pwm[1]/b_reg[8]
  -------------------------------------------------------------------
                         required time                          9.519    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 i_ams/dac_a_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.580ns (18.589%)  route 2.540ns (81.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 9.455 - 4.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.661     5.894    i_ams/adc_clk
    SLICE_X35Y59         FDRE                                         r  i_ams/dac_a_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.456     6.350 r  i_ams/dac_a_o_reg[11]/Q
                         net (fo=4, routed)           2.540     8.890    pwm[0]/Q[2]
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124     9.014 r  pwm[0]/b[11]_i_1__2/O
                         net (fo=1, routed)           0.000     9.014    pwm[0]/p_0_in[11]
    SLICE_X38Y55         FDRE                                         r  pwm[0]/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.565     9.455    pwm[0]/pwm_clk
    SLICE_X38Y55         FDRE                                         r  pwm[0]/b_reg[11]/C
                         clock pessimism              0.173     9.628    
                         clock uncertainty           -0.189     9.439    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)        0.079     9.518    pwm[0]/b_reg[11]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.773ns (24.910%)  route 2.330ns (75.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 9.456 - 4.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.662     5.895    i_ams/adc_clk
    SLICE_X34Y58         FDRE                                         r  i_ams/dac_b_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.478     6.373 r  i_ams/dac_b_o_reg[0]/Q
                         net (fo=16, routed)          2.330     8.703    pwm[1]/v_reg[7]_0[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.295     8.998 r  pwm[1]/b[12]_i_1__1/O
                         net (fo=1, routed)           0.000     8.998    pwm[1]/b[12]_i_1__1_n_0
    SLICE_X42Y53         FDSE                                         r  pwm[1]/b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.566     9.456    pwm[1]/pwm_clk
    SLICE_X42Y53         FDSE                                         r  pwm[1]/b_reg[12]/C
                         clock pessimism              0.173     9.629    
                         clock uncertainty           -0.189     9.440    
    SLICE_X42Y53         FDSE (Setup_fdse_C_D)        0.077     9.517    pwm[1]/b_reg[12]
  -------------------------------------------------------------------
                         required time                          9.517    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 i_ams/dac_a_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.608ns (22.123%)  route 2.140ns (77.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 9.455 - 4.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.661     5.894    i_ams/adc_clk
    SLICE_X35Y59         FDRE                                         r  i_ams/dac_a_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.456     6.350 r  i_ams/dac_a_o_reg[0]/Q
                         net (fo=16, routed)          1.798     8.148    pwm[0]/Q[0]
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.152     8.300 r  pwm[0]/b[14]_i_2__0/O
                         net (fo=1, routed)           0.342     8.642    pwm[0]/p_0_in[14]
    SLICE_X38Y55         FDRE                                         r  pwm[0]/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.565     9.455    pwm[0]/pwm_clk
    SLICE_X38Y55         FDRE                                         r  pwm[0]/b_reg[14]/C
                         clock pessimism              0.173     9.628    
                         clock uncertainty           -0.189     9.439    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)       -0.247     9.192    pwm[0]/b_reg[14]
  -------------------------------------------------------------------
                         required time                          9.192    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.773ns (25.914%)  route 2.210ns (74.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 9.456 - 4.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.662     5.895    i_ams/adc_clk
    SLICE_X34Y58         FDRE                                         r  i_ams/dac_b_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.478     6.373 r  i_ams/dac_b_o_reg[0]/Q
                         net (fo=16, routed)          2.210     8.583    pwm[1]/v_reg[7]_0[0]
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.295     8.878 r  pwm[1]/b[10]_i_1__1/O
                         net (fo=1, routed)           0.000     8.878    pwm[1]/b[10]_i_1__1_n_0
    SLICE_X42Y56         FDSE                                         r  pwm[1]/b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.566     9.456    pwm[1]/pwm_clk
    SLICE_X42Y56         FDSE                                         r  pwm[1]/b_reg[10]/C
                         clock pessimism              0.173     9.629    
                         clock uncertainty           -0.189     9.440    
    SLICE_X42Y56         FDSE (Setup_fdse_C_D)        0.077     9.517    pwm[1]/b_reg[10]
  -------------------------------------------------------------------
                         required time                          9.517    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.773ns (25.940%)  route 2.207ns (74.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 9.456 - 4.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.662     5.895    i_ams/adc_clk
    SLICE_X34Y58         FDRE                                         r  i_ams/dac_b_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.478     6.373 r  i_ams/dac_b_o_reg[0]/Q
                         net (fo=16, routed)          2.207     8.580    pwm[1]/v_reg[7]_0[0]
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.295     8.875 r  pwm[1]/b[4]_i_1__1/O
                         net (fo=1, routed)           0.000     8.875    pwm[1]/b[4]_i_1__1_n_0
    SLICE_X42Y56         FDSE                                         r  pwm[1]/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.566     9.456    pwm[1]/pwm_clk
    SLICE_X42Y56         FDSE                                         r  pwm[1]/b_reg[4]/C
                         clock pessimism              0.173     9.629    
                         clock uncertainty           -0.189     9.440    
    SLICE_X42Y56         FDSE (Setup_fdse_C_D)        0.081     9.521    pwm[1]/b_reg[4]
  -------------------------------------------------------------------
                         required time                          9.521    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.773ns (26.584%)  route 2.135ns (73.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 9.456 - 4.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.662     5.895    i_ams/adc_clk
    SLICE_X34Y57         FDRE                                         r  i_ams/dac_b_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.478     6.373 r  i_ams/dac_b_o_reg[11]/Q
                         net (fo=4, routed)           2.135     8.508    pwm[1]/v_reg[7]_0[2]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.295     8.803 r  pwm[1]/b[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.803    pwm[1]/p_0_in[3]
    SLICE_X43Y53         FDRE                                         r  pwm[1]/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.566     9.456    pwm[1]/pwm_clk
    SLICE_X43Y53         FDRE                                         r  pwm[1]/b_reg[3]/C
                         clock pessimism              0.173     9.629    
                         clock uncertainty           -0.189     9.440    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.031     9.471    pwm[1]/b_reg[3]
  -------------------------------------------------------------------
                         required time                          9.471    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 i_ams/dac_d_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.642ns (22.975%)  route 2.152ns (77.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 9.455 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.755     5.988    i_ams/adc_clk
    SLICE_X42Y48         FDRE                                         r  i_ams/dac_d_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     6.506 r  i_ams/dac_d_o_reg[7]/Q
                         net (fo=2, routed)           2.152     8.659    pwm[3]/v_reg[7]_0[7]
    SLICE_X39Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.783 r  pwm[3]/b[7]_i_1/O
                         net (fo=1, routed)           0.000     8.783    pwm[3]/p_0_in[7]
    SLICE_X39Y54         FDRE                                         r  pwm[3]/b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.565     9.455    pwm[3]/CLK
    SLICE_X39Y54         FDRE                                         r  pwm[3]/b_reg[7]/C
                         clock pessimism              0.173     9.628    
                         clock uncertainty           -0.189     9.439    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.031     9.470    pwm[3]/b_reg[7]
  -------------------------------------------------------------------
                         required time                          9.470    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 i_ams/dac_a_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.121%)  route 2.303ns (79.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 9.455 - 4.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.661     5.894    i_ams/adc_clk
    SLICE_X35Y59         FDRE                                         r  i_ams/dac_a_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.456     6.350 r  i_ams/dac_a_o_reg[11]/Q
                         net (fo=4, routed)           2.303     8.653    pwm[0]/Q[2]
    SLICE_X40Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.777 r  pwm[0]/b[3]_i_1__2/O
                         net (fo=1, routed)           0.000     8.777    pwm[0]/p_0_in[3]
    SLICE_X40Y57         FDRE                                         r  pwm[0]/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.565     9.455    pwm[0]/pwm_clk
    SLICE_X40Y57         FDRE                                         r  pwm[0]/b_reg[3]/C
                         clock pessimism              0.173     9.628    
                         clock uncertainty           -0.189     9.439    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.029     9.468    pwm[0]/b_reg[3]
  -------------------------------------------------------------------
                         required time                          9.468    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 i_ams/dac_b_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.580ns (20.482%)  route 2.252ns (79.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 9.456 - 4.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12386, routed)       1.663     5.896    i_ams/adc_clk
    SLICE_X33Y56         FDRE                                         r  i_ams/dac_b_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456     6.352 r  i_ams/dac_b_o_reg[13]/Q
                         net (fo=8, routed)           2.252     8.604    pwm[1]/v_reg[7]_0[3]
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.728 r  pwm[1]/b[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.728    pwm[1]/b[1]_i_1__1_n_0
    SLICE_X43Y53         FDSE                                         r  pwm[1]/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.566     9.456    pwm[1]/pwm_clk
    SLICE_X43Y53         FDSE                                         r  pwm[1]/b_reg[1]/C
                         clock pessimism              0.173     9.629    
                         clock uncertainty           -0.189     9.440    
    SLICE_X43Y53         FDSE (Setup_fdse_C_D)        0.029     9.469    pwm[1]/b_reg[1]
  -------------------------------------------------------------------
                         required time                          9.469    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  0.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.587     2.002    i_ams/adc_clk
    SLICE_X36Y57         FDRE                                         r  i_ams/dac_c_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  i_ams/dac_c_o_reg[2]/Q
                         net (fo=2, routed)           0.550     2.694    pwm[2]/v_reg[7]_0[2]
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.045     2.739 r  pwm[2]/b[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.739    pwm[2]/p_0_in[2]
    SLICE_X39Y52         FDRE                                         r  pwm[2]/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.859     2.400    pwm[2]/CLK
    SLICE_X39Y52         FDRE                                         r  pwm[2]/b_reg[2]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.092     2.606    pwm[2]/b_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/v_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.164ns (23.375%)  route 0.538ns (76.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.593     2.008    i_ams/adc_clk
    SLICE_X42Y48         FDRE                                         r  i_ams/dac_d_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     2.172 r  i_ams/dac_d_o_reg[16]/Q
                         net (fo=2, routed)           0.538     2.710    pwm[3]/v_reg[7]_0[16]
    SLICE_X39Y53         FDRE                                         r  pwm[3]/v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.858     2.399    pwm[3]/CLK
    SLICE_X39Y53         FDRE                                         r  pwm[3]/v_reg[0]/C
                         clock pessimism             -0.075     2.324    
                         clock uncertainty            0.189     2.513    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.061     2.574    pwm[3]/v_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.002%)  route 0.558ns (74.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.587     2.002    i_ams/adc_clk
    SLICE_X36Y57         FDRE                                         r  i_ams/dac_c_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  i_ams/dac_c_o_reg[14]/Q
                         net (fo=2, routed)           0.558     2.701    pwm[2]/v_reg[7]_0[14]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.045     2.746 r  pwm[2]/b[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.746    pwm[2]/p_0_in[14]
    SLICE_X39Y51         FDRE                                         r  pwm[2]/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.859     2.400    pwm[2]/CLK
    SLICE_X39Y51         FDRE                                         r  pwm[2]/b_reg[14]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.092     2.606    pwm[2]/b_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.719%)  route 0.566ns (75.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.589     2.004    i_ams/adc_clk
    SLICE_X43Y58         FDRE                                         r  i_ams/dac_d_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  i_ams/dac_d_o_reg[11]/Q
                         net (fo=2, routed)           0.566     2.712    pwm[3]/v_reg[7]_0[11]
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.045     2.757 r  pwm[3]/b[11]_i_1/O
                         net (fo=1, routed)           0.000     2.757    pwm[3]/p_0_in[11]
    SLICE_X43Y56         FDRE                                         r  pwm[3]/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.860     2.401    pwm[3]/CLK
    SLICE_X43Y56         FDRE                                         r  pwm[3]/b_reg[11]/C
                         clock pessimism             -0.075     2.326    
                         clock uncertainty            0.189     2.515    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.091     2.606    pwm[3]/b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_ams/dac_a_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.246ns (31.166%)  route 0.543ns (68.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.559     1.974    i_ams/adc_clk
    SLICE_X34Y60         FDRE                                         r  i_ams/dac_a_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.148     2.122 r  i_ams/dac_a_o_reg[13]/Q
                         net (fo=8, routed)           0.543     2.666    pwm[0]/Q[3]
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.098     2.764 r  pwm[0]/b[13]_i_1__2/O
                         net (fo=1, routed)           0.000     2.764    pwm[0]/b[13]_i_1__2_n_0
    SLICE_X40Y58         FDSE                                         r  pwm[0]/b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.859     2.400    pwm[0]/pwm_clk
    SLICE_X40Y58         FDSE                                         r  pwm[0]/b_reg[13]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X40Y58         FDSE (Hold_fdse_C_D)         0.092     2.606    pwm[0]/b_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.414%)  route 0.576ns (75.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.588     2.003    i_ams/adc_clk
    SLICE_X36Y56         FDRE                                         r  i_ams/dac_c_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  i_ams/dac_c_o_reg[13]/Q
                         net (fo=2, routed)           0.576     2.720    pwm[2]/v_reg[7]_0[13]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.045     2.765 r  pwm[2]/b[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.765    pwm[2]/p_0_in[13]
    SLICE_X39Y51         FDRE                                         r  pwm[2]/b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.859     2.400    pwm[2]/CLK
    SLICE_X39Y51         FDRE                                         r  pwm[2]/b_reg[13]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.092     2.606    pwm[2]/b_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_ams/dac_a_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.246ns (31.021%)  route 0.547ns (68.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.559     1.974    i_ams/adc_clk
    SLICE_X34Y60         FDRE                                         r  i_ams/dac_a_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.148     2.122 r  i_ams/dac_a_o_reg[13]/Q
                         net (fo=8, routed)           0.547     2.669    pwm[0]/Q[3]
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.098     2.767 r  pwm[0]/b[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.767    pwm[0]/b[1]_i_1__2_n_0
    SLICE_X40Y58         FDSE                                         r  pwm[0]/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.859     2.400    pwm[0]/pwm_clk
    SLICE_X40Y58         FDSE                                         r  pwm[0]/b_reg[1]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X40Y58         FDSE (Hold_fdse_C_D)         0.092     2.606    pwm[0]/b_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.412%)  route 0.553ns (72.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.593     2.008    i_ams/adc_clk
    SLICE_X42Y48         FDRE                                         r  i_ams/dac_d_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     2.172 r  i_ams/dac_d_o_reg[6]/Q
                         net (fo=2, routed)           0.553     2.726    pwm[3]/v_reg[7]_0[6]
    SLICE_X39Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.771 r  pwm[3]/b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.771    pwm[3]/p_0_in[6]
    SLICE_X39Y54         FDRE                                         r  pwm[3]/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.858     2.399    pwm[3]/CLK
    SLICE_X39Y54         FDRE                                         r  pwm[3]/b_reg[6]/C
                         clock pessimism             -0.075     2.324    
                         clock uncertainty            0.189     2.513    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.091     2.604    pwm[3]/b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_ams/dac_b_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.184%)  route 0.652ns (77.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.561     1.976    i_ams/adc_clk
    SLICE_X33Y56         FDRE                                         r  i_ams/dac_b_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  i_ams/dac_b_o_reg[13]/Q
                         net (fo=8, routed)           0.652     2.770    pwm[1]/v_reg[7]_0[3]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.045     2.815 r  pwm[1]/b[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.815    pwm[1]/b[5]_i_1__1_n_0
    SLICE_X42Y53         FDSE                                         r  pwm[1]/b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.860     2.401    pwm[1]/pwm_clk
    SLICE_X42Y53         FDSE                                         r  pwm[1]/b_reg[5]/C
                         clock pessimism             -0.075     2.326    
                         clock uncertainty            0.189     2.515    
    SLICE_X42Y53         FDSE (Hold_fdse_C_D)         0.121     2.636    pwm[1]/b_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.164ns (21.873%)  route 0.586ns (78.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12386, routed)       0.593     2.008    i_ams/adc_clk
    SLICE_X42Y48         FDRE                                         r  i_ams/dac_d_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     2.172 r  i_ams/dac_d_o_reg[18]/Q
                         net (fo=2, routed)           0.586     2.758    pwm[3]/v_reg[7]_0[18]
    SLICE_X38Y49         FDRE                                         r  pwm[3]/v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.860     2.401    pwm[3]/CLK
    SLICE_X38Y49         FDRE                                         r  pwm[3]/v_reg[2]/C
                         clock pessimism             -0.075     2.326    
                         clock uncertainty            0.189     2.515    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.059     2.574    pwm[3]/v_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.184    





