<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LED7SEG.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="led7seg.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="led7seg.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="led7seg.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="led7seg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="led7seg.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="led7seg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="led7seg.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="led7seg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="led7seg.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="led7seg.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="led7seg.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="led7seg.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="led7seg.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="led7seg.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="led7seg.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="led7seg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="led7seg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="led7seg.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="led7seg.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="led7seg.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="led7seg.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="led7seg.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="led7seg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="led7seg_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="led7seg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="led7seg_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="led7seg_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="led7seg_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="led7seg_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led7seg_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led7seg_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="led7seg_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="led7seg_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led7seg_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="led7seg_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="led7seg_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="led7seg_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led7seg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1562827340" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1562827340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562827340" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6421847679280031904" xil_pn:start_ts="1562827340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562827340" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4336068310951822677" xil_pn:start_ts="1562827340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562827340" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1562827340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562827340" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7253199585955622302" xil_pn:start_ts="1562827340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562827340" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1562827340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562827340" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="967672839816006965" xil_pn:start_ts="1562827340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562828285" xil_pn:in_ck="156328032878575" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4233739327463192102" xil_pn:start_ts="1562828272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="led7seg.lso"/>
      <outfile xil_pn:name="led7seg.ngc"/>
      <outfile xil_pn:name="led7seg.ngr"/>
      <outfile xil_pn:name="led7seg.prj"/>
      <outfile xil_pn:name="led7seg.stx"/>
      <outfile xil_pn:name="led7seg.syr"/>
      <outfile xil_pn:name="led7seg.xst"/>
      <outfile xil_pn:name="led7seg_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1562827729" xil_pn:in_ck="170241227804770455" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981273497046029" xil_pn:start_ts="1562827729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562828314" xil_pn:in_ck="2731373221449862984" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4217175670427668140" xil_pn:start_ts="1562828305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="led7seg.bld"/>
      <outfile xil_pn:name="led7seg.ngd"/>
      <outfile xil_pn:name="led7seg_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1562828327" xil_pn:in_ck="2781915327963589801" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1562828314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="led7seg.pcf"/>
      <outfile xil_pn:name="led7seg_map.map"/>
      <outfile xil_pn:name="led7seg_map.mrp"/>
      <outfile xil_pn:name="led7seg_map.ncd"/>
      <outfile xil_pn:name="led7seg_map.ngm"/>
      <outfile xil_pn:name="led7seg_map.xrpt"/>
      <outfile xil_pn:name="led7seg_summary.xml"/>
      <outfile xil_pn:name="led7seg_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1562828349" xil_pn:in_ck="-3434421128761744606" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1562828327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="led7seg.ncd"/>
      <outfile xil_pn:name="led7seg.pad"/>
      <outfile xil_pn:name="led7seg.par"/>
      <outfile xil_pn:name="led7seg.ptwx"/>
      <outfile xil_pn:name="led7seg.unroutes"/>
      <outfile xil_pn:name="led7seg.xpi"/>
      <outfile xil_pn:name="led7seg_pad.csv"/>
      <outfile xil_pn:name="led7seg_pad.txt"/>
      <outfile xil_pn:name="led7seg_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1562828360" xil_pn:in_ck="170241227804762830" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="3926983786057646308" xil_pn:start_ts="1562828349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="led7seg.bgn"/>
      <outfile xil_pn:name="led7seg.bit"/>
      <outfile xil_pn:name="led7seg.drc"/>
      <outfile xil_pn:name="led7seg.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1562828349" xil_pn:in_ck="-3889642731848350043" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1562828339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="led7seg.twr"/>
      <outfile xil_pn:name="led7seg.twx"/>
    </transform>
  </transforms>

</generated_project>
