$date
  Sun Nov  4 16:51:49 2012
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 2 ! test_in0[1:0] $end
$var reg 2 " test_in1[1:0] $end
$var reg 1 # test_out $end
$scope module uut $end
$var reg 2 $ a[1:0] $end
$var reg 2 % b[1:0] $end
$var reg 1 & aeqb $end
$var reg 1 ' e0 $end
$var reg 1 ( e1 $end
$scope module eq_bit0_unit $end
$var reg 1 ) i0 $end
$var reg 1 * i1 $end
$var reg 1 + eq $end
$var reg 1 , p0 $end
$var reg 1 - p1 $end
$upscope $end
$scope module eq_bit1_unit $end
$var reg 1 . i0 $end
$var reg 1 / i1 $end
$var reg 1 0 eq $end
$var reg 1 1 p0 $end
$var reg 1 2 p1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b00 "
1#
b00 $
b00 %
1&
1'
1(
0)
0*
1+
1,
0-
0.
0/
10
11
02
#200000000
b01 !
b01 "
b01 $
b01 %
1)
1*
0,
1-
#400000000
b10 "
0#
b10 %
0&
0'
0(
0*
0+
0-
1/
00
01
#600000000
b10 !
1#
b10 $
1&
1'
1(
0)
1+
1,
1.
10
12
#800000000
b11 !
b11 "
b11 $
b11 %
1)
1*
0,
1-
#1000000000
b10 !
b01 "
0#
b10 $
b01 %
0&
0'
0(
0)
0+
0-
0/
00
02
#1200000000
b11 !
b00 "
b11 $
b00 %
1)
0*
#1400000000
