Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7451ff4183974ea1bc6ff27ad3e0ca49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_fuzhitest_behav xil_defaultlib.sim_fuzhitest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/FPGAassignment/fuzhitest/fuzhitest.srcs/sources_1/new/fuzhitest.v" Line 22. Module fuzhitest doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fuzhitest
Compiling module xil_defaultlib.sim_fuzhitest
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_fuzhitest_behav
