

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Sat Apr 15 15:19:30 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        threshold_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  2175|    1|  2175|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2049|  2049|        34|         32|          1|    64|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1208|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     659|
|Register         |        -|      -|     308|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     308|    1867|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_797_p2        |     +    |      0|  0|   7|           7|           1|
    |sum_fu_775_p2        |     +    |      0|  0|  60|          60|          60|
    |ap_block_state160    |    and   |      0|  0|   1|           1|           1|
    |ap_block_state36_io  |    and   |      0|  0|   1|           1|           1|
    |ap_condition_265     |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_791_p2      |   icmp   |      0|  0|   3|           7|           8|
    |ap_enable_pp0        |    or    |      0|  0|   1|           1|           1|
    |sum_10_fu_921_p2     |    or    |      0|  0|  18|          12|           4|
    |sum_11_fu_931_p2     |    or    |      0|  0|  18|          12|           4|
    |sum_12_fu_941_p2     |    or    |      0|  0|  18|          12|           4|
    |sum_13_fu_951_p2     |    or    |      0|  0|  18|          12|           4|
    |sum_14_fu_961_p2     |    or    |      0|  0|  18|          12|           4|
    |sum_15_fu_971_p2     |    or    |      0|  0|  18|          12|           5|
    |sum_16_fu_981_p2     |    or    |      0|  0|  18|          12|           5|
    |sum_17_fu_991_p2     |    or    |      0|  0|  18|          12|           5|
    |sum_18_fu_1001_p2    |    or    |      0|  0|  18|          12|           5|
    |sum_19_fu_1011_p2    |    or    |      0|  0|  18|          12|           5|
    |sum_1_fu_831_p2      |    or    |      0|  0|  18|          12|           2|
    |sum_20_fu_1021_p2    |    or    |      0|  0|  18|          12|           5|
    |sum_21_fu_1031_p2    |    or    |      0|  0|  18|          12|           5|
    |sum_22_fu_1041_p2    |    or    |      0|  0|  18|          12|           5|
    |sum_23_fu_1051_p2    |    or    |      0|  0|  18|          12|           5|
    |sum_24_fu_1061_p2    |    or    |      0|  0|  18|          12|           5|
    |sum_25_fu_1071_p2    |    or    |      0|  0|  18|          12|           5|
    |sum_26_fu_1081_p2    |    or    |      0|  0|  18|          12|           5|
    |sum_27_fu_1091_p2    |    or    |      0|  0|  18|          12|           5|
    |sum_28_fu_1101_p2    |    or    |      0|  0|  18|          12|           5|
    |sum_29_fu_1111_p2    |    or    |      0|  0|  18|          12|           5|
    |sum_2_fu_841_p2      |    or    |      0|  0|  18|          12|           2|
    |sum_30_fu_1121_p2    |    or    |      0|  0|  18|          12|           5|
    |sum_31_fu_1131_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_32_fu_1141_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_33_fu_1151_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_34_fu_1161_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_35_fu_1171_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_36_fu_1181_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_37_fu_1191_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_38_fu_1201_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_39_fu_1211_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_3_fu_851_p2      |    or    |      0|  0|  18|          12|           3|
    |sum_40_fu_1221_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_41_fu_1231_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_42_fu_1241_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_43_fu_1251_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_44_fu_1261_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_45_fu_1271_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_46_fu_1281_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_47_fu_1291_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_48_fu_1301_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_49_fu_1311_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_4_fu_861_p2      |    or    |      0|  0|  18|          12|           3|
    |sum_50_fu_1321_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_51_fu_1331_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_52_fu_1341_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_53_fu_1351_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_54_fu_1361_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_55_fu_1371_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_56_fu_1381_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_57_fu_1391_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_58_fu_1401_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_59_fu_1411_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_5_fu_871_p2      |    or    |      0|  0|  18|          12|           3|
    |sum_60_fu_1421_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_61_fu_1431_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_62_fu_1441_p2    |    or    |      0|  0|  18|          12|           6|
    |sum_6_fu_881_p2      |    or    |      0|  0|  18|          12|           3|
    |sum_7_fu_891_p2      |    or    |      0|  0|  18|          12|           4|
    |sum_8_fu_901_p2      |    or    |      0|  0|  18|          12|           4|
    |sum_9_fu_911_p2      |    or    |      0|  0|  18|          12|           4|
    |sum_s_fu_820_p2      |    or    |      0|  0|  18|          12|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|1208|         834|         394|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  400|        159|    1|        159|
    |ap_sig_ioackin_m_axi_to_V_AWREADY  |    1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_to_V_WREADY   |    1|          2|    1|          2|
    |from_address0                      |  120|         33|   12|        396|
    |from_address1                      |  120|         33|   12|        396|
    |i_phi_fu_752_p4                    |    7|          2|    7|         14|
    |i_reg_748                          |    7|          2|    7|         14|
    |to_V_blk_n_AW                      |    1|          2|    1|          2|
    |to_V_blk_n_B                       |    1|          2|    1|          2|
    |to_V_blk_n_W                       |    1|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  659|        239|   44|        989|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |  158|   0|  158|          0|
    |ap_enable_reg_pp0_iter0                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_1_reg_1790  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_to_V_AWREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_to_V_WREADY          |    1|   0|    1|          0|
    |from_load_10_reg_1975                     |    1|   0|    1|          0|
    |from_load_11_reg_1980                     |    1|   0|    1|          0|
    |from_load_12_reg_1995                     |    1|   0|    1|          0|
    |from_load_13_reg_2000                     |    1|   0|    1|          0|
    |from_load_14_reg_2015                     |    1|   0|    1|          0|
    |from_load_15_reg_2020                     |    1|   0|    1|          0|
    |from_load_16_reg_2035                     |    1|   0|    1|          0|
    |from_load_17_reg_2040                     |    1|   0|    1|          0|
    |from_load_18_reg_2055                     |    1|   0|    1|          0|
    |from_load_19_reg_2060                     |    1|   0|    1|          0|
    |from_load_1_reg_1880                      |    1|   0|    1|          0|
    |from_load_20_reg_2075                     |    1|   0|    1|          0|
    |from_load_21_reg_2080                     |    1|   0|    1|          0|
    |from_load_22_reg_2095                     |    1|   0|    1|          0|
    |from_load_23_reg_2100                     |    1|   0|    1|          0|
    |from_load_24_reg_2115                     |    1|   0|    1|          0|
    |from_load_25_reg_2120                     |    1|   0|    1|          0|
    |from_load_26_reg_2135                     |    1|   0|    1|          0|
    |from_load_27_reg_2140                     |    1|   0|    1|          0|
    |from_load_28_reg_2155                     |    1|   0|    1|          0|
    |from_load_29_reg_2160                     |    1|   0|    1|          0|
    |from_load_2_reg_1895                      |    1|   0|    1|          0|
    |from_load_30_reg_2175                     |    1|   0|    1|          0|
    |from_load_31_reg_2180                     |    1|   0|    1|          0|
    |from_load_32_reg_2195                     |    1|   0|    1|          0|
    |from_load_33_reg_2200                     |    1|   0|    1|          0|
    |from_load_34_reg_2215                     |    1|   0|    1|          0|
    |from_load_35_reg_2220                     |    1|   0|    1|          0|
    |from_load_36_reg_2235                     |    1|   0|    1|          0|
    |from_load_37_reg_2240                     |    1|   0|    1|          0|
    |from_load_38_reg_2255                     |    1|   0|    1|          0|
    |from_load_39_reg_2260                     |    1|   0|    1|          0|
    |from_load_3_reg_1900                      |    1|   0|    1|          0|
    |from_load_40_reg_2275                     |    1|   0|    1|          0|
    |from_load_41_reg_2280                     |    1|   0|    1|          0|
    |from_load_42_reg_2295                     |    1|   0|    1|          0|
    |from_load_43_reg_2300                     |    1|   0|    1|          0|
    |from_load_44_reg_2315                     |    1|   0|    1|          0|
    |from_load_45_reg_2320                     |    1|   0|    1|          0|
    |from_load_46_reg_2335                     |    1|   0|    1|          0|
    |from_load_47_reg_2340                     |    1|   0|    1|          0|
    |from_load_48_reg_2355                     |    1|   0|    1|          0|
    |from_load_49_reg_2360                     |    1|   0|    1|          0|
    |from_load_4_reg_1915                      |    1|   0|    1|          0|
    |from_load_50_reg_2375                     |    1|   0|    1|          0|
    |from_load_51_reg_2380                     |    1|   0|    1|          0|
    |from_load_52_reg_2395                     |    1|   0|    1|          0|
    |from_load_53_reg_2400                     |    1|   0|    1|          0|
    |from_load_54_reg_2415                     |    1|   0|    1|          0|
    |from_load_55_reg_2420                     |    1|   0|    1|          0|
    |from_load_56_reg_2435                     |    1|   0|    1|          0|
    |from_load_57_reg_2440                     |    1|   0|    1|          0|
    |from_load_58_reg_2455                     |    1|   0|    1|          0|
    |from_load_59_reg_2460                     |    1|   0|    1|          0|
    |from_load_5_reg_1920                      |    1|   0|    1|          0|
    |from_load_60_reg_2475                     |    1|   0|    1|          0|
    |from_load_61_reg_2480                     |    1|   0|    1|          0|
    |from_load_62_reg_2495                     |    1|   0|    1|          0|
    |from_load_63_reg_2500                     |    1|   0|    1|          0|
    |from_load_6_reg_1935                      |    1|   0|    1|          0|
    |from_load_7_reg_1940                      |    1|   0|    1|          0|
    |from_load_8_reg_1955                      |    1|   0|    1|          0|
    |from_load_9_reg_1960                      |    1|   0|    1|          0|
    |from_load_reg_1875                        |    1|   0|    1|          0|
    |i_1_reg_1794                              |    7|   0|    7|          0|
    |i_reg_748                                 |    7|   0|    7|          0|
    |sum_reg_1780                              |   60|   0|   60|          0|
    |tmp_1_reg_1790                            |    1|   0|    1|          0|
    |tmp_5_reg_1799                            |    6|   0|   12|          6|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  308|   0|  314|          6|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |        store       | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |        store       | return value |
|ap_start             |  in |    1| ap_ctrl_hs |        store       | return value |
|ap_done              | out |    1| ap_ctrl_hs |        store       | return value |
|ap_idle              | out |    1| ap_ctrl_hs |        store       | return value |
|ap_ready             | out |    1| ap_ctrl_hs |        store       | return value |
|store_flag           |  in |    1|   ap_none  |     store_flag     |    scalar    |
|m_axi_to_V_AWVALID   | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWREADY   |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWADDR    | out |   64|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWID      | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWLEN     | out |   32|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWSIZE    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWBURST   | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWLOCK    | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWCACHE   | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWPROT    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWQOS     | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWREGION  | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWUSER    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WVALID    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WREADY    |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WDATA     | out |  512|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WSTRB     | out |   64|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WLAST     | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WID       | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WUSER     | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARVALID   | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARREADY   |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARADDR    | out |   64|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARID      | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARLEN     | out |   32|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARSIZE    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARBURST   | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARLOCK    | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARCACHE   | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARPROT    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARQOS     | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARREGION  | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARUSER    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RVALID    |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RREADY    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RDATA     |  in |  512|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RLAST     |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RID       |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RUSER     |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RRESP     |  in |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BVALID    |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BREADY    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BRESP     |  in |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BID       |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BUSER     |  in |    1|    m_axi   |        to_V        |    pointer   |
|var_threshold_y_V1   |  in |   58|   ap_none  | var_threshold_y_V1 |    scalar    |
|from_address0        | out |   12|  ap_memory |        from        |     array    |
|from_ce0             | out |    1|  ap_memory |        from        |     array    |
|from_q0              |  in |    1|  ap_memory |        from        |     array    |
|from_address1        | out |   12|  ap_memory |        from        |     array    |
|from_ce1             | out |    1|  ap_memory |        from        |     array    |
|from_q1              |  in |    1|  ap_memory |        from        |     array    |
|tile_index           |  in |   32|   ap_none  |     tile_index     |    scalar    |
+---------------------+-----+-----+------------+--------------------+--------------+

