Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 24 13:56:59 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.675     -187.200                     27                  202        0.196        0.000                      0                  202        4.020        0.000                       0                   125  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.675     -187.200                     27                  202        0.196        0.000                      0                  202        4.020        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           27  Failing Endpoints,  Worst Slack       -7.675ns,  Total Violation     -187.200ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.675ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.641ns  (logic 6.358ns (36.042%)  route 11.283ns (63.958%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT6=11)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/U0/DO[14]
                         net (fo=13, routed)          1.101     7.523    data_OBUF[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.179 r  dig02/P[29]
                         net (fo=12, routed)          1.332    12.511    dig02_n_76
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.124    12.635 f  dig6[3]_i_32/O
                         net (fo=12, routed)          0.494    13.129    dig6[3]_i_32_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.253 r  dig6[3]_i_28/O
                         net (fo=4, routed)           0.894    14.146    dig6[3]_i_28_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    14.270 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.821    15.091    dig6[3]_i_39_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  dig6[3]_i_22/O
                         net (fo=11, routed)          1.018    16.233    dig6[3]_i_22_n_0
    SLICE_X10Y130        LUT6 (Prop_lut6_I3_O)        0.124    16.357 f  dig2[3]_i_19/O
                         net (fo=2, routed)           0.807    17.163    dig2[3]_i_19_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.288 r  dig2[3]_i_13/O
                         net (fo=8, routed)           0.940    18.228    dig2[3]_i_13_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    18.352 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.763    19.114    dig3[3]_i_9_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I5_O)        0.124    19.238 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.841    20.079    dig3[3]_i_8_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    20.203 r  dig2[3]_i_8/O
                         net (fo=6, routed)           0.773    20.977    dig2[3]_i_8_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.124    21.101 r  dig4[3]_i_5/O
                         net (fo=8, routed)           0.705    21.805    dig4[3]_i_5_n_0
    SLICE_X13Y129        LUT3 (Prop_lut3_I1_O)        0.124    21.929 r  dig3[3]_i_2/O
                         net (fo=4, routed)           0.796    22.725    dig3[3]_i_2_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I0_O)        0.124    22.849 r  dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    22.849    dig4[0]_i_1_n_0
    SLICE_X15Y129        FDRE                                         r  dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.497    14.919    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y129        FDRE                                         r  dig4_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X15Y129        FDRE (Setup_fdre_C_D)        0.031    15.174    dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -22.849    
  -------------------------------------------------------------------
                         slack                                 -7.675    

Slack (VIOLATED) :        -7.666ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.629ns  (logic 6.358ns (36.066%)  route 11.271ns (63.934%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/U0/DO[14]
                         net (fo=13, routed)          1.101     7.523    data_OBUF[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.179 r  dig02/P[29]
                         net (fo=12, routed)          1.332    12.511    dig02_n_76
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.124    12.635 f  dig6[3]_i_32/O
                         net (fo=12, routed)          0.494    13.129    dig6[3]_i_32_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.253 r  dig6[3]_i_28/O
                         net (fo=4, routed)           0.894    14.146    dig6[3]_i_28_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    14.270 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.821    15.091    dig6[3]_i_39_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  dig6[3]_i_22/O
                         net (fo=11, routed)          1.018    16.233    dig6[3]_i_22_n_0
    SLICE_X10Y130        LUT6 (Prop_lut6_I3_O)        0.124    16.357 f  dig2[3]_i_19/O
                         net (fo=2, routed)           0.807    17.163    dig2[3]_i_19_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.288 r  dig2[3]_i_13/O
                         net (fo=8, routed)           0.940    18.228    dig2[3]_i_13_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    18.352 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.763    19.114    dig3[3]_i_9_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I5_O)        0.124    19.238 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.841    20.079    dig3[3]_i_8_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    20.203 r  dig2[3]_i_8/O
                         net (fo=6, routed)           0.773    20.977    dig2[3]_i_8_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.124    21.101 r  dig4[3]_i_5/O
                         net (fo=8, routed)           0.527    21.627    dig4[3]_i_5_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124    21.751 r  dig4[3]_i_4/O
                         net (fo=9, routed)           0.962    22.713    dig4[3]_i_4_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.837 r  dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    22.837    dig4[1]_i_1_n_0
    SLICE_X13Y123        FDRE                                         r  dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.493    14.915    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y123        FDRE                                         r  dig4_reg[1]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X13Y123        FDRE (Setup_fdre_C_D)        0.032    15.171    dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -22.837    
  -------------------------------------------------------------------
                         slack                                 -7.666    

Slack (VIOLATED) :        -7.637ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.597ns  (logic 6.586ns (37.428%)  route 11.011ns (62.572%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/U0/DO[14]
                         net (fo=13, routed)          1.101     7.523    data_OBUF[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.179 r  dig02/P[29]
                         net (fo=12, routed)          1.332    12.511    dig02_n_76
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.124    12.635 f  dig6[3]_i_32/O
                         net (fo=12, routed)          0.494    13.129    dig6[3]_i_32_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.253 r  dig6[3]_i_28/O
                         net (fo=4, routed)           0.894    14.146    dig6[3]_i_28_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    14.270 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.821    15.091    dig6[3]_i_39_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  dig6[3]_i_22/O
                         net (fo=11, routed)          1.018    16.233    dig6[3]_i_22_n_0
    SLICE_X10Y130        LUT6 (Prop_lut6_I3_O)        0.124    16.357 f  dig2[3]_i_19/O
                         net (fo=2, routed)           0.807    17.163    dig2[3]_i_19_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.288 r  dig2[3]_i_13/O
                         net (fo=8, routed)           0.940    18.228    dig2[3]_i_13_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    18.352 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.763    19.114    dig3[3]_i_9_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I5_O)        0.124    19.238 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.841    20.079    dig3[3]_i_8_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    20.203 r  dig2[3]_i_8/O
                         net (fo=6, routed)           0.694    20.897    dig2[3]_i_8_n_0
    SLICE_X13Y129        LUT3 (Prop_lut3_I0_O)        0.150    21.047 r  dig2[3]_i_6/O
                         net (fo=1, routed)           0.433    21.481    dig2[3]_i_6_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.326    21.807 r  dig2[3]_i_3/O
                         net (fo=8, routed)           0.874    22.681    dig2[3]_i_3_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I5_O)        0.124    22.805 r  dig3[3]_i_1/O
                         net (fo=1, routed)           0.000    22.805    dig3[3]_i_1_n_0
    SLICE_X13Y126        FDRE                                         r  dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.493    14.915    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y126        FDRE                                         r  dig3_reg[3]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X13Y126        FDRE (Setup_fdre_C_D)        0.029    15.168    dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -22.805    
  -------------------------------------------------------------------
                         slack                                 -7.637    

Slack (VIOLATED) :        -7.605ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.614ns  (logic 6.358ns (36.095%)  route 11.256ns (63.905%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/U0/DO[14]
                         net (fo=13, routed)          1.101     7.523    data_OBUF[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.179 r  dig02/P[29]
                         net (fo=12, routed)          1.332    12.511    dig02_n_76
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.124    12.635 f  dig6[3]_i_32/O
                         net (fo=12, routed)          0.494    13.129    dig6[3]_i_32_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.253 r  dig6[3]_i_28/O
                         net (fo=4, routed)           0.894    14.146    dig6[3]_i_28_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    14.270 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.821    15.091    dig6[3]_i_39_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  dig6[3]_i_22/O
                         net (fo=11, routed)          1.018    16.233    dig6[3]_i_22_n_0
    SLICE_X10Y130        LUT6 (Prop_lut6_I3_O)        0.124    16.357 f  dig2[3]_i_19/O
                         net (fo=2, routed)           0.807    17.163    dig2[3]_i_19_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.288 r  dig2[3]_i_13/O
                         net (fo=8, routed)           0.940    18.228    dig2[3]_i_13_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    18.352 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.763    19.114    dig3[3]_i_9_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I5_O)        0.124    19.238 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.841    20.079    dig3[3]_i_8_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    20.203 r  dig2[3]_i_8/O
                         net (fo=6, routed)           0.773    20.977    dig2[3]_i_8_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.124    21.101 r  dig4[3]_i_5/O
                         net (fo=8, routed)           0.638    21.738    dig4[3]_i_5_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I4_O)        0.124    21.862 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.836    22.699    dig4[3]_i_3_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I0_O)        0.124    22.823 r  dig5[1]_i_1/O
                         net (fo=1, routed)           0.000    22.823    dig5[1]_i_1_n_0
    SLICE_X8Y124         FDRE                                         r  dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.491    14.913    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  dig5_reg[1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X8Y124         FDRE (Setup_fdre_C_D)        0.081    15.218    dig5_reg[1]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -22.823    
  -------------------------------------------------------------------
                         slack                                 -7.605    

Slack (VIOLATED) :        -7.583ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.548ns  (logic 6.358ns (36.232%)  route 11.190ns (63.768%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/U0/DO[14]
                         net (fo=13, routed)          1.101     7.523    data_OBUF[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.179 r  dig02/P[29]
                         net (fo=12, routed)          1.332    12.511    dig02_n_76
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.124    12.635 f  dig6[3]_i_32/O
                         net (fo=12, routed)          0.494    13.129    dig6[3]_i_32_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.253 r  dig6[3]_i_28/O
                         net (fo=4, routed)           0.894    14.146    dig6[3]_i_28_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    14.270 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.821    15.091    dig6[3]_i_39_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  dig6[3]_i_22/O
                         net (fo=11, routed)          1.018    16.233    dig6[3]_i_22_n_0
    SLICE_X10Y130        LUT6 (Prop_lut6_I3_O)        0.124    16.357 f  dig2[3]_i_19/O
                         net (fo=2, routed)           0.807    17.163    dig2[3]_i_19_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.288 r  dig2[3]_i_13/O
                         net (fo=8, routed)           0.940    18.228    dig2[3]_i_13_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    18.352 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.763    19.114    dig3[3]_i_9_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I5_O)        0.124    19.238 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.525    19.763    dig3[3]_i_8_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    19.887 r  dig3[3]_i_12/O
                         net (fo=8, routed)           1.033    20.920    dig3[3]_i_12_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I1_O)        0.124    21.044 r  dig3[3]_i_5/O
                         net (fo=10, routed)          0.788    21.832    dig3[3]_i_5_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    21.956 r  dig3[3]_i_3/O
                         net (fo=8, routed)           0.676    22.632    dig3[3]_i_3_n_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I4_O)        0.124    22.756 r  dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    22.756    dig3[1]_i_1_n_0
    SLICE_X13Y128        FDRE                                         r  dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y128        FDRE                                         r  dig3_reg[1]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X13Y128        FDRE (Setup_fdre_C_D)        0.031    15.173    dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -22.756    
  -------------------------------------------------------------------
                         slack                                 -7.583    

Slack (VIOLATED) :        -7.581ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.542ns  (logic 6.358ns (36.244%)  route 11.184ns (63.756%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/U0/DO[14]
                         net (fo=13, routed)          1.101     7.523    data_OBUF[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.179 r  dig02/P[29]
                         net (fo=12, routed)          1.332    12.511    dig02_n_76
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.124    12.635 f  dig6[3]_i_32/O
                         net (fo=12, routed)          0.494    13.129    dig6[3]_i_32_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.253 r  dig6[3]_i_28/O
                         net (fo=4, routed)           0.894    14.146    dig6[3]_i_28_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    14.270 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.821    15.091    dig6[3]_i_39_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  dig6[3]_i_22/O
                         net (fo=11, routed)          1.018    16.233    dig6[3]_i_22_n_0
    SLICE_X10Y130        LUT6 (Prop_lut6_I3_O)        0.124    16.357 f  dig2[3]_i_19/O
                         net (fo=2, routed)           0.807    17.163    dig2[3]_i_19_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.288 r  dig2[3]_i_13/O
                         net (fo=8, routed)           0.940    18.228    dig2[3]_i_13_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    18.352 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.763    19.114    dig3[3]_i_9_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I5_O)        0.124    19.238 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.525    19.763    dig3[3]_i_8_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    19.887 r  dig3[3]_i_12/O
                         net (fo=8, routed)           1.033    20.920    dig3[3]_i_12_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I1_O)        0.124    21.044 r  dig3[3]_i_5/O
                         net (fo=10, routed)          0.788    21.832    dig3[3]_i_5_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    21.956 r  dig3[3]_i_3/O
                         net (fo=8, routed)           0.670    22.626    dig3[3]_i_3_n_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.124    22.750 r  dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    22.750    dig4[2]_i_1_n_0
    SLICE_X11Y125        FDRE                                         r  dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  dig4_reg[2]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X11Y125        FDRE (Setup_fdre_C_D)        0.029    15.169    dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -22.750    
  -------------------------------------------------------------------
                         slack                                 -7.581    

Slack (VIOLATED) :        -7.563ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig6_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.571ns  (logic 6.358ns (36.185%)  route 11.213ns (63.815%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/U0/DO[14]
                         net (fo=13, routed)          1.101     7.523    data_OBUF[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.179 r  dig02/P[29]
                         net (fo=12, routed)          1.332    12.511    dig02_n_76
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.124    12.635 f  dig6[3]_i_32/O
                         net (fo=12, routed)          0.494    13.129    dig6[3]_i_32_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.253 r  dig6[3]_i_28/O
                         net (fo=4, routed)           0.894    14.146    dig6[3]_i_28_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    14.270 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.821    15.091    dig6[3]_i_39_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  dig6[3]_i_22/O
                         net (fo=11, routed)          1.018    16.233    dig6[3]_i_22_n_0
    SLICE_X10Y130        LUT6 (Prop_lut6_I3_O)        0.124    16.357 f  dig2[3]_i_19/O
                         net (fo=2, routed)           0.807    17.163    dig2[3]_i_19_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.288 r  dig2[3]_i_13/O
                         net (fo=8, routed)           0.940    18.228    dig2[3]_i_13_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    18.352 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.763    19.114    dig3[3]_i_9_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I5_O)        0.124    19.238 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.841    20.079    dig3[3]_i_8_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    20.203 r  dig2[3]_i_8/O
                         net (fo=6, routed)           0.773    20.977    dig2[3]_i_8_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.124    21.101 r  dig4[3]_i_5/O
                         net (fo=8, routed)           0.527    21.627    dig4[3]_i_5_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124    21.751 r  dig4[3]_i_4/O
                         net (fo=9, routed)           0.904    22.655    dig4[3]_i_4_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    22.779 r  dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    22.779    dig6[0]_i_1_n_0
    SLICE_X8Y125         FDSE                                         r  dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.491    14.913    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDSE                                         r  dig6_reg[0]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X8Y125         FDSE (Setup_fdse_C_D)        0.079    15.216    dig6_reg[0]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -22.779    
  -------------------------------------------------------------------
                         slack                                 -7.563    

Slack (VIOLATED) :        -7.550ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.561ns  (logic 6.358ns (36.206%)  route 11.203ns (63.794%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/U0/DO[14]
                         net (fo=13, routed)          1.101     7.523    data_OBUF[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.179 r  dig02/P[29]
                         net (fo=12, routed)          1.332    12.511    dig02_n_76
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.124    12.635 f  dig6[3]_i_32/O
                         net (fo=12, routed)          0.494    13.129    dig6[3]_i_32_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.253 r  dig6[3]_i_28/O
                         net (fo=4, routed)           0.894    14.146    dig6[3]_i_28_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    14.270 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.821    15.091    dig6[3]_i_39_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  dig6[3]_i_22/O
                         net (fo=11, routed)          1.018    16.233    dig6[3]_i_22_n_0
    SLICE_X10Y130        LUT6 (Prop_lut6_I3_O)        0.124    16.357 f  dig2[3]_i_19/O
                         net (fo=2, routed)           0.807    17.163    dig2[3]_i_19_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.288 r  dig2[3]_i_13/O
                         net (fo=8, routed)           0.940    18.228    dig2[3]_i_13_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    18.352 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.763    19.114    dig3[3]_i_9_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I5_O)        0.124    19.238 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.525    19.763    dig3[3]_i_8_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    19.887 r  dig3[3]_i_12/O
                         net (fo=8, routed)           1.033    20.920    dig3[3]_i_12_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I1_O)        0.124    21.044 r  dig3[3]_i_5/O
                         net (fo=10, routed)          0.788    21.832    dig3[3]_i_5_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    21.956 r  dig3[3]_i_3/O
                         net (fo=8, routed)           0.689    22.645    dig3[3]_i_3_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I5_O)        0.124    22.769 r  dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    22.769    dig5[0]_i_1_n_0
    SLICE_X10Y125        FDRE                                         r  dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y125        FDRE                                         r  dig5_reg[0]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X10Y125        FDRE (Setup_fdre_C_D)        0.079    15.219    dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -22.769    
  -------------------------------------------------------------------
                         slack                                 -7.550    

Slack (VIOLATED) :        -7.529ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.495ns  (logic 6.358ns (36.342%)  route 11.137ns (63.658%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/U0/DO[14]
                         net (fo=13, routed)          1.101     7.523    data_OBUF[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.179 r  dig02/P[29]
                         net (fo=12, routed)          1.332    12.511    dig02_n_76
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.124    12.635 f  dig6[3]_i_32/O
                         net (fo=12, routed)          0.494    13.129    dig6[3]_i_32_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.253 r  dig6[3]_i_28/O
                         net (fo=4, routed)           0.894    14.146    dig6[3]_i_28_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    14.270 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.821    15.091    dig6[3]_i_39_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  dig6[3]_i_22/O
                         net (fo=11, routed)          1.018    16.233    dig6[3]_i_22_n_0
    SLICE_X10Y130        LUT6 (Prop_lut6_I3_O)        0.124    16.357 f  dig2[3]_i_19/O
                         net (fo=2, routed)           0.807    17.163    dig2[3]_i_19_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.288 r  dig2[3]_i_13/O
                         net (fo=8, routed)           0.940    18.228    dig2[3]_i_13_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    18.352 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.763    19.114    dig3[3]_i_9_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I5_O)        0.124    19.238 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.525    19.763    dig3[3]_i_8_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    19.887 r  dig3[3]_i_12/O
                         net (fo=8, routed)           1.033    20.920    dig3[3]_i_12_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I1_O)        0.124    21.044 r  dig3[3]_i_5/O
                         net (fo=10, routed)          0.788    21.832    dig3[3]_i_5_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.124    21.956 r  dig3[3]_i_3/O
                         net (fo=8, routed)           0.623    22.579    dig3[3]_i_3_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.124    22.703 r  dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    22.703    dig3[2]_i_1_n_0
    SLICE_X15Y129        FDRE                                         r  dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.497    14.919    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y129        FDRE                                         r  dig3_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X15Y129        FDRE (Setup_fdre_C_D)        0.031    15.174    dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -22.703    
  -------------------------------------------------------------------
                         slack                                 -7.529    

Slack (VIOLATED) :        -7.526ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.534ns  (logic 6.358ns (36.261%)  route 11.176ns (63.739%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/U0/DO[14]
                         net (fo=13, routed)          1.101     7.523    data_OBUF[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.179 r  dig02/P[29]
                         net (fo=12, routed)          1.332    12.511    dig02_n_76
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.124    12.635 f  dig6[3]_i_32/O
                         net (fo=12, routed)          0.494    13.129    dig6[3]_i_32_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.253 r  dig6[3]_i_28/O
                         net (fo=4, routed)           0.894    14.146    dig6[3]_i_28_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    14.270 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.821    15.091    dig6[3]_i_39_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.215 r  dig6[3]_i_22/O
                         net (fo=11, routed)          1.018    16.233    dig6[3]_i_22_n_0
    SLICE_X10Y130        LUT6 (Prop_lut6_I3_O)        0.124    16.357 f  dig2[3]_i_19/O
                         net (fo=2, routed)           0.807    17.163    dig2[3]_i_19_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.288 r  dig2[3]_i_13/O
                         net (fo=8, routed)           0.940    18.228    dig2[3]_i_13_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    18.352 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.763    19.114    dig3[3]_i_9_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I5_O)        0.124    19.238 r  dig3[3]_i_8/O
                         net (fo=8, routed)           0.841    20.079    dig3[3]_i_8_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    20.203 r  dig2[3]_i_8/O
                         net (fo=6, routed)           0.773    20.977    dig2[3]_i_8_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.124    21.101 r  dig4[3]_i_5/O
                         net (fo=8, routed)           0.527    21.627    dig4[3]_i_5_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124    21.751 r  dig4[3]_i_4/O
                         net (fo=9, routed)           0.867    22.619    dig4[3]_i_4_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I1_O)        0.124    22.743 r  dig5[2]_i_1/O
                         net (fo=1, routed)           0.000    22.743    dig5[2]_i_1_n_0
    SLICE_X10Y124        FDRE                                         r  dig5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  dig5_reg[2]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X10Y124        FDRE (Setup_fdre_C_D)        0.077    15.217    dig5_reg[2]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -22.743    
  -------------------------------------------------------------------
                         slack                                 -7.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer3_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  buffer_reg[0]/Q
                         net (fo=1, routed)           0.170     1.831    buffer_reg_n_0_[0]
    SLICE_X88Y109        SRL16E                                       r  buffer3_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.871     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y109        SRL16E                                       r  buffer3_reg[0]_srl3/CLK
                         clock pessimism             -0.504     1.532    
    SLICE_X88Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.634    buffer3_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer3_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.646%)  route 0.224ns (61.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  buffer_reg[1]/Q
                         net (fo=1, routed)           0.224     1.884    buffer_reg_n_0_[1]
    SLICE_X88Y109        SRL16E                                       r  buffer3_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.871     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y109        SRL16E                                       r  buffer3_reg[1]_srl3/CLK
                         clock pessimism             -0.504     1.532    
    SLICE_X88Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.641    buffer3_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer3_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.314%)  route 0.227ns (61.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  buffer_reg[3]/Q
                         net (fo=1, routed)           0.227     1.887    buffer_reg_n_0_[3]
    SLICE_X88Y109        SRL16E                                       r  buffer3_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.871     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y109        SRL16E                                       r  buffer3_reg[3]_srl3/CLK
                         clock pessimism             -0.504     1.532    
    SLICE_X88Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.640    buffer3_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer3_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.314%)  route 0.227ns (61.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  buffer_reg[2]/Q
                         net (fo=1, routed)           0.227     1.887    buffer_reg_n_0_[2]
    SLICE_X88Y109        SRL16E                                       r  buffer3_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.871     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y109        SRL16E                                       r  buffer3_reg[2]_srl3/CLK
                         clock pessimism             -0.504     1.532    
    SLICE_X88Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.626    buffer3_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.550     1.469    segment1/XLXI_47/clk
    SLICE_X38Y123        FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDRE (Prop_fdre_C_Q)         0.164     1.633 r  segment1/XLXI_47/clk_div_reg/Q
                         net (fo=4, routed)           0.175     1.809    segment1/XLXI_47/clk_div
    SLICE_X38Y123        LUT5 (Prop_lut5_I4_O)        0.045     1.854 r  segment1/XLXI_47/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.854    segment1/XLXI_47/clk_div_i_1_n_0
    SLICE_X38Y123        FDRE                                         r  segment1/XLXI_47/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.819     1.984    segment1/XLXI_47/clk
    SLICE_X38Y123        FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
                         clock pessimism             -0.514     1.469    
    SLICE_X38Y123        FDRE (Hold_fdre_C_D)         0.120     1.589    segment1/XLXI_47/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.557     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y129        FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y129        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  count_reg[27]/Q
                         net (fo=2, routed)           0.172     1.789    count_reg[27]
    SLICE_X28Y129        LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.834    count[24]_i_2_n_0
    SLICE_X28Y129        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.897 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    count_reg[24]_i_1_n_4
    SLICE_X28Y129        FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.825     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y129        FDRE                                         r  count_reg[27]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X28Y129        FDRE (Hold_fdre_C_D)         0.105     1.581    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.554     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[15]/Q
                         net (fo=2, routed)           0.172     1.786    count_reg[15]
    SLICE_X28Y126        LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.831    count[12]_i_2_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    count_reg[12]_i_1_n_4
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.821     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X28Y126        FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.558     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count_reg[31]/Q
                         net (fo=2, routed)           0.172     1.790    count_reg[31]
    SLICE_X28Y130        LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  count[28]_i_2/O
                         net (fo=1, routed)           0.000     1.835    count[28]_i_2_n_0
    SLICE_X28Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.898 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    count_reg[28]_i_1_n_4
    SLICE_X28Y130        FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.826     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  count_reg[31]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X28Y130        FDRE (Hold_fdre_C_D)         0.105     1.582    count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.553     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y125        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  count_reg[11]/Q
                         net (fo=2, routed)           0.173     1.786    count_reg[11]
    SLICE_X28Y125        LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    count[8]_i_2_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    count_reg[8]_i_1_n_4
    SLICE_X28Y125        FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.820     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y125        FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X28Y125        FDRE (Hold_fdre_C_D)         0.105     1.577    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.554     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y123        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[3]/Q
                         net (fo=2, routed)           0.173     1.787    count_reg[3]
    SLICE_X28Y123        LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    count[0]_i_2_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    count_reg[0]_i_1_n_4
    SLICE_X28Y123        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.821     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y123        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X28Y123        FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK   n/a            4.000         10.000      6.000      XADC_X0Y0       XLXI_7/U0/DCLK
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y121   Address_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y121   Address_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X88Y109   JC_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X88Y109   JC_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X88Y109   JC_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X88Y109   JC_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y113    LED_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y113    LED_reg[11]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y113    LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y113    LED_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X88Y109   buffer3_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X88Y109   JC_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X88Y109   JC_reg[1]/C



