{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 13:12:25 2022 " "Info: Processing started: Sun May 15 13:12:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Status_reg -c Status_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Status_reg -c Status_reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[0\]\$latch " "Warning: Node \"dbus_out\[0\]\$latch\" is a latch" {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 39 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[1\]\$latch " "Warning: Node \"dbus_out\[1\]\$latch\" is a latch" {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 39 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[2\]\$latch " "Warning: Node \"dbus_out\[2\]\$latch\" is a latch" {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 39 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[3\]\$latch " "Warning: Node \"dbus_out\[3\]\$latch\" is a latch" {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 39 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[5\]\$latch " "Warning: Node \"dbus_out\[5\]\$latch\" is a latch" {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 39 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[6\]\$latch " "Warning: Node \"dbus_out\[6\]\$latch\" is a latch" {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 39 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[7\]\$latch " "Warning: Node \"dbus_out\[7\]\$latch\" is a latch" {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 39 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "rd_en " "Info: Assuming node \"rd_en\" is a latch enable. Will not compute fmax for this pin." {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_in register register registrador\[1\] registrador\[1\] 420.17 MHz Internal " "Info: Clock \"clk_in\" Internal fmax is restricted to 420.17 MHz between source register \"registrador\[1\]\" and destination register \"registrador\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.084 ns + Longest register register " "Info: + Longest register to register delay is 1.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registrador\[1\] 1 REG LCFF_X1_Y7_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N25; Fanout = 3; REG Node = 'registrador\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registrador[1] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.275 ns) 0.604 ns registrador~2 2 COMB LCCOMB_X1_Y7_N28 1 " "Info: 2: + IC(0.329 ns) + CELL(0.275 ns) = 0.604 ns; Loc. = LCCOMB_X1_Y7_N28; Fanout = 1; COMB Node = 'registrador~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { registrador[1] registrador~2 } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 1.000 ns registrador~3 3 COMB LCCOMB_X1_Y7_N24 1 " "Info: 3: + IC(0.247 ns) + CELL(0.149 ns) = 1.000 ns; Loc. = LCCOMB_X1_Y7_N24; Fanout = 1; COMB Node = 'registrador~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { registrador~2 registrador~3 } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.084 ns registrador\[1\] 4 REG LCFF_X1_Y7_N25 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.084 ns; Loc. = LCFF_X1_Y7_N25; Fanout = 3; REG Node = 'registrador\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { registrador~3 registrador[1] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.508 ns ( 46.86 % ) " "Info: Total cell delay = 0.508 ns ( 46.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.576 ns ( 53.14 % ) " "Info: Total interconnect delay = 0.576 ns ( 53.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { registrador[1] registrador~2 registrador~3 registrador[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.084 ns" { registrador[1] {} registrador~2 {} registrador~3 {} registrador[1] {} } { 0.000ns 0.329ns 0.247ns 0.000ns } { 0.000ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.664 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns registrador\[1\] 3 REG LCFF_X1_Y7_N25 3 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X1_Y7_N25; Fanout = 3; REG Node = 'registrador\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clk_in~clkctrl registrador[1] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl registrador[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} registrador[1] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.664 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns registrador\[1\] 3 REG LCFF_X1_Y7_N25 3 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X1_Y7_N25; Fanout = 3; REG Node = 'registrador\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clk_in~clkctrl registrador[1] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl registrador[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} registrador[1] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl registrador[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} registrador[1] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} registrador[1] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { registrador[1] registrador~2 registrador~3 registrador[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.084 ns" { registrador[1] {} registrador~2 {} registrador~3 {} registrador[1] {} } { 0.000ns 0.329ns 0.247ns 0.000ns } { 0.000ns 0.275ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl registrador[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} registrador[1] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} registrador[1] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registrador[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { registrador[1] {} } {  } {  } "" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "z_out~reg0 abus_in\[2\] clk_in 5.095 ns register " "Info: tsu for register \"z_out~reg0\" (data pin = \"abus_in\[2\]\", clock pin = \"clk_in\") is 5.095 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.767 ns + Longest pin register " "Info: + Longest pin to register delay is 7.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns abus_in\[2\] 1 PIN PIN_V6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_V6; Fanout = 1; PIN Node = 'abus_in\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[2] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.786 ns) + CELL(0.371 ns) 5.989 ns Equal0~2 2 COMB LCCOMB_X1_Y7_N10 2 " "Info: 2: + IC(4.786 ns) + CELL(0.371 ns) = 5.989 ns; Loc. = LCCOMB_X1_Y7_N10; Fanout = 2; COMB Node = 'Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.157 ns" { abus_in[2] Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.393 ns Equal0~4 3 COMB LCCOMB_X1_Y7_N0 10 " "Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 6.393 ns; Loc. = LCCOMB_X1_Y7_N0; Fanout = 10; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Equal0~2 Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.660 ns) 7.767 ns z_out~reg0 4 REG LCFF_X1_Y10_N17 1 " "Info: 4: + IC(0.714 ns) + CELL(0.660 ns) = 7.767 ns; Loc. = LCFF_X1_Y10_N17; Fanout = 1; REG Node = 'z_out~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { Equal0~4 z_out~reg0 } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.013 ns ( 25.92 % ) " "Info: Total cell delay = 2.013 ns ( 25.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.754 ns ( 74.08 % ) " "Info: Total interconnect delay = 5.754 ns ( 74.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.767 ns" { abus_in[2] Equal0~2 Equal0~4 z_out~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.767 ns" { abus_in[2] {} abus_in[2]~combout {} Equal0~2 {} Equal0~4 {} z_out~reg0 {} } { 0.000ns 0.000ns 4.786ns 0.254ns 0.714ns } { 0.000ns 0.832ns 0.371ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.636 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.537 ns) 2.636 ns z_out~reg0 3 REG LCFF_X1_Y10_N17 1 " "Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X1_Y10_N17; Fanout = 1; REG Node = 'z_out~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clk_in~clkctrl z_out~reg0 } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.27 % ) " "Info: Total cell delay = 1.536 ns ( 58.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 41.73 % ) " "Info: Total interconnect delay = 1.100 ns ( 41.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { clk_in clk_in~clkctrl z_out~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} z_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 0.982ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.767 ns" { abus_in[2] Equal0~2 Equal0~4 z_out~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.767 ns" { abus_in[2] {} abus_in[2]~combout {} Equal0~2 {} Equal0~4 {} z_out~reg0 {} } { 0.000ns 0.000ns 4.786ns 0.254ns 0.714ns } { 0.000ns 0.832ns 0.371ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { clk_in clk_in~clkctrl z_out~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} z_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 0.982ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in irp_out irp_out~reg0 6.583 ns register " "Info: tco from clock \"clk_in\" to destination pin \"irp_out\" through register \"irp_out~reg0\" is 6.583 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.664 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns irp_out~reg0 3 REG LCFF_X1_Y7_N13 1 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X1_Y7_N13; Fanout = 1; REG Node = 'irp_out~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clk_in~clkctrl irp_out~reg0 } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl irp_out~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} irp_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.669 ns + Longest register pin " "Info: + Longest register to pin delay is 3.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns irp_out~reg0 1 REG LCFF_X1_Y7_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N13; Fanout = 1; REG Node = 'irp_out~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { irp_out~reg0 } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(2.632 ns) 3.669 ns irp_out 2 PIN PIN_AA5 0 " "Info: 2: + IC(1.037 ns) + CELL(2.632 ns) = 3.669 ns; Loc. = PIN_AA5; Fanout = 0; PIN Node = 'irp_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.669 ns" { irp_out~reg0 irp_out } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 71.74 % ) " "Info: Total cell delay = 2.632 ns ( 71.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 28.26 % ) " "Info: Total interconnect delay = 1.037 ns ( 28.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.669 ns" { irp_out~reg0 irp_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.669 ns" { irp_out~reg0 {} irp_out {} } { 0.000ns 1.037ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl irp_out~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} irp_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.669 ns" { irp_out~reg0 irp_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.669 ns" { irp_out~reg0 {} irp_out {} } { 0.000ns 1.037ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "registrador\[2\] z_wr_en clk_in -2.932 ns register " "Info: th for register \"registrador\[2\]\" (data pin = \"z_wr_en\", clock pin = \"clk_in\") is -2.932 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.636 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.537 ns) 2.636 ns registrador\[2\] 3 REG LCFF_X1_Y10_N13 3 " "Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X1_Y10_N13; Fanout = 3; REG Node = 'registrador\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clk_in~clkctrl registrador[2] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.27 % ) " "Info: Total cell delay = 1.536 ns ( 58.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 41.73 % ) " "Info: Total interconnect delay = 1.100 ns ( 41.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { clk_in clk_in~clkctrl registrador[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} registrador[2] {} } { 0.000ns 0.000ns 0.118ns 0.982ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.834 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns z_wr_en 1 PIN PIN_U6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U6; Fanout = 2; PIN Node = 'z_wr_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { z_wr_en } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.489 ns) + CELL(0.419 ns) 5.750 ns registrador~5 2 COMB LCCOMB_X1_Y10_N12 1 " "Info: 2: + IC(4.489 ns) + CELL(0.419 ns) = 5.750 ns; Loc. = LCCOMB_X1_Y10_N12; Fanout = 1; COMB Node = 'registrador~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.908 ns" { z_wr_en registrador~5 } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.834 ns registrador\[2\] 3 REG LCFF_X1_Y10_N13 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.834 ns; Loc. = LCFF_X1_Y10_N13; Fanout = 3; REG Node = 'registrador\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { registrador~5 registrador[2] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/Status_reg/Status_reg.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 23.05 % ) " "Info: Total cell delay = 1.345 ns ( 23.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.489 ns ( 76.95 % ) " "Info: Total interconnect delay = 4.489 ns ( 76.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { z_wr_en registrador~5 registrador[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.834 ns" { z_wr_en {} z_wr_en~combout {} registrador~5 {} registrador[2] {} } { 0.000ns 0.000ns 4.489ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { clk_in clk_in~clkctrl registrador[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} registrador[2] {} } { 0.000ns 0.000ns 0.118ns 0.982ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { z_wr_en registrador~5 registrador[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.834 ns" { z_wr_en {} z_wr_en~combout {} registrador~5 {} registrador[2] {} } { 0.000ns 0.000ns 4.489ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 13:12:25 2022 " "Info: Processing ended: Sun May 15 13:12:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
