# Tiny Tapeout project information
project:
  title:        "Tiny FPGA"      # Project title
  author:       "Yannick Rei√ü"      # Your name
  discord:      "schnick_"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A tiny FPGA architecture implemented using OpenFPGA"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     1000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_yannickreiss_fpga_top"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "src/SRC/fabric_netlists.v"
    - "src/SRC/fpga_top.v"
    - "src/SRC/lb/grid_clb.v"
    - "src/SRC/lb/grid_io_bottom.v"
    - "src/SRC/lb/grid_io_left.v"
    - "src/SRC/lb/grid_io_right.v"
    - "src/SRC/lb/grid_io_top.v"
    - "src/SRC/lb/logical_tile_clb_mode_clb_.v"
    - "src/SRC/lb/logical_tile_clb_mode_default__fle.v"
    - "src/SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v"
    - "src/SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v"
    - "src/SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v"
    - "src/SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4.v"
    - "src/SRC/lb/logical_tile_io_mode_io_.v"
    - "src/SRC/lb/logical_tile_io_mode_physical__iopad.v"
    - "src/SRC/routing/cbx_1__0_.v"
    - "src/SRC/routing/cbx_1__1_.v"
    - "src/SRC/routing/cbx_1__2_.v"
    - "src/SRC/routing/cby_0__1_.v"
    - "src/SRC/routing/cby_1__1_.v"
    - "src/SRC/routing/cby_2__1_.v"
    - "src/SRC/routing/sb_0__0_.v"
    - "src/SRC/routing/sb_0__1_.v"
    - "src/SRC/routing/sb_0__2_.v"
    - "src/SRC/routing/sb_1__0_.v"
    - "src/SRC/routing/sb_1__1_.v"
    - "src/SRC/routing/sb_1__2_.v"
    - "src/SRC/routing/sb_2__0_.v"
    - "src/SRC/routing/sb_2__1_.v"
    - "src/SRC/routing/sb_2__2_.v"
    - "src/SRC/sub_module/arch_encoder.v"
    - "src/SRC/sub_module/inv_buf_passgate.v"
    - "src/SRC/sub_module/local_encoder.v"
    - "src/SRC/sub_module/luts.v"
    - "src/SRC/sub_module/memories.v"
    - "src/SRC/sub_module/muxes.v"
    - "src/SRC/sub_module/mux_primitives.v"
    - "src/SRC/sub_module/shift_register_banks.v"
    - "src/SRC/sub_module/wires.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "FPGA Set"
  ui[1]: "FPGA Reset"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: "Configuration Chain head"

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: "Configuration Chain tail"

  # Bidirectional pins
  uio[0]: "FPGA GPIO 0"
  uio[1]: "FPGA GPIO 1"
  uio[2]: "FPGA GPIO 2"
  uio[3]: "FPGA GPIO 3"
  uio[4]: "FPGA GPIO 4"
  uio[5]: "FPGA GPIO 5"
  uio[6]: "FPGA GPIO 6"
  uio[7]: "FPGA GPIO 7"

# Do not change!
yaml_version: 6
