###############################################################
#  Generated by:      Cadence Innovus 16.13-s045_1
#  OS:                Linux x86_64(Host ID gunne.fransg.eit.lth.se)
#  Generated on:      Thu Feb 22 17:40:06 2024
#  Design:            TOP_with_pads
#  Command:           report_ccopt_skew_groups -filename ./skewgrp.rpt 
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------
Skew Group               Sources    Constrained Sinks    Ignore Sinks
---------------------------------------------------------------------
clk/Clock_constraints       1             1239                0
---------------------------------------------------------------------

Skew Group Summary:
===================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner     Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SS:setup.early    clk/Clock_constraints        -        0.520     0.602     0.581        0.012       ignored                  -         0.083                -
SS:setup.late     clk/Clock_constraints    *1.000       1.037     1.129     1.106        0.014       auto computed        0.137         0.091    99% {1.040, 1.108, 1.129}
FF:hold.early     clk/Clock_constraints        -        0.148     0.174     0.167        0.004       ignored                  -         0.026                -
FF:hold.late      clk/Clock_constraints        -        0.653     0.681     0.673        0.004       ignored                  -         0.028                -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-------------------------------------------------------------------------------
Timing Corner     Skew Group               Min ID    PathID    Max ID    PathID
-------------------------------------------------------------------------------
SS:setup.early    clk/Clock_constraints    0.520       1       0.602       2
-    min TOP_module/Ram_controller_use/s_mu_in_reg[54]/CP
-    max TOP_module/Ram_controller_use/s_mu_in_reg[163]/CP
SS:setup.late     clk/Clock_constraints    1.037       3       1.129       4
-    min TOP_module/Ram_controller_use/s_mu_in_reg[54]/CP
-    max TOP_module/Ram_controller_use/s_mu_in_reg[163]/CP
FF:hold.early     clk/Clock_constraints    0.148       5       0.174       6
-    min TOP_module/Ram_controller_use/s_mu_in_reg[73]/CP
-    max TOP_module/Ram_controller_use/s_mu_in_reg[198]/CP
FF:hold.late      clk/Clock_constraints    0.653       7       0.681       8
-    min TOP_module/Ram_controller_use/s_mu_in_reg[54]/CP
-    max TOP_module/Ram_controller_use/s_mu_in_reg[198]/CP
-------------------------------------------------------------------------------

Timing for timing corner SS:setup.early, min clock_path:
========================================================

PathID    : 1
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/Ram_controller_use/s_mu_in_reg[54]/CP
Delay     : 0.520

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.000   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.366  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.002   0.003  -      (1094.555,268.665)  104.585   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.049   0.051   0.019  0.002  (1094.065,268.190)    0.965      1    
TOP_module/CTS_csf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX10   rise   0.000   0.051   0.019  -      (1088.955,268.665)    5.585   -       
TOP_module/CTS_csf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX10   rise   0.069   0.120   0.029  0.005  (1088.465,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX45   rise   0.000   0.120   0.029  -      (1079.780,268.630)    9.125   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX45   rise   0.089   0.209   0.092  0.111  (1078.745,268.225)    1.440      3    
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/A
-     HS65_LL_CNBFX103  rise   0.052   0.261   0.143  -      (437.980,286.325)   658.865   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/Z
-     HS65_LL_CNBFX103  rise   0.150   0.411   0.052  0.113  (439.615,286.810)     2.120     11    
TOP_module/Ram_controller_use/CTS_ccl_BUF_clk_G0_L6_1/A
-     HS65_LL_CNBFX103  rise   0.007   0.418   0.053  -      (446.380,171.925)   121.650   -       
TOP_module/Ram_controller_use/CTS_ccl_BUF_clk_G0_L6_1/Z
-     HS65_LL_CNBFX103  rise   0.100   0.519   0.067  0.158  (448.015,172.410)     2.120     39    
TOP_module/Ram_controller_use/s_mu_in_reg[54]/CP
-     HS65_LL_DFPQX9    rise   0.001   0.520   0.068  -      (450.350,182.210)    12.135   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.early, max clock_path:
========================================================

PathID    : 2
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/Ram_controller_use/s_mu_in_reg[144]/CP
Delay     : 0.602

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.000   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.366  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.002   0.003  -      (1094.555,268.665)  104.585   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.049   0.051   0.019  0.002  (1094.065,268.190)    0.965      1    
TOP_module/CTS_csf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX10   rise   0.000   0.051   0.019  -      (1088.955,268.665)    5.585   -       
TOP_module/CTS_csf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX10   rise   0.069   0.120   0.029  0.005  (1088.465,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX45   rise   0.000   0.120   0.029  -      (1079.780,268.630)    9.125   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX45   rise   0.089   0.209   0.092  0.111  (1078.745,268.225)    1.440      3    
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/A
-     HS65_LL_CNBFX103  rise   0.052   0.261   0.143  -      (437.980,286.325)   658.865   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/Z
-     HS65_LL_CNBFX103  rise   0.150   0.411   0.052  0.113  (439.615,286.810)     2.120     11    
TOP_module/CTS_ccl_BUF_clk_G0_L6_10/A
-     HS65_LL_CNBFX45   rise   0.009   0.420   0.054  -      (341.420,234.370)   150.635   -       
TOP_module/CTS_ccl_BUF_clk_G0_L6_10/Z
-     HS65_LL_CNBFX45   rise   0.160   0.580   0.176  0.215  (342.455,234.775)     1.440    100    
TOP_module/Ram_controller_use/s_mu_in_reg[144]/CP
-     HS65_LL_DFPQX9    rise   0.022   0.602   0.178  -      (471.850,169.990)   194.180   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.late, min clock_path:
=======================================================

PathID    : 3
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/Ram_controller_use/s_mu_in_reg[54]/CP
Delay     : 1.037

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.500   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.366  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.502   0.003  -      (1094.555,268.665)  104.585   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.050   0.552   0.020  0.002  (1094.065,268.190)    0.965      1    
TOP_module/CTS_csf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX10   rise   0.000   0.552   0.020  -      (1088.955,268.665)    5.585   -       
TOP_module/CTS_csf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX10   rise   0.072   0.623   0.032  0.005  (1088.465,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX45   rise   0.000   0.623   0.032  -      (1079.780,268.630)    9.125   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX45   rise   0.092   0.715   0.094  0.111  (1078.745,268.225)    1.440      3    
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/A
-     HS65_LL_CNBFX103  rise   0.054   0.769   0.149  -      (437.980,286.325)   658.865   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/Z
-     HS65_LL_CNBFX103  rise   0.155   0.924   0.056  0.113  (439.615,286.810)     2.120     11    
TOP_module/Ram_controller_use/CTS_ccl_BUF_clk_G0_L6_1/A
-     HS65_LL_CNBFX103  rise   0.009   0.933   0.058  -      (446.380,171.925)   121.650   -       
TOP_module/Ram_controller_use/CTS_ccl_BUF_clk_G0_L6_1/Z
-     HS65_LL_CNBFX103  rise   0.104   1.037   0.070  0.158  (448.015,172.410)     2.120     39    
TOP_module/Ram_controller_use/s_mu_in_reg[54]/CP
-     HS65_LL_DFPQX9    rise   0.001   1.037   0.070  -      (450.350,182.210)    12.135   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.late, max clock_path:
=======================================================

PathID    : 4
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/Ram_controller_use/s_mu_in_reg[144]/CP
Delay     : 1.129

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.500   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.366  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.502   0.003  -      (1094.555,268.665)  104.585   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.050   0.552   0.020  0.002  (1094.065,268.190)    0.965      1    
TOP_module/CTS_csf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX10   rise   0.000   0.552   0.020  -      (1088.955,268.665)    5.585   -       
TOP_module/CTS_csf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX10   rise   0.072   0.623   0.032  0.005  (1088.465,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX45   rise   0.000   0.623   0.032  -      (1079.780,268.630)    9.125   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX45   rise   0.092   0.715   0.094  0.111  (1078.745,268.225)    1.440      3    
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/A
-     HS65_LL_CNBFX103  rise   0.054   0.769   0.149  -      (437.980,286.325)   658.865   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/Z
-     HS65_LL_CNBFX103  rise   0.155   0.924   0.056  0.113  (439.615,286.810)     2.120     11    
TOP_module/CTS_ccl_BUF_clk_G0_L6_10/A
-     HS65_LL_CNBFX45   rise   0.010   0.935   0.058  -      (341.420,234.370)   150.635   -       
TOP_module/CTS_ccl_BUF_clk_G0_L6_10/Z
-     HS65_LL_CNBFX45   rise   0.170   1.105   0.192  0.215  (342.455,234.775)     1.440    100    
TOP_module/Ram_controller_use/s_mu_in_reg[144]/CP
-     HS65_LL_DFPQX9    rise   0.024   1.129   0.194  -      (471.850,169.990)   194.180   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.early, min clock_path:
=======================================================

PathID    : 5
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/Ram_controller_use/s_mu_in_reg[73]/CP
Delay     : 0.148

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.000   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.364  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.002   0.003  -      (1094.555,268.665)  104.585   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.016   0.018   0.007  0.002  (1094.065,268.190)    0.965      1    
TOP_module/CTS_csf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX10   rise   0.000   0.018   0.007  -      (1088.955,268.665)    5.585   -       
TOP_module/CTS_csf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX10   rise   0.020   0.039   0.010  0.005  (1088.465,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX45   rise   0.000   0.039   0.010  -      (1079.780,268.630)    9.125   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX45   rise   0.025   0.063   0.024  0.091  (1078.745,268.225)    1.440      3    
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/A
-     HS65_LL_CNBFX103  rise   0.018   0.082   0.048  -      (437.980,286.325)   658.865   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/Z
-     HS65_LL_CNBFX103  rise   0.036   0.118   0.018  0.092  (439.615,286.810)     2.120     11    
TOP_module/Ram_controller_use/CTS_ccl_BUF_clk_G0_L6_1/A
-     HS65_LL_CNBFX103  rise   0.003   0.120   0.018  -      (446.380,171.925)   121.650   -       
TOP_module/Ram_controller_use/CTS_ccl_BUF_clk_G0_L6_1/Z
-     HS65_LL_CNBFX103  rise   0.028   0.148   0.021  0.131  (448.015,172.410)     2.120     39    
TOP_module/Ram_controller_use/s_mu_in_reg[73]/CP
-     HS65_LL_DFPQX9    rise   0.000   0.148   0.021  -      (460.450,190.790)    30.815   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.early, max clock_path:
=======================================================

PathID    : 6
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/Ram_controller_use/s_mu_in_reg[144]/CP
Delay     : 0.174

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.000   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.364  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.002   0.003  -      (1094.555,268.665)  104.585   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.016   0.018   0.007  0.002  (1094.065,268.190)    0.965      1    
TOP_module/CTS_csf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX10   rise   0.000   0.018   0.007  -      (1088.955,268.665)    5.585   -       
TOP_module/CTS_csf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX10   rise   0.020   0.039   0.010  0.005  (1088.465,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX45   rise   0.000   0.039   0.010  -      (1079.780,268.630)    9.125   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX45   rise   0.025   0.063   0.024  0.091  (1078.745,268.225)    1.440      3    
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/A
-     HS65_LL_CNBFX103  rise   0.018   0.082   0.048  -      (437.980,286.325)   658.865   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/Z
-     HS65_LL_CNBFX103  rise   0.036   0.118   0.018  0.092  (439.615,286.810)     2.120     11    
TOP_module/CTS_ccl_BUF_clk_G0_L6_10/A
-     HS65_LL_CNBFX45   rise   0.003   0.121   0.018  -      (341.420,234.370)   150.635   -       
TOP_module/CTS_ccl_BUF_clk_G0_L6_10/Z
-     HS65_LL_CNBFX45   rise   0.046   0.167   0.055  0.178  (342.455,234.775)     1.440    100    
TOP_module/Ram_controller_use/s_mu_in_reg[144]/CP
-     HS65_LL_DFPQX9    rise   0.008   0.174   0.056  -      (471.850,169.990)   194.180   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.late, min clock_path:
======================================================

PathID    : 7
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/Ram_controller_use/s_mu_in_reg[54]/CP
Delay     : 0.653

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.500   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.364  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.001   0.503   0.003  -      (1094.555,268.665)  104.585   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.016   0.519   0.007  0.002  (1094.065,268.190)    0.965      1    
TOP_module/CTS_csf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX10   rise   0.000   0.519   0.007  -      (1088.955,268.665)    5.585   -       
TOP_module/CTS_csf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX10   rise   0.021   0.540   0.011  0.005  (1088.465,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX45   rise   0.000   0.540   0.011  -      (1079.780,268.630)    9.125   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX45   rise   0.025   0.565   0.025  0.091  (1078.745,268.225)    1.440      3    
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/A
-     HS65_LL_CNBFX103  rise   0.019   0.584   0.050  -      (437.980,286.325)   658.865   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/Z
-     HS65_LL_CNBFX103  rise   0.037   0.621   0.019  0.092  (439.615,286.810)     2.120     11    
TOP_module/Ram_controller_use/CTS_ccl_BUF_clk_G0_L6_1/A
-     HS65_LL_CNBFX103  rise   0.003   0.624   0.020  -      (446.380,171.925)   121.650   -       
TOP_module/Ram_controller_use/CTS_ccl_BUF_clk_G0_L6_1/Z
-     HS65_LL_CNBFX103  rise   0.029   0.653   0.022  0.131  (448.015,172.410)     2.120     39    
TOP_module/Ram_controller_use/s_mu_in_reg[54]/CP
-     HS65_LL_DFPQX9    rise   0.000   0.653   0.022  -      (450.350,182.210)    12.135   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.late, max clock_path:
======================================================

PathID    : 8
Path type : skew group clk/Clock_constraints (path 1 of 1)
Start     : clk_in
End       : TOP_module/Ram_controller_use/s_mu_in_reg[144]/CP
Delay     : 0.681

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_in
-     -                 rise   -       0.500   0.000  0.000  (1188.195,366.835)  -            1    
clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (1188.195,366.835)    0.000   -       
clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.364  (1122.030,345.775)   87.225      1    
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX14   rise   0.001   0.503   0.003  -      (1094.555,268.665)  104.585   -       
TOP_module/CTS_cpc_drv_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX14   rise   0.016   0.519   0.007  0.002  (1094.065,268.190)    0.965      1    
TOP_module/CTS_csf_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX10   rise   0.000   0.519   0.007  -      (1088.955,268.665)    5.585   -       
TOP_module/CTS_csf_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX10   rise   0.021   0.540   0.011  0.005  (1088.465,268.190)    0.965      1    
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX45   rise   0.000   0.540   0.011  -      (1079.780,268.630)    9.125   -       
TOP_module/CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX45   rise   0.025   0.565   0.025  0.091  (1078.745,268.225)    1.440      3    
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/A
-     HS65_LL_CNBFX103  rise   0.019   0.584   0.050  -      (437.980,286.325)   658.865   -       
TOP_module/CTS_ccl_BUF_clk_G0_L5_2/Z
-     HS65_LL_CNBFX103  rise   0.037   0.621   0.019  0.092  (439.615,286.810)     2.120     11    
TOP_module/CTS_ccl_BUF_clk_G0_L6_10/A
-     HS65_LL_CNBFX45   rise   0.004   0.625   0.020  -      (341.420,234.370)   150.635   -       
TOP_module/CTS_ccl_BUF_clk_G0_L6_10/Z
-     HS65_LL_CNBFX45   rise   0.048   0.673   0.060  0.178  (342.455,234.775)     1.440    100    
TOP_module/Ram_controller_use/s_mu_in_reg[144]/CP
-     HS65_LL_DFPQX9    rise   0.008   0.681   0.061  -      (471.850,169.990)   194.180   -       
---------------------------------------------------------------------------------------------------------

