#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr 25 17:46:10 2023
# Process ID: 24072
# Current directory: E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1
# Command line: vivado.exe -log RISCV_CPU_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_CPU_top.tcl
# Log file: E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/RISCV_CPU_top.vds
# Journal file: E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RISCV_CPU_top.tcl -notrace
Command: synth_design -top RISCV_CPU_top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26720 
WARNING: [Synth 8-6901] identifier '_instruction' is used before its declaration [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:31]
WARNING: [Synth 8-6901] identifier '_pc' is used before its declaration [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 854.828 ; gain = 241.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISCV_CPU_top' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Program_counter' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:25]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:55]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:59]
WARNING: [Synth 8-3848] Net return_addr in module/entity Program_counter does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Program_counter' (1#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:25]
WARNING: [Synth 8-689] width (3) of port connection 'PC_control_sig' does not match port width (2) of module 'Program_counter' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:69]
WARNING: [Synth 8-689] width (32) of port connection 'ALU_result' does not match port width (1) of module 'Program_counter' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:71]
INFO: [Synth 8-6157] synthesizing module 'Instruction_memory' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/.Xil/Vivado-24072-Dell-G15-WJJ/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (2#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/.Xil/Vivado-24072-Dell-G15-WJJ/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_memory' (3#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_decoder' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Instruction_decoder.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_decoder' (4#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Instruction_decoder.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'opcode' does not match port width (7) of module 'Instruction_decoder' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:84]
WARNING: [Synth 8-689] width (1) of port connection 'funct3' does not match port width (3) of module 'Instruction_decoder' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:85]
WARNING: [Synth 8-689] width (1) of port connection 'funct7' does not match port width (7) of module 'Instruction_decoder' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:86]
INFO: [Synth 8-6157] synthesizing module 'Arithmetic_logic_unit' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Arithmetic_logic_unit.v:24]
WARNING: [Synth 8-151] case item 5'b00111 is unreachable [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Arithmetic_logic_unit.v:47]
INFO: [Synth 8-6155] done synthesizing module 'Arithmetic_logic_unit' (5#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Arithmetic_logic_unit.v:24]
WARNING: [Synth 8-689] width (6) of port connection 'ALU_control_sig' does not match port width (5) of module 'Arithmetic_logic_unit' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:95]
INFO: [Synth 8-6157] synthesizing module 'Register_bank' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Register_bank.v:23]
WARNING: [Synth 8-6090] variable 'x' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Register_bank.v:50]
WARNING: [Synth 8-3848] Net debug in module/entity Register_bank does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Register_bank.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Register_bank' (6#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Register_bank.v:23]
WARNING: [Synth 8-7023] instance 'new_regbank_instance' of module 'Register_bank' has 9 connections declared, but only 8 given [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:102]
INFO: [Synth 8-6157] synthesizing module 'Mux_alu_source' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_alu_source.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Mux_alu_source' (7#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Mux_alu_source.v:24]
INFO: [Synth 8-6157] synthesizing module 'Control_unit' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Control_unit.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Control_unit' (8#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Control_unit.v:31]
WARNING: [Synth 8-689] width (3) of port connection 'PC_control_sig' does not match port width (4) of module 'Control_unit' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:133]
WARNING: [Synth 8-689] width (6) of port connection 'ALU_control_sig' does not match port width (4) of module 'Control_unit' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:134]
WARNING: [Synth 8-3848] Net _reg_r1_addr in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:47]
WARNING: [Synth 8-3848] Net _reg_r2_addr in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:48]
WARNING: [Synth 8-3848] Net _reg_w1_addr in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:49]
WARNING: [Synth 8-3848] Net _write_data in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:62]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_CPU_top' (9#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:23]
WARNING: [Synth 8-3331] design Register_bank has unconnected port debug
WARNING: [Synth 8-3331] design Arithmetic_logic_unit has unconnected port clk
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[31]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[30]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[29]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[28]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[27]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[26]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[25]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[24]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[23]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[22]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[21]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[20]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[19]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[18]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[17]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[16]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[15]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[14]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[13]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[12]
WARNING: [Synth 8-3331] design Instruction_memory has unconnected port pc[0]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[31]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[30]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[29]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[28]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[27]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[26]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[25]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[24]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[23]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[22]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[21]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[20]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[19]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[18]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[17]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[16]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[15]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[14]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[13]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[12]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[11]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[10]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[9]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[8]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[7]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[6]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[5]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[4]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[3]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[2]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[1]
WARNING: [Synth 8-3331] design Program_counter has unconnected port return_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 903.684 ; gain = 290.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 903.684 ; gain = 290.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 903.684 ; gain = 290.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 903.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'new_im_instance/uut'
Finished Parsing XDC File [e:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'new_im_instance/uut'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1016.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1016.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.422 ; gain = 403.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.422 ; gain = 403.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for new_im_instance/uut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.422 ; gain = 403.355
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ALU_result_reg' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Arithmetic_logic_unit.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Arithmetic_logic_unit.v:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.422 ; gain = 403.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  16 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	  18 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	  18 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module Instruction_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Arithmetic_logic_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  18 Input      1 Bit        Muxes := 1     
Module Register_bank 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module Mux_alu_source 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Register_bank has unconnected port debug
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[31][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[30][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[29][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[28][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[27][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[26][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[25][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[24][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[23][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[22][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[21][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[20][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[19][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[18][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[17][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[16][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[15][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[14][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[13][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[12][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[11][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[10][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[9][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[8][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[7][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[6][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[5][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[4][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[3][1]' (FDE_1) to 'new_regbank_instance/x_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[2][1]' (FDE_1) to 'new_regbank_instance/x_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[31][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[30][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[29][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[28][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[27][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[26][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[25][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[24][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[23][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[22][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[21][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[20][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[19][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[18][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[17][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[16][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[15][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[14][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[13][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[12][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[11][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[10][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[9][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[8][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[7][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[6][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[5][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[4][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[3][2]' (FDE_1) to 'new_regbank_instance/x_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[2][2]' (FDE_1) to 'new_regbank_instance/x_reg[1][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[31][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[30][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[29][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[28][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[27][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[26][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[25][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[24][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[23][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[22][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[21][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[20][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[19][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[18][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[17][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[16][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[15][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[14][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[13][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[12][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[11][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[10][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[9][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[8][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[7][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[6][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[5][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[4][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[3][3]' (FDE_1) to 'new_regbank_instance/x_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[2][3]' (FDE_1) to 'new_regbank_instance/x_reg[1][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[31][4]' (FDE_1) to 'new_regbank_instance/x_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[30][4]' (FDE_1) to 'new_regbank_instance/x_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[29][4]' (FDE_1) to 'new_regbank_instance/x_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[28][4]' (FDE_1) to 'new_regbank_instance/x_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[27][4]' (FDE_1) to 'new_regbank_instance/x_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[26][4]' (FDE_1) to 'new_regbank_instance/x_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[25][4]' (FDE_1) to 'new_regbank_instance/x_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[24][4]' (FDE_1) to 'new_regbank_instance/x_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[23][4]' (FDE_1) to 'new_regbank_instance/x_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'new_regbank_instance/x_reg[22][4]' (FDE_1) to 'new_regbank_instance/x_reg[2][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_regbank_instance/x_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\new_alu_instance/ALU_result_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\new_pc_instance/pc_reg[0] )
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[31]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[30]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[29]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[28]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[27]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[26]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[25]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[24]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[23]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[22]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[21]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[20]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[19]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[18]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[17]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[16]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[15]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[14]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[13]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[12]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[11]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[10]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[9]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[8]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[7]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[6]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[5]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[4]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[3]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[2]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[1]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[0]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/overflow_reg) is unused and will be removed from module RISCV_CPU_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.422 ; gain = 403.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1016.422 ; gain = 403.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1016.422 ; gain = 403.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1016.422 ; gain = 403.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1025.062 ; gain = 411.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1025.062 ; gain = 411.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1025.062 ; gain = 411.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1025.062 ; gain = 411.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1025.062 ; gain = 411.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1025.062 ; gain = 411.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |     8|
|4     |LUT1          |     1|
|5     |FDRE          |    31|
|6     |IBUF          |     2|
|7     |OBUF          |    64|
+------+--------------+------+

Report Instance Areas: 
+------+------------------+-------------------+------+
|      |Instance          |Module             |Cells |
+------+------------------+-------------------+------+
|1     |top               |                   |   139|
|2     |  new_im_instance |Instruction_memory |    32|
|3     |  new_pc_instance |Program_counter    |    40|
+------+------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1025.062 ; gain = 411.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1025.062 ; gain = 299.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.062 ; gain = 411.996
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1025.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
198 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1036.965 ; gain = 696.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.965 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/RISCV_CPU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISCV_CPU_top_utilization_synth.rpt -pb RISCV_CPU_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 17:46:38 2023...
