0.6
2019.2
Nov  6 2019
21:57:16
C:/Xilinx/Vivado/XADC_demo/XADC_demo.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sim_1/new/XADC_tb.v,1591685307,verilog,,,,XADC_tb,,,,,,,,
C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sim_1/new/twelve_bit_Binary_to_BCD_tb.v,1591979572,verilog,,,,twelve_bit_Binary_to_BCD_tb,,,,,,,,
C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v,1591807109,verilog,,C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v,,xadc_wiz_0,,,,,,,,
C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/top_XADC.v,1591903302,verilog,,,,top_XADC,,,,,,,,
C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sources_1/new/twelve_bit_Binary_to_BCD.v,1591979464,verilog,,C:/Xilinx/Vivado/XADC_demo/XADC_demo.srcs/sim_1/new/twelve_bit_Binary_to_BCD_tb.v,,twelve_bit_Binary_to_BCD,,,,,,,,
