$date
	Tue Jun 18 11:19:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module DCCrossbar $end
$var wire 8 ! arbiters_0_io_in_0_bits [7:0] $end
$var wire 1 " arbiters_0_io_in_0_valid $end
$var wire 1 # arbiters_0_io_out_0_ready $end
$var wire 1 $ arbiters_0_io_out_1_ready $end
$var wire 1 % clock $end
$var wire 8 & demux_io_in_0_bits [7:0] $end
$var wire 1 ' demux_io_in_0_valid $end
$var wire 8 ( io_in_0_bits [7:0] $end
$var wire 1 ) io_in_0_ready $end
$var wire 1 * io_in_0_valid $end
$var wire 8 + io_out_0_0_bits [7:0] $end
$var wire 1 , io_out_0_0_ready $end
$var wire 1 - io_out_0_0_valid $end
$var wire 8 . io_out_0_1_bits [7:0] $end
$var wire 1 / io_out_0_1_ready $end
$var wire 1 0 io_out_0_1_valid $end
$var wire 1 1 reset $end
$var wire 1 2 demux_io_out_0_0_valid $end
$var wire 8 3 demux_io_out_0_0_bits [7:0] $end
$var wire 1 4 arbiters_0_io_out_1_valid $end
$var wire 8 5 arbiters_0_io_out_1_bits [7:0] $end
$var wire 1 6 arbiters_0_io_out_0_valid $end
$var wire 8 7 arbiters_0_io_out_0_bits [7:0] $end
$scope module arbiters_0 $end
$var wire 8 8 arbiters_0_io_in_0_bits [7:0] $end
$var wire 1 9 arbiters_0_io_in_0_valid $end
$var wire 1 : arbiters_0_io_out_ready $end
$var wire 8 ; arbiters_1_io_in_0_bits [7:0] $end
$var wire 1 < arbiters_1_io_in_0_valid $end
$var wire 1 = arbiters_1_io_out_ready $end
$var wire 8 > io_in_0_bits [7:0] $end
$var wire 1 " io_in_0_valid $end
$var wire 8 ? io_out_0_bits [7:0] $end
$var wire 1 # io_out_0_ready $end
$var wire 1 6 io_out_0_valid $end
$var wire 8 @ io_out_1_bits [7:0] $end
$var wire 1 $ io_out_1_ready $end
$var wire 1 4 io_out_1_valid $end
$var wire 1 A masks_0 $end
$var wire 1 B arbiters_1_io_out_valid $end
$var wire 8 C arbiters_1_io_out_bits [7:0] $end
$var wire 1 D arbiters_0_io_out_valid $end
$var wire 8 E arbiters_0_io_out_bits [7:0] $end
$scope module arbiters_0 $end
$var wire 8 F io_in_0_bits [7:0] $end
$var wire 1 9 io_in_0_valid $end
$var wire 8 G io_out_bits [7:0] $end
$var wire 1 : io_out_ready $end
$var wire 1 D io_out_valid $end
$upscope $end
$scope module arbiters_1 $end
$var wire 8 H io_in_0_bits [7:0] $end
$var wire 1 < io_in_0_valid $end
$var wire 8 I io_out_bits [7:0] $end
$var wire 1 = io_out_ready $end
$var wire 1 B io_out_valid $end
$upscope $end
$upscope $end
$scope module demux $end
$var wire 8 J io_in_0_bits [7:0] $end
$var wire 1 ' io_in_0_valid $end
$var wire 8 K io_out_0_0_bits [7:0] $end
$var wire 1 2 io_out_0_0_valid $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#3
$dumpon
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
0D
b0 C
0B
0A
b0 @
b0 ?
b0 >
0=
0<
b0 ;
0:
09
b0 8
b0 7
06
b0 5
04
b0 3
02
01
00
0/
b0 .
0-
0,
b0 +
0*
0)
b0 (
0'
b0 &
0%
0$
0#
0"
b0 !
$end
11
#4
1%
#5
00
04
0B
0<
1A
1:
1#
1,
b1000 +
b1000 7
b1000 ?
b1000 E
b1000 G
b1000 8
b1000 F
b1000 .
b1000 5
b1000 @
b1000 C
b1000 I
b1000 ;
b1000 H
b1000 !
b1000 >
b1000 3
b1000 K
b1000 &
b1000 J
b1000 (
1-
16
1D
19
1"
12
1)
1'
1*
01
0%
#6
1%
#7
0%
#8
1%
#9
0%
#10
1%
#11
0%
#12
1%
#13
0%
#14
1%
#15
0%
#16
1%
#17
0%
#18
1%
#19
0%
#20
1%
#21
0%
#22
1%
#23
0%
#24
1%
#25
0%
#26
1%
#27
0%
#28
1%
#29
0%
#30
1%
#31
0%
#32
1%
#33
0%
#34
1%
#35
0%
#36
1%
#37
0%
#38
1%
#39
0%
#40
1%
#41
0%
#42
1%
#43
0%
#44
1%
#45
0%
#46
1%
#47
0%
#48
1%
#49
0%
#50
1%
#51
0%
#52
1%
#53
0%
#54
1%
#55
0%
#56
1%
#57
0%
#58
1%
#59
0%
#60
1%
#61
0%
#62
1%
#63
0%
#64
1%
#65
0%
#66
1%
#67
0%
#68
1%
#69
0%
#70
1%
#71
0%
#72
1%
#73
0%
#74
1%
#75
0%
#76
1%
#77
0%
#78
1%
#79
0%
#80
1%
#81
0%
#82
1%
#83
0%
#84
1%
#85
0%
#86
1%
#87
0%
#88
1%
#89
0%
#90
1%
#91
0%
#92
1%
#93
0%
#94
1%
#95
0%
#96
1%
#97
0%
#98
1%
#99
0%
#100
1%
#101
0%
#102
1%
#103
0%
#104
1%
#105
0%
#106
1%
#107
0%
#108
1%
#109
0%
#110
1%
#111
0%
#112
1%
#113
0%
#114
1%
#115
0%
#116
1%
#117
0%
#118
1%
#119
0%
#120
1%
#121
0%
#122
1%
#123
0%
#124
1%
#125
0%
#126
1%
#127
0%
#128
1%
#129
0%
#130
1%
#131
0%
#132
1%
#133
0%
#134
1%
#135
0%
#136
1%
#137
0%
#138
1%
#139
0%
#140
1%
#141
0%
#142
1%
#143
0%
#144
1%
#145
0%
#146
1%
#147
0%
#148
1%
#149
0%
#150
1%
#151
0%
#152
1%
#153
0%
#154
1%
#155
0%
#156
1%
#157
0%
#158
1%
#159
0%
#160
1%
#161
0%
#162
1%
#163
0%
#164
1%
#165
0%
#166
1%
#167
0%
#168
1%
#169
0%
#170
1%
#171
0%
#172
1%
#173
0%
#174
1%
#175
0%
#176
1%
#177
0%
#178
1%
#179
0%
#180
1%
#181
0%
#182
1%
#183
0%
#184
1%
#185
0%
#186
1%
#187
0%
#188
1%
#189
0%
#190
1%
#191
0%
#192
1%
#193
0%
#194
1%
#195
0%
#196
1%
#197
0%
#198
1%
#199
0%
#200
1%
#201
0%
#202
1%
#203
0%
#204
1%
#205
0A
0:
0#
0,
0-
06
0D
09
0"
02
0)
0'
0*
0%
#206
1%
#207
0%
#208
1%
#209
0%
