verilog xil_defaultlib --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/b3ea/hdl/verilog/network_AXILiteS_s_axi.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/b3ea/hdl/verilog/network_MemBank_B.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/b3ea/hdl/verilog/network_MemBank_Out.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/b3ea/hdl/verilog/network.v" \
"../../../bd/design_1/ip/design_1_network_0_0/sim/design_1_network_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
