Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan 27 12:09:05 2022
| Host         : DESKTOP-Q4GMU0O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file global_controller_control_sets_placed.rpt
| Design       : global_controller
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           23 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |             138 |           51 |
| Yes          | No                    | No                     |              23 |            8 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |              73 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+-------------------------+---------------------------+------------------+----------------+
|          Clock Signal          |      Enable Signal      |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------------------+-------------------------+---------------------------+------------------+----------------+
|  s_control_next_reg[2]_i_2_n_0 |                         |                           |                1 |              3 |
|  filter_in_reg[7]_i_2_n_0      |                         |                           |                5 |              8 |
|  U1/inst/clk_out1              | p_0_in                  |                           |                3 |              8 |
|  U1/inst/clk_out1              | U2/U2/dato1_reg_0       | reset_IBUF                |                2 |              8 |
|  U1/inst/clk_out1              | U2/U2/dato2_reg_1       | reset_IBUF                |                3 |              8 |
|  U1/inst/clk_out1              | U2/U2/sample_out_reg_2  | reset_IBUF                |                2 |              8 |
|  U1/inst/clk_out1              | U2/U1/enable_4_cycles   | reset_IBUF                |                5 |              9 |
|  U1/inst/clk_out1              | U2/U1/E[0]              | reset_IBUF                |                3 |             10 |
|  U1/inst/clk_out1              | U6/leds_out[14]_i_1_n_0 |                           |                5 |             15 |
|  U1/inst/clk_out1              |                         |                           |               10 |             18 |
|  U1/inst/clk_out1              |                         | U5/clear                  |                5 |             18 |
|  U2/U2/E[0]                    |                         |                           |                7 |             19 |
|  U1/inst/clk_out1              |                         | en_counter_reg[0]_i_1_n_0 |                6 |             22 |
|  U1/inst/clk_out1              | U2/U3/x_0_reg[7]        | reset_IBUF                |               11 |             40 |
|  U1/inst/clk_out1              |                         | reset_IBUF                |               42 |            101 |
+--------------------------------+-------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 8      |                     5 |
| 9      |                     1 |
| 10     |                     1 |
| 15     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


