

================================================================
== Vitis HLS Report for 'v_mix_upsample_false_s'
================================================================
* Date:           Thu Jul 18 12:04:18 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  8303041|  10.000 ns|  83.030 ms|    1|  8303041|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_105_1  |        0|  8303040|  4 ~ 3844|          -|          -|  0 ~ 2160|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_2_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (3.40ns)   --->   "%HwReg_layerHeight_2_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %HwReg_layerHeight_2_val"   --->   Operation 5 'read' 'HwReg_layerHeight_2_val_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_2_val_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerHeight_2_val_c, i16 %HwReg_layerHeight_2_val_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_2_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.40ns)   --->   "%HwReg_layerWidth_2_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %HwReg_layerWidth_2_val"   --->   Operation 9 'read' 'HwReg_layerWidth_2_val_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_2_val_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerWidth_2_val_c, i16 %HwReg_layerWidth_2_val_read"   --->   Operation 11 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_2_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.40ns)   --->   "%HwReg_layerEnableFlag_2_val_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %HwReg_layerEnableFlag_2_val" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:100->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 13 'read' 'HwReg_layerEnableFlag_2_val_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = trunc i16 %HwReg_layerHeight_2_val_read"   --->   Operation 14 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_75 = trunc i16 %HwReg_layerWidth_2_val_read"   --->   Operation 15 'trunc' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer2Rgb, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer2x, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %HwReg_layerEnableFlag_2_val_read, void %v_mix_upsample<false>.exit, void %VITIS_LOOP_107_2.i.preheader" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:103->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 18 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 19 'alloca' 'y' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.29ns)   --->   "%store_ln97 = store i12 0, i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 20 'store' 'store_ln97' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 1.29>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln105 = br void %VITIS_LOOP_107_2.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 21 'br' 'br_ln105' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.39>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%y_9 = load i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 22 'load' 'y_9' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%icmp_ln105 = icmp_eq  i12 %y_9, i12 %empty" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 23 'icmp' 'icmp_ln105' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2160, i64 0"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.54ns)   --->   "%y_10 = add i12 %y_9, i12 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 25 'add' 'y_10' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %VITIS_LOOP_107_2.split.i, void %v_mix_upsample<false>.exit.loopexit" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 26 'br' 'br_ln105' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_76 = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty_76' <Predicate = (HwReg_layerEnableFlag_2_val_read & !icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.84ns)   --->   "%call_ln0 = call void @v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2, i12 %empty_75, i24 %srcLayer2Rgb, i24 %srcLayer2x"   --->   Operation 28 'call' 'call_ln0' <Predicate = (HwReg_layerEnableFlag_2_val_read & !icmp_ln105)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln97 = store i12 %y_10, i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 29 'store' 'store_ln97' <Predicate = (HwReg_layerEnableFlag_2_val_read & !icmp_ln105)> <Delay = 1.29>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %v_mix_upsample<false>.exit"   --->   Operation 30 'br' 'br_ln0' <Predicate = (HwReg_layerEnableFlag_2_val_read & icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln779 = ret" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 31 'ret' 'ret_ln779' <Predicate = (icmp_ln105) | (!HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 32 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (4.14ns)   --->   "%call_ln0 = call void @v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2, i12 %empty_75, i24 %srcLayer2Rgb, i24 %srcLayer2x"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln105 = br void %VITIS_LOOP_107_2.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 34 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.802ns
The critical path consists of the following:
	fifo read operation ('HwReg_layerHeight_2_val_read') on port 'HwReg_layerHeight_2_val' [9]  (3.401 ns)
	fifo write operation ('write_ln0') on port 'HwReg_layerHeight_2_val_c' [11]  (3.401 ns)

 <State 2>: 4.390ns
The critical path consists of the following:
	'load' operation 12 bit ('y', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779) on local variable 'y', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln105', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779) [29]  (1.546 ns)
	'call' operation 0 bit ('call_ln0') to 'v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2' [36]  (2.844 ns)

 <State 3>: 4.142ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2' [36]  (4.142 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
