ARM GAS  C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM6_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM6_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM6_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM6 init function */
  30:Core/Src/tim.c **** void MX_TIM6_Init(void)
ARM GAS  C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40              		.loc 1 37 3 view .LVU1
  41              		.loc 1 37 27 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
  42:Core/Src/tim.c ****   htim6.Instance = TIM6;
  45              		.loc 1 42 3 is_stmt 1 view .LVU3
  46              		.loc 1 42 18 is_stmt 0 view .LVU4
  47 000a 0E48     		ldr	r0, .L7
  48 000c 0E4A     		ldr	r2, .L7+4
  49 000e 0260     		str	r2, [r0]
  43:Core/Src/tim.c ****   htim6.Init.Prescaler = 0;
  50              		.loc 1 43 3 is_stmt 1 view .LVU5
  51              		.loc 1 43 24 is_stmt 0 view .LVU6
  52 0010 4360     		str	r3, [r0, #4]
  44:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  53              		.loc 1 44 3 is_stmt 1 view .LVU7
  54              		.loc 1 44 26 is_stmt 0 view .LVU8
  55 0012 8360     		str	r3, [r0, #8]
  45:Core/Src/tim.c ****   htim6.Init.Period = 65535;
  56              		.loc 1 45 3 is_stmt 1 view .LVU9
  57              		.loc 1 45 21 is_stmt 0 view .LVU10
  58 0014 4FF6FF72 		movw	r2, #65535
  59 0018 C260     		str	r2, [r0, #12]
  46:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  60              		.loc 1 46 3 is_stmt 1 view .LVU11
  61              		.loc 1 46 32 is_stmt 0 view .LVU12
  62 001a 8361     		str	r3, [r0, #24]
  47:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  63              		.loc 1 47 3 is_stmt 1 view .LVU13
  64              		.loc 1 47 7 is_stmt 0 view .LVU14
  65 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
  66              	.LVL0:
  67              		.loc 1 47 6 view .LVU15
  68 0020 50B9     		cbnz	r0, .L5
ARM GAS  C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s 			page 3


  69              	.L2:
  48:Core/Src/tim.c ****   {
  49:Core/Src/tim.c ****     Error_Handler();
  50:Core/Src/tim.c ****   }
  51:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  70              		.loc 1 51 3 is_stmt 1 view .LVU16
  71              		.loc 1 51 37 is_stmt 0 view .LVU17
  72 0022 0023     		movs	r3, #0
  73 0024 0093     		str	r3, [sp]
  52:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  74              		.loc 1 52 3 is_stmt 1 view .LVU18
  75              		.loc 1 52 33 is_stmt 0 view .LVU19
  76 0026 0193     		str	r3, [sp, #4]
  53:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  77              		.loc 1 53 3 is_stmt 1 view .LVU20
  78              		.loc 1 53 7 is_stmt 0 view .LVU21
  79 0028 6946     		mov	r1, sp
  80 002a 0648     		ldr	r0, .L7
  81 002c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  82              	.LVL1:
  83              		.loc 1 53 6 view .LVU22
  84 0030 28B9     		cbnz	r0, .L6
  85              	.L1:
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
  58:Core/Src/tim.c **** 
  59:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
  60:Core/Src/tim.c **** 
  61:Core/Src/tim.c **** }
  86              		.loc 1 61 1 view .LVU23
  87 0032 03B0     		add	sp, sp, #12
  88              	.LCFI2:
  89              		.cfi_remember_state
  90              		.cfi_def_cfa_offset 4
  91              		@ sp needed
  92 0034 5DF804FB 		ldr	pc, [sp], #4
  93              	.L5:
  94              	.LCFI3:
  95              		.cfi_restore_state
  49:Core/Src/tim.c ****   }
  96              		.loc 1 49 5 is_stmt 1 view .LVU24
  97 0038 FFF7FEFF 		bl	Error_Handler
  98              	.LVL2:
  99 003c F1E7     		b	.L2
 100              	.L6:
  55:Core/Src/tim.c ****   }
 101              		.loc 1 55 5 view .LVU25
 102 003e FFF7FEFF 		bl	Error_Handler
 103              	.LVL3:
 104              		.loc 1 61 1 is_stmt 0 view .LVU26
 105 0042 F6E7     		b	.L1
 106              	.L8:
 107              		.align	2
 108              	.L7:
 109 0044 00000000 		.word	.LANCHOR0
ARM GAS  C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s 			page 4


 110 0048 00100040 		.word	1073745920
 111              		.cfi_endproc
 112              	.LFE130:
 114              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 115              		.align	1
 116              		.global	HAL_TIM_Base_MspInit
 117              		.syntax unified
 118              		.thumb
 119              		.thumb_func
 121              	HAL_TIM_Base_MspInit:
 122              	.LVL4:
 123              	.LFB131:
  62:Core/Src/tim.c **** 
  63:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  64:Core/Src/tim.c **** {
 124              		.loc 1 64 1 is_stmt 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 8
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 129              		.loc 1 66 3 view .LVU28
 130              		.loc 1 66 20 is_stmt 0 view .LVU29
 131 0000 0268     		ldr	r2, [r0]
 132              		.loc 1 66 5 view .LVU30
 133 0002 094B     		ldr	r3, .L16
 134 0004 9A42     		cmp	r2, r3
 135 0006 00D0     		beq	.L15
 136 0008 7047     		bx	lr
 137              	.L15:
  64:Core/Src/tim.c **** 
 138              		.loc 1 64 1 view .LVU31
 139 000a 82B0     		sub	sp, sp, #8
 140              	.LCFI4:
 141              		.cfi_def_cfa_offset 8
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
  71:Core/Src/tim.c ****     /* TIM6 clock enable */
  72:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 142              		.loc 1 72 5 is_stmt 1 view .LVU32
 143              	.LBB2:
 144              		.loc 1 72 5 view .LVU33
 145 000c 0023     		movs	r3, #0
 146 000e 0193     		str	r3, [sp, #4]
 147              		.loc 1 72 5 view .LVU34
 148 0010 064B     		ldr	r3, .L16+4
 149 0012 1A6C     		ldr	r2, [r3, #64]
 150 0014 42F01002 		orr	r2, r2, #16
 151 0018 1A64     		str	r2, [r3, #64]
 152              		.loc 1 72 5 view .LVU35
 153 001a 1B6C     		ldr	r3, [r3, #64]
 154 001c 03F01003 		and	r3, r3, #16
 155 0020 0193     		str	r3, [sp, #4]
 156              		.loc 1 72 5 view .LVU36
ARM GAS  C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s 			page 5


 157 0022 019B     		ldr	r3, [sp, #4]
 158              	.LBE2:
 159              		.loc 1 72 5 view .LVU37
  73:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c **** }
 160              		.loc 1 77 1 is_stmt 0 view .LVU38
 161 0024 02B0     		add	sp, sp, #8
 162              	.LCFI5:
 163              		.cfi_def_cfa_offset 0
 164              		@ sp needed
 165 0026 7047     		bx	lr
 166              	.L17:
 167              		.align	2
 168              	.L16:
 169 0028 00100040 		.word	1073745920
 170 002c 00380240 		.word	1073887232
 171              		.cfi_endproc
 172              	.LFE131:
 174              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 175              		.align	1
 176              		.global	HAL_TIM_Base_MspDeInit
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 181              	HAL_TIM_Base_MspDeInit:
 182              	.LVL5:
 183              	.LFB132:
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  80:Core/Src/tim.c **** {
 184              		.loc 1 80 1 is_stmt 1 view -0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 0
 187              		@ frame_needed = 0, uses_anonymous_args = 0
 188              		@ link register save eliminated.
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 189              		.loc 1 82 3 view .LVU40
 190              		.loc 1 82 20 is_stmt 0 view .LVU41
 191 0000 0268     		ldr	r2, [r0]
 192              		.loc 1 82 5 view .LVU42
 193 0002 054B     		ldr	r3, .L21
 194 0004 9A42     		cmp	r2, r3
 195 0006 00D0     		beq	.L20
 196              	.L18:
  83:Core/Src/tim.c ****   {
  84:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
  87:Core/Src/tim.c ****     /* Peripheral clock disable */
  88:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
  89:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
ARM GAS  C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s 			page 6


  92:Core/Src/tim.c ****   }
  93:Core/Src/tim.c **** }
 197              		.loc 1 93 1 view .LVU43
 198 0008 7047     		bx	lr
 199              	.L20:
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 200              		.loc 1 88 5 is_stmt 1 view .LVU44
 201 000a 044A     		ldr	r2, .L21+4
 202 000c 136C     		ldr	r3, [r2, #64]
 203 000e 23F01003 		bic	r3, r3, #16
 204 0012 1364     		str	r3, [r2, #64]
 205              		.loc 1 93 1 is_stmt 0 view .LVU45
 206 0014 F8E7     		b	.L18
 207              	.L22:
 208 0016 00BF     		.align	2
 209              	.L21:
 210 0018 00100040 		.word	1073745920
 211 001c 00380240 		.word	1073887232
 212              		.cfi_endproc
 213              	.LFE132:
 215              		.global	htim6
 216              		.section	.bss.htim6,"aw",%nobits
 217              		.align	2
 218              		.set	.LANCHOR0,. + 0
 221              	htim6:
 222 0000 00000000 		.space	72
 222      00000000 
 222      00000000 
 222      00000000 
 222      00000000 
 223              		.text
 224              	.Letext0:
 225              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 226              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 227              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 228              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 229              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 230              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 231              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 232              		.file 9 "Core/Inc/main.h"
 233              		.file 10 "Core/Inc/tim.h"
ARM GAS  C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s:20     .text.MX_TIM6_Init:00000000 $t
C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s:26     .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s:109    .text.MX_TIM6_Init:00000044 $d
C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s:115    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s:121    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s:169    .text.HAL_TIM_Base_MspInit:00000028 $d
C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s:175    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s:181    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s:210    .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s:221    .bss.htim6:00000000 htim6
C:\Users\86180\AppData\Local\Temp\ccA1MEhr.s:217    .bss.htim6:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
