{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684795943840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684795943840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 16:52:23 2023 " "Processing started: Mon May 22 16:52:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684795943840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684795943840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684795943840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684795944610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684795944610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795951949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684795951949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684795952325 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst25 " "Block or symbol \"NOT\" of instance \"inst25\" overlaps another block or symbol" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 744 1920 1968 776 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795952391 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst27 " "Block or symbol \"NOT\" of instance \"inst27\" overlaps another block or symbol" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 776 1920 1968 808 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795952391 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split inst11 " "Block or symbol \"bus_split\" of instance \"inst11\" overlaps another block or symbol" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 1928 1768 1912 2232 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795952391 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "decoder_sequential_receiver inst15 " "Block or symbol \"decoder_sequential_receiver\" of instance \"inst15\" overlaps another block or symbol" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 2600 1784 2064 2696 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795952391 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "b16_en inst17 " "Block or symbol \"b16_en\" of instance \"inst17\" overlaps another block or symbol" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 2440 1768 1928 2520 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795952391 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 8488 0 16 8664 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684795952395 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 7568 -8 8 7736 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684795952399 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952797 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795952797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst5 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst5\"" {  } { { "processor.bdf" "inst5" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -1240 1744 1888 -936 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952801 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16bit_latch.bdf 1 1 " "Using design file b16bit_latch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16bit_latch " "Found entity 1: b16bit_latch" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795952813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16bit_latch b16bit_latch:inst142 " "Elaborating entity \"b16bit_latch\" for hierarchy \"b16bit_latch:inst142\"" {  } { { "processor.bdf" "inst142" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 13088 1776 1992 13184 "inst142" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952813 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split inst3 " "Block or symbol \"bus_split\" of instance \"inst3\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 1048 1192 576 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795952813 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst7 " "Block or symbol \"bus_split_out\" of instance \"inst7\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 624 768 576 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795952813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952826 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952826 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795952826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out b16bit_latch:inst142\|bus_split_out:inst5 " "Elaborating entity \"bus_split_out\" for hierarchy \"b16bit_latch:inst142\|bus_split_out:inst5\"" {  } { { "b16bit_latch.bdf" "inst5" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 1264 1408 576 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952826 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitdlatch.bdf 1 1 " "Using design file 8bitdlatch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitdlatch " "Found entity 1: 8bitdlatch" {  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952834 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795952834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitdlatch b16bit_latch:inst142\|8bitdlatch:inst " "Elaborating entity \"8bitdlatch\" for hierarchy \"b16bit_latch:inst142\|8bitdlatch:inst\"" {  } { { "b16bit_latch.bdf" "inst" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 872 1040 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952838 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_mod.vhd 2 1 " "Using design file control_mod.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_mod-BEHAVIOR " "Found design unit 1: control_mod-BEHAVIOR" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952846 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_mod " "Found entity 1: control_mod" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795952846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_mod control_mod:inst137 " "Elaborating entity \"control_mod\" for hierarchy \"control_mod:inst137\"" {  } { { "processor.bdf" "inst137" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 15600 1784 1992 15744 "inst137" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b8bus_or_gate.bdf 1 1 " "Using design file b8bus_or_gate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b8bus_or_gate " "Found entity 1: b8bus_or_gate" {  } { { "b8bus_or_gate.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b8bus_or_gate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795952871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b8bus_or_gate b8bus_or_gate:inst158 " "Elaborating entity \"b8bus_or_gate\" for hierarchy \"b8bus_or_gate:inst158\"" {  } { { "processor.bdf" "inst158" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 14056 1976 2144 14248 "inst158" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952871 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_or.vhd 2 1 " "Using design file b16_or.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_or-LogicFunc " "Found design unit 1: b16_or-LogicFunc" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_or.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952879 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_or " "Found entity 1: b16_or" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_or.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795952879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_or b8bus_or_gate:inst158\|b16_or:inst14 " "Elaborating entity \"b16_or\" for hierarchy \"b8bus_or_gate:inst158\|b16_or:inst14\"" {  } { { "b8bus_or_gate.bdf" "inst14" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b8bus_or_gate.bdf" { { 600 1248 1408 680 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952879 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_en.vhd 2 1 " "Using design file b16_en.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_en-LogicFunc " "Found design unit 1: b16_en-LogicFunc" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952892 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_en " "Found entity 1: b16_en" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795952892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_en b16_en:inst160 " "Elaborating entity \"b16_en\" for hierarchy \"b16_en:inst160\"" {  } { { "processor.bdf" "inst160" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 14032 1792 1952 14112 "inst160" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952892 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder16.bdf 1 1 " "Using design file adder16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952904 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795952904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 adder16:inst144 " "Elaborating entity \"adder16\" for hierarchy \"adder16:inst144\"" {  } { { "processor.bdf" "inst144" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 14352 2032 2184 14448 "inst144" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952913 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795952913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder16:inst144\|adder:inst26 " "Elaborating entity \"adder\" for hierarchy \"adder16:inst144\|adder:inst26\"" {  } { { "adder16.bdf" "inst26" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { { 2128 944 1040 2224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952913 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "CONSTANT_VALUE " "Undeclared parameter CONSTANT_VALUE" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684795952913 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ci+1 CONSTANT_VALUE " "Can't find a definition for parameter ci+1 -- assuming CONSTANT_VALUE was intended to be a quoted string" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1684795952913 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 832 864 720 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795952913 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 944 976 720 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795952913 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 1048 1080 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795952913 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_mod.bdf 1 1 " "Using design file ram_mod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mod " "Found entity 1: ram_mod" {  } { { "ram_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ram_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952933 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795952933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mod ram_mod:inst153 " "Elaborating entity \"ram_mod\" for hierarchy \"ram_mod:inst153\"" {  } { { "processor.bdf" "inst153" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 9632 1712 1968 9792 "inst153" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952933 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "ram_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ram_mod.bdf" { { 784 -2520 -2504 960 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684795952933 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "ram_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ram_mod.bdf" { { -136 -2528 -2512 32 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684795952933 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ramo.vhd 2 1 " "Using design file ramo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramo-SYN " "Found design unit 1: ramo-SYN" {  } { { "ramo.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ramo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952945 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramo " "Found entity 1: ramo" {  } { { "ramo.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ramo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795952945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795952945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramo ram_mod:inst153\|ramo:inst54 " "Elaborating entity \"ramo\" for hierarchy \"ram_mod:inst153\|ramo:inst54\"" {  } { { "ram_mod.bdf" "inst54" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ram_mod.bdf" { { 192 -3392 -3136 328 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\"" {  } { { "ramo.vhd" "altsyncram_component" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ramo.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\"" {  } { { "ramo.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ramo.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795952998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795952998 ""}  } { { "ramo.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/ramo.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684795952998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nfu3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nfu3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nfu3 " "Found entity 1: altsyncram_nfu3" {  } { { "db/altsyncram_nfu3.tdf" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/altsyncram_nfu3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684795953062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nfu3 ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated " "Elaborating entity \"altsyncram_nfu3\" for hierarchy \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684795953111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_nfu3.tdf" "decode2" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/altsyncram_nfu3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684795953147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\|decode_61a:rden_decode_b " "Elaborating entity \"decode_61a\" for hierarchy \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\|decode_61a:rden_decode_b\"" {  } { { "db/altsyncram_nfu3.tdf" "rden_decode_b" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/altsyncram_nfu3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684795953187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\|mux_chb:mux3 " "Elaborating entity \"mux_chb\" for hierarchy \"ram_mod:inst153\|ramo:inst54\|altsyncram:altsyncram_component\|altsyncram_nfu3:auto_generated\|mux_chb:mux3\"" {  } { { "db/altsyncram_nfu3.tdf" "mux3" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/altsyncram_nfu3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953187 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constt.bdf 1 1 " "Using design file constt.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 constt " "Found entity 1: constt" {  } { { "constt.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/constt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953199 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constt constt:inst146 " "Elaborating entity \"constt\" for hierarchy \"constt:inst146\"" {  } { { "processor.bdf" "inst146" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 10520 1832 1992 10616 "inst146" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953199 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst3 " "Block or symbol \"bus_split_out\" of instance \"inst3\" overlaps another block or symbol" {  } { { "constt.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/constt.bdf" { { -152 728 872 152 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795953204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "in_mod.bdf 1 1 " "Using design file in_mod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 in_mod " "Found entity 1: in_mod" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_mod in_mod:inst " "Elaborating entity \"in_mod\" for hierarchy \"in_mod:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 2384 2360 2576 2480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst16 " "Primitive \"NOT\" of instance \"inst16\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 960 2112 2160 992 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795953216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst17 " "Primitive \"NOT\" of instance \"inst17\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 960 2192 2240 992 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795953216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst18 " "Primitive \"NOT\" of instance \"inst18\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2336 2384 984 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795953216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst19 " "Primitive \"NOT\" of instance \"inst19\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2416 2464 984 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795953216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst20 " "Primitive \"NOT\" of instance \"inst20\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2496 2544 984 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795953216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst21 " "Primitive \"NOT\" of instance \"inst21\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2576 2624 984 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795953216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst22 " "Primitive \"NOT\" of instance \"inst22\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2696 2744 984 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795953218 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst23 " "Primitive \"NOT\" of instance \"inst23\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2776 2824 984 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795953218 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst24 " "Primitive \"NOT\" of instance \"inst24\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2856 2904 984 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795953218 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst25 " "Primitive \"NOT\" of instance \"inst25\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2936 2984 984 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795953218 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst29 " "Primitive \"NOT\" of instance \"inst29\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 944 3328 3376 976 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795953218 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst71 " "Primitive \"AND2\" of instance \"inst71\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2568 3968 4032 2616 "inst71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795953218 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst72 " "Primitive \"AND2\" of instance \"inst72\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2616 3968 4032 2664 "inst72" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684795953218 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbitff.bdf 1 1 " "Using design file eightbitff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitff " "Found entity 1: eightbitff" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitff in_mod:inst\|eightbitff:inst4 " "Elaborating entity \"eightbitff\" for hierarchy \"in_mod:inst\|eightbitff:inst4\"" {  } { { "in_mod.bdf" "inst4" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 1368 4480 4656 1464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC38 in_mod:inst\|DEC38:inst80 " "Elaborating entity \"DEC38\" for hierarchy \"in_mod:inst\|DEC38:inst80\"" {  } { { "in_mod.bdf" "inst80" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2512 3592 3696 2672 "inst80" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_mod:inst\|DEC38:inst80 " "Elaborated megafunction instantiation \"in_mod:inst\|DEC38:inst80\"" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2512 3592 3696 2672 "inst80" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953240 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_sequential_receiver.bdf 1 1 " "Using design file decoder_sequential_receiver.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_sequential_receiver " "Found entity 1: decoder_sequential_receiver" {  } { { "decoder_sequential_receiver.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953254 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_sequential_receiver decoder_sequential_receiver:inst15 " "Elaborating entity \"decoder_sequential_receiver\" for hierarchy \"decoder_sequential_receiver:inst15\"" {  } { { "processor.bdf" "inst15" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 2600 1784 2064 2696 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953254 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxx.vhd 2 1 " "Using design file muxx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxx-SYN " "Found design unit 1: muxx-SYN" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953264 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxx " "Found entity 1: muxx" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxx decoder_sequential_receiver:inst15\|muxx:inst6 " "Elaborating entity \"muxx\" for hierarchy \"decoder_sequential_receiver:inst15\|muxx:inst6\"" {  } { { "decoder_sequential_receiver.bdf" "inst6" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 1648 992 1072 1952 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX decoder_sequential_receiver:inst15\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"decoder_sequential_receiver:inst15\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "LPM_MUX_component" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_sequential_receiver:inst15\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"decoder_sequential_receiver:inst15\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder_sequential_receiver:inst15\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"decoder_sequential_receiver:inst15\|muxx:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953289 ""}  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684795953289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1e " "Found entity 1: mux_s1e" {  } { { "db/mux_s1e.tdf" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/mux_s1e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684795953325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1e decoder_sequential_receiver:inst15\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated " "Elaborating entity \"mux_s1e\" for hierarchy \"decoder_sequential_receiver:inst15\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953325 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_invert.vhd 2 1 " "Using design file b16_invert.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_invert-LogicFunc " "Found design unit 1: b16_invert-LogicFunc" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953341 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_invert " "Found entity 1: b16_invert" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_invert b16_invert:inst163 " "Elaborating entity \"b16_invert\" for hierarchy \"b16_invert:inst163\"" {  } { { "processor.bdf" "inst163" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 1688 3296 3456 1768 "inst163" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 74154:inst140 " "Elaborating entity \"74154\" for hierarchy \"74154:inst140\"" {  } { { "processor.bdf" "inst140" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 1696 2992 3112 1984 "inst140" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74154:inst140 " "Elaborated megafunction instantiation \"74154:inst140\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 1696 2992 3112 1984 "inst140" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953357 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockmod2.bdf 1 1 " "Using design file clockmod2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clockmod2 " "Found entity 1: clockmod2" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953369 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockmod2 clockmod2:inst152 " "Elaborating entity \"clockmod2\" for hierarchy \"clockmod2:inst152\"" {  } { { "processor.bdf" "inst152" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 7776 1904 2248 7968 "inst152" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953369 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR8 inst17 " "Block or symbol \"OR8\" of instance \"inst17\" overlaps another block or symbol" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 376 2936 3000 520 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795953378 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst13 " "Block or symbol \"bus_split_out\" of instance \"inst13\" overlaps another block or symbol" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 304 2040 2184 608 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795953378 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 1536 5312 5328 1712 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684795953378 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 216 5304 5320 384 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684795953378 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s0 " "Pin \"s0\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 112 288 304 280 "s0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684795953378 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s1 " "Pin \"s1\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 104 264 280 272 "s1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684795953378 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s2 " "Pin \"s2\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 104 240 256 272 "s2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684795953378 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s3 " "Pin \"s3\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 112 216 232 280 "s3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684795953378 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16w_and.vhd 2 1 " "Using design file b16w_and.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16w_and-LogicFunc " "Found design unit 1: b16w_and-LogicFunc" {  } { { "b16w_and.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16w_and.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953386 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16w_and " "Found entity 1: b16w_and" {  } { { "b16w_and.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16w_and.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953386 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16w_and clockmod2:inst152\|b16w_and:inst11 " "Elaborating entity \"b16w_and\" for hierarchy \"clockmod2:inst152\|b16w_and:inst11\"" {  } { { "clockmod2.bdf" "inst11" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 304 2352 2528 384 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953386 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_32.vhd 2 1 " "Using design file bus_split_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_32-LogicFunc " "Found design unit 1: bus_split_32-LogicFunc" {  } { { "bus_split_32.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_32.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953398 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_32 " "Found entity 1: bus_split_32" {  } { { "bus_split_32.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953398 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_32 clockmod2:inst152\|bus_split_32:inst1 " "Elaborating entity \"bus_split_32\" for hierarchy \"clockmod2:inst152\|bus_split_32:inst1\"" {  } { { "clockmod2.bdf" "inst1" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 304 744 896 864 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953398 ""}
{ "Warning" "WSGN_SEARCH_FILE" "count.vhd 2 1 " "Using design file count.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-SYN " "Found design unit 1: count-SYN" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953411 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953411 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count clockmod2:inst152\|count:inst " "Elaborating entity \"count\" for hierarchy \"clockmod2:inst152\|count:inst\"" {  } { { "clockmod2.bdf" "inst" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/clockmod2.bdf" { { 296 568 712 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count.vhd" "LPM_COUNTER_component" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953439 ""}  } { { "count.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684795953439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djh " "Found entity 1: cntr_djh" {  } { { "db/cntr_djh.tdf" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/cntr_djh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684795953479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djh clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component\|cntr_djh:auto_generated " "Elaborating entity \"cntr_djh\" for hierarchy \"clockmod2:inst152\|count:inst\|lpm_counter:LPM_COUNTER_component\|cntr_djh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953483 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_mod.bdf 1 1 " "Using design file reg_mod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_mod " "Found entity 1: reg_mod" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953504 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_mod reg_mod:inst154 " "Elaborating entity \"reg_mod\" for hierarchy \"reg_mod:inst154\"" {  } { { "processor.bdf" "inst154" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12264 1712 2048 12424 "inst154" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953504 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953504 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953504 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953504 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953504 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953504 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953504 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953508 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "b16_ind_reg inst41 " "Block or symbol \"b16_ind_reg\" of instance \"inst41\" overlaps another block or symbol" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "b16_ind_reg inst45 " "Block or symbol \"b16_ind_reg\" of instance \"inst45\" overlaps another block or symbol" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1320 4688 4704 1496 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 0 4680 4696 168 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684795953508 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_ind_reg.bdf 1 1 " "Using design file b16_ind_reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16_ind_reg " "Found entity 1: b16_ind_reg" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953520 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_ind_reg reg_mod:inst154\|b16_ind_reg:inst " "Elaborating entity \"b16_ind_reg\" for hierarchy \"reg_mod:inst154\|b16_ind_reg:inst\"" {  } { { "reg_mod.bdf" "inst" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953520 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953520 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1684795953520 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953520 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953520 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953520 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953520 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1684795953520 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1684795953520 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -176 3632 3648 0 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684795953520 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1232 3640 3656 -1064 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684795953520 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_invreg_write_selector.bdf 1 1 " "Using design file b_invreg_write_selector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b_invreg_write_selector " "Found entity 1: b_invreg_write_selector" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953575 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_invreg_write_selector reg_mod:inst154\|b_invreg_write_selector:inst1 " "Elaborating entity \"b_invreg_write_selector\" for hierarchy \"reg_mod:inst154\|b_invreg_write_selector:inst1\"" {  } { { "reg_mod.bdf" "inst1" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1992 512 768 2120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953575 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 1368 4904 4920 1544 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684795953575 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 312 4912 4928 480 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684795953575 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busified_16decoder.bdf 1 1 " "Using design file busified_16decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 busified_16decoder " "Found entity 1: busified_16decoder" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busified_16decoder reg_mod:inst154\|busified_16decoder:inst24 " "Elaborating entity \"busified_16decoder\" for hierarchy \"reg_mod:inst154\|busified_16decoder:inst24\"" {  } { { "reg_mod.bdf" "inst24" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 880 736 936 976 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus4_split.vhd 2 1 " "Using design file bus4_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus4_split-LogicFunc " "Found design unit 1: bus4_split-LogicFunc" {  } { { "bus4_split.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953636 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus4_split " "Found entity 1: bus4_split" {  } { { "bus4_split.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus4_split reg_mod:inst154\|busified_16decoder:inst24\|bus4_split:inst " "Elaborating entity \"bus4_split\" for hierarchy \"reg_mod:inst154\|busified_16decoder:inst24\|bus4_split:inst\"" {  } { { "busified_16decoder.bdf" "inst" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 232 576 712 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953636 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_4.bdf 1 1 " "Using design file bus16_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus16_4 " "Found entity 1: bus16_4" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953648 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_4 reg_mod:inst154\|bus16_4:inst23 " "Elaborating entity \"bus16_4\" for hierarchy \"reg_mod:inst154\|bus16_4:inst23\"" {  } { { "reg_mod.bdf" "inst23" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 880 496 648 1008 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953648 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus8_split_out inst9 " "Block or symbol \"bus8_split_out\" of instance \"inst9\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 840 976 408 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795953648 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus4_split_out inst14 " "Block or symbol \"bus4_split_out\" of instance \"inst14\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 200 1200 1336 312 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795953648 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus4_split_out inst16 " "Block or symbol \"bus4_split_out\" of instance \"inst16\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 456 1232 1368 568 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684795953648 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus4_split_out.vhd 2 1 " "Using design file bus4_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus4_split_out-LogicFunc " "Found design unit 1: bus4_split_out-LogicFunc" {  } { { "bus4_split_out.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953656 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus4_split_out " "Found entity 1: bus4_split_out" {  } { { "bus4_split_out.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953656 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus4_split_out reg_mod:inst154\|bus16_4:inst23\|bus4_split_out:inst14 " "Elaborating entity \"bus4_split_out\" for hierarchy \"reg_mod:inst154\|bus16_4:inst23\|bus4_split_out:inst14\"" {  } { { "bus16_4.bdf" "inst14" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 200 1200 1336 312 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953656 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus8_split.vhd 2 1 " "Using design file bus8_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus8_split-LogicFunc " "Found design unit 1: bus8_split-LogicFunc" {  } { { "bus8_split.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953668 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus8_split " "Found entity 1: bus8_split" {  } { { "bus8_split.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953668 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus8_split reg_mod:inst154\|bus16_4:inst23\|bus8_split:inst12 " "Elaborating entity \"bus8_split\" for hierarchy \"reg_mod:inst154\|bus16_4:inst23\|bus8_split:inst12\"" {  } { { "bus16_4.bdf" "inst12" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 992 1128 408 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953668 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus8_split_out.vhd 2 1 " "Using design file bus8_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus8_split_out-LogicFunc " "Found design unit 1: bus8_split_out-LogicFunc" {  } { { "bus8_split_out.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953680 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus8_split_out " "Found entity 1: bus8_split_out" {  } { { "bus8_split_out.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795953680 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795953680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus8_split_out reg_mod:inst154\|bus16_4:inst23\|bus8_split_out:inst9 " "Elaborating entity \"bus8_split_out\" for hierarchy \"reg_mod:inst154\|bus16_4:inst23\|bus8_split_out:inst9\"" {  } { { "bus16_4.bdf" "inst9" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 840 976 408 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795953680 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alumod.bdf 1 1 " "Using design file alumod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alumod " "Found entity 1: alumod" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alumod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795954120 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795954120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alumod alumod:inst155 " "Elaborating entity \"alumod\" for hierarchy \"alumod:inst155\"" {  } { { "processor.bdf" "inst155" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 12632 1720 1960 12824 "inst155" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795954121 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alumod.bdf" { { 936 2424 2440 1112 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1684795954121 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alumod.bdf" { { 16 2416 2432 184 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684795954121 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mega_nor.vhd 2 1 " "Using design file mega_nor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mega_nor-Behavioral " "Found design unit 1: mega_nor-Behavioral" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/mega_nor.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795954133 ""} { "Info" "ISGN_ENTITY_NAME" "1 mega_nor " "Found entity 1: mega_nor" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/mega_nor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795954133 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795954133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mega_nor alumod:inst155\|mega_nor:inst2 " "Elaborating entity \"mega_nor\" for hierarchy \"alumod:inst155\|mega_nor:inst2\"" {  } { { "alumod.bdf" "inst2" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alumod.bdf" { { 1488 448 616 1568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795954133 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "af\[14..8\] mega_nor.vhd(16) " "Output port \"af\[14..8\]\" at mega_nor.vhd(16) has no driver" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/mega_nor.vhd" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684795954133 "|processor|alumod:inst155|mega_nor:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "alu_logic.vhd 2 1 " "Using design file alu_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_logic-LogicFunc " "Found design unit 1: alu_logic-LogicFunc" {  } { { "alu_logic.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alu_logic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795954146 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_logic " "Found entity 1: alu_logic" {  } { { "alu_logic.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alu_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795954146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795954146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_logic alumod:inst155\|alu_logic:inst " "Elaborating entity \"alu_logic\" for hierarchy \"alumod:inst155\|alu_logic:inst\"" {  } { { "alumod.bdf" "inst" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/alumod.bdf" { { 16 448 608 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795954147 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_64_merge.bdf 1 1 " "Using design file b16_64_merge.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16_64_merge " "Found entity 1: b16_64_merge" {  } { { "b16_64_merge.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795954251 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795954251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_64_merge b16_64_merge:inst91 " "Elaborating entity \"b16_64_merge\" for hierarchy \"b16_64_merge:inst91\"" {  } { { "processor.bdf" "inst91" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 3064 3248 3408 3192 "inst91" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795954251 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b32_64merge.vhd 2 1 " "Using design file b32_64merge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b32_64merge-Behavioral " "Found design unit 1: b32_64merge-Behavioral" {  } { { "b32_64merge.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b32_64merge.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795954263 ""} { "Info" "ISGN_ENTITY_NAME" "1 b32_64merge " "Found entity 1: b32_64merge" {  } { { "b32_64merge.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b32_64merge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795954263 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795954263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b32_64merge b16_64_merge:inst91\|b32_64merge:inst1 " "Elaborating entity \"b32_64merge\" for hierarchy \"b16_64_merge:inst91\|b32_64merge:inst1\"" {  } { { "b16_64_merge.bdf" "inst1" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 288 904 1064 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795954263 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_32_merge.vhd 2 1 " "Using design file b16_32_merge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_32_merge-Behavioral " "Found design unit 1: b16_32_merge-Behavioral" {  } { { "b16_32_merge.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_32_merge.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795954275 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_32_merge " "Found entity 1: b16_32_merge" {  } { { "b16_32_merge.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_32_merge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684795954275 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684795954275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_32_merge b16_64_merge:inst91\|b16_32_merge:inst2 " "Elaborating entity \"b16_32_merge\" for hierarchy \"b16_64_merge:inst91\|b16_32_merge:inst2\"" {  } { { "b16_64_merge.bdf" "inst2" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_64_merge.bdf" { { 384 640 800 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795954275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst\|inst1 " "Latch b16bit_latch:inst142\|8bitdlatch:inst\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955552 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst\|inst7 " "Latch b16bit_latch:inst142\|8bitdlatch:inst\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955552 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst\|inst2 " "Latch b16bit_latch:inst142\|8bitdlatch:inst\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955552 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst\|inst8 " "Latch b16bit_latch:inst142\|8bitdlatch:inst\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955552 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst\|inst3 " "Latch b16bit_latch:inst142\|8bitdlatch:inst\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955552 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst\|inst9 " "Latch b16bit_latch:inst142\|8bitdlatch:inst\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955555 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst\|inst4 " "Latch b16bit_latch:inst142\|8bitdlatch:inst\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955555 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst1\|inst1 " "Latch b16bit_latch:inst142\|8bitdlatch:inst1\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955555 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst1\|inst7 " "Latch b16bit_latch:inst142\|8bitdlatch:inst1\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955555 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst1\|inst2 " "Latch b16bit_latch:inst142\|8bitdlatch:inst1\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955555 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst1\|inst8 " "Latch b16bit_latch:inst142\|8bitdlatch:inst1\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955555 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst1\|inst3 " "Latch b16bit_latch:inst142\|8bitdlatch:inst1\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955555 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst1\|inst9 " "Latch b16bit_latch:inst142\|8bitdlatch:inst1\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955555 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst1\|inst4 " "Latch b16bit_latch:inst142\|8bitdlatch:inst1\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955556 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst\|inst " "Latch b16bit_latch:inst142\|8bitdlatch:inst\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955556 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst142\|8bitdlatch:inst1\|inst " "Latch b16bit_latch:inst142\|8bitdlatch:inst1\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_mod:inst137\|fstate.ramwrite0 " "Ports D and ENA on the latch are fed by the same signal control_mod:inst137\|fstate.ramwrite0" {  } { { "control_mod.vhd" "" { Text "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/control_mod.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684795955556 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684795955556 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR5 GND " "Pin \"LEDR5\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -272 2768 2944 -256 "LEDR5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684795955626 "|processor|LEDR5"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX24 VCC " "Pin \"HEX24\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -344 2760 2936 -328 "HEX24" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684795955626 "|processor|HEX24"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX21 VCC " "Pin \"HEX21\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -320 2760 2936 -304 "HEX21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684795955626 "|processor|HEX21"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX25 VCC " "Pin \"HEX25\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -296 2760 2936 -280 "HEX25" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684795955626 "|processor|HEX25"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX33 VCC " "Pin \"HEX33\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -248 2760 2936 -232 "HEX33" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684795955626 "|processor|HEX33"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX36 VCC " "Pin \"HEX36\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -224 2768 2944 -208 "HEX36" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684795955626 "|processor|HEX36"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX30 VCC " "Pin \"HEX30\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -200 2776 2952 -184 "HEX30" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684795955626 "|processor|HEX30"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX32 VCC " "Pin \"HEX32\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -176 2776 2952 -160 "HEX32" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684795955626 "|processor|HEX32"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX34 VCC " "Pin \"HEX34\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -152 2784 2960 -136 "HEX34" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684795955626 "|processor|HEX34"} { "Warning" "WMLS_MLS_STUCK_PIN" "generalc GND " "Pin \"generalc\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 8488 0 16 8664 "generalc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684795955626 "|processor|generalc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684795955626 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684795955703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684795955872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684795956374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684795956374 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -1672 1704 1872 -1656 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684795956463 "|processor|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -1648 1704 1872 -1632 "KEY2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684795956463 "|processor|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -1624 1704 1872 -1608 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684795956463 "|processor|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw0 " "No output dependent on input pin \"sw0\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -1600 1704 1872 -1584 "sw0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684795956463 "|processor|sw0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -1576 1712 1880 -1560 "sw1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684795956463 "|processor|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -1560 1712 1880 -1544 "sw2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684795956463 "|processor|sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -1544 1712 1880 -1528 "sw3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684795956463 "|processor|sw3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw4 " "No output dependent on input pin \"sw4\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -1520 1712 1880 -1504 "sw4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684795956463 "|processor|sw4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw5 " "No output dependent on input pin \"sw5\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -1496 1720 1888 -1480 "sw5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684795956463 "|processor|sw5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw6 " "No output dependent on input pin \"sw6\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -1472 1720 1888 -1456 "sw6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684795956463 "|processor|sw6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw7 " "No output dependent on input pin \"sw7\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { -1448 1720 1888 -1432 "sw7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684795956463 "|processor|sw7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 7912 1712 1880 7928 "CLOCK_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684795956463 "|processor|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "generala " "No output dependent on input pin \"generala\"" {  } { { "processor.bdf" "" { Schematic "C:/Users/dudkr/OneDrive/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/processor.bdf" { { 7568 -8 8 7736 "generala" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684795956463 "|processor|generala"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684795956463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "405 " "Implemented 405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684795956467 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684795956467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684795956467 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684795956467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684795956467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684795956508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 16:52:36 2023 " "Processing ended: Mon May 22 16:52:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684795956508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684795956508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684795956508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684795956508 ""}
