Item(by='titzer', descendants=None, kids=None, score=None, time=1607663326, title=None, item_type='comment', url=None, parent=25382332, text='&gt; ARM64 can&#x27;t be that easy to decode, since ARM&#x27;s recent high-performance cores (A78, X1) decode ARM64 instructions into MOPS and feature a MOP cache<p>My point was more about that the fixed-width instructions allow trivial parallel decoding while x86 requires predicting the length of instructions or just brute forcing all possible offsets, which is costly.<p>&gt; The real question is how does Apple keep that thing fed?<p>That&#x27;s why there&#x27;s such an enormous reorder buffer. It&#x27;s so that there&#x27;s a massive amount of potential work out there for execution ports to pick up and do. Of course, that&#x27;s all wasted when you have a branch mispredict. I haven&#x27;t seen anything specific about M1&#x27;s branch prediction, but it is clearly top-notch.')