Language File-Name                        IP                 Library         File-Path                                                                                 
Verilog, high_score_divide_sim_netlist.v, high_score_divide, xil_defaultlib, ./../../../../fpglappy.srcs/sources_1/ip/high_score_divide/high_score_divide_sim_netlist.v
