{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 08:27:33 2019 " "Info: Processing started: Sat Dec 21 08:27:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off myCPU -c myCPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off myCPU -c myCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "myCPU EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"myCPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[7\] " "Info: Destination node IReg:inst7\|tmp\[7\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[6\] " "Info: Destination node IReg:inst7\|tmp\[6\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[5\] " "Info: Destination node IReg:inst7\|tmp\[5\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[4\] " "Info: Destination node IReg:inst7\|tmp\[4\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[3\] " "Info: Destination node IReg:inst7\|tmp\[3\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[2\] " "Info: Destination node IReg:inst7\|tmp\[2\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[1\] " "Info: Destination node IReg:inst7\|tmp\[1\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IReg:inst7\|tmp\[0\] " "Info: Destination node IReg:inst7\|tmp\[0\]" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IReg:inst7|tmp[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SM:inst12\|pre " "Info: Destination node SM:inst12\|pre" {  } { { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 14 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { SM:inst12|pre } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { clk } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLogic:inst16\|WE~6  " "Info: Automatically promoted node CLogic:inst16\|WE~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "General_REG:inst8\|regB\[7\]~0 " "Info: Destination node General_REG:inst8\|regB\[7\]~0" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|regB[7]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "General_REG:inst8\|regC\[7\]~0 " "Info: Destination node General_REG:inst8\|regC\[7\]~0" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|regC[7]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "General_REG:inst8\|regA\[7\]~3 " "Info: Destination node General_REG:inst8\|regA\[7\]~3" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|regA[7]~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLogic:inst16|WE~6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst9\|tmp\[1\]~3  " "Info: Automatically promoted node ALU:inst9\|tmp\[1\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst9|tmp[1]~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register General_REG:inst8\|oB\[3\] register IReg:inst7\|tmp\[3\] -16.671 ns " "Info: Slack time is -16.671 ns between source register \"General_REG:inst8\|oB\[3\]\" and destination register \"IReg:inst7\|tmp\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-9.642 ns + Largest register register " "Info: + Largest register to register requirement is -9.642 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.868 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.666 ns) 2.868 ns IReg:inst7\|tmp\[3\] 2 REG Unassigned 24 " "Info: 2: + IC(1.348 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = Unassigned; Fanout = 24; REG Node = 'IReg:inst7\|tmp\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.014 ns" { clk IReg:inst7|tmp[3] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 53.00 % ) " "Info: Total cell delay = 1.520 ns ( 53.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.348 ns ( 47.00 % ) " "Info: Total interconnect delay = 1.348 ns ( 47.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.868 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.666 ns) 2.868 ns IReg:inst7\|tmp\[3\] 2 REG Unassigned 24 " "Info: 2: + IC(1.348 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = Unassigned; Fanout = 24; REG Node = 'IReg:inst7\|tmp\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.014 ns" { clk IReg:inst7|tmp[3] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 53.00 % ) " "Info: Total cell delay = 1.520 ns ( 53.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.348 ns ( 47.00 % ) " "Info: Total interconnect delay = 1.348 ns ( 47.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.952 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 7.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.970 ns) 3.172 ns IReg:inst7\|tmp\[7\] 2 REG Unassigned 20 " "Info: 2: + IC(1.348 ns) + CELL(0.970 ns) = 3.172 ns; Loc. = Unassigned; Fanout = 20; REG Node = 'IReg:inst7\|tmp\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clk IReg:inst7|tmp[7] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.206 ns) 4.360 ns CLogic:inst16\|WE~6 3 COMB Unassigned 4 " "Info: 3: + IC(0.982 ns) + CELL(0.206 ns) = 4.360 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { IReg:inst7|tmp[7] CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.719 ns) + CELL(0.000 ns) 6.079 ns CLogic:inst16\|WE~6clkctrl 4 COMB Unassigned 16 " "Info: 4: + IC(1.719 ns) + CELL(0.000 ns) = 6.079 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'CLogic:inst16\|WE~6clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.206 ns) 7.952 ns General_REG:inst8\|oB\[3\] 5 REG Unassigned 6 " "Info: 5: + IC(1.667 ns) + CELL(0.206 ns) = 7.952 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 28.12 % ) " "Info: Total cell delay = 2.236 ns ( 28.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.716 ns ( 71.88 % ) " "Info: Total interconnect delay = 5.716 ns ( 71.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.050 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 13.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.970 ns) 3.483 ns SM:inst12\|pre 2 REG Unassigned 19 " "Info: 2: + IC(1.659 ns) + CELL(0.970 ns) = 3.483 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'SM:inst12\|pre'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk SM:inst12|pre } "NODE_NAME" } } { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.651 ns) 5.097 ns IDecoder:inst15\|MOVA~8 3 COMB Unassigned 4 " "Info: 3: + IC(0.963 ns) + CELL(0.651 ns) = 5.097 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'IDecoder:inst15\|MOVA~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { SM:inst12|pre IDecoder:inst15|MOVA~8 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 5.907 ns IDecoder:inst15\|IN0~3 4 COMB Unassigned 10 " "Info: 4: + IC(0.187 ns) + CELL(0.623 ns) = 5.907 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'IDecoder:inst15\|IN0~3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { IDecoder:inst15|MOVA~8 IDecoder:inst15|IN0~3 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 6.718 ns IDecoder:inst15\|RSL 5 COMB Unassigned 5 " "Info: 5: + IC(0.187 ns) + CELL(0.624 ns) = 6.718 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'IDecoder:inst15\|RSL'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { IDecoder:inst15|IN0~3 IDecoder:inst15|RSL } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 7.836 ns CLogic:inst16\|WE~8 6 COMB Unassigned 1 " "Info: 6: + IC(0.748 ns) + CELL(0.370 ns) = 7.836 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { IDecoder:inst15|RSL CLogic:inst16|WE~8 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 8.647 ns CLogic:inst16\|WE~9 7 COMB Unassigned 1 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 8.647 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CLogic:inst16|WE~8 CLogic:inst16|WE~9 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 9.458 ns CLogic:inst16\|WE~6 8 COMB Unassigned 4 " "Info: 8: + IC(0.187 ns) + CELL(0.624 ns) = 9.458 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { CLogic:inst16|WE~9 CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.719 ns) + CELL(0.000 ns) 11.177 ns CLogic:inst16\|WE~6clkctrl 9 COMB Unassigned 16 " "Info: 9: + IC(1.719 ns) + CELL(0.000 ns) = 11.177 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'CLogic:inst16\|WE~6clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { CLogic:inst16|WE~6 CLogic:inst16|WE~6clkctrl } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.206 ns) 13.050 ns General_REG:inst8\|oB\[3\] 10 REG Unassigned 6 " "Info: 10: + IC(1.667 ns) + CELL(0.206 ns) = 13.050 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CLogic:inst16|WE~6clkctrl General_REG:inst8|oB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.573 ns ( 42.70 % ) " "Info: Total cell delay = 5.573 ns ( 42.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.477 ns ( 57.30 % ) " "Info: Total interconnect delay = 7.477 ns ( 57.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.029 ns - Longest register register " "Info: - Longest register to register delay is 7.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|oB\[3\] 1 REG Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|oB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.624 ns) 1.526 ns ALU:inst9\|Result\[3\]~83 2 COMB Unassigned 1 " "Info: 2: + IC(0.902 ns) + CELL(0.624 ns) = 1.526 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst9\|Result\[3\]~83'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~83 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 2.337 ns ALU:inst9\|Result\[3\]~85 3 COMB Unassigned 3 " "Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 2.337 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst9\|Result\[3\]~85'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst9|Result[3]~83 ALU:inst9|Result[3]~85 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.148 ns Bus\[3\]~11 4 COMB Unassigned 1 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 3.148 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Bus\[3\]~11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst9|Result[3]~85 Bus[3]~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 3.955 ns Bus\[3\]~12 5 COMB Unassigned 1 " "Info: 5: + IC(0.441 ns) + CELL(0.366 ns) = 3.955 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Bus\[3\]~12'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { Bus[3]~11 Bus[3]~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.650 ns) 5.481 ns Bus\[3\]~13 6 COMB Unassigned 6 " "Info: 6: + IC(0.876 ns) + CELL(0.650 ns) = 5.481 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'Bus\[3\]~13'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { Bus[3]~12 Bus[3]~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.108 ns) 7.029 ns IReg:inst7\|tmp\[3\] 7 REG Unassigned 24 " "Info: 7: + IC(1.440 ns) + CELL(0.108 ns) = 7.029 ns; Loc. = Unassigned; Fanout = 24; REG Node = 'IReg:inst7\|tmp\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { Bus[3]~13 IReg:inst7|tmp[3] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 39.01 % ) " "Info: Total cell delay = 2.742 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.287 ns ( 60.99 % ) " "Info: Total interconnect delay = 4.287 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.029 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~83 ALU:inst9|Result[3]~85 Bus[3]~11 Bus[3]~12 Bus[3]~13 IReg:inst7|tmp[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.029 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~83 ALU:inst9|Result[3]~85 Bus[3]~11 Bus[3]~12 Bus[3]~13 IReg:inst7|tmp[3] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.029 ns register register " "Info: Estimated most critical path is register to register delay of 7.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|oB\[3\] 1 REG LAB_X22_Y5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y5; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|oB[3] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.624 ns) 1.526 ns ALU:inst9\|Result\[3\]~83 2 COMB LAB_X21_Y6 1 " "Info: 2: + IC(0.902 ns) + CELL(0.624 ns) = 1.526 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'ALU:inst9\|Result\[3\]~83'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~83 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 2.337 ns ALU:inst9\|Result\[3\]~85 3 COMB LAB_X21_Y6 3 " "Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 2.337 ns; Loc. = LAB_X21_Y6; Fanout = 3; COMB Node = 'ALU:inst9\|Result\[3\]~85'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst9|Result[3]~83 ALU:inst9|Result[3]~85 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.148 ns Bus\[3\]~11 4 COMB LAB_X21_Y6 1 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 3.148 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'Bus\[3\]~11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst9|Result[3]~85 Bus[3]~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 3.955 ns Bus\[3\]~12 5 COMB LAB_X21_Y6 1 " "Info: 5: + IC(0.441 ns) + CELL(0.366 ns) = 3.955 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'Bus\[3\]~12'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { Bus[3]~11 Bus[3]~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.650 ns) 5.481 ns Bus\[3\]~13 6 COMB LAB_X21_Y5 6 " "Info: 6: + IC(0.876 ns) + CELL(0.650 ns) = 5.481 ns; Loc. = LAB_X21_Y5; Fanout = 6; COMB Node = 'Bus\[3\]~13'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { Bus[3]~12 Bus[3]~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.108 ns) 7.029 ns IReg:inst7\|tmp\[3\] 7 REG LAB_X21_Y7 24 " "Info: 7: + IC(1.440 ns) + CELL(0.108 ns) = 7.029 ns; Loc. = LAB_X21_Y7; Fanout = 24; REG Node = 'IReg:inst7\|tmp\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { Bus[3]~13 IReg:inst7|tmp[3] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 39.01 % ) " "Info: Total cell delay = 2.742 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.287 ns ( 60.99 % ) " "Info: Total interconnect delay = 4.287 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.029 ns" { General_REG:inst8|oB[3] ALU:inst9|Result[3]~83 ALU:inst9|Result[3]~85 Bus[3]~11 Bus[3]~12 Bus[3]~13 IReg:inst7|tmp[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Info: Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Info: Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Info: Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Info: Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Info: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 08:27:36 2019 " "Info: Processing ended: Sat Dec 21 08:27:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
