<?xml version="1.0" encoding="UTF-8"?>
<project name="krnl_resize">
  <platform vendor="xilinx" boardid="aws-vu9p-f1" name="shell-v04261818" featureRomTime="0">
    <version major="201920" minor="2"/>
    <description/>
    <board name="" vendor="amazon" fpga="">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="mem0" type="ddr4" size="16GB"/>
        <memory name="mem1" type="ddr4" size="16GB"/>
        <memory name="mem2" type="ddr4" size="16GB"/>
        <memory name="mem3" type="ddr4" size="16GB"/>
      </memories>
      <images>
        <image name="" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplus:xcvu9p:flgb2104:-2:i" addrWidth="0">
      <systemClocks>
        <clock port="clk_main_a0" frequency="250MHz" name="clk_main_a0"/>
      </systemClocks>
      <core name="OCL_REGION_0" target="hw_em" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernelClocks>
          <clock port="KERNEL_CLK" frequency="500.000000MHz" name="kernel2_clk/clk"/>
          <clock port="DATA_CLK" frequency="300.000000MHz" name="kernel_clk/clk"/>
        </kernelClocks>
        <kernel name="resize_accel" language="c" vlnv="xilinx.com:hls:resize_accel:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="resize_accel">
            <module name="entry_proc7" instName="entry_proc7_U0" type="DataflowHS">
              <rtlPort name="img_inp" object="img_inp" protocol="ap_none"/>
              <rtlPort name="img_out" object="img_out" protocol="ap_none"/>
            </module>
            <module name="Block_ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc" instName="Block_ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0" type="DataflowHS">
              <rtlPort name="rows_in" object="rows_in" protocol="ap_none"/>
              <rtlPort name="cols_in" object="cols_in" protocol="ap_none"/>
              <rtlPort name="rows_out" object="rows_out" protocol="ap_none"/>
              <rtlPort name="cols_out" object="cols_out" protocol="ap_none"/>
            </module>
            <module name="Array2xfMat_128_0_2160_3840_1_s" instName="Array2xfMat_128_0_2160_3840_1_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <rtlPort name="p_read2" object="p_read2" protocol="ap_none"/>
              <module name="Axi2Mat" instName="grp_Axi2Mat_fu_82" type="DataflowHS">
                <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                <rtlPort name="din" object="din" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="addrbound" instName="addrbound_U0" type="DataflowHS">
                  <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                </module>
                <module name="entry_proc6" instName="entry_proc6_U0" type="DataflowHS">
                  <rtlPort name="din" object="din" protocol="ap_none"/>
                </module>
                <module name="Axi2Mat_Block_split35_proc" instName="Axi2Mat_Block_split35_proc_U0" type="DataflowHS">
                  <rtlPort name="axibound_V_2" object="axibound_V_2" protocol="ap_none"/>
                </module>
                <module name="Axi2AxiStream" instName="Axi2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                  <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                  <module name="Axi2AxiStream_Pipeline_MMIterInLoop1" instName="grp_Axi2AxiStream_Pipeline_MMIterInLoop1_fu_62" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                    <rtlPort name="sext_ln952" object="sext_ln952" protocol="ap_none"/>
                    <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                  </module>
                </module>
                <module name="AxiStream2Mat" instName="AxiStream2Mat_U0" type="DataflowHS">
                  <module name="last_blk_pxl_width" instName="last_blk_pxl_width_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="AxiStream2MatStream_2_s" instName="AxiStream2MatStream_2_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="AxiStream2MatStream_2_Pipeline_MMIterInLoopRow" instName="grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="sext_ln1021" object="sext_ln1021" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_load" object="cols_bound_per_npc_load" protocol="ap_none"/>
                      <rtlPort name="sub" object="sub" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="sub4" object="sub4" protocol="ap_none"/>
                      <rtlPort name="add_ln1021" object="add_ln1021" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
              </module>
            </module>
            <module name="resize_1_0_2160_3840_1080_1920_1_2_s" instName="resize_1_0_2160_3840_1080_1920_1_2_U0" type="DataflowHS">
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <module name="resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_s" instName="grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_s_fu_82" type="NonDataflowHS">
                <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                <rtlPort name="p_read2" object="p_read2" protocol="ap_none"/>
                <rtlPort name="p_read3" object="p_read3" protocol="ap_none"/>
                <module name="resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2" instName="grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210" type="NonDataflowHS">
                  <rtlPort name="bound" object="bound" protocol="ap_none"/>
                  <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                  <rtlPort name="line_buffer_V_0_0_d0" object="line_buffer_V_0_0" protocol="ap_memory"/>
                  <rtlPort name="line_buffer_V_1_0_d0" object="line_buffer_V_1_0" protocol="ap_memory"/>
                </module>
                <module name="xfUDivResize" instName="grp_xfUDivResize_fu_178" type="NonDataflowHS">
                  <rtlPort name="in_n" object="in_n" protocol="ap_none"/>
                  <rtlPort name="in_d" object="in_d" protocol="ap_none"/>
                </module>
                <module name="scaleCompute_17_42_20_48_16_1_s" instName="grp_scaleCompute_17_42_20_48_16_1_s_fu_195">
                  <rtlPort name="currindex" object="currindex" protocol="ap_none"/>
                  <rtlPort name="inscale" object="inscale" protocol="ap_none"/>
                </module>
                <module name="resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5" instName="grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220" type="NonDataflowHS">
                  <rtlPort name="read_pixel" object="read_pixel" protocol="ap_none"/>
                  <rtlPort name="indexy_V" object="indexy_V" protocol="ap_none"/>
                  <rtlPort name="nextYScale_V" object="nextYScale_V" protocol="ap_none"/>
                  <rtlPort name="ret_V_17" object="ret_V_17" protocol="ap_none"/>
                  <rtlPort name="loop_col_count" object="loop_col_count" protocol="ap_none"/>
                  <rtlPort name="cmp273" object="cmp273" protocol="ap_none"/>
                  <rtlPort name="line_buffer_V_0_0_d0" object="line_buffer_V_0_0" protocol="ap_memory"/>
                  <rtlPort name="line_buffer_V_0_0_q0" object="line_buffer_V_0_0" protocol="ap_memory"/>
                  <rtlPort name="line_buffer_V_0_0_q1" object="line_buffer_V_0_0" protocol="ap_memory"/>
                  <rtlPort name="line_buffer_V_1_0_d0" object="line_buffer_V_1_0" protocol="ap_memory"/>
                  <rtlPort name="line_buffer_V_1_0_q0" object="line_buffer_V_1_0" protocol="ap_memory"/>
                  <rtlPort name="line_buffer_V_1_0_q1" object="line_buffer_V_1_0" protocol="ap_memory"/>
                  <rtlPort name="tmp_V" object="tmp_V" protocol="ap_none"/>
                  <rtlPort name="first_row_index_5" object="first_row_index_5" protocol="ap_none"/>
                  <rtlPort name="trunc_ln3" object="trunc_ln3" protocol="ap_none"/>
                  <rtlPort name="indexy_pre_V" object="indexy_pre_V" protocol="ap_none"/>
                  <rtlPort name="add_i_i_i_i_i199_i" object="add_i_i_i_i_i199_i" protocol="ap_none"/>
                  <rtlPort name="ret_V_3_cast" object="ret_V_3_cast" protocol="ap_none"/>
                  <rtlPort name="p_Result_s" object="p_Result_s" protocol="ap_none"/>
                  <rtlPort name="indexy_pre_V_cast" object="indexy_pre_V_cast" protocol="ap_none"/>
                  <rtlPort name="shl_i_i_i_i_i" object="shl_i_i_i_i_i" protocol="ap_none"/>
                  <rtlPort name="indexx_pre_V_1" object="indexx_pre_V_1" protocol="ap_none"/>
                  <rtlPort name="cmp89" object="cmp89" protocol="ap_none"/>
                  <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                  <rtlPort name="icmp_ln1061_1" object="icmp_ln1061_1" protocol="ap_none"/>
                  <rtlPort name="op2_assign_2" object="op2_assign_2" protocol="ap_none"/>
                  <rtlPort name="op2_assign" object="op2_assign" protocol="ap_none"/>
                  <rtlPort name="cmp277" object="cmp277" protocol="ap_none"/>
                  <rtlPort name="p_read3" object="p_read3" protocol="ap_none"/>
                  <module name="scaleCompute_17_42_20_48_16_1_s" instName="grp_scaleCompute_17_42_20_48_16_1_s_fu_558">
                    <rtlPort name="currindex" object="currindex" protocol="ap_none"/>
                    <rtlPort name="inscale" object="inscale" protocol="ap_none"/>
                  </module>
                </module>
              </module>
            </module>
            <module name="xfMat2Array_128_0_1080_1920_1_1_s" instName="xfMat2Array_128_0_1080_1920_1_1_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <module name="Mat2Axi" instName="grp_Mat2Axi_fu_60" type="DataflowHS">
                <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                <rtlPort name="dout" object="dout" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="addrbound_1" instName="addrbound_1_U0" type="DataflowHS">
                  <rtlPort name="p_channel" object="p_channel" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                </module>
                <module name="Mat2AxiStream" instName="Mat2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="last_blk_pxl_width_1" instName="last_blk_pxl_width_1_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="MatStream2AxiStream_2_s" instName="MatStream2AxiStream_2_U0" type="DataflowHS">
                    <rtlPort name="rows" object="rows" protocol="ap_none"/>
                    <rtlPort name="cols_bound_per_npc" object="cols_bound_per_npc" protocol="ap_none"/>
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol" instName="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_69" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_cast" object="cols_bound_per_npc_cast" protocol="ap_none"/>
                      <rtlPort name="op2_assign" object="op2_assign" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc" object="cols_bound_per_npc" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
                <module name="entry_proc" instName="entry_proc_U0" type="DataflowHS">
                  <rtlPort name="dout" object="dout" protocol="ap_none"/>
                </module>
                <module name="Mat2Axi_Block_split24_proc" instName="Mat2Axi_Block_split24_proc_U0" type="DataflowHS">
                  <rtlPort name="axibound_V_1" object="axibound_V_1" protocol="ap_none"/>
                </module>
                <module name="AxiStream2Axi" instName="AxiStream2Axi_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                  <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                  <module name="AxiStream2Axi_Pipeline_MMIterOutLoop2" instName="grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_65" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                    <rtlPort name="sext_ln1320" object="sext_ln1320" protocol="ap_none"/>
                    <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                  </module>
                </module>
              </module>
            </module>
          </module>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="128" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="128" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="img_inp" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="img_out" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="rows_in" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cols_in" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="rows_out" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cols_out" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="resize_accel_1"/>
          <FIFOInformation>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Axi2Mat_fu_82</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Mat2Axi_fu_60</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>in_mat_data_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>out_mat_data_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
          </FIFOInformation>
        </kernel>
      </core>
    </device>
  </platform>
</project>
