// Cell definitions for the ABC tool, which takes the logic functions describing
// the module outputs and produces an optimised netlist of cells (logic gates).

// The "area" of a DIP IC is arbitrarily set at 60. A gate in a quad package
// therefore has an area of 60/4 = 15, and a gate in a hex package has an area
// of 60/6 = 10.

library(demo) {
  cell(NOT) {
    area: 10;
    pin(A) { direction: input; }
    pin(Y) { direction: output;
              function: "A'"; }
  }
  cell(AND) {
    area: 15;
    pin(A) { direction: input; }
    pin(B) { direction: input; }
    pin(Y) { direction: output;
             function: "A*B"; }
  }
  cell(NAND) {
    area: 15;
    pin(A) { direction: input; }
    pin(B) { direction: input; }
    pin(Y) { direction: output;
             function: "(A*B)'"; }
  }
  cell(OR) {
    area: 15;
    pin(A) { direction: input; }
    pin(B) { direction: input; }
    pin(Y) { direction: output;
             function: "A+B"; }
  }
  cell(NOR) {
    area: 15;
    pin(A) { direction: input; }
    pin(B) { direction: input; }
    pin(Y) { direction: output;
             function: "(A+B)'"; }
  }
  cell(XOR) {
    area: 15;
    pin(A) { direction: input; }
    pin(B) { direction: input; }
    pin(Y) { direction: output;
             function: "(A*B')+(A'*B)"; }
  }
}
