set_num_threads 4
set_early_celllib_fpath /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib
set_late_celllib_fpath /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib
set_verilog_fpath /workspaces/vsd-tcl/vsdsynth/outdir_openMSP430/openMSP430.final.synth.v
set_timing_fpath /workspaces/vsd-tcl/vsdsynth/outdir_openMSP430/openMSP430.timing
set_spef_fpath /workspaces/vsd-tcl/vsdsynth/outdir_openMSP430/openMSP430.spef
init_timer 
report_timer 
report_wns 
report_worst_paths -numPaths 10000 
