# POP_timing_FPGA
Verilog code for generating the POP timing signals
Targetted at the TinyFPGA AX2 board (Lattice Mach X02 1200HC FPGA)
