Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 16 21:40:23 2022
| Host         : DESKTOP-FBV1IIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.379        0.000                      0                 1516        0.056        0.000                      0                 1516        4.500        0.000                       0                   596  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.379        0.000                      0                 1516        0.056        0.000                      0                 1516        4.500        0.000                       0                   596  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p2_col4_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.294ns  (logic 2.501ns (26.910%)  route 6.793ns (73.090%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.620     5.204    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_beta/players/M_p1_col4_q_reg[0]/Q
                         net (fo=3, routed)           0.835     6.495    game_beta/players/M_p1_col4_q_reg[3]_0[21]
    SLICE_X59Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  game_beta/players/FSM_sequential_M_states_q[3]_i_12/O
                         net (fo=1, routed)           0.813     7.432    game_beta/players/FSM_sequential_M_states_q[3]_i_12_n_0
    SLICE_X59Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.556 f  game_beta/players/FSM_sequential_M_states_q[3]_i_9/O
                         net (fo=7, routed)           0.637     8.193    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_2_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.317 r  game_beta/game_controlunit/i___0_carry_i_31/O
                         net (fo=1, routed)           0.264     8.581    game_beta/game_controlunit/i___0_carry_i_31_n_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.705 r  game_beta/game_controlunit/i___0_carry_i_22/O
                         net (fo=50, routed)          1.105     9.810    game_beta/players/i___0_carry_i_3
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.934 r  game_beta/players/M_p1_score_q[3]_i_5/O
                         net (fo=1, routed)           0.548    10.482    game_beta/players/M_p1_score_q[3]_i_5_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.606 r  game_beta/players/M_p1_score_q[3]_i_3/O
                         net (fo=4, routed)           0.555    11.161    game_beta/players/M_p2_col4_q_reg[4]_0
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.124    11.285 r  game_beta/players/i___0_carry__0_i_3/O
                         net (fo=1, routed)           0.404    11.689    game_beta/game_alu/adder16/M_p2_col4_q_reg[7][1]
    SLICE_X64Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.209 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.209    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.532 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=1, routed)           0.649    13.182    game_beta/players/p_0_in[5]
    SLICE_X63Y87         LUT5 (Prop_lut5_I2_O)        0.334    13.516 r  game_beta/players/M_p1_score_q[9]_i_1/O
                         net (fo=10, routed)          0.982    14.498    game_beta/players/M_game_alu_out[9]
    SLICE_X62Y87         FDRE                                         r  game_beta/players/M_p2_col4_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.505    14.909    game_beta/players/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  game_beta/players/M_p2_col4_q_reg[9]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X62Y87         FDRE (Setup_fdre_C_D)       -0.255    14.877    game_beta/players/M_p2_col4_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_score_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 2.270ns (24.752%)  route 6.901ns (75.248%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.620     5.204    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_beta/players/M_p1_col4_q_reg[0]/Q
                         net (fo=3, routed)           0.835     6.495    game_beta/players/M_p1_col4_q_reg[3]_0[21]
    SLICE_X59Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  game_beta/players/FSM_sequential_M_states_q[3]_i_12/O
                         net (fo=1, routed)           0.813     7.432    game_beta/players/FSM_sequential_M_states_q[3]_i_12_n_0
    SLICE_X59Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.556 f  game_beta/players/FSM_sequential_M_states_q[3]_i_9/O
                         net (fo=7, routed)           0.637     8.193    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_2_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.317 r  game_beta/game_controlunit/i___0_carry_i_31/O
                         net (fo=1, routed)           0.264     8.581    game_beta/game_controlunit/i___0_carry_i_31_n_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.705 r  game_beta/game_controlunit/i___0_carry_i_22/O
                         net (fo=50, routed)          0.646     9.350    game_beta/players/i___0_carry_i_3
    SLICE_X59Y86         LUT5 (Prop_lut5_I1_O)        0.124     9.474 f  game_beta/players/M_p1_score_q[8]_i_4/O
                         net (fo=1, routed)           0.927    10.401    game_beta/players/M_p1_score_q[8]_i_4_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.525 r  game_beta/players/M_p1_score_q[8]_i_2/O
                         net (fo=4, routed)           0.658    11.183    game_beta/game_controlunit/_inferred__0/i___0_carry__1_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.124    11.307 r  game_beta/game_controlunit/i___0_carry__1_i_2/O
                         net (fo=1, routed)           0.626    11.933    game_beta/game_alu/adder16/M_p2_col4_q_reg[11][2]
    SLICE_X64Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.337 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.337    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.556 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[0]
                         net (fo=1, routed)           0.652    13.208    game_beta/game_controlunit/p_0_in[4]
    SLICE_X65Y88         LUT5 (Prop_lut5_I2_O)        0.323    13.531 r  game_beta/game_controlunit/M_p1_score_q[12]_i_1/O
                         net (fo=10, routed)          0.844    14.375    game_beta/players/D[4]
    SLICE_X65Y88         FDRE                                         r  game_beta/players/M_p1_score_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.506    14.910    game_beta/players/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  game_beta/players/M_p1_score_q_reg[12]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)       -0.269    14.864    game_beta/players/M_p1_score_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p2_col3_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 2.353ns (25.836%)  route 6.755ns (74.164%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.620     5.204    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_beta/players/M_p1_col4_q_reg[0]/Q
                         net (fo=3, routed)           0.835     6.495    game_beta/players/M_p1_col4_q_reg[3]_0[21]
    SLICE_X59Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  game_beta/players/FSM_sequential_M_states_q[3]_i_12/O
                         net (fo=1, routed)           0.813     7.432    game_beta/players/FSM_sequential_M_states_q[3]_i_12_n_0
    SLICE_X59Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.556 f  game_beta/players/FSM_sequential_M_states_q[3]_i_9/O
                         net (fo=7, routed)           0.637     8.193    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_2_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.317 r  game_beta/game_controlunit/i___0_carry_i_31/O
                         net (fo=1, routed)           0.264     8.581    game_beta/game_controlunit/i___0_carry_i_31_n_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.705 r  game_beta/game_controlunit/i___0_carry_i_22/O
                         net (fo=50, routed)          1.105     9.810    game_beta/players/i___0_carry_i_3
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.934 r  game_beta/players/M_p1_score_q[3]_i_5/O
                         net (fo=1, routed)           0.548    10.482    game_beta/players/M_p1_score_q[3]_i_5_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.606 r  game_beta/players/M_p1_score_q[3]_i_3/O
                         net (fo=4, routed)           0.555    11.161    game_beta/players/M_p2_col4_q_reg[4]_0
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.124    11.285 r  game_beta/players/i___0_carry__0_i_3/O
                         net (fo=1, routed)           0.404    11.689    game_beta/game_alu/adder16/M_p2_col4_q_reg[7][1]
    SLICE_X64Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.209 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.209    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.428 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.550    12.978    game_beta/players/p_0_in[4]
    SLICE_X61Y87         LUT5 (Prop_lut5_I2_O)        0.290    13.268 r  game_beta/players/M_p1_score_q[8]_i_1/O
                         net (fo=10, routed)          1.043    14.312    game_beta/players/M_game_alu_out[8]
    SLICE_X63Y88         FDRE                                         r  game_beta/players/M_p2_col3_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.506    14.910    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  game_beta/players/M_p2_col3_q_reg[8]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X63Y88         FDRE (Setup_fdre_C_D)       -0.270    14.863    game_beta/players/M_p2_col3_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col1_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 2.270ns (24.940%)  route 6.832ns (75.060%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.620     5.204    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_beta/players/M_p1_col4_q_reg[0]/Q
                         net (fo=3, routed)           0.835     6.495    game_beta/players/M_p1_col4_q_reg[3]_0[21]
    SLICE_X59Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  game_beta/players/FSM_sequential_M_states_q[3]_i_12/O
                         net (fo=1, routed)           0.813     7.432    game_beta/players/FSM_sequential_M_states_q[3]_i_12_n_0
    SLICE_X59Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.556 f  game_beta/players/FSM_sequential_M_states_q[3]_i_9/O
                         net (fo=7, routed)           0.637     8.193    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_2_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.317 r  game_beta/game_controlunit/i___0_carry_i_31/O
                         net (fo=1, routed)           0.264     8.581    game_beta/game_controlunit/i___0_carry_i_31_n_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.705 r  game_beta/game_controlunit/i___0_carry_i_22/O
                         net (fo=50, routed)          0.646     9.350    game_beta/players/i___0_carry_i_3
    SLICE_X59Y86         LUT5 (Prop_lut5_I1_O)        0.124     9.474 f  game_beta/players/M_p1_score_q[8]_i_4/O
                         net (fo=1, routed)           0.927    10.401    game_beta/players/M_p1_score_q[8]_i_4_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.525 r  game_beta/players/M_p1_score_q[8]_i_2/O
                         net (fo=4, routed)           0.658    11.183    game_beta/game_controlunit/_inferred__0/i___0_carry__1_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.124    11.307 r  game_beta/game_controlunit/i___0_carry__1_i_2/O
                         net (fo=1, routed)           0.626    11.933    game_beta/game_alu/adder16/M_p2_col4_q_reg[11][2]
    SLICE_X64Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.337 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.337    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.556 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[0]
                         net (fo=1, routed)           0.652    13.208    game_beta/game_controlunit/p_0_in[4]
    SLICE_X65Y88         LUT5 (Prop_lut5_I2_O)        0.323    13.531 r  game_beta/game_controlunit/M_p1_score_q[12]_i_1/O
                         net (fo=10, routed)          0.775    14.306    game_beta/players/D[4]
    SLICE_X58Y89         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.506    14.910    game_beta/players/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  game_beta/players/M_p1_col1_q_reg[12]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)       -0.289    14.858    game_beta/players/M_p1_col1_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.306    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col3_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 2.353ns (25.755%)  route 6.783ns (74.245%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.620     5.204    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_beta/players/M_p1_col4_q_reg[0]/Q
                         net (fo=3, routed)           0.835     6.495    game_beta/players/M_p1_col4_q_reg[3]_0[21]
    SLICE_X59Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  game_beta/players/FSM_sequential_M_states_q[3]_i_12/O
                         net (fo=1, routed)           0.813     7.432    game_beta/players/FSM_sequential_M_states_q[3]_i_12_n_0
    SLICE_X59Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.556 f  game_beta/players/FSM_sequential_M_states_q[3]_i_9/O
                         net (fo=7, routed)           0.637     8.193    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_2_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.317 r  game_beta/game_controlunit/i___0_carry_i_31/O
                         net (fo=1, routed)           0.264     8.581    game_beta/game_controlunit/i___0_carry_i_31_n_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.705 r  game_beta/game_controlunit/i___0_carry_i_22/O
                         net (fo=50, routed)          1.105     9.810    game_beta/players/i___0_carry_i_3
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.934 r  game_beta/players/M_p1_score_q[3]_i_5/O
                         net (fo=1, routed)           0.548    10.482    game_beta/players/M_p1_score_q[3]_i_5_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.606 r  game_beta/players/M_p1_score_q[3]_i_3/O
                         net (fo=4, routed)           0.555    11.161    game_beta/players/M_p2_col4_q_reg[4]_0
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.124    11.285 r  game_beta/players/i___0_carry__0_i_3/O
                         net (fo=1, routed)           0.404    11.689    game_beta/game_alu/adder16/M_p2_col4_q_reg[7][1]
    SLICE_X64Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.209 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.209    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.428 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.550    12.978    game_beta/players/p_0_in[4]
    SLICE_X61Y87         LUT5 (Prop_lut5_I2_O)        0.290    13.268 r  game_beta/players/M_p1_score_q[8]_i_1/O
                         net (fo=10, routed)          1.072    14.340    game_beta/players/M_game_alu_out[8]
    SLICE_X60Y88         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.505    14.909    game_beta/players/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  game_beta/players/M_p1_col3_q_reg[8]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X60Y88         FDRE (Setup_fdre_C_D)       -0.236    14.910    game_beta/players/M_p1_col3_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -14.340    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p1_col4_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 2.270ns (24.994%)  route 6.812ns (75.006%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.620     5.204    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_beta/players/M_p1_col4_q_reg[0]/Q
                         net (fo=3, routed)           0.835     6.495    game_beta/players/M_p1_col4_q_reg[3]_0[21]
    SLICE_X59Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  game_beta/players/FSM_sequential_M_states_q[3]_i_12/O
                         net (fo=1, routed)           0.813     7.432    game_beta/players/FSM_sequential_M_states_q[3]_i_12_n_0
    SLICE_X59Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.556 f  game_beta/players/FSM_sequential_M_states_q[3]_i_9/O
                         net (fo=7, routed)           0.637     8.193    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_2_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.317 r  game_beta/game_controlunit/i___0_carry_i_31/O
                         net (fo=1, routed)           0.264     8.581    game_beta/game_controlunit/i___0_carry_i_31_n_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.705 r  game_beta/game_controlunit/i___0_carry_i_22/O
                         net (fo=50, routed)          0.646     9.350    game_beta/players/i___0_carry_i_3
    SLICE_X59Y86         LUT5 (Prop_lut5_I1_O)        0.124     9.474 f  game_beta/players/M_p1_score_q[8]_i_4/O
                         net (fo=1, routed)           0.927    10.401    game_beta/players/M_p1_score_q[8]_i_4_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.525 r  game_beta/players/M_p1_score_q[8]_i_2/O
                         net (fo=4, routed)           0.658    11.183    game_beta/game_controlunit/_inferred__0/i___0_carry__1_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.124    11.307 r  game_beta/game_controlunit/i___0_carry__1_i_2/O
                         net (fo=1, routed)           0.626    11.933    game_beta/game_alu/adder16/M_p2_col4_q_reg[11][2]
    SLICE_X64Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.337 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.337    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.556 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[0]
                         net (fo=1, routed)           0.652    13.208    game_beta/game_controlunit/p_0_in[4]
    SLICE_X65Y88         LUT5 (Prop_lut5_I2_O)        0.323    13.531 r  game_beta/game_controlunit/M_p1_score_q[12]_i_1/O
                         net (fo=10, routed)          0.756    14.286    game_beta/players/D[4]
    SLICE_X62Y91         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.508    14.912    game_beta/players/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[12]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)       -0.275    14.860    game_beta/players/M_p1_col4_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p2_col4_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 2.270ns (24.966%)  route 6.822ns (75.034%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.620     5.204    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_beta/players/M_p1_col4_q_reg[0]/Q
                         net (fo=3, routed)           0.835     6.495    game_beta/players/M_p1_col4_q_reg[3]_0[21]
    SLICE_X59Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  game_beta/players/FSM_sequential_M_states_q[3]_i_12/O
                         net (fo=1, routed)           0.813     7.432    game_beta/players/FSM_sequential_M_states_q[3]_i_12_n_0
    SLICE_X59Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.556 f  game_beta/players/FSM_sequential_M_states_q[3]_i_9/O
                         net (fo=7, routed)           0.637     8.193    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_2_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.317 r  game_beta/game_controlunit/i___0_carry_i_31/O
                         net (fo=1, routed)           0.264     8.581    game_beta/game_controlunit/i___0_carry_i_31_n_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.705 r  game_beta/game_controlunit/i___0_carry_i_22/O
                         net (fo=50, routed)          0.646     9.350    game_beta/players/i___0_carry_i_3
    SLICE_X59Y86         LUT5 (Prop_lut5_I1_O)        0.124     9.474 f  game_beta/players/M_p1_score_q[8]_i_4/O
                         net (fo=1, routed)           0.927    10.401    game_beta/players/M_p1_score_q[8]_i_4_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.525 r  game_beta/players/M_p1_score_q[8]_i_2/O
                         net (fo=4, routed)           0.658    11.183    game_beta/game_controlunit/_inferred__0/i___0_carry__1_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.124    11.307 r  game_beta/game_controlunit/i___0_carry__1_i_2/O
                         net (fo=1, routed)           0.626    11.933    game_beta/game_alu/adder16/M_p2_col4_q_reg[11][2]
    SLICE_X64Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.337 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.337    game_beta/game_alu/adder16/_inferred__0/i___0_carry__1_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.556 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__2/O[0]
                         net (fo=1, routed)           0.652    13.208    game_beta/game_controlunit/p_0_in[4]
    SLICE_X65Y88         LUT5 (Prop_lut5_I2_O)        0.323    13.531 r  game_beta/game_controlunit/M_p1_score_q[12]_i_1/O
                         net (fo=10, routed)          0.766    14.296    game_beta/players/D[4]
    SLICE_X65Y89         FDRE                                         r  game_beta/players/M_p2_col4_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.507    14.911    game_beta/players/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  game_beta/players/M_p2_col4_q_reg[12]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)       -0.251    14.883    game_beta/players/M_p2_col4_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p2_col1_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 2.501ns (27.630%)  route 6.551ns (72.370%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.620     5.204    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_beta/players/M_p1_col4_q_reg[0]/Q
                         net (fo=3, routed)           0.835     6.495    game_beta/players/M_p1_col4_q_reg[3]_0[21]
    SLICE_X59Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  game_beta/players/FSM_sequential_M_states_q[3]_i_12/O
                         net (fo=1, routed)           0.813     7.432    game_beta/players/FSM_sequential_M_states_q[3]_i_12_n_0
    SLICE_X59Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.556 f  game_beta/players/FSM_sequential_M_states_q[3]_i_9/O
                         net (fo=7, routed)           0.637     8.193    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_2_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.317 r  game_beta/game_controlunit/i___0_carry_i_31/O
                         net (fo=1, routed)           0.264     8.581    game_beta/game_controlunit/i___0_carry_i_31_n_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.705 r  game_beta/game_controlunit/i___0_carry_i_22/O
                         net (fo=50, routed)          1.105     9.810    game_beta/players/i___0_carry_i_3
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.934 r  game_beta/players/M_p1_score_q[3]_i_5/O
                         net (fo=1, routed)           0.548    10.482    game_beta/players/M_p1_score_q[3]_i_5_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.606 r  game_beta/players/M_p1_score_q[3]_i_3/O
                         net (fo=4, routed)           0.555    11.161    game_beta/players/M_p2_col4_q_reg[4]_0
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.124    11.285 r  game_beta/players/i___0_carry__0_i_3/O
                         net (fo=1, routed)           0.404    11.689    game_beta/game_alu/adder16/M_p2_col4_q_reg[7][1]
    SLICE_X64Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.209 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.209    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.532 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=1, routed)           0.649    13.182    game_beta/players/p_0_in[5]
    SLICE_X63Y87         LUT5 (Prop_lut5_I2_O)        0.334    13.516 r  game_beta/players/M_p1_score_q[9]_i_1/O
                         net (fo=10, routed)          0.740    14.256    game_beta/players/M_game_alu_out[9]
    SLICE_X63Y89         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.507    14.911    game_beta/players/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  game_beta/players/M_p2_col1_q_reg[9]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X63Y89         FDRE (Setup_fdre_C_D)       -0.270    14.864    game_beta/players/M_p2_col1_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -14.256    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p2_col2_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 2.501ns (27.668%)  route 6.538ns (72.332%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.620     5.204    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_beta/players/M_p1_col4_q_reg[0]/Q
                         net (fo=3, routed)           0.835     6.495    game_beta/players/M_p1_col4_q_reg[3]_0[21]
    SLICE_X59Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  game_beta/players/FSM_sequential_M_states_q[3]_i_12/O
                         net (fo=1, routed)           0.813     7.432    game_beta/players/FSM_sequential_M_states_q[3]_i_12_n_0
    SLICE_X59Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.556 f  game_beta/players/FSM_sequential_M_states_q[3]_i_9/O
                         net (fo=7, routed)           0.637     8.193    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_2_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.317 r  game_beta/game_controlunit/i___0_carry_i_31/O
                         net (fo=1, routed)           0.264     8.581    game_beta/game_controlunit/i___0_carry_i_31_n_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.705 r  game_beta/game_controlunit/i___0_carry_i_22/O
                         net (fo=50, routed)          1.105     9.810    game_beta/players/i___0_carry_i_3
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.934 r  game_beta/players/M_p1_score_q[3]_i_5/O
                         net (fo=1, routed)           0.548    10.482    game_beta/players/M_p1_score_q[3]_i_5_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.606 r  game_beta/players/M_p1_score_q[3]_i_3/O
                         net (fo=4, routed)           0.555    11.161    game_beta/players/M_p2_col4_q_reg[4]_0
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.124    11.285 r  game_beta/players/i___0_carry__0_i_3/O
                         net (fo=1, routed)           0.404    11.689    game_beta/game_alu/adder16/M_p2_col4_q_reg[7][1]
    SLICE_X64Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.209 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.209    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.532 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[1]
                         net (fo=1, routed)           0.649    13.182    game_beta/players/p_0_in[5]
    SLICE_X63Y87         LUT5 (Prop_lut5_I2_O)        0.334    13.516 r  game_beta/players/M_p1_score_q[9]_i_1/O
                         net (fo=10, routed)          0.728    14.243    game_beta/players/M_game_alu_out[9]
    SLICE_X62Y88         FDRE                                         r  game_beta/players/M_p2_col2_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.506    14.910    game_beta/players/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  game_beta/players/M_p2_col2_q_reg[9]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)       -0.275    14.858    game_beta/players/M_p2_col2_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 game_beta/players/M_p1_col4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/players/M_p2_col4_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 2.410ns (26.858%)  route 6.563ns (73.142%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.620     5.204    game_beta/players/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  game_beta/players/M_p1_col4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_beta/players/M_p1_col4_q_reg[0]/Q
                         net (fo=3, routed)           0.835     6.495    game_beta/players/M_p1_col4_q_reg[3]_0[21]
    SLICE_X59Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  game_beta/players/FSM_sequential_M_states_q[3]_i_12/O
                         net (fo=1, routed)           0.813     7.432    game_beta/players/FSM_sequential_M_states_q[3]_i_12_n_0
    SLICE_X59Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.556 f  game_beta/players/FSM_sequential_M_states_q[3]_i_9/O
                         net (fo=7, routed)           0.637     8.193    game_beta/game_controlunit/FSM_sequential_M_states_q[1]_i_2_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.317 r  game_beta/game_controlunit/i___0_carry_i_31/O
                         net (fo=1, routed)           0.264     8.581    game_beta/game_controlunit/i___0_carry_i_31_n_0
    SLICE_X63Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.705 r  game_beta/game_controlunit/i___0_carry_i_22/O
                         net (fo=50, routed)          1.105     9.810    game_beta/players/i___0_carry_i_3
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.934 r  game_beta/players/M_p1_score_q[3]_i_5/O
                         net (fo=1, routed)           0.548    10.482    game_beta/players/M_p1_score_q[3]_i_5_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.606 r  game_beta/players/M_p1_score_q[3]_i_3/O
                         net (fo=4, routed)           0.555    11.161    game_beta/players/M_p2_col4_q_reg[4]_0
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.124    11.285 r  game_beta/players/i___0_carry__0_i_3/O
                         net (fo=1, routed)           0.404    11.689    game_beta/game_alu/adder16/M_p2_col4_q_reg[7][1]
    SLICE_X64Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.209 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.209    game_beta/game_alu/adder16/_inferred__0/i___0_carry__0_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.448 r  game_beta/game_alu/adder16/_inferred__0/i___0_carry__1/O[2]
                         net (fo=1, routed)           0.496    12.945    game_beta/players/p_0_in[6]
    SLICE_X65Y87         LUT5 (Prop_lut5_I2_O)        0.327    13.272 r  game_beta/players/M_p1_score_q[10]_i_1/O
                         net (fo=10, routed)          0.906    14.177    game_beta/players/M_game_alu_out[10]
    SLICE_X62Y87         FDRE                                         r  game_beta/players/M_p2_col4_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.505    14.909    game_beta/players/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  game_beta/players/M_p2_col4_q_reg[10]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X62Y87         FDRE (Setup_fdre_C_D)       -0.334    14.798    game_beta/players/M_p2_col4_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  0.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 p2_button3/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_button3/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.565     1.509    p2_button3/clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  p2_button3/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  p2_button3/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.799    p2_button3/M_ctr_q_reg[10]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  p2_button3/M_ctr_q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.955    p2_button3/M_ctr_q_reg[8]_i_1__6_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  p2_button3/M_ctr_q_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.996    p2_button3/M_ctr_q_reg[12]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.049 r  p2_button3/M_ctr_q_reg[16]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     2.049    p2_button3/M_ctr_q_reg[16]_i_1__6_n_7
    SLICE_X54Y100        FDRE                                         r  p2_button3/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.920     2.110    p2_button3/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  p2_button3/M_ctr_q_reg[16]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    p2_button3/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 p2_button3/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_button3/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.565     1.509    p2_button3/clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  p2_button3/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  p2_button3/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.799    p2_button3/M_ctr_q_reg[10]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  p2_button3/M_ctr_q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.955    p2_button3/M_ctr_q_reg[8]_i_1__6_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  p2_button3/M_ctr_q_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.996    p2_button3/M_ctr_q_reg[12]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.062 r  p2_button3/M_ctr_q_reg[16]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     2.062    p2_button3/M_ctr_q_reg[16]_i_1__6_n_5
    SLICE_X54Y100        FDRE                                         r  p2_button3/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.920     2.110    p2_button3/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  p2_button3/M_ctr_q_reg[18]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    p2_button3/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 p2_button3/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_button3/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.565     1.509    p2_button3/clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  p2_button3/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  p2_button3/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.799    p2_button3/M_ctr_q_reg[10]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  p2_button3/M_ctr_q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.955    p2_button3/M_ctr_q_reg[8]_i_1__6_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  p2_button3/M_ctr_q_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.996    p2_button3/M_ctr_q_reg[12]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.085 r  p2_button3/M_ctr_q_reg[16]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     2.085    p2_button3/M_ctr_q_reg[16]_i_1__6_n_6
    SLICE_X54Y100        FDRE                                         r  p2_button3/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.920     2.110    p2_button3/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  p2_button3/M_ctr_q_reg[17]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    p2_button3/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 p2_button3/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_button3/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.565     1.509    p2_button3/clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  p2_button3/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  p2_button3/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.799    p2_button3/M_ctr_q_reg[10]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  p2_button3/M_ctr_q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.955    p2_button3/M_ctr_q_reg[8]_i_1__6_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  p2_button3/M_ctr_q_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.996    p2_button3/M_ctr_q_reg[12]_i_1__6_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.087 r  p2_button3/M_ctr_q_reg[16]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     2.087    p2_button3/M_ctr_q_reg[16]_i_1__6_n_4
    SLICE_X54Y100        FDRE                                         r  p2_button3/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.920     2.110    p2_button3/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  p2_button3/M_ctr_q_reg[19]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    p2_button3/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 p2_button1/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_button1/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.593     1.537    p2_button1/sync/clk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  p2_button1/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  p2_button1/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.743    p2_button1/sync/M_pipe_q_reg_n_0_[0]
    SLICE_X62Y96         FDRE                                         r  p2_button1/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.863     2.053    p2_button1/sync/clk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  p2_button1/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.075     1.612    p2_button1/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 p2_button4/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_button4/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.594     1.538    p2_button4/sync/clk_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  p2_button4/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  p2_button4/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.744    p2_button4/sync/M_pipe_q_reg_n_0_[0]
    SLICE_X62Y97         FDRE                                         r  p2_button4/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.864     2.054    p2_button4/sync/clk_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  p2_button4/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.075     1.613    p2_button4/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 random/M_w_q_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_z_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.582     1.526    random/clk_IBUF_BUFG
    SLICE_X59Y77         FDSE                                         r  random/M_w_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  random/M_w_q_reg[17]/Q
                         net (fo=2, routed)           0.067     1.734    random/M_w_q_reg_n_0_[17]
    SLICE_X59Y77         FDRE                                         r  random/M_z_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.849     2.038    random/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  random/M_z_q_reg[17]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.075     1.601    random/M_z_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 random/M_w_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_z_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.589     1.533    random/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  random/M_w_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  random/M_w_q_reg[0]/Q
                         net (fo=6, routed)           0.078     1.752    random/M_random_num[0]
    SLICE_X63Y84         FDRE                                         r  random/M_z_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.857     2.047    random/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  random/M_z_q_reg[0]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.076     1.609    random/M_z_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 random/M_w_q_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_z_q_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.586     1.530    random/clk_IBUF_BUFG
    SLICE_X63Y81         FDSE                                         r  random/M_w_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDSE (Prop_fdse_C_Q)         0.141     1.671 r  random/M_w_q_reg[22]/Q
                         net (fo=3, routed)           0.078     1.749    random/M_w_q_reg_n_0_[22]
    SLICE_X63Y81         FDSE                                         r  random/M_z_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.854     2.044    random/clk_IBUF_BUFG
    SLICE_X63Y81         FDSE                                         r  random/M_z_q_reg[22]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X63Y81         FDSE (Hold_fdse_C_D)         0.075     1.605    random/M_z_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 random/M_w_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_z_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.584     1.528    random/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  random/M_w_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  random/M_w_q_reg[1]/Q
                         net (fo=6, routed)           0.081     1.750    random/M_random_num[1]
    SLICE_X63Y79         FDSE                                         r  random/M_z_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.852     2.042    random/clk_IBUF_BUFG
    SLICE_X63Y79         FDSE                                         r  random/M_z_q_reg[1]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X63Y79         FDSE (Hold_fdse_C_D)         0.075     1.603    random/M_z_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y81   edge_detector_slow_timer/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y94   edge_p1_button1/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y94   edge_p1_button2/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y94   edge_p1_button3/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y91   edge_p1_button4/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y93   edge_p2_button1/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y95   edge_p2_button2/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y95   edge_p2_button3/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y93   edge_p2_button4/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   edge_p1_button1/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   edge_p1_button2/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   edge_p2_button1/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y95   edge_p2_button2/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y95   edge_p2_button3/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   edge_p2_button4/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y87   edge_start_button/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y86   p1_button1/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y86   p1_button1/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y86   p1_button1/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   edge_detector_slow_timer/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   edge_p1_button1/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   edge_p1_button2/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   edge_p2_button1/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y95   edge_p2_button2/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y95   edge_p2_button3/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   edge_p2_button4/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y87   edge_start_button/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   game_beta/players/M_p1_col3_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   game_beta/players/M_p1_col3_q_reg[13]/C



