module count16b(En, Clk, R, Q);
	
	input En, Clk, R;
	output reg [15:0]Q;
	
	always @ (posedge Clk) begin
		if(R) begin
			Q <= 16'b0;
		end
		else if(En) begin
			Q <= Q + 1;
		end
	end
endmodule