'Revision', 'Part', 'Chapter', 'Section', 'Type', 'Reqt_Num', 'Sentence'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.2 Switch Routing Table Register Block Header (Block Offset 0x0)', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.3 Broadcast Routing Table Control CSR (Block Offset 0x20)', 'REQUIREMENT', '1', 'use and meaning of the bits and bit fields of this register shall be as specified in Table  .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '2', 'bits and bit fields of this register shall be as specified in Table 3-16.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '3', 'shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '2', 'bits and bit fields of this register shall be as specified in Table 3-17.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '3', 'shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.7 Port n Routing Table Control CSRs (Block Offset 0x40 + (0x20 * n))', 'REQUIREMENT', '2', 'fields of these registers shall be as specified in Table 3-18.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of these registers shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))', 'REQUIREMENT', '3', 'The use and meaning of the bits and bit fields of these registers shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))', 'REQUIREMENT', '3', 'The use and meaning of the bits and bit fields of these registers shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.1 Broadcast Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'fields of this register shall be as specified in Table 3-22.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.2 Broadcast Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'fields of this register shall be as specified in Table 3-23.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.3 Broadcast Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'fields of this register shall be as specified in Table 3-24.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.4 Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.5 Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.6 Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '1', 'A device that receives a reset-port command shall perform the following:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '4', ') transitions to the SILENT state within one link-response timeout period, the port shall behave as if it has received a reset-port request.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.3 Loop-Timing Control Symbol', 'REQUIREMENT', '1', 'A processing element shall support transmitting a loop-timing request when the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.3 Loop-Timing Control Symbol', 'REQUIREMENT', '2', 'processing element shall support receiving a loop-timing request when the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code', 'REQUIREMENT', '1', 'The following polynomial shall be used to generate the 24-bit CRC for Control Symbol 64:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code', 'REQUIREMENT', '4', 'Note that the alignment field shall be    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.1 Definitions', 'REQUIREMENT', '1', 'Far Link Partner: The processing element that must be accessed over the Structurally Asymmetric Link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '1', 'Width<quote> field of each link partner shall match the other link partner's      .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '1', 'The Port n PRBS Control CSR <quote>PRBS Active<quote> bit shall be set at the start of  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '5', 'All PRBS status values shall be cleared to 0 whenever the PRBS Active bit transitions from 0 to 1, including the following registers/fields:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '9', 'CSR <quote>PRBS Transmit Lane Control<quote> field shall be electrically idle.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '10', 'While PRBS Active is set, the port shall check the selected PRBS sequence    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '11', 'The checking algorithm shall be as follows:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '12', 'The Port n PRBS Status 1 CSR <quote>Lane x PRBS Lock Status<quote> shall be set if  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '15', 'Locked Time<quote> field shall be incremented by 1 whenever a period equal to the currently programed Discovery Timer period has expired, and the <quote>Lane x    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.1 Skip-Marker Control Codeword', 'REQUIREMENT', '1', 'shall be as shown in Figure 5-4.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.1 Skip-Marker Control Codeword', 'REQUIREMENT', '2', 'The codeword shall be transmitted only as part of a Skip ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword', 'REQUIREMENT', '2', 'Its format shall be as    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword', 'REQUIREMENT', '3', 'The codeword shall be transmitted only as a part of the Skip  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword', 'REQUIREMENT', '4', 'The content of the Lane-Check control codeword lane check value field shall be as    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.3 Descrambler Seed Control Codeword', 'REQUIREMENT', '1', 'The format of the Descrambler Seed control codeword shall be as shown in Figure  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.4 Skip Control Codeword', 'REQUIREMENT', '1', 'The format of the Skip control codeword shall be as    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.4 Skip Control Codeword', 'REQUIREMENT', '2', 'The codeword shall be transmitted only as part of a Skip ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '1', 'control codeword shall be as shown in Figure 5-8.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '2', 'The codeword shall be  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '3', 'The content of the status_control field shall be as specified in Table 5-3  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '4', 'The value and meaning of this bit transmitted on all lanes of a port shall be the same as that of the port's state machine variable port_initialized.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '5', 'Receive width The width at which the port is currently receiving control symbols and packets (destriping width) 0b000 - None 0b001 - 1x mode, lane 0 0b010 - 2x mode 0b011 - 4x mode 0b100 - 8x mode 0b101 - 16x mode 0b110 - 1x mode, lane 1 0b111 - 1x mode, lane 2 The receive width field shall retain the value it held prior to the Port Initialization State Machine entering the 1x_RECOVERY, 2x_RECOVERY, or Nx_RECOVERY states for the duration of those recovery states.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '6', 'Receive lanes ready The value of the field shall indicate the lanes being received by the port as indicated by the lanes for which lane_ready is asserted, lanes beyond max_width shall not be considered ready for this purpose 0b000 - No lanes ready 0b001 - lane_ready[0] 0b010 - lane_ready[0] &amp; lane_ready[1] 0b011 -lane_ready[0] &amp; lane_ready[1] &amp; <ellipsis> &amp; lane_ready[3] 0b100 - lane_ready[0] &amp; lane_ready[1] &amp; <ellipsis> &amp; lane_ready[7] 0b101 - lane_ready[0] &amp; lane_ready[1] &amp; <ellipsis> &amp; lane_ready[15] 0b110 - 0b111 - reserved  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '7', 'Receive lane ready The value and meaning of this bit transmitted on lane k shall be the same as that of the lane's state machine variable lane_ready[k]  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '8', 'The value and meaning of this bit transmitted on lane k shall be the same as that of the port's state machine variable lane_trained[k]  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '9', 'Receive width command The port receiving the command shall attempt to switch to the receive width specified in the command received on lane 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '10', 'The receiver shall only see the transmit width request on lane 0 as a valid request.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '11', 'The value and meaning of this bit transmitted on a lane shall be the same as that of the lanes state machine variable xmt_sc_seq.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '12', 'Transmit equalizer tap When the transmit equalizer command is tap specific, this field contains the number of the equalizer tap to which the tap specific command shall be applied.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '13', 'b0000 - Tap 0 0b0001 - Tap +1 0b0010 - Tap +2 0b0011 - Tap +3 0b0100 - Tap +4 0b0101 - Tap +5 0b0110 - Tap +6 0b0111 - Tap +7 0b1000 - Tap -8 0b1001 - Tap -7 0b1010 - Tap -6 0b1011 - Tap -5 0b1100 - Tap -4 0b1101 - Tap -3 0b1110 - Tap -2 0b1111 - Tap -1 When the transmit equalizer update command is not tap specific, the field shall have the value 0b0000 and shall be ignored.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '14', 'When Transmit equalizer command are 0b001, 0b010 or 0b111; the Transmit equalizer tap value shall contain the value of the Tap; for other commands the Transmit equalizer tap value shall be 0b0000  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '15', 'Retrain grant When the Status/Control control codeword is formed, the value of this bit shall be the same as the value of the port's state machine variable retrain_grnt.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '16', 'Retrain ready When the Status/Control control codeword is formed, the value of this bit shall be the same as the value of the port's state machine variable retrain_ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '17', 'Retraining When the Status/Control control codeword is formed, the value of this bit shall be the same as the value of the port's state machine variable retraining.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '18', 'The <quote>Port<quote> scope means that the transmitting port shall transmit the same value on all lanes and that the receiving port shall only use the values received on lane 0 or lane R if operating in redundant mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '19', 'Port<quote> scope means that the transmitting port shall transmit the same value on all lanes and that the receiving port shall only use the values received on lane 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.6 CSB Control Codeword', 'REQUIREMENT', '1', 'The format of the CSB control codeword shall be as shown in Figure 5-9.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.7 CSE Control Codeword', 'REQUIREMENT', '1', 'The format of the CSE control codeword shall be as shown in Figure 5-11.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.7 CSE Control Codeword', 'REQUIREMENT', '2', 'When there is no data for encoding in codeword bits [35:66], the bits shall be loaded with bytes of 0x00, which when scrambled become pseudo-random data bytes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.8 CSEB Control Codeword', 'REQUIREMENT', '1', 'The format of the CSEB control codeword shall be as shown in Figure 5-13.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '1', 'type and type) shall never be scrambled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '6', 'Codewords shall be scrambled according to the following rules:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '8', '=0b00 shall be scrambled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '10', 'Therefore the CSB, CSE and CSEB control codewords shall be scrambled  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '11', 'and all other control codeword types shall not be scrambled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '1', 'calculation shall be a Lane Check control codeword, modified such that the BIP field is all 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '7', 'errors<quote> field shall be incremented by 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '1', 'The packet format as defined in Chapter 2, &quot;Packets&quot; shall be augmented by an  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '5', 'The link CRC-32 shall be    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6.1 Link CRC-32 Code', 'REQUIREMENT', '1', 'shall be used to generate the link CRC-32 for packets.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.2 Packet Termination Delimiters', 'REQUIREMENT', '1', 'A packet shall be terminated in one of the following ways.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.8 Control Symbol Transmission Rules', 'REQUIREMENT', '1', 'Links using the 64b/67b line code shall use Control Symbol 64 as defined in Section  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '5', 'value of 0 shall not be transmitted within delimited packets.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '6', 'Control codewords with a CC_type value of 0 shall not interrupt control symbol transmission, as defined in    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '8', 'For forward compatibility and robustness, a column of control codewords with a CC_type of 0 and data_field[32:35] value that the port does not understand shall be handled as follows.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'REQUIREMENT', '8', 'The Status/Control ordered sequence shall be transmitted at least once for every 256 codewords transmitted per lane when operating in asymmetric mode and the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'REQUIREMENT', '9', 'Status/Control ordered sequence shall be transmitted at least once for every 49 codewords transmitted per lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2 Ports Operating at 10.3125 and 12.5 Gbaud', 'REQUIREMENT', '1', 'Long run ports shall support both long run and short run electrical specifications and    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '8', 'received while the lane descrambler of a 1x link or the lane descrambler of any lane carrying control symbols and packets in a multi-lane mode is out of sync shall be ignored and discarded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2 Ports Operating at 10.3125 and 12.5 Gbaud', 'REQUIREMENT', '2', 'that support training shall support retraining.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.1 Long run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '3', 'The timeout shall be controlled by Port n Link Timers Control CSRs Emphasis  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '6', 'CW training shall use the following handshake protocol:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '11', 'Once a <quote>Transmit equalizer command<quote> is asserted, it shall remain asserted and unchanged in value until the value of <quote>Transmit equalizer status<quote> is different from <quote>not_updated<quote> or the command has been asserted for the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.3 10.3125 and 12.5 Gbaud retraining', 'REQUIREMENT', '1', 'Retraining shall use the same mechanisms and protocol as specified in Section  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.2 1x Ports', 'REQUIREMENT', '4', 'The data stream shall be scrambled before transmission and descrambled after    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '8', 'shall be used for a port supporting both 2x and a wider Nx mode to  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '9', 'Packet data characters shall be scrambled before transmission and descrambled after    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '10', 'Data characters shall be scrambled before transmission and descrambled after    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '11', 'After decoding, the K lanes shall be aligned.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '1', 'A retimer shall comply with all applicable AC specifications found in Chapter 12,  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '2', 'shall reset the jitter budget thus extending the transmission distance for the link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery', 'REQUIREMENT', '1', 'Ports that implement baud rate discovery shall use the following algorithm.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery', 'REQUIREMENT', '6', 'n the inbound signal is less than the baud rate of the idle sequence being transmitted by the port, the port shall reduce the baud rate at which it is transmitting to the next lowest baud rate that it supports and that is enabled for use and go to step 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1 Port transmission width commands', 'REQUIREMENT', '5', 'The time limit of 250 usec used on the following sections shall be controlled by the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol', 'REQUIREMENT', '1', 'Transmit width port commands shall be presented to a port in a 3-bit <quote>Transmit    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol', 'REQUIREMENT', '2', 'A port shall respond to a transmit width port command through a 2-bit <quote>Transmit    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol', 'REQUIREMENT', '3', 'Transmit width port commands shall be presented to and acknowledged by a port using the following handshake protocol:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests', 'REQUIREMENT', '3', 'Transmit width requests and acknowledgements shall use the following handshake protocol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests', 'REQUIREMENT', '9', 'idth request shall de-assert its <quote>Transmit width request pending<quote> bit within 250 usec of the de-assertion of the request.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2 Port Receive Width', 'REQUIREMENT', '8', 'The time limit of 62.5 usec used on the following subsection shall be controlled by    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2.1 Receive Width Link Command Protocol', 'REQUIREMENT', '1', 'Receive width link commands shall use the following handshake protocol:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2.1 Receive Width Link Command Protocol', 'REQUIREMENT', '6', 'A port shall respond to a receive width link command by asserting <quote>Receive width command ACK<quote> or <quote>Receive width command NACK<quote> within  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '1', 'The variables used in the state machines are defined as follows: 16_lanes_drvr_oe When asserted, the drivers for lanes 0 through 15 shall be output enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '2', 'When de-asserted, shall have no effect on which lane drivers are output enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '3', 'When asserted, the drivers for lanes 0 through 3 shall be output enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '4', 'When de-asserted, shall have no effect on which lane drivers are output enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '5', 'When asserted, the drivers for lanes 0 through 7 shall be output enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '6', 'When de-asserted, shall have no effect on which lane drivers are output enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '7', 'The variable shall be asserted if any of the bits in the <quote>Asymmetric modes enabled<quote>    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '8', 'When de-asserted, the disc_tmr shall be reset to and retain its initial (default) value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '9', 'When asserted, lane k shall generate DME training frames for transmission.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '10', 'When de-asserted, lane k shall generate 64b/67b codewords for transmission.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '11', 'When de-asserted, the dme_wait_tmr[k] shall be reset to and retain its initial (default) value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '12', 'The dme_wait_tmr_en[k] shall be de-asserted when either dme_wait_tmr_done[k] is asserted or the state machine exits the state in which the dme_wait_tmr[k] was enabled (dme_wait_tmr_en[k] was asserted), whichever occurs first.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '13', 'de-asserted the transmitter shall enter Electrical IDLE as defined in Section 12.4.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '14', 'When asserted, the output enable for the lane k driver shall be asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '15', 'The value of from_dme_rcvr_ready[k] shall not be set until no fewer than three consecutive training frames have been received with the receiver ready bit asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '16', 'From_dme_rcvr_ready[k] shall be de-asserted if a single training frame has been received with the receiver ready bit de-asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '17', 'The variable shall have the same value as the <quote>Asymmetric mode enabled<quote> bit in the most recent error-free Status/Control control codeword received on lane 0 from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '18', 'The value of this variable shall be the value of the <quote>Port initialized<quote> bit in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '19', 'The value this variable shall be the value of the <quote>Receive lane ready<quote> field in the most recent error-free Status/Control control codeword received on lane k from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '20', 'The variable shall have the same value as the <quote>Lane Entering Silence<quote> bit in the most recent error-free Status/Control control codeword received on lane k from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '21', 'The value of this variable shall be the value of the <quote>Lane trained<quote> bit in the most recent error-free Status/Control control codeword received on lane k from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '22', 'The variable shall be asserted when receiving an error-free Status/Control ordered sequence where any one of the <quote>Port Entering Silence<quote> bits from lanes less than max_width is asserted, or de-asserted if none of the <quote>Port Entering Silence<quote> bits from lanes less than max_width is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '23', 'The value this variable shall be the value of the <quote>Receive lanes ready<quote> field in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '24', 'The value this variable shall be the value of the <quote>Receive width<quote> field in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '25', 'If the variables lane_sync[0] is de-asserted, from_sc_rcv_width_link_cmd shall be set to the value <quote>hold<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '26', 'The value this variable shall be the value of the <quote>Receive width command ACK<quote> field in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '27', 'The value this variable shall be the value of the <quote>Receive width command NACK<quote> field in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '28', 'The value of this variable shall be the value of the <quote>Retraining enabled<quote> bit in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '29', 'The value of this variable shall be the value of the <quote>Retrain grant<quote> bit in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '30', 'The value of this variable shall be the value of the <quote>Retrain ready<quote> bit in the most recent error-free Status/Control control codeword received by the port from its link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '31', 'The value of this variable shall be the same as the value of the <quote>Retraining<quote> bit in the most recent error-free Status/Control control codeword received by the port from the link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '32', 'This variable shall have the same value and meaning as the <quote>Transmit 1x mode<quote> bit in the most recent error-free Status/Control control codeword received by the port from the link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '33', 'lane0_drvr_oe When asserted, the output driver for lane 0 shall be enabled lanes01_drvr_oe When asserted, the output drivers for lanes 0 and 1 shall be enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '34', 'lanes02_drvr_oe When asserted, the output drivers for lanes 0 and 2 shall be enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '36', 'The current receive width shall be encoded as follows:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '38', 'When de-asserted, control symbols and packets received from the link shall be ignored and discarded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '39', 'When de-asserted, the recovery_tmr shall be reset to and retain its initial (default) value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '40', 'recovery_tmr_en shall be de-asserted when either recovery_tmr_done is asserted or  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '41', 'When de-asserted, a pending retrain operation shall wait.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '42', 'The variable shall have the same value and meaning as the Port n Control 2 CSRs  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '43', 'retrain_lane[k] When asserted, the lane k adaptive equalization training mechanism shall attempt to retrain all lane k adaptive equalization controlled by the lane k receiver.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '44', 'When de-asserted, lane k retraining, if in progress, shall be terminated within 1 msec.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '45', 'When de-asserted, training of all adaptive equalization controlled by the lane k receiver shall be terminated and the training mechanism returned to its idle state within 1 msec.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '46', 'When asserted, the lane k train timer shall run continuously.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '47', 'When de-asserted, train timer shall reset to and maintain its initial (default) value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '48', 'When de-asserted, the transmission of control symbols and packet shall be terminated at a natural control symbol/packet boundary and remain terminated until transmit_enable is again asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '49', 'When transmit_enable_tw is deasserted, the port shall complete transmission of packets or control symbols in progress and then stop transmitting further packets or control symbols until transmit_enable_tw is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '51', 'When asserted, the port shall transmit a minimum of one Status/Control ordered sequence per 256 codewords transmitted per lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '52', 'When de-asserted, the port and the connected port shall transmit Status/Control ordered sequences at the rate(s) required by other portions of this specification.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '53', 'When asserted, the pending transmit width command is allowed to begin execution; otherwise, a pending transmit width command shall wait.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '54', 'When the value of xmt_width_port_cmd is other than <quote>hold<quote>, it shall  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '55', 'xmt_width_port_cmd shall change to <quote>hold<quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '56', 'The port shall transmit only the IDLE3 sequence when xmting_idle is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '57', 'The variables that get set to a value based on the most recent error-free Status/Control control codeword received by the port from its link partner shall be reset to the values in table when the Port_Initialization state machine is in the SILENT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '58', 'An Status/Control control codeword shall only be determined to be error-free when it is part of a valid Status/Control ordered sequence received from the link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '59', 'The values of those variables shall behave as defined in table Table 5-15 when  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables', 'REQUIREMENT', '60', 'When lane_sync or codeword_lock is de-asserted, the lane shall continue to transmit Status/Control ordered sequences at the rate requested in the last correctly received Status/Control ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '4', 'When links are operating with Control Symbol 24 or Control Symbol 48, a loop-response shall consist of a single Timestamp control symbol transmitted in response to a loop-timing request (   .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '5', 'When links are operating with Control Symbol 64, a loop-response shall consist of a single Control Symbol 64 Loop-Response control symbol format defined in    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '6', 'current value of the Timestamp Generator shall be captured in the Port n Timestamp  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '7', 'loop-response control symbol shall be captured in the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '8', 'A processing element shall support receiving a loop-response when the Timestamp    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '9', 'A processing element shall  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation', 'Recommendation', '4', 'The value chosen for the MECS Tick Interval CSR should be an exact multiple of  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation', 'REQUIREMENT', '6', 'If the Timestamp Generator timestamp value is equal to or greater than the MECS Next Timestamp value, the MECS Master shall:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '1', 'CSR are programmed with the timestamp value that shall be set when the  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '5', 'Once the registers have been programmed, reception of an MECS shall cause the following two actions to be performed by an MECS Slave:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '6', ', &quot;Setting and Reading a Timestamp Generator&quot; shall  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '7', 'The tick interval found in the MECS Tick Interval CSR shall be added to the  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.3 IDLE3 Sequence Errors', 'REQUIREMENT', '1', 'If an   input port detects any of the following errors in an IDLE3 sequence when   receive_enable is asserted and the port is not in the Input Error-stopped state, the   port shall immediately enter the Input Error-stopped state and follow the Input      .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.2 Level III Long Run', 'REQUIREMENT', '2', 'The specifications for the long-reach channel shall be the same as those specified for the 10GBASE-KR channel in Annex 69A of the IEEE Standard 802.3-2008[   .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.5 Electrical IDLE', 'Recommendation', '2', 'It is also recommended that the transmitter outputs should meet the requirements for Differential peak-to-peak output voltage (max.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '2', ', shall occupy the oldest unoccupied entry in the FIFO.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '6', 'capture function shall operate as follows:  .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '7', 'shall consist of all events detected since the last time the FIFO error capture function value occupied an entry in the FIFO.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '8', 'shall be updated for every detected enabled event, and shall consist of attributes information for the detected enabled event.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '9', 'shall be updated for every detected enabled event.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '12', 'shall be 1 when at least one FIFO entry is occupied.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '13', 'shall be 0 when all FIFO entries are unoccupied.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.22 Port n Capture 4 CSR (Block Offset 0x5C, 9C,..., 41C)', 'REQUIREMENT', '2', 'shall be implemented for devices that have bit 19 (Dev32 Support) set in the Processing Element Features CAR.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '2', 'The behavior of the register shall be as defined in    .'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '4', 'indicate which bit fields must be implemented for Error Management Extensions and Hot Swap Extensions.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'Recommendation', '6', 'The implementation of this bit is optional, but strongly recommended.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'Recommendation', '7', 'The implementation of this bit is optional, but strongly recommended.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '8', 'This bit shall be implemented only if port n supports descrambling of packet and control symbol data.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'Recommendation', '9', 'Note that whenever an FRU is removed, the port lockout bit should be used to ensure that whatever new FRU is inserted cannot access the system until the system host allows it.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '10', 'In order to issue Maintenance operations to the inserted FRU, the system host must first make sure that the ackID values for both ends are consistent.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '11', 'As with the first case, the inserted FRU must make the ackID values for both link partners match in order to begin sending packets.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'Recommendation', '12', 'It is assumed in RapidIO that only one subsystem is actually in control at any one time, and so should be the recipient of all port-writes.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'Recommendation', '13', 'If the subsystem that should be in control is detected to be insane, it is the responsibility of the rest of the control subsystem to change the destination for port-writes to be the new subsystem that is in control.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)', 'REQUIREMENT', '14', 'Re-synchronizing the ackIDs must be done from the transmitter side as it is not possible to communicate with the receiver with maintenance transactions in this situation.'
