// Seed: 2561487450
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input uwire id_7
);
  wire id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1
    , id_8,
    input  wand  id_2,
    output tri   id_3,
    input  tri1  id_4,
    input  wor   id_5,
    input  tri   id_6
);
  final id_0 <= 1;
  module_0(
      id_2, id_5, id_5, id_3, id_6, id_3, id_5, id_6
  );
  supply1 id_9 = id_4, id_10, id_11;
endmodule
