{
    "nl": "/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/31-openroad-repairdesignpostgpl/top.nl.v",
    "pnl": "/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/31-openroad-repairdesignpostgpl/top.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/31-openroad-repairdesignpostgpl/top.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/31-openroad-repairdesignpostgpl/top.odb",
    "sdc": "/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/31-openroad-repairdesignpostgpl/top.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/12-openroad-staprepnr/nom_tt_025C_1v80/top__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/12-openroad-staprepnr/nom_ss_100C_1v60/top__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/12-openroad-staprepnr/nom_ff_n40C_1v95/top__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/05-yosys-jsonheader/top.h.json",
    "vh": "/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/28-odb-writeverilogheader/top.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 2,
        "design__inferred_latch__count": 0,
        "design__instance__count": 203,
        "design__instance__area": 1621.56,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 4,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 2.54885e-05,
        "power__switching__total": 3.75101e-07,
        "power__leakage__total": 9.53806e-10,
        "power__total": 2.58645e-05,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.250725,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.250637,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.211367,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 38.7923,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.211367,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 47.4354,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 32,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6583966336260585,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 37.863182105780055,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.658397,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 44.555798,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.04087100218391977,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 39.31496306454426,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.040871,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 48.415375,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 4,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.250725,
        "clock__skew__worst_setup": 0.250637,
        "timing__hold__ws": 0.211367,
        "timing__setup__ws": 38.7923,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.211367,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 47.4354,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 67.77 78.49",
        "design__core__bbox": "5.52 10.88 62.1 65.28",
        "design__io": 15,
        "design__die__area": 5319.27,
        "design__core__area": 3077.95,
        "design__instance__count__stdcell": 203,
        "design__instance__area__stdcell": 1621.56,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.526829,
        "design__instance__utilization__stdcell": 0.526829,
        "design__instance__count__class:inverter": 39,
        "design__instance__count__class:sequential_cell": 31,
        "design__instance__count__class:multi_input_combinational_cell": 71,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 40,
        "design__instance__count__class:tap_cell": 44,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 470.352,
        "design__instance__displacement__mean": 1.935,
        "design__instance__displacement__max": 7.999,
        "route__wirelength__estimated": 2088.12,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 18
    }
}