{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 22:27:07 2017 " "Info: Processing started: Fri Oct 20 22:27:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Compuertas_Logicas -c Compuertas_Logicas " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Compuertas_Logicas -c Compuertas_Logicas" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Compuertas_Logicas.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Compuertas_Logicas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compuertas_Logicas-Arch_Compuertas_Logicas " "Info: Found design unit 1: Compuertas_Logicas-Arch_Compuertas_Logicas" {  } { { "Compuertas_Logicas.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Compuertas Lógicas)/Compuertas_Logicas.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Compuertas_Logicas " "Info: Found entity 1: Compuertas_Logicas" {  } { { "Compuertas_Logicas.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Compuertas Lógicas)/Compuertas_Logicas.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Compuertas_Logicas " "Info: Elaborating entity \"Compuertas_Logicas\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "f_and " "Warning: Inserted always-enabled tri-state buffer between \"f_and\" and its non-tri-state driver." {  } { { "Compuertas_Logicas.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Compuertas Lógicas)/Compuertas_Logicas.vhd" 3 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "f_nor " "Warning: Inserted always-enabled tri-state buffer between \"f_nor\" and its non-tri-state driver." {  } { { "Compuertas_Logicas.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Compuertas Lógicas)/Compuertas_Logicas.vhd" 3 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "f_and " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"f_and\" is moved to its source" {  } { { "Compuertas_Logicas.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Compuertas Lógicas)/Compuertas_Logicas.vhd" 3 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "f_nor " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"f_nor\" is moved to its source" {  } { { "Compuertas_Logicas.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Compuertas Lógicas)/Compuertas_Logicas.vhd" 3 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "f_and~synth " "Warning: Node \"f_and~synth\"" {  } { { "Compuertas_Logicas.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Compuertas Lógicas)/Compuertas_Logicas.vhd" 3 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "f_nor~synth " "Warning: Node \"f_nor~synth\"" {  } { { "Compuertas_Logicas.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Compuertas Lógicas)/Compuertas_Logicas.vhd" 3 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Info: Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 22:27:11 2017 " "Info: Processing ended: Fri Oct 20 22:27:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
