KNOWNBUG
../../verilog/SVA/cover_sequence3.sv
--buechi --bound 3
^\[main\.p0\] cover \(1 \[\*10\]\): REFUTED up to bound 3$
^\[main\.p1\] cover \(1 \[\*4:10\]\): PROVED$
^\[main\.p2\] cover \(1 \[\*5:10\]\): REFUTED up to bound 3$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
Trace one too short.
