git clone --depth 1 --no-tags https://github.com/Jorge-Padilla/RISC-V_Jorge-Padilla.git f:/verilog_sva_gh_scraper/data/full_repos/603124434
git clone --depth 1 --no-tags https://github.com/babiribeiro/UFSCar-EnFi-micmic.git f:/verilog_sva_gh_scraper/data/full_repos/601390489
git clone --depth 1 --no-tags https://github.com/Reammaer/test_bench_pattern.git f:/verilog_sva_gh_scraper/data/full_repos/606142667
git clone --depth 1 --no-tags https://github.com/nblei/olfactory_asics.git f:/verilog_sva_gh_scraper/data/full_repos/602131150
git clone --depth 1 --no-tags https://github.com/MuhammadMajiid/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/602146731
git clone --depth 1 --no-tags https://github.com/xianwen123/Watchdog.git f:/verilog_sva_gh_scraper/data/full_repos/601484341
git clone --depth 1 --no-tags https://github.com/Mansiss/Nikhilam-Vedic-Multiplier-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/602655683
git clone --depth 1 --no-tags https://github.com/hern1102/141L.git f:/verilog_sva_gh_scraper/data/full_repos/602689473
git clone --depth 1 --no-tags https://github.com/rohitkvs666/ece755_project.git f:/verilog_sva_gh_scraper/data/full_repos/605847532
git clone --depth 1 --no-tags https://github.com/LeeRaeIk/genesis_portfolio.git f:/verilog_sva_gh_scraper/data/full_repos/605874140
git clone --depth 1 --no-tags https://github.com/laithpengu/Coles_Code.git f:/verilog_sva_gh_scraper/data/full_repos/605716661
git clone --depth 1 --no-tags https://github.com/Enanter/SimpleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/607481138
git clone --depth 1 --no-tags https://github.com/esarihs/SUB-FPGA_firmware.git f:/verilog_sva_gh_scraper/data/full_repos/610301289
git clone --depth 1 --no-tags https://github.com/esarihs/MAIN-FPGA_firmware.git f:/verilog_sva_gh_scraper/data/full_repos/610305195
git clone --depth 1 --no-tags https://github.com/dh73/Formal_Advanced_State.git f:/verilog_sva_gh_scraper/data/full_repos/610462153
git clone --depth 1 --no-tags https://github.com/01sharanshetty/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/610639335
git clone --depth 1 --no-tags https://github.com/hunt3041/Comp.-Arch-Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/610864894
git clone --depth 1 --no-tags https://github.com/Nalinaa/System_Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/610589667
git clone --depth 1 --no-tags https://github.com/ethanafischer/OTTER-MCU.git f:/verilog_sva_gh_scraper/data/full_repos/615203364
git clone --depth 1 --no-tags https://github.com/zceeawo/MPI.git f:/verilog_sva_gh_scraper/data/full_repos/615340694
git clone --depth 1 --no-tags https://github.com/paulhuggett/fpgasynth.git f:/verilog_sva_gh_scraper/data/full_repos/616426670
git clone --depth 1 --no-tags https://github.com/Rufaida-Kassem/ALU-With-Class-Based-TB-SV.git f:/verilog_sva_gh_scraper/data/full_repos/621048646
git clone --depth 1 --no-tags https://github.com/yasuhiko-nakashima/IMAX2-VMK180-step4000.git f:/verilog_sva_gh_scraper/data/full_repos/622384991
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/619016692
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab4.git f:/verilog_sva_gh_scraper/data/full_repos/619016767
git clone --depth 1 --no-tags https://github.com/Hamza-h96343/Pacman-on-the-ice40-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/614083465
git clone --depth 1 --no-tags https://github.com/dinithprimal/FPGA_VotingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/611179206
git clone --depth 1 --no-tags https://github.com/Arhum-Ahmed/FYP.git f:/verilog_sva_gh_scraper/data/full_repos/611865182
git clone --depth 1 --no-tags https://github.com/ioanrall/Tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/612536769
git clone --depth 1 --no-tags https://github.com/Ukudes/ErgAsk1.git f:/verilog_sva_gh_scraper/data/full_repos/612545147
git clone --depth 1 --no-tags https://github.com/jr-cs/ecse281.git f:/verilog_sva_gh_scraper/data/full_repos/617641482
git clone --depth 1 --no-tags https://github.com/shenalekanayaka/fulladder.git f:/verilog_sva_gh_scraper/data/full_repos/617426057
git clone --depth 1 --no-tags https://github.com/Miyaatsumo/APB_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/617778810
git clone --depth 1 --no-tags https://github.com/kirolossedra/Multi-Mode-Counter-Winner-Loser-Game-SystemVerilog-Design-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/617765268
git clone --depth 1 --no-tags https://github.com/mohammedabdulhaq/Inter-Integrated-Circuit-.git f:/verilog_sva_gh_scraper/data/full_repos/623422775
git clone --depth 1 --no-tags https://github.com/juliapolak01/Jednostka-ALU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/623982577
git clone --depth 1 --no-tags https://github.com/Pradeep-Ps/Comp_arch_and_Verification_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/624246787
git clone --depth 1 --no-tags https://github.com/dop-amin/opentitan.git f:/verilog_sva_gh_scraper/data/full_repos/626389423
git clone --depth 1 --no-tags https://github.com/srg320/TMS34020.git f:/verilog_sva_gh_scraper/data/full_repos/626388393
git clone --depth 1 --no-tags https://github.com/Emrys025/ece-111.git f:/verilog_sva_gh_scraper/data/full_repos/614082264
git clone --depth 1 --no-tags https://github.com/CenkerAkan/SystemVerilog-Simple-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/599485606
git clone --depth 1 --no-tags https://github.com/MarcEftimie/FPGA-falling-sand-game.git f:/verilog_sva_gh_scraper/data/full_repos/601439989
git clone --depth 1 --no-tags https://github.com/reeeeverb/Soft-Core.git f:/verilog_sva_gh_scraper/data/full_repos/602331662
git clone --depth 1 --no-tags https://github.com/faiq-i/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/599962449
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/Verilog-Review.git f:/verilog_sva_gh_scraper/data/full_repos/600243748
git clone --depth 1 --no-tags https://github.com/FlornelNFC/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604568678
git clone --depth 1 --no-tags https://github.com/ahmedatef2023/multi_mode-counter.git f:/verilog_sva_gh_scraper/data/full_repos/627724669
git clone --depth 1 --no-tags https://github.com/mbrown202/clk_agent.git f:/verilog_sva_gh_scraper/data/full_repos/614061393
git clone --depth 1 --no-tags https://github.com/lauisabelle/ee552_finalproject.git f:/verilog_sva_gh_scraper/data/full_repos/615142849
git clone --depth 1 --no-tags https://github.com/ewertonsantos/register_m.git f:/verilog_sva_gh_scraper/data/full_repos/615348556
git clone --depth 1 --no-tags https://github.com/ccontemplator/Vitis-mixed-c-rtl-kernel.git f:/verilog_sva_gh_scraper/data/full_repos/612998213
git clone --depth 1 --no-tags https://github.com/r33s3n6/riscv_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/603752894
git clone --depth 1 --no-tags https://github.com/chtbaldwin2/EEE381-Minimal-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/605069976
git clone --depth 1 --no-tags https://github.com/klolefir/riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/606086266
git clone --depth 1 --no-tags https://github.com/imjp2020/UVM_PISO_TB.git f:/verilog_sva_gh_scraper/data/full_repos/617884611
git clone --depth 1 --no-tags https://github.com/alexandrecorlet/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/620496448
git clone --depth 1 --no-tags https://github.com/Soham-coder/DNN_ARRYTHMIA.git f:/verilog_sva_gh_scraper/data/full_repos/618856165
git clone --depth 1 --no-tags https://github.com/luna09666/FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/620155281
git clone --depth 1 --no-tags https://github.com/dhap0/libhdl.git f:/verilog_sva_gh_scraper/data/full_repos/608860331
git clone --depth 1 --no-tags https://github.com/nancydimri23/Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/610316711
git clone --depth 1 --no-tags https://github.com/Mounika-Vakulabharanam/csce714-lab2.git f:/verilog_sva_gh_scraper/data/full_repos/610016338
git clone --depth 1 --no-tags https://github.com/carolinejjohnson/encoder.git f:/verilog_sva_gh_scraper/data/full_repos/612356515
git clone --depth 1 --no-tags https://github.com/wjld/basic-fpga-calc.git f:/verilog_sva_gh_scraper/data/full_repos/611371656
git clone --depth 1 --no-tags https://github.com/M3m3M4n/RV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/611137862
git clone --depth 1 --no-tags https://github.com/quangdong01/Pipeline_RISC_V_KTMT.git f:/verilog_sva_gh_scraper/data/full_repos/612230475
git clone --depth 1 --no-tags https://github.com/zveand/arch.git f:/verilog_sva_gh_scraper/data/full_repos/612536788
git clone --depth 1 --no-tags https://github.com/EddieSherban/WIRECUTTER.git f:/verilog_sva_gh_scraper/data/full_repos/612748354
git clone --depth 1 --no-tags https://github.com/Penguronik/fpga-snake.git f:/verilog_sva_gh_scraper/data/full_repos/621533971
git clone --depth 1 --no-tags https://github.com/code-tangent/brainteasers.git f:/verilog_sva_gh_scraper/data/full_repos/622731783
git clone --depth 1 --no-tags https://github.com/YuriDants/Log2.git f:/verilog_sva_gh_scraper/data/full_repos/622754480
git clone --depth 1 --no-tags https://github.com/IlyaChichkov/Verilog_Labs_2023.git f:/verilog_sva_gh_scraper/data/full_repos/617384259
git clone --depth 1 --no-tags https://github.com/yousefkhaled1750/wide_alu_ip.git f:/verilog_sva_gh_scraper/data/full_repos/617392842
git clone --depth 1 --no-tags https://github.com/gyaanantia/cordic.git f:/verilog_sva_gh_scraper/data/full_repos/608044656
git clone --depth 1 --no-tags https://github.com/JoeRock1298/TFM.git f:/verilog_sva_gh_scraper/data/full_repos/623428002
git clone --depth 1 --no-tags https://github.com/CaseyHackerMan/EE469-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/623109204
git clone --depth 1 --no-tags https://github.com/tematpuGPT/system_verilog_axi.git f:/verilog_sva_gh_scraper/data/full_repos/622235124
git clone --depth 1 --no-tags https://github.com/nil1g18/Booth-s-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/624930761
git clone --depth 1 --no-tags https://github.com/vpamidi9/lab1-venkatesh530.git f:/verilog_sva_gh_scraper/data/full_repos/626772288
git clone --depth 1 --no-tags https://github.com/bienkuba/projekt_SDUP.git f:/verilog_sva_gh_scraper/data/full_repos/627515107
git clone --depth 1 --no-tags https://github.com/Taimoorhasanmalik/Single-Cycle-Risc-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/628253962
git clone --depth 1 --no-tags https://github.com/Binh-Diep/huffman-encoder.git f:/verilog_sva_gh_scraper/data/full_repos/623037324
git clone --depth 1 --no-tags https://github.com/du6293/pipeline_processor_systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/625892786
git clone --depth 1 --no-tags https://github.com/Ammar-10xe/RISCV32I-5-Stage-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/604680114
git clone --depth 1 --no-tags https://github.com/ararian/canis_lupus_hattai.git f:/verilog_sva_gh_scraper/data/full_repos/622432797
git clone --depth 1 --no-tags https://github.com/mfaizan-10xe/UART_Systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/608999136
git clone --depth 1 --no-tags https://github.com/cesarmunuera/AIC.git f:/verilog_sva_gh_scraper/data/full_repos/602196523
git clone --depth 1 --no-tags https://github.com/Shubha289/UVM-snippets.git f:/verilog_sva_gh_scraper/data/full_repos/604031936
git clone --depth 1 --no-tags https://github.com/Nalinaa/system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/604449549
git clone --depth 1 --no-tags https://github.com/Jellyyz/ECE385_beginner_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/603566186
git clone --depth 1 --no-tags https://github.com/claudiu024/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604017891
git clone --depth 1 --no-tags https://github.com/akashdevuni/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/602151977
git clone --depth 1 --no-tags https://github.com/anpaz/verilog.lab.git f:/verilog_sva_gh_scraper/data/full_repos/600581514
git clone --depth 1 --no-tags https://github.com/TPots/sv_blocks.git f:/verilog_sva_gh_scraper/data/full_repos/610102818
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/usb_verification_malik.git f:/verilog_sva_gh_scraper/data/full_repos/611772368
git clone --depth 1 --no-tags https://github.com/yongbeenK/UVM-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/612291467
git clone --depth 1 --no-tags https://github.com/bryance-oyang/fpga_hash_512.git f:/verilog_sva_gh_scraper/data/full_repos/610660756
git clone --depth 1 --no-tags https://github.com/1Guardian/FPGA-Skeletonization.git f:/verilog_sva_gh_scraper/data/full_repos/625389088
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/toMahdee.git f:/verilog_sva_gh_scraper/data/full_repos/628602049
git clone --depth 1 --no-tags https://github.com/nicholass58949/FPGA-and-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/627368724
git clone --depth 1 --no-tags https://github.com/1mina1/ATM-System-Design-and-verification.git f:/verilog_sva_gh_scraper/data/full_repos/627041903
