{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751049613158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751049613163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 15:40:13 2025 " "Processing started: Fri Jun 27 15:40:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751049613163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049613163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049613163 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testevram.qip " "Tcl Script File testevram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testevram.qip " "set_global_assignment -name QIP_FILE testevram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1751049613345 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1751049613345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751049613879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/BancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622347 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "endprogram dados_RAM.v(8) " "Verilog HDL Declaration warning at dados_RAM.v(8): \"endprogram\" is SystemVerilog-2005 keyword" {  } { { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1751049622351 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "dados_RAM.v(46) " "Verilog HDL Event Control warning at dados_RAM.v(46): event expression contains \"\|\" or \"\|\|\"" {  } { { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 46 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1751049622351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dados_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dados_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dados_RAM " "Found entity 1: dados_RAM" {  } { { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucoes_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file instrucoes_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrucoes_RAM " "Found entity 1: instrucoes_RAM" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622370 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "UC.v(26) " "Verilog HDL Event Control warning at UC.v(26): event expression contains \"\|\" or \"\|\|\"" {  } { { "UC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/UC.v" 26 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1751049622374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_Bit " "Found entity 1: extensor_Bit" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_ula.v 1 1 " "Found 1 design units, including 1 entities, in source file controle_ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_ULA " "Found entity 1: controle_ULA" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Mem " "Found entity 1: mux_Mem" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622397 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste\[.v " "Can't analyze file -- file teste\[.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751049622405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622414 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste.vhd " "Can't analyze file -- file teste.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751049622420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saidadados.v 1 1 " "Found 1 design units, including 1 entities, in source file saidadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 saidaDados " "Found entity 1: saidaDados" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradadados.v 1 1 " "Found 1 design units, including 1 entities, in source file entradadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradaDados " "Found entity 1: entradaDados" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contato1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file contato1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contato1.v 1 1 " "Found 1 design units, including 1 entities, in source file contato1.v" { { "Info" "ISGN_ENTITY_NAME" "1 contato1 " "Found entity 1: contato1" {  } { { "contato1.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622903 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "displayLCD.v " "Can't analyze file -- file displayLCD.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751049622915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622924 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LCD_TEST.v(116) " "Verilog HDL warning at LCD_TEST.v(116): extended using \"x\" or \"z\"" {  } { { "LCD_TEST.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/LCD_TEST.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1751049622928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "vga_test.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622946 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_receiver.v(13) " "Verilog HDL information at ps2_receiver.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_receiver.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751049622955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_receiver " "Found entity 1: ps2_receiver" {  } { { "ps2_receiver.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer " "Found entity 1: FrameBuffer" {  } { { "FrameBuffer.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red_screen.v 1 1 " "Found 1 design units, including 1 entities, in source file red_screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 red_screen " "Found entity 1: red_screen" {  } { { "red_screen.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "VRAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049622986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049622986 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "game_process.v " "Can't analyze file -- file game_process.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751049622998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_enemy.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_enemy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_enemy " "Found entity 1: random_enemy" {  } { { "random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049623004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623004 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(84) " "Verilog HDL Instantiation warning at teste.v(84): instance has no name" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1751049623009 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "saidaDados.v(24) " "Verilog HDL or VHDL warning at saidaDados.v(24): conditional expression evaluates to a constant" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 24 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1751049623009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751049623290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contato1 contato1:C1 " "Elaborating entity \"contato1\" for hierarchy \"contato1:C1\"" {  } { { "teste.v" "C1" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 contato1.v(20) " "Verilog HDL assignment warning at contato1.v(20): truncated value with size 32 to match size of target (28)" {  } { { "contato1.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623354 "|teste|contato1:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "teste.v" "PC" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "programaAtual PC.v(23) " "Verilog HDL or VHDL warning at PC.v(23): object \"programaAtual\" assigned a value but never read" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751049623380 "|teste|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entradaDados entradaDados:comb_3 " "Elaborating entity \"entradaDados\" for hierarchy \"entradaDados:comb_3\"" {  } { { "teste.v" "comb_3" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucoes_RAM instrucoes_RAM:INST " "Elaborating entity \"instrucoes_RAM\" for hierarchy \"instrucoes_RAM:INST\"" {  } { { "teste.v" "INST" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623416 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65 0 199 instrucoes_RAM.v(15) " "Verilog HDL warning at instrucoes_RAM.v(15): number of words (65) in memory file does not match the number of elements in the address range \[0:199\]" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751049623418 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "99 200 399 instrucoes_RAM.v(17) " "Verilog HDL warning at instrucoes_RAM.v(17): number of words (99) in memory file does not match the number of elements in the address range \[200:399\]" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751049623418 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "37 400 599 instrucoes_RAM.v(19) " "Verilog HDL warning at instrucoes_RAM.v(19): number of words (37) in memory file does not match the number of elements in the address range \[400:599\]" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751049623418 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 600 799 instrucoes_RAM.v(21) " "Verilog HDL warning at instrucoes_RAM.v(21): number of words (20) in memory file does not match the number of elements in the address range \[600:799\]" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751049623418 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.data_a 0 instrucoes_RAM.v(10) " "Net \"inst_ram.data_a\" at instrucoes_RAM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751049623418 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.waddr_a 0 instrucoes_RAM.v(10) " "Net \"inst_ram.waddr_a\" at instrucoes_RAM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751049623418 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.we_a 0 instrucoes_RAM.v(10) " "Net \"inst_ram.we_a\" at instrucoes_RAM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751049623418 "|teste|instrucoes_RAM:INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC " "Elaborating entity \"UC\" for hierarchy \"UC:UC\"" {  } { { "teste.v" "UC" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623434 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(47) " "Verilog HDL Case Statement warning at UC.v(47): incomplete case statement has no default case item" {  } { { "UC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/UC.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1751049623435 "|teste|UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:BR " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:BR\"" {  } { { "teste.v" "BR" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623437 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regs BancoRegistradores.v(13) " "Verilog HDL warning at BancoRegistradores.v(13): initial value for variable regs should be constant" {  } { { "BancoRegistradores.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/BancoRegistradores.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1751049623444 "|teste|BancoRegistradores:BR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_Bit extensor_Bit:BIT " "Elaborating entity \"extensor_Bit\" for hierarchy \"extensor_Bit:BIT\"" {  } { { "teste.v" "BIT" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623448 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "extensor_Bit.v(8) " "Verilog HDL Case Statement warning at extensor_Bit.v(8): incomplete case statement has no default case item" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imediato extensor_Bit.v(8) " "Verilog HDL Always Construct warning at extensor_Bit.v(8): inferring latch(es) for variable \"imediato\", which holds its previous value in one or more paths through the always construct" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[0\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[0\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[1\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[1\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[2\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[2\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[3\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[3\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[4\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[4\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[5\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[5\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[6\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[6\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[7\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[7\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[8\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[8\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[9\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[9\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[10\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[10\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[11\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[11\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[12\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[12\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623452 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[13\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[13\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[14\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[14\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[15\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[15\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[16\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[16\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[17\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[17\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[18\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[18\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[19\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[19\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[20\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[20\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[21\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[21\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[22\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[22\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[23\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[23\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[24\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[24\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[25\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[25\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[26\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[26\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[27\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[27\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[28\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[28\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[29\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[29\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[30\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[30\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[31\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[31\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623453 "|teste|extensor_Bit:BIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_ULA controle_ULA:cULA " "Elaborating entity \"controle_ULA\" for hierarchy \"controle_ULA:cULA\"" {  } { { "teste.v" "cULA" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623455 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opULA controle_ULA.v(9) " "Verilog HDL Always Construct warning at controle_ULA.v(9): variable \"opULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1751049623456 "|teste|controle_ULA:cULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instrucao controle_ULA.v(12) " "Verilog HDL Always Construct warning at controle_ULA.v(12): variable \"instrucao\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1751049623456 "|teste|controle_ULA:cULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controle_ULA.v(12) " "Verilog HDL Case Statement warning at controle_ULA.v(12): incomplete case statement has no default case item" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1751049623456 "|teste|controle_ULA:cULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selec controle_ULA.v(8) " "Verilog HDL Always Construct warning at controle_ULA.v(8): inferring latch(es) for variable \"selec\", which holds its previous value in one or more paths through the always construct" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751049623456 "|teste|controle_ULA:cULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selec\[0\] controle_ULA.v(8) " "Inferred latch for \"selec\[0\]\" at controle_ULA.v(8)" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623456 "|teste|controle_ULA:cULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selec\[1\] controle_ULA.v(8) " "Inferred latch for \"selec\[1\]\" at controle_ULA.v(8)" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623456 "|teste|controle_ULA:cULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selec\[2\] controle_ULA.v(8) " "Inferred latch for \"selec\[2\]\" at controle_ULA.v(8)" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623456 "|teste|controle_ULA:cULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "teste.v" "ULA" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623458 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "origULA ULA.v(11) " "Verilog HDL Always Construct warning at ULA.v(11): variable \"origULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1751049623459 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "origULA ULA.v(24) " "Verilog HDL Always Construct warning at ULA.v(24): variable \"origULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1751049623459 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(25) " "Verilog HDL Case Statement warning at ULA.v(25): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1751049623459 "|teste|ULA:ULA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ULA.v(25) " "Verilog HDL Case Statement information at ULA.v(25): all case item expressions in this case statement are onehot" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751049623459 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "origULA ULA.v(31) " "Verilog HDL Always Construct warning at ULA.v(31): variable \"origULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1751049623459 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(32) " "Verilog HDL Case Statement warning at ULA.v(32): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1751049623459 "|teste|ULA:ULA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ULA.v(32) " "Verilog HDL Case Statement information at ULA.v(32): all case item expressions in this case statement are onehot" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ULA.v(9) " "Verilog HDL Always Construct warning at ULA.v(9): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ULA.v(31) " "Inferred latch for \"result\[0\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ULA.v(31) " "Inferred latch for \"result\[1\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ULA.v(31) " "Inferred latch for \"result\[2\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ULA.v(31) " "Inferred latch for \"result\[3\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ULA.v(31) " "Inferred latch for \"result\[4\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ULA.v(31) " "Inferred latch for \"result\[5\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ULA.v(31) " "Inferred latch for \"result\[6\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ULA.v(31) " "Inferred latch for \"result\[7\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ULA.v(31) " "Inferred latch for \"result\[8\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ULA.v(31) " "Inferred latch for \"result\[9\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ULA.v(31) " "Inferred latch for \"result\[10\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ULA.v(31) " "Inferred latch for \"result\[11\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ULA.v(31) " "Inferred latch for \"result\[12\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ULA.v(31) " "Inferred latch for \"result\[13\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ULA.v(31) " "Inferred latch for \"result\[14\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ULA.v(31) " "Inferred latch for \"result\[15\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ULA.v(31) " "Inferred latch for \"result\[16\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ULA.v(31) " "Inferred latch for \"result\[17\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ULA.v(31) " "Inferred latch for \"result\[18\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ULA.v(31) " "Inferred latch for \"result\[19\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ULA.v(31) " "Inferred latch for \"result\[20\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ULA.v(31) " "Inferred latch for \"result\[21\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ULA.v(31) " "Inferred latch for \"result\[22\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ULA.v(31) " "Inferred latch for \"result\[23\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ULA.v(31) " "Inferred latch for \"result\[24\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ULA.v(31) " "Inferred latch for \"result\[25\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ULA.v(31) " "Inferred latch for \"result\[26\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ULA.v(31) " "Inferred latch for \"result\[27\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ULA.v(31) " "Inferred latch for \"result\[28\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ULA.v(31) " "Inferred latch for \"result\[29\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ULA.v(31) " "Inferred latch for \"result\[30\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ULA.v(31) " "Inferred latch for \"result\[31\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623460 "|teste|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dados_RAM dados_RAM:DADO " "Elaborating entity \"dados_RAM\" for hierarchy \"dados_RAM:DADO\"" {  } { { "teste.v" "DADO" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_Mem mux_Mem:MUX " "Elaborating entity \"mux_Mem\" for hierarchy \"mux_Mem:MUX\"" {  } { { "teste.v" "MUX" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623826 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux_Mem.v(10) " "Verilog HDL Always Construct warning at mux_Mem.v(10): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751049623828 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] mux_Mem.v(11) " "Inferred latch for \"saida\[0\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623828 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] mux_Mem.v(11) " "Inferred latch for \"saida\[1\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623828 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] mux_Mem.v(11) " "Inferred latch for \"saida\[2\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623828 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] mux_Mem.v(11) " "Inferred latch for \"saida\[3\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623828 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] mux_Mem.v(11) " "Inferred latch for \"saida\[4\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623828 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] mux_Mem.v(11) " "Inferred latch for \"saida\[5\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623828 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] mux_Mem.v(11) " "Inferred latch for \"saida\[6\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623828 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] mux_Mem.v(11) " "Inferred latch for \"saida\[7\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623828 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] mux_Mem.v(11) " "Inferred latch for \"saida\[8\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] mux_Mem.v(11) " "Inferred latch for \"saida\[9\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] mux_Mem.v(11) " "Inferred latch for \"saida\[10\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] mux_Mem.v(11) " "Inferred latch for \"saida\[11\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] mux_Mem.v(11) " "Inferred latch for \"saida\[12\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] mux_Mem.v(11) " "Inferred latch for \"saida\[13\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] mux_Mem.v(11) " "Inferred latch for \"saida\[14\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] mux_Mem.v(11) " "Inferred latch for \"saida\[15\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] mux_Mem.v(11) " "Inferred latch for \"saida\[16\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] mux_Mem.v(11) " "Inferred latch for \"saida\[17\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] mux_Mem.v(11) " "Inferred latch for \"saida\[18\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] mux_Mem.v(11) " "Inferred latch for \"saida\[19\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] mux_Mem.v(11) " "Inferred latch for \"saida\[20\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] mux_Mem.v(11) " "Inferred latch for \"saida\[21\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] mux_Mem.v(11) " "Inferred latch for \"saida\[22\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] mux_Mem.v(11) " "Inferred latch for \"saida\[23\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] mux_Mem.v(11) " "Inferred latch for \"saida\[24\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] mux_Mem.v(11) " "Inferred latch for \"saida\[25\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] mux_Mem.v(11) " "Inferred latch for \"saida\[26\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] mux_Mem.v(11) " "Inferred latch for \"saida\[27\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] mux_Mem.v(11) " "Inferred latch for \"saida\[28\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] mux_Mem.v(11) " "Inferred latch for \"saida\[29\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] mux_Mem.v(11) " "Inferred latch for \"saida\[30\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] mux_Mem.v(11) " "Inferred latch for \"saida\[31\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049623829 "|teste|mux_Mem:MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saidaDados saidaDados:SaidaDados " "Elaborating entity \"saidaDados\" for hierarchy \"saidaDados:SaidaDados\"" {  } { { "teste.v" "SaidaDados" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ultSegmentos saidaDados.v(12) " "Verilog HDL or VHDL warning at saidaDados.v(12): object \"ultSegmentos\" assigned a value but never read" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ultSegmentosPrograma saidaDados.v(13) " "Verilog HDL or VHDL warning at saidaDados.v(13): object \"ultSegmentosPrograma\" assigned a value but never read" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidaDados.v(44) " "Verilog HDL assignment warning at saidaDados.v(44): truncated value with size 33 to match size of target (32)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(36) " "Verilog HDL assignment warning at saidaDados.v(36): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(37) " "Verilog HDL assignment warning at saidaDados.v(37): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(38) " "Verilog HDL assignment warning at saidaDados.v(38): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(39) " "Verilog HDL assignment warning at saidaDados.v(39): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(40) " "Verilog HDL assignment warning at saidaDados.v(40): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(41) " "Verilog HDL assignment warning at saidaDados.v(41): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(42) " "Verilog HDL assignment warning at saidaDados.v(42): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(43) " "Verilog HDL assignment warning at saidaDados.v(43): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidaDados.v(69) " "Verilog HDL assignment warning at saidaDados.v(69): truncated value with size 33 to match size of target (32)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(61) " "Verilog HDL assignment warning at saidaDados.v(61): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(62) " "Verilog HDL assignment warning at saidaDados.v(62): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(63) " "Verilog HDL assignment warning at saidaDados.v(63): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(64) " "Verilog HDL assignment warning at saidaDados.v(64): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(65) " "Verilog HDL assignment warning at saidaDados.v(65): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(66) " "Verilog HDL assignment warning at saidaDados.v(66): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(67) " "Verilog HDL assignment warning at saidaDados.v(67): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(68) " "Verilog HDL assignment warning at saidaDados.v(68): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidaDados.v(87) " "Verilog HDL assignment warning at saidaDados.v(87): truncated value with size 33 to match size of target (32)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(79) " "Verilog HDL assignment warning at saidaDados.v(79): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(80) " "Verilog HDL assignment warning at saidaDados.v(80): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(81) " "Verilog HDL assignment warning at saidaDados.v(81): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(82) " "Verilog HDL assignment warning at saidaDados.v(82): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(83) " "Verilog HDL assignment warning at saidaDados.v(83): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(84) " "Verilog HDL assignment warning at saidaDados.v(84): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(85) " "Verilog HDL assignment warning at saidaDados.v(85): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(86) " "Verilog HDL assignment warning at saidaDados.v(86): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidaDados.v(104) " "Verilog HDL assignment warning at saidaDados.v(104): truncated value with size 33 to match size of target (32)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623853 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(96) " "Verilog HDL assignment warning at saidaDados.v(96): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623854 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(97) " "Verilog HDL assignment warning at saidaDados.v(97): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623854 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(98) " "Verilog HDL assignment warning at saidaDados.v(98): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623854 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(99) " "Verilog HDL assignment warning at saidaDados.v(99): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623854 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(100) " "Verilog HDL assignment warning at saidaDados.v(100): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623854 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(101) " "Verilog HDL assignment warning at saidaDados.v(101): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623854 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(102) " "Verilog HDL assignment warning at saidaDados.v(102): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623854 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(103) " "Verilog HDL assignment warning at saidaDados.v(103): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623854 "|teste|saidaDados:SaidaDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:Display " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:Display\"" {  } { { "teste.v" "Display" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623856 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(28) " "Verilog HDL Case Statement warning at display7seg.v(28): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 28 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1751049623859 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(42) " "Verilog HDL Case Statement warning at display7seg.v(42): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 42 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1751049623859 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(56) " "Verilog HDL Case Statement warning at display7seg.v(56): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 56 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1751049623859 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(70) " "Verilog HDL Case Statement warning at display7seg.v(70): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 70 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1751049623859 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(84) " "Verilog HDL Case Statement warning at display7seg.v(84): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 84 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1751049623859 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(98) " "Verilog HDL Case Statement warning at display7seg.v(98): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 98 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1751049623859 "|teste|display7seg:Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "red_screen red_screen:rs " "Elaborating entity \"red_screen\" for hierarchy \"red_screen:rs\"" {  } { { "teste.v" "rs" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623863 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inicio_X_d red_screen.v(37) " "Verilog HDL or VHDL warning at red_screen.v(37): object \"inicio_X_d\" assigned a value but never read" {  } { { "red_screen.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751049623882 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inicio_Y_d red_screen.v(38) " "Verilog HDL or VHDL warning at red_screen.v(38): object \"inicio_Y_d\" assigned a value but never read" {  } { { "red_screen.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751049623882 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FB_X_d red_screen.v(39) " "Verilog HDL or VHDL warning at red_screen.v(39): object \"FB_X_d\" assigned a value but never read" {  } { { "red_screen.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751049623883 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FB_Y_d red_screen.v(40) " "Verilog HDL or VHDL warning at red_screen.v(40): object \"FB_Y_d\" assigned a value but never read" {  } { { "red_screen.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751049623883 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 red_screen.v(44) " "Verilog HDL assignment warning at red_screen.v(44): truncated value with size 10 to match size of target (8)" {  } { { "red_screen.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623883 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 red_screen.v(45) " "Verilog HDL assignment warning at red_screen.v(45): truncated value with size 10 to match size of target (9)" {  } { { "red_screen.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623883 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 red_screen.v(86) " "Verilog HDL assignment warning at red_screen.v(86): truncated value with size 32 to match size of target (10)" {  } { { "red_screen.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623883 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 red_screen.v(89) " "Verilog HDL assignment warning at red_screen.v(89): truncated value with size 32 to match size of target (10)" {  } { { "red_screen.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623883 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_process.sv(144) " "Verilog HDL information at game_process.sv(144): always construct contains both blocking and non-blocking assignments" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 144 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751049623902 ""}
{ "Warning" "WSGN_SEARCH_FILE" "game_process.sv 1 1 " "Using design file game_process.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 game_process " "Found entity 1: game_process" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049623908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751049623908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_process red_screen:rs\|game_process:game_process " "Elaborating entity \"game_process\" for hierarchy \"red_screen:rs\|game_process:game_process\"" {  } { { "red_screen.v" "game_process" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623915 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_process.sv(136) " "Verilog HDL assignment warning at game_process.sv(136): truncated value with size 32 to match size of target (2)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623933 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_process.sv(139) " "Verilog HDL assignment warning at game_process.sv(139): truncated value with size 32 to match size of target (2)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623933 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 game_process.sv(141) " "Verilog HDL assignment warning at game_process.sv(141): truncated value with size 6 to match size of target (5)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623933 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(168) " "Verilog HDL assignment warning at game_process.sv(168): truncated value with size 32 to match size of target (8)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623933 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(171) " "Verilog HDL assignment warning at game_process.sv(171): truncated value with size 32 to match size of target (8)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623933 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(180) " "Verilog HDL assignment warning at game_process.sv(180): truncated value with size 32 to match size of target (26)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623934 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 game_process.sv(189) " "Verilog HDL assignment warning at game_process.sv(189): truncated value with size 32 to match size of target (3)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623934 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 game_process.sv(191) " "Verilog HDL assignment warning at game_process.sv(191): truncated value with size 32 to match size of target (3)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623934 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(193) " "Verilog HDL assignment warning at game_process.sv(193): truncated value with size 32 to match size of target (26)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623934 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 game_process.sv(199) " "Verilog HDL assignment warning at game_process.sv(199): truncated value with size 32 to match size of target (3)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623934 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(201) " "Verilog HDL assignment warning at game_process.sv(201): truncated value with size 32 to match size of target (26)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623934 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(206) " "Verilog HDL assignment warning at game_process.sv(206): truncated value with size 32 to match size of target (8)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623934 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(208) " "Verilog HDL assignment warning at game_process.sv(208): truncated value with size 32 to match size of target (26)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623934 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(214) " "Verilog HDL assignment warning at game_process.sv(214): truncated value with size 32 to match size of target (8)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623934 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "game_process.sv(230) " "Verilog HDL Case Statement warning at game_process.sv(230): can't check case statement for completeness because the case expression has too many possible states" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 230 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1751049623934 "|teste|red_screen:rs|game_process:game_process"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vram_enemy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vram_enemy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1751049623934 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "fb_number " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"fb_number\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1751049623934 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "fb_enemy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"fb_enemy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1751049623934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_enemy red_screen:rs\|game_process:game_process\|random_enemy:re " "Elaborating entity \"random_enemy\" for hierarchy \"red_screen:rs\|game_process:game_process\|random_enemy:re\"" {  } { { "game_process.sv" "re" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random_enemy.sv(15) " "Verilog HDL assignment warning at random_enemy.sv(15): truncated value with size 32 to match size of target (8)" {  } { { "random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623938 "|teste|red_screen:rs|game_process:game_process|random_enemy:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 random_enemy.sv(19) " "Verilog HDL assignment warning at random_enemy.sv(19): truncated value with size 8 to match size of target (2)" {  } { { "random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049623938 "|teste|red_screen:rs|game_process:game_process|random_enemy:re"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM red_screen:rs\|VRAM:VR " "Elaborating entity \"VRAM\" for hierarchy \"red_screen:rs\|VRAM:VR\"" {  } { { "red_screen.v" "VR" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049623950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\"" {  } { { "VRAM.v" "altsyncram_component" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\"" {  } { { "VRAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component " "Instantiated megafunction \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file framebuffer_red.mif " "Parameter \"init_file\" = \"framebuffer_red.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624035 ""}  } { { "VRAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751049624035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r9a1 " "Found entity 1: altsyncram_r9a1" {  } { { "db/altsyncram_r9a1.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049624103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049624103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r9a1 red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated " "Elaborating entity \"altsyncram_r9a1\" for hierarchy \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049624164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049624164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_r9a1.tdf" "rden_decode" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cnb " "Found entity 1: mux_cnb" {  } { { "db/mux_cnb.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mux_cnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049624222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049624222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_cnb red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\|mux_cnb:mux2 " "Elaborating entity \"mux_cnb\" for hierarchy \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\|mux_cnb:mux2\"" {  } { { "db/altsyncram_r9a1.tdf" "mux2" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_test vga_test:inst_vga_test " "Elaborating entity \"vga_test\" for hierarchy \"vga_test:inst_vga_test\"" {  } { { "teste.v" "inst_vga_test" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624389 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Inv_VGA_Clk vga_test.v(33) " "Verilog HDL or VHDL warning at vga_test.v(33): object \"Inv_VGA_Clk\" assigned a value but never read" {  } { { "vga_test.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751049624404 "|teste|vga_test:inst_vga_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Inv_Slow_Clock vga_test.v(34) " "Verilog HDL or VHDL warning at vga_test.v(34): object \"Inv_Slow_Clock\" assigned a value but never read" {  } { { "vga_test.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751049624404 "|teste|vga_test:inst_vga_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_test.v(103) " "Verilog HDL assignment warning at vga_test.v(103): truncated value with size 9 to match size of target (8)" {  } { { "vga_test.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049624404 "|teste|vga_test:inst_vga_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_test.v(104) " "Verilog HDL assignment warning at vga_test.v(104): truncated value with size 9 to match size of target (8)" {  } { { "vga_test.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049624404 "|teste|vga_test:inst_vga_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_test.v(105) " "Verilog HDL assignment warning at vga_test.v(105): truncated value with size 9 to match size of target (8)" {  } { { "vga_test.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751049624404 "|teste|vga_test:inst_vga_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_test:inst_vga_test\|vga_sync:vga_sync_inst " "Elaborating entity \"vga_sync\" for hierarchy \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\"" {  } { { "vga_test.v" "vga_sync_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\"" {  } { { "vga_sync.v" "vga_pll" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component " "Instantiated megafunction \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 143 " "Parameter \"clk0_divide_by\" = \"143\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 49 " "Parameter \"clk0_duty_cycle\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 72 " "Parameter \"clk0_multiply_by\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624491 ""}  } { { "vga_pll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751049624491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/vga_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049624554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049624554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer vga_test:inst_vga_test\|FrameBuffer:FB " "Elaborating entity \"FrameBuffer\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\"" {  } { { "vga_test.v" "FB" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\"" {  } { { "FrameBuffer.v" "altsyncram_component" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\"" {  } { { "FrameBuffer.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751049624598 ""}  } { { "FrameBuffer.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751049624598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoj1 " "Found entity 1: altsyncram_aoj1" {  } { { "db/altsyncram_aoj1.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751049624669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751049624669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoj1 vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated " "Elaborating entity \"altsyncram_aoj1\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751049624673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file