--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 17.485 ns
From           : B_MDR
To             : ripple_counter_256_advanced:inst22|74161:inst|f74161:sub|110
From Clock     : --
To Clock       : START
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 30.289 ns
From           : register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3
To             : LA15
From Clock     : uIR4
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 26.129 ns
From           : B_MDR
To             : LA15
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 3.051 ns
From           : C0
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3
From Clock     : --
To Clock       : uIR4
Failed Paths   : 0

Type           : Clock Setup: 'START'
Slack          : N/A
Required Time  : None
Actual Time    : 49.07 MHz ( period = 20.379 ns )
From           : register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3
To             : ripple_counter_256_advanced:inst22|74161:inst|f74161:sub|110
From Clock     : START
To Clock       : START
Failed Paths   : 0

Type           : Clock Setup: 'uIR6'
Slack          : N/A
Required Time  : None
Actual Time    : 76.01 MHz ( period = 13.157 ns )
From           : register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1
From Clock     : uIR6
To Clock       : uIR6
Failed Paths   : 0

Type           : Clock Setup: 'uIR5'
Slack          : N/A
Required Time  : None
Actual Time    : 77.50 MHz ( period = 12.904 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2
To             : register-8_with_CLR:IR|register-4_with_CLR:inst|inst2
From Clock     : uIR5
To Clock       : uIR5
Failed Paths   : 0

Type           : Clock Setup: 'uIR4'
Slack          : N/A
Required Time  : None
Actual Time    : 77.50 MHz ( period = 12.904 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2
To             : register-8_with_CLR:IR|register-4_with_CLR:inst|inst2
From Clock     : uIR4
To Clock       : uIR4
Failed Paths   : 0

Type           : Clock Hold: 'uIR4'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst3
To             : register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3
From Clock     : uIR4
To Clock       : uIR4
Failed Paths   : 18

Type           : Clock Hold: 'START'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst3
To             : register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3
From Clock     : START
To Clock       : START
Failed Paths   : 24

Type           : Clock Hold: 'uIR6'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst3
To             : register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3
From Clock     : uIR6
To Clock       : uIR6
Failed Paths   : 28

Type           : Clock Hold: 'uIR5'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst3
To             : register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3
From Clock     : uIR5
To Clock       : uIR5
Failed Paths   : 22

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 92

--------------------------------------------------------------------------------------

