// Seed: 3767151376
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin
    id_6 = id_5;
  end
  assign id_4 = 1;
  wire id_10;
endmodule
module module_1 (
    output tri   id_0,
    input  wand  id_1,
    input  wire  id_2,
    input  tri   id_3,
    input  wire  id_4,
    inout  uwire id_5,
    output wor   id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
