# header information:
HLC4-v3|9.05

# Views:
Vicon|ic
Vschematic|sch
VVerilog|ver

# Cell 0_LC4_ISA_doc;1{sch}
C0_LC4_ISA_doc;1{sch}||schematic|1424407448831|1424409600385|
Ngeneric:Facet-Center|art@0||0|0||||AV
Ngeneric:Invisible-Pin|pin@0||-81|0|||||VERILOG_code(BC6;D6FCourier New Bold;G2;)S[//---------------------------------------------------------------,"//-- Instruction           [ Assembly language example *      ]","//--    Semantics          [ Machine language format          ]",//---------------------------------------------------------------,"//-- ADD                   [ ALU    SR7    SR3    DR5    ADD  ]","//--   R5 <=== R7 + R3     [ 0000   111    011    011    000  ]",//---------------------------------------------------------------,"//-- NOT                   [ ALU    SR2           DR5    NOT  ]","//--   R5 <=== NOT( R2 )   [ 0000   010    xxx    101    010  ]",//---------------------------------------------------------------,"//-- LIM                   [ LIM    DR3    h6                 ]","//--   R3 <=== x6          [ 0001   011    000____000____110  ]",//---------------------------------------------------------------,"//-- LDR                   [ LDR    DR4    AR6                ]","//--   R4 <=== DMEM[ R6 ]  [ 0010   100    110    xxx    xxx  ]",//---------------------------------------------------------------,"//-- STR                   [ STR    SR5    AR2                ]","//--   DMEM[ R2 ] <=== R5  [ 0011   101    010    xxx    xxx  ]",//---------------------------------------------------------------,"//-- LEA                   [ LEA    DR2                       ]","//--   R2 <=== PC+1        [ 0100   010    xxx    xxx    xxx  ]",//---------------------------------------------------------------,"//-- BRR                   [ BRR    CR7    AR2                ]","//--   R7<0? PC <=== R2    [ 0101   111    010    xxx    xxx  ]",//---------------------------------------------------------------,"//-- SYS                   [ SYS    CALL                      ]","//--  SavedPC  <=== PC+1   [ 0110   000    xxx    xxx    xxx  ]",//--  PC       <=== h1000    ,//--  SavedPSR <=== PSR,//--  PSR      <=== newPSR,//---------------------------------------------------------------,"//-- SYS                   [ SYS    RET                       ]","//--  PC  <=== SavedPC     [ 0110   100    xxx    xxx    xxx  ]",//--  PSR <=== SavedPSR,//---------------------------------------------------------------,"//-- NOP                   [ NOP                              ]","//--                       [ 0111   xxx    xxx    xxx    xxx  ]",//---------------------------------------------------------------,//--,//-- * Per the LC4 assembler kasm-v3.c.]
Ngeneric:Invisible-Pin|pin@1||-20|43.5|||||ART_message(D5G4;)SInstruction Set: Formats and Semantics
Ngeneric:Invisible-Pin|pin@2||3.5|19.5|||||ART_message(BD6FCourier New Bold;G2;)S[//-----------------------------,//--   ALU        code,"//-- operation    ALU.func[2:0]",//-- ----------   --------,//-- ADD          000,//-- AND          001,//-- NOT          010,//-- INC          011,//-- SUB          100,//-- OR           101,//-- NOR          110,//-- DEC          111]
Ngeneric:Invisible-Pin|pin@3||5.5|-20|||||ART_message(D6G2;)S[//-------------------------------------------------------------------,//--  What Happens When a System Call Occurs,//--,//-- A system call occurs due to one of these events:,"//--     () the SYS instruction executes with the CALL code,","//--     () a hardware interrupt (none currently implemented),","//--     () an exception (there is only ILL, illegal opcode).",//--,//--    The calling sequence of actions is:,"//--        () The current PSR and PC are saved,","//--        () PC is loaded with h1000,",//--        () The PSR is loaded with a new value.,//--,//-- SYS instruction operation codes:,"//--    () CALL, to call a system service routine,","//--    () RET, to return from a service routine or",//--       from an interrupt or exception routine.,//---------------------------------------------------------------------]
Ngeneric:Invisible-Pin|pin@4||51|-42|||||ART_message(D5G2;)SIGNORE ME
X

# Cell 0_LC4_Top;1{ic}
C0_LC4_Top;1{ic}||artwork|1361117037319|1424411478105|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||2|0|8|10|||SCHEM_function(D5FTimes New Roman;G1.5;IY3.5;)S0_LC4_Top|trace()V[-4/-5,-4/5,4/5,4/-5,-4/-5]
X

# Cell 0_LC4_Top;1{sch}
C0_LC4_Top;1{sch}||schematic|1360551864034|1430235483607|
Ilogic_1;1{ic}|1v@0||-176|2.5|R||D5G4;
IALU;1{ic}|ALU|D5G3;X-5.5;|30|16.5|||D5G4;
IALUInputMux;1{ic}|ALUInput@0||-46|-57|||D5G4;
IALUInputMux;1{ic}|ALUInput@1||-46|-70|||D5G4;
Iincrement16;1{ic}|Add_1|D5G2;Y-3.5;|-175|32|RR||D5G4;
Iclk;1{ic}|CLK|D5G3;X-1;Y-5.5;|-174.5|-8|R||D5G4;
ID_memory;1{ic}|DMEM|D5G3;Y-0.5;|31.5|45|||D5G4;
IDecode;1{ic}|Decode|D5G3;X-0.5;Y5.5;|-94|48.5|||D5G4;
II_memory;1{ic}|IMEM|D5G3;X-0.5;Y-4;|-162|8|||D5G4;
I0_LC4_Top;1{ic}|LC3-pipe@0||-98|127.5|||D5G4;
IMemoryManagement;1{ic}|MMU|D5G3;X-9;Y8.5;|-151|127|||D5G4;
IPC;1{ic}|PC|D5G3;X-0.5;Y6;|-177.5|9|||D5G4;
Id_ff_16;1{ic}|PSR|D5G2;Y5.5;|-249.5|58.5|||D5G4;
IRegFile;1{ic}|RegFile|D5G3;Y16.5;|-80|12|||D5G4;
Isext9x16;1{ic}|SEXT9|D5G2;Y3;|-49.5|-20.5|||D5G4;
Id_ff_16;1{ic}|SavedPC|D5G2;X-3;Y6;|-212.5|1|||D5G4;
Id_ff_16;1{ic}|SavedPSR|D5G2;Y5.5;|-277|56.5|||D5G4;
IWORD_16_h1000;1{ic}|WORD_16_@0||-207|10|||D5G4;
IWORD_16_h0000;1{ic}|WORD_16_@1||-277|66.5|||D5G4;
NAnd|and@0||-172.5|71.5|||RR|
NAnd|and@2||-253|33.5|||R|
NAnd|and@3||-245|22.5|||R|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@2||-247|15|-2|-2.5|R|
NBuffer|buf@3||-60|113||||
NBuffer|buf@4||-54|125||||
NBuffer|buf@5||1|125||||
NBuffer|buf@6||3.5|113||||
NBuffer|buf@7||3|101||||
NBuffer|buf@8||3|92||||
NBuffer|buf@9||-52.5|101||||
NBuffer|buf@10||-51.5|91||||
NBuffer|buf@11||-47.5|-31.5||||
NBuffer|buf@12||-47.5|-37||||
NBuffer|buf@13||-47.5|-42.5||||
Id_ff_16;1{ic}|d_ff_16@1||10|64|||D5G4;
Id_ff_16;1{ic}|d_ff_16@2||11|49|||D5G4;
Id_ff_16;1{ic}|d_ff_16@3||11|37|||D5G4;
Id_ff_16;1{ic}|d_ff_16@4||11|25|||D5G4;
Id_ff_16;1{ic}|d_ff_16@5||11|10|||D5G4;
Id_ff_16;1{ic}|d_ff_16@6||10|-15|||D5G4;
Id_ff_16;1{ic}|d_ff_16@7||11|-37|||D5G4;
Id_ff_16;1{ic}|d_ff_16@8||-105|-10|||D5G4;
Id_ff_16;1{ic}|d_ff_16@9||-27|85|||D5G4;
Imux3_2X1;2{ic}|drmux|D6G1.5;X2.5;Y3;|-123|10.5|||D5G4;
Ilogic_1;1{ic}|logic_1@1||14|57|X||D5G4;
Ilogic_1;1{ic}|logic_1@2||15|45|X||D5G4;
Ilogic_1;1{ic}|logic_1@3||15|32|X||D5G4;
Ilogic_1;1{ic}|logic_1@4||15|20|X||D5G4;
Ilogic_1;1{ic}|logic_1@5||15|3|X||D5G4;
Ilogic_1;1{ic}|logic_1@6||14|-22|X||D5G4;
Ilogic_1;1{ic}|logic_1@7||15|-43|X||D5G4;
Ilogic_1;1{ic}|logic_1@8||-101|-17|X||D5G4;
Ilogic_1;1{ic}|logic_1@9||-23|78|X||D5G4;
Imux16_2x1;1{ic}|mux16_2x@1||-195|10|||D5G4;
Imux16_2x1;1{ic}|mux16_2x@2||-260.5|61.5|||D5G4;
Imux16_2x1;1{ic}|mux16_2x@3||-17|28|||D5G4;
Imux16_2x1;1{ic}|mux16_2x@4||-17|13|||D5G4;
Imux16_4x1;1{ic}|mux16_4x@0||52|20.5|||D5G4;
NOr|or@0||-248|47|||R|
NOr|or@3||-243|32.5|||R|
Imux16_2x1;1{ic}|pcmux|D5G1.5;Y5.5;|-187|32|RR||D5G4;
NBus_Pin|pin@53||-195|12||||
NBus_Pin|pin@67||-81.5|-20.5||||
NWire_Pin|pin@123||-176|5.5||||
NBus_Pin|pin@129||-145.5|6.5||||
NBus_Pin|pin@130||-145.5|25.5||||
NBus_Pin|pin@131||-145.5|-16||||
NWire_Pin|pin@135||-180.5|4||||
NWire_Pin|pin@136||-68.5|-3.5||||
NBus_Pin|pin@147||-88|4.5||||
NWire_Pin|pin@200||-79|-1||||
NWire_Pin|pin@201||-79|-3.5||||
NWire_Pin|pin@206||-78|41.5||||
NWire_Pin|pin@207||-84|41.5||||
NWire_Pin|pin@208||-89|41.5||||
NWire_Pin|pin@209||-95.5|41.5||||
NWire_Pin|pin@210||-104.5|41.5||||
NWire_Pin|pin@213||-110.5|41.5||||
NWire_Pin|pin@215||-164.5|73.5||||
NWire_Pin|pin@216||-164.5|69.5||||
NBus_Pin|pin@218||-138.5|50||||
NBus_Pin|pin@232||-137.5|16.5||||
NBus_Pin|pin@264||-47|37||||
NBus_Pin|pin@265||-47|23.5||||
NBus_Pin|pin@267||-54|15.5||||
NBus_Pin|pin@270||41|42||||
NBus_Pin|pin@279||41|22.5||||
NBus_Pin|pin@283||-88|-25.5||||
NBus_Pin|pin@284||56.5|-25.5||||
NBus_Pin|pin@286||-172|10||||
NBus_Pin|pin@287||-195|34||||
NBus_Pin|pin@288||-182.5|60||||
NBus_Pin|pin@290||-54|60||||
NBus_Pin|pin@292||-179|65||||
NBus_Pin|pin@294||47|65||||
NBus_Pin|pin@296||-179|46||||
NWire_Pin|pin@298||-185|71.5||||
NWire_Pin|pin@299||-61.5|26||||
NWire_Pin|pin@300||-61.5|33.5||||
NWire_Pin|pin@301||-61.5|56||||
NBus_Pin|pin@302||52|9||||
NBus_Pin|pin@304||41|16.25||||
NBus_Pin|pin@307||-138.5|40||||
NWire_Pin|pin@308||-174.5|-4||||
NWire_Pin|pin@309||-70.5|56||||
NBus_Pin|pin@310||-94|-20.5||||
NBus_Pin|pin@311||-136|-20.5||||
NBus_Pin|pin@312||30.5|4||||
NBus_Pin|pin@314||30.5|-3||||
NBus_Pin|pin@317||-122|65||||
NBus_Pin|pin@318||-4|65||||
NBus_Pin|pin@336||-162|18.5||||
NBus_Pin|pin@337||-182|122||||
NWire_Pin|pin@338||-151|107.5||||
NBus_Pin|pin@348||30|59||||
NBus_Pin|pin@349||-114.5|127||||
NWire_Pin|pin@364||-115|42.5||||
NBus_Pin|pin@369||-203.5|6||||
NBus_Pin|pin@370||-203.5|2||||
NBus_Pin|pin@371||-220.5|2||||
NWire_Pin|pin@375||-215.5|-2.5||||
NWire_Pin|pin@376||-165|-2.5||||
NWire_Pin|pin@377||-197|2||||
NWire_Pin|pin@378||-262.5|53||||
NBus_Pin|pin@379||-237|59.5||||
NBus_Pin|pin@380||-296|57.5||||
NWire_Pin|pin@381||-275.5|50||||
NWire_Pin|pin@382||-252.5|53||||
NWire_Pin|pin@383||-280|52||||
NBus_Pin|pin@385||-265|66.5||||
NWire_Pin|pin@386||-246|39||||
NWire_Pin|pin@389||-251|28||||
NWire_Pin|pin@390||-255|28||||
NWire_Pin|pin@391||-247|11.5|||RR|
NWire_Pin|pin@393||-211|-3||||
NWire_Pin|pin@394||-243|39||||
NWire_Pin|pin@395||-250|39||||
NWire_Pin|pin@396||-253|39||||
NWire_Pin|pin@401||-241|27||||
NWire_Pin|pin@402||-243|15.5||||
NWire_Pin|pin@403||-189.5|4||||
NWire_Pin|pin@404||-119.5|43.5||||
Ngeneric:Invisible-Pin|pin@407||-206.5|101.5|||||VERILOG_code(D6G2;)S[//-------------------------------------------,//-- DEBUG INITIALIZATION,//------------------------------------------,"`include \"LC4-debug.v\""]
NBus_Pin|pin@410||-137.5|23.5||||
NBus_Pin|pin@411||-137|8.5||||
NWire_Pin|pin@412||-123|2||||
NWire_Pin|pin@415||11.5|57||||
NWire_Pin|pin@416||7|56||||
NWire_Pin|pin@417||12.5|45||||
NWire_Pin|pin@418||8|45||||
NBus_Pin|pin@419||-54|50||||
NWire_Pin|pin@420||25.5|32||||
NWire_Pin|pin@421||29.5|34||||
NWire_Pin|pin@422||12.5|32||||
NWire_Pin|pin@423||8|31||||
NBus_Pin|pin@424||16|43||||
NBus_Pin|pin@425||-47|38||||
NWire_Pin|pin@426||12.5|20||||
NWire_Pin|pin@427||8|19||||
NBus_Pin|pin@429||16|23.5||||
NWire_Pin|pin@430||12.5|3||||
NWire_Pin|pin@431||8|2||||
NBus_Pin|pin@433||17|15.5||||
NBus_Pin|pin@434||17|11||||
NWire_Pin|pin@435||11.5|-22||||
NWire_Pin|pin@436||7|-23||||
NBus_Pin|pin@437||-46.5|-14||||
NBus_Pin|pin@438||3|-14||||
NBus_Pin|pin@439||41|-14||||
NWire_Pin|pin@440||12.5|-43||||
NWire_Pin|pin@441||8|-44||||
NWire_Pin|pin@442||-103.5|-17||||
NWire_Pin|pin@443||-108|-18||||
NWire_Pin|pin@444||-25.5|78||||
NWire_Pin|pin@445||-30|77||||
NBus_Pin|pin@446||-7|86||||
NBus_Pin|pin@447||-62|86||||
NWire_Pin|pin@450||-36|91||||
NWire_Pin|pin@453||-37|101||||
NWire_Pin|pin@454||-15|101||||
NWire_Pin|pin@457||-15|92||||
NWire_Pin|pin@462||-38|113||||
NWire_Pin|pin@463||-15|113||||
NWire_Pin|pin@468||-38|125||||
NWire_Pin|pin@469||-16|125||||
NWire_Pin|pin@472||-73|113||||
NWire_Pin|pin@473||-69|125||||
NWire_Pin|pin@474||12.5|125||||
NWire_Pin|pin@475||13.5|113||||
NWire_Pin|pin@476||14|101||||
NWire_Pin|pin@477||14.5|92||||
NWire_Pin|pin@478||-71|101||||
NWire_Pin|pin@479||-69.5|91||||
NBus_Pin|pin@480||-131|12||||
NBus_Pin|pin@481||-131|23.5||||
NBus_Pin|pin@482||-117|10||||
NBus_Pin|pin@483||-117|-2||||
NBus_Pin|pin@484||-96|10||||
NBus_Pin|pin@485||-96|0||||
NBus_Pin|pin@486||-117|-9||||
NBus_Pin|pin@487||-95|-9||||
NBus_Pin|pin@488||-47|28||||
NBus_Pin|pin@489||-54|13||||
NBus_Pin|pin@491||-29|24||||
NBus_Pin|pin@492||-29|-25.5||||
NBus_Pin|pin@493||-29|9||||
NWire_Pin|pin@494||-19|19||||
NWire_Pin|pin@495||-19|3||||
NBus_Pin|pin@496||-67|-56||||
NBus_Pin|pin@497||-66|-54||||
NBus_Pin|pin@498||-66|-60||||
NWire_Pin|pin@499||-65|-58||||
NBus_Pin|pin@500||-67|-69||||
NBus_Pin|pin@501||-66|-67||||
NBus_Pin|pin@502||-66|-73||||
NWire_Pin|pin@503||-65|-71||||
NWire_Pin|pin@504||-30|-57||||
NWire_Pin|pin@505||-24|-70||||
NBus_Pin|pin@506||26|-36||||
NBus_Pin|pin@507||-7.5|-36||||
NWire_Pin|pin@508||-39.5|-31.5||||
NWire_Pin|pin@509||-40|-37||||
NWire_Pin|pin@510||-40|-42.5||||
NWire_Pin|pin@512||-58.5|-37||||
NWire_Pin|pin@513||-58.5|-42.5||||
NWire_Pin|pin@514||-58.5|-31.5||||
Imux16_2x1;1{ic}|sysmux|D5G1.5;Y6;|-187.5|12|||D5G4;
Abus|ALUctrl[2:0]|D5G2;||BIJX900|pin@312||30.5|4|pin@314||30.5|-3
Abus|ALUctrl[15:0]|D5G2;Y-1.5;||IJ1800|d_ff_16@7|Q[15:0]|16|-36|pin@506||26|-36
Awire|ALUctrl_in[0]|D5G2;X9.5;||1800|buf@13|y|-45.5|-42.5|pin@510||-40|-42.5
Awire|ALUctrl_in[1]|D5G2;X9.5;||1800|buf@12|y|-45.5|-37|pin@509||-40|-37
Awire|ALUctrl_in[2]|D5G2;X9.5;||1800|buf@11|y|-45.5|-31.5|pin@508||-39.5|-31.5
Abus|ALUctrl_in[15:0]|D5G2;X-1;Y-2;||IJ0|d_ff_16@7|D[15:0]|4|-36|pin@507||-7.5|-36
Abus|ALUinput1[15:0]|D5G2;Y-3;||IJ0|d_ff_16@4|D[15:0]|4|26|mux16_2x@3|out[15:0]|-16.5|26
Abus|ALUinput2[15:0]|D5G2;Y-3;||IJ1800|mux16_2x@4|out[15:0]|-16.5|11|d_ff_16@5|D[15:0]|4|11
Abus|ALUout[15:0]|D8G2;X-2;Y-3;||BIJ0|mux16_4x@0|in10[15:0]|47|19.5|ALU|out[15:0]|35|19.5
Awire|ALUsel1|D5G2;||900|mux16_2x@3|sel|-19|21.5|pin@494||-19|19
Awire|ALUsel1|D5G2;||1800|ALUInput@0|ALUMuxSel|-41|-57|pin@504||-30|-57
Awire|ALUsel2|D5G2;||900|mux16_2x@4|sel|-19|6.5|pin@495||-19|3
Awire|ALUsel2|D5G2;||1800|ALUInput@1|ALUMuxSel|-41|-70|pin@505||-24|-70
Awire|BR|D5G2;X4.5;||BX1800|and@0|a|-168.5|73.5|pin@215||-164.5|73.5
Awire|BR|D5G2;Y-3.5;||900|Decode|ALU_B_mux|-110.5|44.5|pin@213||-110.5|41.5
Abus|DMEMout[15:0]|D4G2;X11;Y8.5;||BIJY900|pin@270||41|42|pin@279||41|22.5
Abus|DRDffInput[2:0]|D5G2;X-6;Y-8;||IJ900|pin@482||-117|10|pin@483||-117|-2
Abus|DRDffInput[15:0]|D5G2;X-12;Y-1;||IJ0|d_ff_16@8|D[15:0]|-112|-9|pin@486||-117|-9
Abus|DR[2:0]|D5G2;Y-7;||IJ900|pin@484||-96|10|pin@485||-96|0
Abus|DR[2:0]|D5G2;X-13;||IJ0|ALUInput@0|DR[2:0]|-51|-54|pin@497||-66|-54
Abus|DR[2:0]|D5G2;X-13;Y1;||IJ0|ALUInput@1|DR[2:0]|-51|-67|pin@501||-66|-67
Abus|DR[15:0]|D5G2;X2;Y3;||IJ1800|d_ff_16@8|Q[15:0]|-100|-9|pin@487||-95|-9
Awire|DRmux|D5G2;X5;Y-1;||900|Decode|DRmux|-78|44.5|pin@206||-78|41.5
Awire|DRmux|D5G2;X-0.5;Y-2.5;||900|drmux|sel|-123|6|pin@412||-123|2
Abus|D_interface[50:0]|D5G2;Y2.5;||IJ2700|DMEM|D_interface[50:0]|30|54.5|pin@348||30|59
Abus|D_interface[50:0]|D5G2;Y1.5;||IJ1800|MMU|D_interface[98:0]|-131|127|pin@349||-114.5|127
Awire|DffSignal[0]|D5G2;Y2;||1800|pin@457||-15|92|buf@8|a|0|92
Awire|DffSignal[1]|D5G2;Y3;||1800|pin@454||-15|101|buf@7|a|0|101
Awire|DffSignal[2]|D5G2;X-1;Y3;||1800|pin@463||-15|113|buf@6|a|0.5|113
Awire|DffSignal[3]|D5G2;X-3;Y2;||1800|pin@469||-16|125|buf@5|a|-2|125
Abus|DffSignal[15:0]|D5G2;X6;Y-3;||IJ1800|d_ff_16@9|Q[15:0]|-22|86|pin@446||-7|86
Awire|ILL|D5G2;X1;Y-2.5;||900|or@3|a|-241|29|pin@401||-241|27
Awire|ILL|D5G2;Y-3;||900|Decode|ILL|-119.5|45|pin@404||-119.5|43.5
Awire|INmux[0]|D5G2;Y-4;||900|Decode|DMEM_RW|-95.5|44.5|pin@209||-95.5|41.5
Awire|INmux[0]|D5G2;||0|buf@10|a|-54.5|91|pin@479||-69.5|91
Awire|INmux[1]|D5G2;X1;Y-2;||900|Decode|LD_REG|-104.5|44.5|pin@210||-104.5|41.5
Awire|INmux[1]|D5G2;||0|buf@9|a|-55.5|101|pin@478||-71|101
Awire|IR[0]|D5G2;X-7;||0|buf@13|a|-50.5|-42.5|pin@513||-58.5|-42.5
Awire|IR[1]|D5G2;X-7;||0|buf@12|a|-50.5|-37|pin@512||-58.5|-37
Awire|IR[2]|D5G2;X-7;||0|buf@11|a|-50.5|-31.5|pin@514||-58.5|-31.5
Abus|IR[5:3]|D5G2;X-7.5;Y3;||BIJX0|drmux|X1[2:0]|-125|8.5|pin@411||-137|8.5
Abus|IR[8:0]|D8G2;X-11;Y-4;||BIJX0|pin@310||-94|-20.5|pin@311||-136|-20.5
Abus|IR[8:6]|D5G2;X-27.5;Y3;||BIJ0|RegFile|SR2[2:0]|-84.5|16.5|pin@232||-137.5|16.5
Abus|IR[8:6]|D5G2;X-12;||IJ0|ALUInput@1|SR[2:0]|-51|-73|pin@502||-66|-73
Abus|IR[11:9]|D5G2;X-6.5;Y4;||BIJX1800|pin@481||-131|23.5|RegFile|SR1[2:0]|-84.5|23.5
Abus|IR[11:9]|D5G2;X-13;||IJ0|ALUInput@0|SR[2:0]|-51|-60|pin@498||-66|-60
Awire|IR[11]|D5G2;X-1;Y-2;||900|and@2|a|-255|29.5|pin@390||-255|28
Awire|IR[11]|D5G2;X-0.5;Y-2;||900|buf@2|a|-247|13|pin@391||-247|11.5
Abus|IR[15:0]|D8G2;X-1.5;Y1;||IJ1800|IMEM|out[15:0]|-153.5|6.5|pin@129||-145.5|6.5
Abus|IR[15:12]|D5G2;X-7;||BIJ900|pin@218||-138.5|50|pin@307||-138.5|40
Abus|IR[15:12]|D5G2;X-14;||IJ0|ALUInput@0|IRInput[2:0]|-51|-56|pin@496||-67|-56
Abus|IR[15:12]|D5G2;X-14;||IJ0|ALUInput@1|IRInput[2:0]|-51|-69|pin@500||-67|-69
Abus|I_interface[33:0]|D5G2;Y2.5;||IJ2700|IMEM|MMUinterface[33:0]|-162|17|pin@336||-162|18.5
Abus|I_interface[33:0]|D5G2;Y1.5;||IJ0|MMU|I_interface|-171|122|pin@337||-182|122
Awire|InputForDff[0]|D5G2;X7;Y3;||0|pin@450||-36|91|buf@10|y|-49.5|91
Awire|InputForDff[1]|D5G2;X8;Y3;||0|pin@453||-37|101|buf@9|y|-50.5|101
Awire|InputForDff[2]|D5G2;X1;Y3;||0|pin@462||-38|113|buf@3|y|-58|113
Awire|InputForDff[3]|D5G2;X3;Y2;||0|pin@468||-38|125|buf@4|y|-52|125
Abus|InputForDff[15:0]|D5G2;X-3;Y-4;||IJ0|d_ff_16@9|D[15:0]|-34|86|pin@447||-62|86
Awire|Mwe|D5G2;Y-4;||900|Decode|ALUctl[0]|-84|44.5|pin@207||-84|41.5
Awire|Mwe|D5G2;Y1;||0|buf@3|a|-63|113|pin@472||-73|113
Awire|PCmux|D5G2;X-3.5;||2700|pcmux|sel|-185|38.5|pin@298||-185|71.5
Abus|PCout[15:0]|D4G2;X-0.5;Y4.5;||BIJ900|Add_1|in[15:0]|-172|32|pin@286||-172|10
Abus|PCplusOne[15:0]|D8G2;X-11;Y1;||IJ1800|pin@317||-122|65|pin@318||-4|65
Abus|PCplusOne[15:0]|D5G2;X-9;||BIJ0|SavedPC|D[15:0]|-219.5|2|pin@371||-220.5|2
Abus|PSR[15:0]|D5G2;Y1.5;||IJ1800|PSR|Q[15:0]|-244.5|59.5|pin@379||-237|59.5
Abus|PSR[15:0]|D5G2;Y1.5;||IJ0|SavedPSR|D[15:0]|-284|57.5|pin@380||-296|57.5
Awire|PipeINmux[0]|D5G2;X1;Y1;||1800|buf@8|y|5|92|pin@477||14.5|92
Abus|PipeINmux[1:0]|D5G2;X-0.5;Y-4.5;||IJ900|mux16_4x@0|sel[1:0]|52|12|pin@302||52|9
Awire|PipeINmux[1]|D5G2;X1;Y1.5;||1800|buf@7|y|5|101|pin@476||14|101
Awire|PipeMwe|D5G2;X3;Y-4;||900|DMEM|D_RW|29.5|37.5|pin@421||29.5|34
Awire|PipeMwe|D5G2;Y1;||1800|buf@6|y|5.5|113|pin@475||13.5|113
Awire|PipeRwe|D5G2;X2.5;Y-4;||900|RegFile|LD_REG|-79|0|pin@201||-79|-3.5
Awire|PipeRwe|D5G2;Y1;||1800|buf@5|y|3|125|pin@474||12.5|125
Awire|PipeRwe|D5G2;X-14;||0|ALUInput@0|Rwe|-51|-58|pin@499||-65|-58
Awire|PipeRwe|D5G2;X-13;||0|ALUInput@1|Rwe|-51|-71|pin@503||-65|-71
Awire|Rwe|D5G2;Y-2;||900|Decode|ALUctl[1]|-89|44.5|pin@208||-89|41.5
Awire|Rwe|D5G2;Y1;||0|buf@4|a|-57|125|pin@473||-69|125
Awire|SYS|D5G2;Y-3.5;||900|Decode|SYS|-115|45|pin@364||-115|42.5
Awire|SYS|D5G2;X1;Y-2;||900|and@2|a|-251|29.5|pin@389||-251|28
Awire|SYS|D5G2;X0.5;Y-3;||900|and@3|a|-243|18.5|pin@402||-243|15.5
Awire|SYS_ACT|D5G2;X5;Y1;||2700|or@0|y|-248|51.5|PSR|we|-248|55
Awire|SYS_ACT|D5G2;X0.5;Y-2;||900|sysmux|sel|-189.5|5.5|pin@403||-189.5|4
Awire|SYS_CALL|D5G2;Y-3;||900|SavedPSR|we|-275.5|53|pin@381||-275.5|50
Awire|SYS_CALL|D5G2;X5.5;||900|or@0|a|-246|43.5|pin@386||-246|39
Awire|SYS_CALL|D5G2;X3;Y-2.5;||900|SavedPC|we|-211|-2.5|pin@393||-211|-3
Awire|SYS_RET|D5G2;X-1.5;Y-2;||900|mux16_2x@1|sel|-197|3.5|pin@377||-197|2
Awire|SYS_RET|D5G2;Y-2;||900|mux16_2x@2|sel|-262.5|55|pin@378||-262.5|53
Awire|SYS_RET|D5G2;X-5;||900|or@0|a|-250|43.5|pin@395||-250|39
Awire|clk|D5G2;X1.5;Y-0.5;||900|RegFile|clk|-68.5|0|pin@136||-68.5|-3.5
Awire|clk|D5G2;Y-2.5;||900|PC|clk|-180.5|6|pin@135||-180.5|4
Awire|clk|D5G2;Y2.5;||2700|CLK|out|-174.5|-5.5|pin@308||-174.5|-4
Awire|clk|D5G2;Y-3;||900|MMU|clk|-151|110|pin@338||-151|107.5
Awire|clk|D5G2;Y-2;||900|SavedPC|clk|-215.5|-2|pin@375||-215.5|-2.5
Awire|clk|D5G2;Y-1.5;||900|IMEM|clk|-165|-1.5|pin@376||-165|-2.5
Awire|clk|D5G1;||900|PSR|clk|-252.5|55.5|pin@382||-252.5|53
Awire|clk|D5G1;||900|SavedPSR|clk|-280|53.5|pin@383||-280|52
Awire|clk|D5G2;X-3;||900|d_ff_16@1|clk|7|61|pin@416||7|56
Awire|clk|D5G2;X-3;||900|d_ff_16@2|clk|8|46|pin@418||8|45
Awire|clk|D5G1;||900|DMEM|clk|25.5|37.5|pin@420||25.5|32
Awire|clk|D5G2;X-3;||900|d_ff_16@3|clk|8|34|pin@423||8|31
Awire|clk|D5G2;X-3;||900|d_ff_16@4|clk|8|22|pin@427||8|19
Awire|clk|D5G2;X-3;||900|d_ff_16@5|clk|8|7|pin@431||8|2
Awire|clk|D5G2;X-3;||900|d_ff_16@7|clk|8|-40|pin@441||8|-44
Awire|clk|D5G2;X-3;||900|d_ff_16@8|clk|-108|-13|pin@443||-108|-18
Awire|clk|D5G2;X-3;||900|d_ff_16@9|clk|-30|82|pin@445||-30|77
Awire|clk|D5G2;X-3;||900|d_ff_16@6|clk|7|-18|pin@436||7|-23
Abus|net@72|||BIJ1800|pin@67||-81.5|-20.5|SEXT9|in[8:0]|-52.5|-20.5
Awire|net@126|||0|PC|we|-176|5.5|pin@123||-176|5.5
Abus|net@136|||BIJ900|pin@129||-145.5|6.5|pin@131||-145.5|-16
Awire|net@141|||2700|1v@0|out|-176|4.5|pin@123||-176|5.5
Abus|net@170|||BIJ0|RegFile|in[15:0]|-84.5|4.5|pin@147||-88|4.5
Awire|net@266|||900|RegFile|LD_REG|-79|0|pin@200||-79|-1
Abus|net@337|||IJ1800|DMEM|out[15:0]|37|42|pin@270||41|42
Abus|net@365|||BIJX900|pin@147||-88|4.5|pin@283||-88|-25.5
Abus|net@370|||IJ1800|PC|Q[15:0]|-172.5|10|pin@286||-172|10
Abus|net@371|||BIJ1800|pin@286||-172|10|IMEM|addr[15:0]|-170|10
Abus|net@375|||BIJ1800|pin@287||-195|34|pcmux|out[15:0]|-187.5|34
Abus|net@376|||BIJ2700|pcmux|in1[15:0]|-182.5|36|pin@288||-182.5|60
Abus|net@388|||BIJ1800|pcmux|in0[15:0]|-182.5|32|Add_1|out[15:0]|-179|32
Abus|net@389|||BIJY2700|Add_1|out[15:0]|-179|32|pin@296||-179|46
Abus|net@390|||IJ900|pin@292||-179|65|pin@296||-179|46
Awire|net@392|||0|and@0|y|-176|71.5|pin@298||-185|71.5
Abus|net@398|||BIJX2700|mux16_4x@0|in00[15:0]|47|25.5|pin@294||47|65
Abus|net@400|||BIJX2700|pin@284||56.5|-25.5|mux16_4x@0|out[15:0]|56.5|20.5
Abus|net@401|||BIJ0|mux16_4x@0|in01[15:0]|47|22.5|pin@279||41|22.5
Abus|net@405|||BIJ0|mux16_4x@0|in11[15:0]|47.25|16.25|pin@304||41|16.25
Abus|net@410|||BIJX0|Decode|opcode[3:0]|-135|50|pin@218||-138.5|50
Awire|net@412|||BY2700|pin@300||-61.5|33.5|pin@301||-61.5|56
Abus|net@415|||IJ0|pin@67||-81.5|-20.5|pin@310||-94|-20.5
Abus|net@417|||BIJ2700|pin@129||-145.5|6.5|pin@130||-145.5|25.5
Abus|net@422|||BIJ900|ALU|func[2:0]|30.5|10.5|pin@312||30.5|4
Abus|net@423|||BIJY1800|pin@292||-179|65|pin@317||-122|65
Abus|net@427|||BIJY0|pin@290||-54|60|pin@288||-182.5|60
Abus|net@429|||BIJ1800|sysmux|out[15:0]|-187|10|PC|D[15:0]|-184.5|10
Abus|net@430|||BIJ1800|pin@53||-195|12|sysmux|in0[15:0]|-192|12
Abus|net@432|||BIJ1800|mux16_2x@1|out[15:0]|-194.5|8|sysmux|in1[15:0]|-192|8
Abus|net@433|||BIJ1800|WORD_16_@0|out[15:0]|-201.5|10|mux16_2x@1|in0[15:0]|-199.5|10
Abus|net@435|||BIJ0|mux16_2x@1|in1[15:0]|-199.5|6|pin@369||-203.5|6
Abus|net@436|||BIJ900|pin@369||-203.5|6|pin@370||-203.5|2
Abus|net@437|||BIJ0|pin@370||-203.5|2|SavedPC|Q[15:0]|-207.5|2
Abus|net@440|||BIJ1800|mux16_2x@2|out[15:0]|-260|59.5|PSR|D[15:0]|-256.5|59.5
Abus|net@441|||BIJ1800|SavedPSR|Q[15:0]|-272|57.5|mux16_2x@2|in1[15:0]|-265|57.5
Abus|net@442|||BIJ1800|WORD_16_@1|out[15:0]|-271.5|66.5|pin@385||-265|66.5
Awire|net@452|||G2700|buf@2|y|-247|16|and@3|a|-247|18.5
Awire|net@454|||0|pin@394||-243|39|pin@386||-246|39
Awire|net@456|||0|pin@395||-250|39|pin@396||-253|39
Awire|net@457|||900|pin@396||-253|39|and@2|y|-253|37
Awire|net@458|||900|pin@394||-243|39|or@3|y|-243|37
Awire|net@459|||2700|and@3|y|-245|26|or@3|a|-245|29
Awire|net@468|||900|d_ff_16@1|we|11.5|60.5|pin@415||11.5|57
Awire|net@469|||0|logic_1@1|out|12|57|pin@415||11.5|57
Abus|net@470|||IJ0|d_ff_16@1|D[15:0]|3|65|pin@318||-4|65
Abus|net@471|||IJ1800|d_ff_16@1|Q[15:0]|15|65|pin@294||47|65
Awire|net@473|||900|d_ff_16@2|we|12.5|45.5|pin@417||12.5|45
Awire|net@474|||0|logic_1@2|out|13|45|pin@417||12.5|45
Abus|net@475|||IJ0|DMEM|addr[15:0]|23|50|d_ff_16@2|Q[15:0]|16|50
Abus|net@476|||BIJX2700|pin@267||-54|15.5|pin@419||-54|50
Abus|net@477|||BIJX2700|pin@419||-54|50|pin@290||-54|60
Abus|net@478|||IJ0|d_ff_16@2|D[15:0]|4|50|pin@419||-54|50
Awire|net@481|||900|d_ff_16@3|we|12.5|33.5|pin@422||12.5|32
Awire|net@482|||0|logic_1@3|out|13|32|pin@422||12.5|32
Abus|net@483|||IJ0|DMEM|in[15:0]|23|43|pin@424||16|43
Abus|net@484|||IJ900|pin@424||16|43|d_ff_16@3|Q[15:0]|16|38
Abus|net@485|||IJ2700|pin@264||-47|37|pin@425||-47|38
Abus|net@486|||IJ0|d_ff_16@3|D[15:0]|4|38|pin@425||-47|38
Awire|net@487|||900|d_ff_16@4|we|12.5|21.5|pin@426||12.5|20
Awire|net@488|||0|logic_1@4|out|13|20|pin@426||12.5|20
Abus|net@492|||IJ0|ALU|A[15:0]|26|23.5|pin@429||16|23.5
Abus|net@493|||IJ900|d_ff_16@4|Q[15:0]|16|26|pin@429||16|23.5
Awire|net@494|||900|d_ff_16@5|we|12.5|6.5|pin@430||12.5|3
Awire|net@495|||0|logic_1@5|out|13|3|pin@430||12.5|3
Abus|net@498|||IJ0|ALU|B[15:0]|26|15.5|pin@433||17|15.5
Abus|net@499|||IJ900|pin@433||17|15.5|pin@434||17|11
Abus|net@500|||IJ1800|d_ff_16@5|Q[15:0]|16|11|pin@434||17|11
Awire|net@501|||900|d_ff_16@6|we|11.5|-18.5|pin@435||11.5|-22
Awire|net@502|||0|logic_1@6|out|12|-22|pin@435||11.5|-22
Abus|net@503|||IJ2700|SEXT9|out[15:0]|-46.5|-20.5|pin@437||-46.5|-14
Abus|net@504|||IJ1800|pin@437||-46.5|-14|pin@438||3|-14
Abus|net@505|||IJ900|d_ff_16@6|D[15:0]|3|-14|pin@438||3|-14
Abus|net@506|||BIJX900|pin@304||41|16.25|pin@439||41|-14
Abus|net@508|||IJ1800|d_ff_16@6|Q[15:0]|15|-14|pin@439||41|-14
Awire|net@509|||900|d_ff_16@7|we|12.5|-40.5|pin@440||12.5|-43
Awire|net@510|||0|logic_1@7|out|13|-43|pin@440||12.5|-43
Awire|net@513|||900|d_ff_16@8|we|-103.5|-13.5|pin@442||-103.5|-17
Awire|net@514|||0|logic_1@8|out|-103|-17|pin@442||-103.5|-17
Awire|net@516|||900|d_ff_16@9|we|-25.5|81.5|pin@444||-25.5|78
Awire|net@517|||0|logic_1@9|out|-25|78|pin@444||-25.5|78
Abus|net@519|||IJ0|drmux|X0[2:0]|-125|12|pin@480||-131|12
Abus|net@520|||BIJX1800|pin@410||-137.5|23.5|pin@481||-131|23.5
Abus|net@521|||IJ2700|pin@480||-131|12|pin@481||-131|23.5
Abus|net@522|||IJ1800|drmux|out[2:0]|-121|10|pin@482||-117|10
Abus|net@524|||IJ0|RegFile|DR[2:0]|-84.5|10|pin@484||-96|10
Abus|net@527|||BIJX900|pin@264||-47|37|pin@488||-47|28
Abus|net@528|||BIJX900|pin@488||-47|28|pin@265||-47|23.5
Abus|net@529|||IJ0|mux16_2x@3|in0[15:0]|-21.5|28|pin@488||-47|28
Abus|net@531|||IJ900|pin@267||-54|15.5|pin@489||-54|13
Abus|net@532|||IJ0|mux16_2x@4|in0[15:0]|-21.5|13|pin@489||-54|13
Abus|net@536|||IJ0|mux16_2x@3|in1[15:0]|-21.5|24|pin@491||-29|24
Abus|net@537|||BX0|pin@492||-29|-25.5|pin@283||-88|-25.5
Abus|net@539|||IJ900|pin@491||-29|24|pin@493||-29|9
Abus|net@540|||IJ900|pin@493||-29|9|pin@492||-29|-25.5
Abus|net@541|||IJ0|mux16_2x@4|in1[15:0]|-21.5|9|pin@493||-29|9
Abus|newPSR[15:0]|D5G2;Y4.5;||BIJ2700|mux16_2x@2|in0[15:0]|-265|61.5|pin@385||-265|66.5
Abus|nextPC[15:0]|D4G2;X11.5;Y-1;||BIJX2700|pin@53||-195|12|pin@287||-195|34
Abus|out1[15:0]|D5G2;X-3;Y-1.5;||IJ1800|RegFile|SR1out[15:0]|-66|23.5|pin@265||-47|23.5
Awire|out1[15]|D5G2;Y-4.5;||2700|pin@299||-61.5|26|pin@300||-61.5|33.5
Abus|out2[15:0]|D8G2;X-0.5;Y-2.5;||IJ1800|RegFile|out2[15:0]|-66|15.5|pin@267||-54|15.5
Abus|reg_in[15:0]|D8G2;X1.5;Y-4.5;||BX0|pin@284||56.5|-25.5|pin@492||-29|-25.5
Awire|takeBR|D5G2;X6;||BX1800|and@0|a|-168.5|69.5|pin@216||-164.5|69.5
Awire|takeBR|D8G2;||BY0|pin@301||-61.5|56|pin@309||-70.5|56
X

# Cell 0_LC4_sim;1{sch}
C0_LC4_sim;1{sch}||schematic|1424411224077|1429814805507|
I0_LC4_Top;1{ic}|LC4|D6G2;X-2;Y-0.5;|-2|69|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
Ngeneric:Invisible-Pin|pin@0||-76|43.5|||||VERILOG_code(D6G2;)S[//-------------------------------------------,//-- SIMULATION CONTROL AND DISPLAY,//------------------------------------------,/**/ always @(negedge LC4.clk) begin,/**/     #500,"/**/     $display(\"\");","/**/     $display(\"=======================(%0d)===========\", $time);","/**/     $display(\"\");",/**/     LC4.RegFile.showRegs();,"/**/     $display(\"\");",/**/     showMEM( LC4.PCout );,"/**/     $display(\"============================================\");","/**/     $display(\"\");",/**/     $stop(0);,/**/ end,/**/ initial begin,/**/     showBanner();,/**/ end]
Ngeneric:Invisible-Pin|pin@1||-77|12|||||VERILOG_code(D6G2;)S[  /**/ task showBanner;,  /**/   begin,"  /**/       $display(\"#####################################################\");","  /**/       $display(\"###   LC4, starting simulation, attempted to read prog.bin. \");","  /**/       $display(\"###     simulation controls:                           \");","  /**/       $display(\"###      \\\"cont\\\":     single step execution \");","  /**/       $display(\"###      \\\"$finish\\\":  exit simulation\");","  /**/       $display(\"#####################################################\");",  /**/   end,  /**/ endtask]
Ngeneric:Invisible-Pin|pin@2||93|-47.5|||||ART_message(D5G2;)SIGNORE ME
Ngeneric:Invisible-Pin|pin@3||43|41|||||VERILOG_code(BD6FCourier New;G2;)S[    /**/ task showMEM;,"    /**/   input [15:0] addr;","    /**/   reg [15:0] ad;",    /**/   integer i;,    /**/   begin,"    /**/     $display(  \"                ---- Memory ----\");","    /**/     $display(  \"      addr      ---- content----       translation\");","    /**/     $display(  \"      ----      ----------------       ----------------\");",    /**/     for ( i = -4; i < 0; i = i + 1 ) begin,    /**/         ad = addr + i;,"    /**/         $write(\"      %h:     %b       \", ad, LC4.MMU.data[ ad ]);","    /**/         showInstruction( LC4.MMU.data[ ad ] );","    /**/         $display(\"\");",    /**/     end,"    /**/     $write(    \"PC==> %h:     %b <==   \", addr, LC4.MMU.data[ addr ]);","    /**/     showInstruction( LC4.MMU.data[ addr ] );","    /**/     $display(\"\");",    /**/     for ( i = 1; i < 6; i = i + 1 ) begin,    /**/         ad = addr + i;,"    /**/         $write(\"      %h:     %b       \", ad, LC4.MMU.data[ ad ]);","    /**/         showInstruction( LC4.MMU.data[ ad ] );","    /**/         $display(\"\");",    /**/     end,"    /**/     $display(  \"                ----------------\");",    /**/   end,    /**/ endtask]
Ngeneric:Invisible-Pin|pin@4||-76.5|-15|||||VERILOG_code(D6G2;)S[  /**/ task showInstruction;,"  /**/   input [15:0] instr;",  /**/   begin,"  /**/     case ( instr[15:12] )",  /**/       4'b0000  : showALU( instr );,  /**/       4'b0001  : showLIM( instr );,  /**/       4'b0010  : showLDR( instr );,  /**/       4'b0011  : showSTR( instr );,  /**/       4'b0100  : showLEA( instr );,  /**/       4'b0101  : showBRR( instr );,  /**/       4'b0110  : showSYS( instr );,"  /**/       default  : $write(\"unknown instruction\");",  /**/     endcase,  /**/   end,  /**/ endtask]
Ngeneric:Invisible-Pin|pin@5||-29.5|-13|||||VERILOG_code(D6G2;)S[  /**/ task showALU;,"  /**/   input [15:0] instr;",  /**/   begin,"  /**/     $write(\"ALU \");","  /**/     $write(\" SR%d \", instr[11:9]);","  /**/     $write(\" SR%d \", instr[8:6]);","  /**/     $write(\" DR%d \", instr[5:3]);","  /**/     showFun(instr[2:0]);","  /**/     $write(\"  \");",  /**/   end,  /**/ endtask]
Ngeneric:Invisible-Pin|pin@6||3.5|-15|||||VERILOG_code(D6G2;)S[  /**/ task showFun;,"  /**/   input [2:0] num;",  /**/   begin,  /**/       case( num ),"  /**/         3'b000  : $write(\"ADD \");","  /**/         3'b100  : $write(\"SUB \");","  /**/         3'b001  : $write(\"AND \");","  /**/         3'b101  : $write(\"iOR \");","  /**/         3'b010  : $write(\"NOT \");","  /**/         3'b110  : $write(\"NOR \");","  /**/         3'b011  : $write(\"INC \");","  /**/         3'b111  : $write(\"DEC \");","  /**/         default : $write(\"unknown \");",  /**/       endcase,  /**/   end,  /**/ endtask]
Ngeneric:Invisible-Pin|pin@9||38|-8|||||VERILOG_code(D6G2;)S[  /**/ task showLIM;,"  /**/   input [15:0] instr;",  /**/   begin,"  /**/     $write(\"LIM \");","  /**/     $write(\" DR%d \", instr[11:9]);","  /**/     $write(\" %x \", instr[8:0]);","  /**/     $write(\"  \");",  /**/   end,  /**/ endtask]
Ngeneric:Invisible-Pin|pin@11||-1.5|-44.5|||||VERILOG_code(D6G2;)S[  /**/ task showLDR;,"  /**/   input [15:0] instr;",  /**/   begin,"  /**/     $write(\"LDR \");","  /**/     $write(\" DR%d \", instr[11:9]);","  /**/     $write(\" AR%d \", instr[8:6]);","  /**/     $write(\"  \");",  /**/   end,  /**/ endtask]
Ngeneric:Invisible-Pin|pin@13||32.5|-43|||||VERILOG_code(D6G2;)S[  /**/ task showSTR;,"  /**/   input [15:0] instr;",  /**/   begin,"  /**/     $write(\"STR \");","  /**/     $write(\" SR%d \", instr[11:9]);","  /**/     $write(\" AR%d \", instr[8:6]);","  /**/     $write(\"  \");",  /**/   end,  /**/ endtask]
Ngeneric:Invisible-Pin|pin@15||74|-6.5|||||VERILOG_code(D6G2;)S[  /**/ task showLEA;,"  /**/   input [15:0] instr;",  /**/   begin,"  /**/     $write(\"LEA \");","  /**/     $write(\" DR%d \", instr[11:9]);","  /**/     $write(\"  \");",  /**/   end,  /**/ endtask]
Ngeneric:Invisible-Pin|pin@17||-37|-44|||||VERILOG_code(D6G2;)S[  /**/ task showBRR;,"  /**/   input [15:0] instr;",  /**/   begin,"  /**/     $write(\"BRR \");","  /**/     $write(\" CR%d \", instr[11:9]);","  /**/     $write(\" AR%d \", instr[8:6]);","  /**/     $write(\"  \");",  /**/   end,  /**/ endtask]
Ngeneric:Invisible-Pin|pin@19||-75.5|-45|||||VERILOG_code(D6G2;)S[  /**/ task showSYS;,"  /**/   input [15:0] instr;",  /**/   begin,"  /**/       $write(\"SYS \"); ","  /**/       case( instr[11:9] )","  /**/         3'b000  : $write(\"CALL \");","  /**/         3'b100  : $write(\"RET \");","  /**/         default : $write(\"unknown \");",  /**/      endcase,"  /**/      $write(\"  \");",  /**/   end,  /**/ endtask]
X

# Cell ALU;1{ic}
CALU;1{ic}||artwork|1217845132223|1380355187025|E
Ngeneric:Facet-Center|art@0||0|0||||AV
Nschematic:Bus_Pin|pin@0||-4|7||||
Ngeneric:Invisible-Pin|pin@1||-3|7|1|1||
Nschematic:Bus_Pin|pin@2||-4|-1||||
Ngeneric:Invisible-Pin|pin@3||-3|-1|1|1||
Nschematic:Bus_Pin|pin@4||5|3||||
Ngeneric:Invisible-Pin|pin@5||4|3|1|1||
Ngeneric:Invisible-Pin|pin@8||2.5|8|||||ART_message(BD5FTimes New Roman;G1;I)SALU
Ngeneric:Invisible-Pin|pin@9||-2|7|||||ART_message(D5G2;)SA
Ngeneric:Invisible-Pin|pin@10||-2|-1|||||ART_message(D5G2;)SB
Ngeneric:Invisible-Pin|pin@12||0.5|-3|||||ART_message(D5G1;)Sfunc[2:0]
Nschematic:Bus_Pin|pin@13||0.5|-6|||R|
Ngeneric:Invisible-Pin|pin@14||0.5|-4.5|1|1|R|
NPin|pin@16||-3|12|1|1||
NPin|pin@17||4|9|1|1||
NPin|pin@18||4|-3|1|1||
NPin|pin@19||-3|-6|1|1||
NPin|pin@20||-3|1|1|1||
NPin|pin@21||-1|3|1|1||
NPin|pin@22||-3|5|1|1||
Aschematic:bus|net@0|||BIJX0|pin@1||-3|7|pin@0||-4|7
Aschematic:bus|net@1|||BIJX0|pin@3||-3|-1|pin@2||-4|-1
Aschematic:bus|net@2|||IJ1800|pin@5||4|3|pin@4||5|3
Aschematic:bus|net@4|||IJ900|pin@14||0.5|-4.5|pin@13||0.5|-6
AThicker|net@6|||FS2250|pin@20||-3|1|pin@21||-1|3
AThicker|net@7|||FS3150|pin@21||-1|3|pin@22||-3|5
AThicker|net@8|||FS2700|pin@22||-3|5|pin@16||-3|12
AThicker|net@9|||FS1568|pin@16||-3|12|pin@17||4|9
AThicker|net@10|||FS900|pin@17||4|9|pin@18||4|-3
AThicker|net@11|||FS232|pin@18||4|-3|pin@19||-3|-6
AThicker|net@12|||FS2700|pin@19||-3|-6|pin@20||-3|1
EA[15:0]||D5G2;X-4;|pin@0||I
EB[15:0]||D5G2;X-4;|pin@2||I
Efunc[2:0]||D5G2;X-1;Y-0.5;|pin@13||I
Eout[15:0]||D5G2;X5;|pin@4||O
X

# Cell ALU;1{sch}
CALU;1{sch}||schematic|1217767509014|1380508941739|
Imux16_4x1;1{ic}|MUX16_4x@0||9|-1|RRR||D5G4;
Iadd16;1{ic}|add16@0||39.5|20|RRR||D5G4;
Iadd16;1{ic}|add16@1||-30|11.5|RRR||D5G4;
IALU;1{ic}|alu@0||65|23|||D5G4;
Iand16;1{ic}|and16@0||9|40.5|RRR||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
Iconst16_1;1{ic}|const16_@0||-45.5|48.5|||D2G4;
Iincrement16;1{ic}|incremen@0||-35|30|RRR||D5G4;
Imux16_2x1;1{ic}|mux16_2x@0||38.5|30.5|RRR||D2G4;
Imux16_2x1;1{ic}|mux16_2x@1||13|16|RRR||D2G4;
Imux16_2x1;1{ic}|mux16_2x@2||3|49|RRR||D2G4;
Imux16_2x1;1{ic}|mux16_2x@3||18.5|49|RRR||D2G4;
Imux16_2x1;1{ic}|mux16_2x@4||-3|16|RRR||D2G4;
Imux16_2x1;1{ic}|mux16_2x@5||-31|18.5|RRR||D2G4;
Inot16;1{ic}|not16@0||-35|39.5|RRR||D5G4;
Inot16;1{ic}|not16@3||9|27|RRR||D5G4;
Inot16;1{ic}|not16@4||-9.5|77|RRR||D5G4;
Inot16;1{ic}|not16@5||-23|77|RRR||D5G4;
NBus_Pin|pin@3||4.75|5.5||||
NBus_Pin|pin@6||39.5|12||||
NBus_Pin|pin@7||14|12||||
NBus_Pin|pin@10||-9.5|89||||
NBus_Pin|pin@13||-23|89||||
NBus_Pin|pin@15||9|-14||||
NBus_Pin|pin@18||8|8||||
NBus_Pin|pin@27||-42.5|-8||||
NBus_Pin|pin@28||-27|-8||||
NBus_Pin|pin@35||-13.5|-1||||
Ngeneric:Invisible-Pin|pin@36||-80.5|16.5|||||ART_message(D6G2;)S["//-- operation    func[2:0]","//--                 ctl    sel[1:0]",//-- ----------   --------,//-- ADD          0    00,//-- SUB          1    00,//-- AND          0    01,//-- OR            1     01,//-- NOT          0    10,//-- NOR          1    10,//-- INC            0    11,//-- DEC          1     11]
Ngeneric:Invisible-Pin|pin@37||-80.5|68.5|||||ART_message(D6G2;)S[Example: 2-source instruction,format,---------------------,opcode     S1    S2   DR    func,0000        001  010  011    000,semantics,-----------------------------,ALU  R1   R2   R3  ADD,R1 + R2 ===> R3,ALU semantics,-----------------------------,R1 ===> A  R2 ===> B,sel = 00]
Ngeneric:Invisible-Pin|pin@38||-80.5|42.5|||||ART_message(D6G2;)S[Example,1-source instruction format,---------------------,opcode     S1    S2   DR    func,0000        001  001  101    110,1-source instruction semantics,-----------------------------,ALU  R1   R1    R5  NOT,~R1 ===> R5]
NBus_Pin|pin@43||38.5|53.5||||
NWire_Pin|pin@45||26|32.5||||
NBus_Pin|pin@46||42.5|32||||
NBus_Pin|pin@47||13|33.5||||
NBus_Pin|pin@48||9|33.5||||
NWire_Pin|pin@49||1.5|18||||
NBus_Pin|pin@50||1|45.5||||
NBus_Pin|pin@51||16.5|46||||
NBus_Pin|pin@52||16.5|45.5||||
NBus_Pin|pin@53||-9.5|67.5||||
NBus_Pin|pin@55||34.5|49.5||||
NBus_Pin|pin@56||-23|67.5||||
NBus_Pin|pin@59||18.5|62||||
NBus_Pin|pin@60||14.5|59||||
NBus_Pin|pin@61||3|61.5||||
NBus_Pin|pin@62||-1|57.5||||
NWire_Pin|pin@63||-10|51||||
NWire_Pin|pin@64||6.5|51||||
NBus_Pin|pin@65||-4.5|8||||
NBus_Pin|pin@66||-5|8||||
NBus_Pin|pin@67||-3|27||||
NBus_Pin|pin@68||-7|33.5||||
NWire_Pin|pin@69||-15.5|18||||
NWire_Pin|pin@72||-43|20.5||||
NBus_Pin|pin@74||-31|48.5||||
NBus_Pin|pin@75||-27|26.5||||
NBus_Pin|pin@76||-35|48.5||||
NBus_Pin|pin@77||-27|18||||
NBus_Pin|pin@78||-30|5.5||||
Iincrement16;1{ic}|plus1@0||34.5|44|RRR||D5G4;
Abus|ANDout[15:0]|D8G2;Y0.5;||IJ0|pin@48||9|33.5|pin@68||-7|33.5
Abus|S1[15:0]|D4G2;X6;Y5.5;||IJ2700|add16@0|A[15:0]|42.5|25|pin@46||42.5|32
Abus|S1[15:0]|D4G2;X-0.5;Y-1;||IJ2700|not16@4|B[15:0]|-9.5|81|pin@10||-9.5|89
Abus|S1[15:0]|D4G2;X4.5;Y6;||IJ2700|mux16_2x@3|in0[15:0]|18.5|53.5|pin@59||18.5|62
Abus|S1[15:0]|D8G2;Y0.5;||IJ900|pin@75||-27|26.5|pin@77||-27|18
Abus|S2[15:0]|D4G2;X3;Y10.5;||IJ2700|mux16_2x@0|in0[15:0]|38.5|35|pin@43||38.5|53.5
Abus|S2[15:0]|D4G2;X-0.5;||IJ2700|not16@5|B[15:0]|-23|81|pin@13||-23|89
Abus|S2[15:0]|D4G2;X3.5;Y6;||IJ2700|mux16_2x@2|in0[15:0]|3|53.5|pin@61||3|61.5
Abus|addB[15:0]|D4G2;X-0.5;||IJ900|mux16_2x@0|out[15:0]|36.5|30|add16@0|B[15:0]|36.5|25
Abus|add[15:0]|D8G2;Y0.5;||IJ0|pin@6||39.5|12|pin@7||14|12
Abus|andA[15:0]|D8G2;X6;Y-2.5;||IJ1800|and16@0|A[15:0]|12|45.5|pin@52||16.5|45.5
Abus|andB[15:0]|D8G2;X-6;Y-2.5;||IJ1800|pin@50||1|45.5|and16@0|B[15:0]|6|45.5
Abus|func[1:0]|D5G2;Y1.5;||IJ0|MUX16_4x@0|sel[1:0]|0.5|-1|pin@35||-13.5|-1
Awire|func[2]|D8G2;||0|mux16_2x@0|sel|32|32.5|pin@45||26|32.5
Awire|func[2]|D8G2;||0|mux16_2x@1|sel|6.5|18|pin@49||1.5|18
Awire|func[2]|D8G2;||0|mux16_2x@2|sel|-3.5|51|pin@63||-10|51
Awire|func[2]|D8G2;||0|mux16_2x@3|sel|12|51|pin@64||6.5|51
Awire|func[2]|D8G2;||0|mux16_2x@4|sel|-9.5|18|pin@69||-15.5|18
Awire|func[2]|D8G2;||0|mux16_2x@5|sel|-37.5|20.5|pin@72||-43|20.5
Abus|nS1[15:0]|D4G2;X-0.5;Y0.5;||IJ900|not16@4|out[15:0]|-9.5|72|pin@53||-9.5|67.5
Abus|nS1[15:0]|D4G2;X2.5;Y4.5;||IJ2700|mux16_2x@3|in1[15:0]|14.5|53.5|pin@60||14.5|59
Abus|nS1[15:0]|D4G2;X6.5;Y5;||IJ2700|mux16_2x@4|in0[15:0]|-3|20.5|pin@67||-3|27
Abus|nS2[15:0]|D4G2;X3;Y3.5;||IJ2700|plus1@0|in[15:0]|34.5|47|pin@55||34.5|49.5
Abus|nS2[15:0]|D4G2;X-0.5;||IJ900|not16@5|out[15:0]|-23|72|pin@56||-23|67.5
Abus|nS2[15:0]|D4G2;X3;Y4;||IJ2700|mux16_2x@2|in1[15:0]|-1|53.5|pin@62||-1|57.5
Abus|net@3|||IJ2700|MUX16_4x@0|in11[15:0]|4.75|3.75|pin@3||4.75|5.5
Abus|net@8|||IJ900|add16@0|out[15:0]|39.5|15|pin@6||39.5|12
Abus|net@10|||IJ900|pin@7||14|12|MUX16_4x@0|in00[15:0]|14|4
Abus|net@22|||IJ900|MUX16_4x@0|out[15:0]|9|-5.5|pin@15||9|-14
Abus|net@27|||IJ900|pin@18||8|8|MUX16_4x@0|in10[15:0]|8|4
Abus|net@50|||IJ1800|pin@27||-42.5|-8|pin@28||-27|-8
Abus|net@67|||IJ2700|MUX16_4x@0|in01[15:0]|11|4|mux16_2x@1|out[15:0]|11|15.5
Abus|net@69|||IJ2700|mux16_2x@1|in1[15:0]|9|20.5|not16@3|out[15:0]|9|22
Abus|net@70|||IJ2700|mux16_2x@1|in0[15:0]|13|20.5|pin@47||13|33.5
Abus|net@71|||IJ900|and16@0|out[15:0]|9|35.5|pin@48||9|33.5
Abus|net@72|||IJ900|pin@48||9|33.5|not16@3|B[15:0]|9|31
Abus|net@73|||IJ0|pin@47||13|33.5|pin@48||9|33.5
Abus|net@74|||IJ900|mux16_2x@2|out[15:0]|1|48.5|pin@50||1|45.5
Abus|net@76|||IJ900|mux16_2x@3|out[15:0]|16.5|48.5|pin@51||16.5|46
Abus|net@77|||IJ900|pin@51||16.5|46|pin@52||16.5|45.5
Abus|net@86|||IJ0|pin@18||8|8|pin@65||-4.5|8
Abus|net@87|||IJ0|pin@65||-4.5|8|pin@66||-5|8
Abus|net@88|||IJ900|mux16_2x@4|out[15:0]|-5|15.5|pin@66||-5|8
Abus|net@91|||IJ900|pin@68||-7|33.5|mux16_2x@4|in1[15:0]|-7|20.5
Abus|net@96|||IJ900|not16@0|out[15:0]|-35|34.5|incremen@0|in[15:0]|-35|33
Abus|net@97|||IJ900|incremen@0|out[15:0]|-35|26|mux16_2x@5|in1[15:0]|-35|23
Abus|net@99|||IJ2700|mux16_2x@5|in0[15:0]|-31|23|pin@74||-31|48.5
Abus|net@101|||IJ1800|const16_@0|out[15:0]|-40.5|48.5|pin@76||-35|48.5
Abus|net@103|||IJ2700|not16@0|B[15:0]|-35|43.5|pin@76||-35|48.5
Abus|net@104|||IJ0|pin@74||-31|48.5|pin@76||-35|48.5
Abus|net@106|||IJ0|pin@3||4.75|5.5|pin@78||-30|5.5
Abus|net@108|||IJ2700|add16@1|B[15:0]|-33|16.5|mux16_2x@5|out[15:0]|-33|18
Abus|net@109|||IJ2700|add16@1|A[15:0]|-27|16.5|pin@77||-27|18
Abus|net@110|||IJ900|add16@1|out[15:0]|-30|6.5|pin@78||-30|5.5
Abus|net@111|||IJ900|plus1@0|out[15:0]|34.5|40|mux16_2x@0|in1[15:0]|34.5|35
EA[15:0]||D5G2;|pin@10||I
EB[15:0]||D5G2;|pin@13||I
Efunc[2:0]||D5G2;X-5.5;|pin@27||I
Eout[15:0]||D5G2;|pin@15||O
X

# Cell ALUInputMux;1{ic}
CALUInputMux;1{ic}||artwork|1430162108939|1430162308024|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G2;Y-6;)SALUInputMux|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||5|0||||
Nschematic:Wire_Pin|pin@1||3|0||||
Nschematic:Bus_Pin|pin@2||-5|3||||
Ngeneric:Invisible-Pin|pin@3||-3|3|1|1||
Nschematic:Bus_Pin|pin@4||-5|1||||
Ngeneric:Invisible-Pin|pin@5||-3|1|1|1||
Nschematic:Bus_Pin|pin@6||-5|-1||||
Nschematic:Wire_Pin|pin@7||-3|-1||||
Nschematic:Bus_Pin|pin@8||-5|-3||||
Ngeneric:Invisible-Pin|pin@9||-3|-3|1|1||
Aschematic:wire|net@0|||1800|pin@1||3|0|pin@0||5|0
Aschematic:bus|net@1|||IJ0|pin@3||-3|3|pin@2||-5|3
Aschematic:bus|net@2|||IJ0|pin@5||-3|1|pin@4||-5|1
Aschematic:wire|net@3|||0|pin@7||-3|-1|pin@6||-5|-1
Aschematic:bus|net@4|||IJ0|pin@9||-3|-3|pin@8||-5|-3
EALUMuxSel||D5G2;X6;|pin@0||O
EDR[2:0]||D5G2;X-5;|pin@2||I
EIRInput[2:0]|IRInput[3:0]|D5G2;X-7;|pin@4||I
ERwe||D5G2;X-3;|pin@6||I
ESR[2:0]||D5G2;X-5;|pin@8||I
X

# Cell ALUInputMux;1{sch}
CALUInputMux;1{sch}||schematic|1430160715901|1430198256115|
IALUInputMux;1{ic}|ALUInput@1||1|30|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@1||-44|23||||
NWire_Pin|pin@4||-22|23||||
NBus_Pin|pin@5||-44|17||||
NBus_Pin|pin@6||-22|17||||
NBus_Pin|pin@9||-44|9||||
NBus_Pin|pin@10||-22|9||||
NBus_Pin|pin@12||-44|1||||
NBus_Pin|pin@13||-22|1||||
NWire_Pin|pin@14||-9|12||||
NWire_Pin|pin@15||4|12||||
Ngeneric:Invisible-Pin|pin@16||-18|3|||||VERILOG_code(D6G1;)S[reg out;,assign ALUMuxSel=out;,"always @(IRInput[3:0], DR[2:0], SR[2:0], Rwe)",begin,"    if((IRInput[3:0]==4'b0101 || IRInput[3:0]==4'b0000) && (DR==SR) && (Rwe==1))",	out=1;,    else,	out=0;,end]
Abus|DR[2:0]|D5G2;Y-2;||IJ1800|pin@9||-44|9|pin@10||-22|9
Abus|IRInput[3:0]|D5G2;Y-3;||IJ1800|pin@5||-44|17|pin@6||-22|17
Awire|Rwe|D5G2;X-1;Y-2;||1800|pin@1||-44|23|pin@4||-22|23
Abus|SR[2:0]|D5G2;Y-2;||IJ1800|pin@12||-44|1|pin@13||-22|1
Awire|net@9|||1800|pin@14||-9|12|pin@15||4|12
EALUMuxSel||D5G2;X6;|pin@15||O
EDR[2:0]||D5G2;X-5;|pin@9||I
EIR[15:12]|IRInput[3:0]|D5G2;X-6;|pin@5||I
ERwe||D5G2;X-5;|pin@1||I
ESR[2:0]||D5G2;X-6;|pin@12||I
X

# Cell ALUInputMux1;1{ver}
CALUInputMux1;1{ver}||artwork|1430163984210|1430164204069||FACET_message()S["module ALUInputMux1 (output out, IR[15:12], DR[2:0], SR[2:0], Rwe);",reg out;,"always @(IR[15:12], DR[2:0], SR[2:0], Rwe)",begin,"    if((IRInput[2:0]==4'b0101 || IRInput[2:0]==4'b0001) && DR==SR && Rwe==1)",	out=1;,    else,	out=0;,end,endmodule,""]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell D_memory;1{ic}
CD_memory;1{ic}||artwork|1215721198855|1380913207167|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||-1.5|1|12|15|||SCHEM_function(D5FTimes New Roman;G1.5;IX2;Y3;)SD_memory|trace()V[-6/-7.5,-6/7.5,6/7.5,6/-7.5,-6/-7.5]
Nschematic:Bus_Pin|pin@6||-8.5|5||||
Ngeneric:Invisible-Pin|pin@7||-7.5|5|1|1||
Nschematic:Bus_Pin|pin@8||-8.5|-2||||
Ngeneric:Invisible-Pin|pin@9||-7.5|-2|1|1||
Nschematic:Bus_Pin|pin@10||5.5|-3||||
Ngeneric:Invisible-Pin|pin@11||4.5|-3|1|1||
Nschematic:Bus_Pin|pin@12||-6|-7.5||||
Nschematic:Wire_Pin|pin@13||-6|-6.5||||
Ngeneric:Invisible-Pin|pin@14||-6.5|-2|||||ART_message(D5G1.5;)Sin
Ngeneric:Invisible-Pin|pin@15||-6|5|||||ART_message(D5G1.5;)Saddr
Ngeneric:Invisible-Pin|pin@19||3|-3|||||ART_message(D5G1.5;)Sout
Ngeneric:Invisible-Pin|pin@21||-6|-5.5|||||ART_message(D5G1;)Sclk
Nschematic:Bus_Pin|pin@22||-1.5|9.5||||
Ngeneric:Invisible-Pin|pin@23||-1.5|8.5|1|1||
Ngeneric:Invisible-Pin|pin@24||-1.5|7.5|||||ART_message(D5G1;)SMMUinterface[50:0]
Nschematic:Bus_Pin|pin@25||-2|-7.5||||
Nschematic:Wire_Pin|pin@26||-2|-6.5||||
Ngeneric:Invisible-Pin|pin@27||-2|-5.5|||||ART_message(D5G1;)SRW
Aschematic:bus|net@3|||BIJX0|pin@7||-7.5|5|pin@6||-8.5|5
Aschematic:bus|net@4|||BIJX0|pin@9||-7.5|-2|pin@8||-8.5|-2
Aschematic:bus|net@5|||BIJY1800|pin@11||4.5|-3|pin@10||5.5|-3
Aschematic:wire|net@6|||BX900|pin@13||-6|-6.5|pin@12||-6|-7.5
Aschematic:bus|net@7|||IJ2700|pin@23||-1.5|8.5|pin@22||-1.5|9.5
Aschematic:wire|net@8|||BX900|pin@26||-2|-6.5|pin@25||-2|-7.5
ED_interface[50:0]|MMUinterface[50:0]|D5G2;Y1.5;|pin@22||B
ED_RW|RW|D5G2;Y-1;|pin@25||I
Eaddr[15:0]||D5G2;X-5.5;|pin@6||I
Eclk||D5G2;Y-1;|pin@12||U
Ein[15:0]||D5G2;X-4;|pin@8||I
Eout[15:0]||D5G2;X5;|pin@10||O
X

# Cell D_memory;1{sch}
CD_memory;1{sch}||schematic|1215719989587|1381309612079|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-87|34|||R|
NBuffer|buf@4||-7|33|||RRR|
NBuffer|buf@5||-104|35|||R|
Ibuff16;1{ic}|buff16@0||-68|32|R||D5G4;
Ibuff16;1{ic}|buff16@1||-46|33|R||D5G4;
Ibuff16;1{ic}|buff16@2||-27|33|RRR||D5G4;
ID_memory;1{ic}|mem@1||33.5|57|||D5G4;
NBus_Pin|pin@0||-127.5|-3||||
NBus_Pin|pin@1||8|-4||||
NBus_Pin|pin@5||-127|5||||
NWire_Pin|pin@12||-126|-19||||
NWire_Pin|pin@13||-126|-14||||
NBus_Pin|pin@19||-121.5|5||||
NBus_Pin|pin@21||3.5|-4||||
NBus_Pin|pin@24||-121|-3||||
NBus_Pin|pin@31||-44|57.5||||
NBus_Pin|pin@32||-44|50.5||||
NBus_Pin|pin@33||-2|50.5||||
NBus_Pin|pin@34||-104|50.5||||
NWire_Pin|pin@35||-104|44||||
NWire_Pin|pin@36||-87|44||||
NWire_Pin|pin@40||-7|44||||
NWire_Pin|pin@41||-7|24||||
NWire_Pin|pin@42||-87|24||||
NWire_Pin|pin@43||-104|24||||
Ngeneric:Invisible-Pin|pin@47||-73.5|4|||||VERILOG_code(D6G2;)S[//--------------------------,//-- D_MEM read.,//--------------------------,/**/ always @( posedge clk ) begin,/**/    #100,/**/     if (RW == 0 ) begin,/**/         #10,/**/         D_Request = 1;,/**/         @( posedge  D_Ready );,/**/        out <= #5 D_data_read;,/**/         #10,/**/         D_Request = 0;,/**/     end ,/**/ end]
NWire_Pin|pin@52||-119|-17.5||||
NWire_Pin|pin@53||-119|-13.5||||
Ngeneric:Invisible-Pin|pin@55||-115.5|3|||||VERILOG_code(D6G2;)S[/*------------------------,* data cache,"* 16-bit word, 16-bit address,","*  word-addressable, RW memory.",* The cache is faked: accesses go ,* directly to the MMU.,*-------------------------*/,/**/ reg D_Request;,"/**/ reg [15:0] out;",/**/ assign D_Request_out = D_Request;,/**/ assign D_addr_out        = addr;,/**/ assign D_RW_out          = RW;,/**/ assign D_data_write     = in;]
Ngeneric:Invisible-Pin|pin@56||-40.5|4.5|||||VERILOG_code(D6G2;)S[//--------------------------,//-- D_MEM write.,//--------------------------,/**/ always @( posedge clk ) begin,/**/     #100,/**/     if ( RW == 1 ) begin,/**/         #10,/**/         D_Request = 1;,/**/         @( posedge  D_Ready );,/**/         #10,/**/         D_Request = 0;,/**/     end,/**/ end]
NBus_Pin|pin@57||-68|25||||
NBus_Pin|pin@58||-68|44||||
NBus_Pin|pin@59||-46|43||||
NBus_Pin|pin@61||-46|24||||
NBus_Pin|pin@63||-27|43||||
NBus_Pin|pin@65||-27|24||||
Awire|D_RW_out|D5G2;Y-4.5;||900|buf@0|a|-87|31|pin@42||-87|24
Awire|D_Ready|D5G2;Y-4.5;||900|buf@4|y|-7|31|pin@41||-7|24
Awire|D_Request_out|D5G2;Y-5;||900|buf@5|a|-104|32|pin@43||-104|24
Abus|D_addr_out[15:0]|D5G2;Y-4;||IJ900|buff16@0|in[15:0]|-68|29|pin@57||-68|25
Abus|D_data_read[15:0]|D5G2;Y-4;||IJ900|buff16@2|out[15:0]|-27|30|pin@65||-27|24
Abus|D_data_write[15:0]|D5G2;Y-4;||IJ900|buff16@1|in[15:0]|-46|30|pin@61||-46|24
Awire|MMUinterface[0]|D5G2;Y5.5;||2700|buf@4|a|-7|36|pin@40||-7|44
Abus|MMUinterface[16:1]|D5G2;Y6;||IJ2700|buff16@2|in[15:0]|-27|36|pin@63||-27|43
Abus|MMUinterface[32:17]|D5G2;Y6;||IJ2700|buff16@1|out[15:0]|-46|36|pin@59||-46|43
Abus|MMUinterface[48:33]|D5G2;Y6;||IJ2700|buff16@0|out[15:0]|-68|35|pin@58||-68|44
Awire|MMUinterface[49]|D5G2;Y5.5;||2700|buf@0|y|-87|36|pin@36||-87|44
Awire|MMUinterface[50]|D5G2;Y5;||2700|buf@5|y|-104|37|pin@35||-104|44
Awire|net@11|||2700|pin@12||-126|-19|pin@13||-126|-14
Abus|net@17|||IJ1800|pin@5||-127|5|pin@19||-121.5|5
Abus|net@20|||IJ0|pin@1||8|-4|pin@21||3.5|-4
Abus|net@24|||IJ0|pin@24||-121|-3|pin@0||-127.5|-3
Abus|net@25|||IJ900|pin@31||-44|57.5|pin@32||-44|50.5
Abus|net@26|||IJ1800|pin@32||-44|50.5|pin@33||-2|50.5
Abus|net@27|||IJ0|pin@33||-2|50.5|pin@34||-104|50.5
Awire|net@36|||2700|pin@52||-119|-17.5|pin@53||-119|-13.5
ED_interface[50:0]|MMUinterface[50:0]|D5G2;Y1.5;|pin@31||B
ED_RW|RW|D5G2;Y-1.5;|pin@52||I
Eaddr|addr[15:0]|D5G2;X-5;|pin@5||I
Eclk||D5G2;|pin@12||I
Ein[15:0]||D5G2;X-6;|pin@0||I
Eout[15:0]||D5G2;X5;|pin@1||O
X

# Cell Decode;1{ic}
CDecode;1{ic}||artwork|1361130450266|1389587642495|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||-11|0|58|5|||SCHEM_function(D5FTimes New Roman;G1;IY1;)SI_ROM|trace()V[-29/-2.5,-29/2.5,29/2.5,29/-2.5,-29/-2.5]
Nschematic:Bus_Pin|pin@2||-41|1.5||||
Ngeneric:Invisible-Pin|pin@3||-40|1.5|1|1||
Nschematic:Bus_Pin|pin@4||16|-4||||
Nschematic:Wire_Pin|pin@5||16|-2.5||||
Nschematic:Bus_Pin|pin@6||10|-4||||
Nschematic:Wire_Pin|pin@7||10|-2.5||||
Nschematic:Bus_Pin|pin@8||5|-4||||
Nschematic:Wire_Pin|pin@9||5|-2.5||||
Nschematic:Bus_Pin|pin@10||-1.5|-4||||
Nschematic:Wire_Pin|pin@11||-1.5|-2.5||||
Nschematic:Bus_Pin|pin@12||-10.5|-4||||
Nschematic:Wire_Pin|pin@13||-10.5|-2.5||||
Nschematic:Bus_Pin|pin@18||-16.5|-4||||
Nschematic:Wire_Pin|pin@19||-16.5|-2.5||||
Ngeneric:Invisible-Pin|pin@22||-38.5|1.5|||||ART_message(D5G1;)SAddr
Ngeneric:Invisible-Pin|pin@23||-16.5|-2|||||ART_message(D5G1;)SBR
Ngeneric:Invisible-Pin|pin@25||-10.5|-2|||||ART_message(D5G1;)SINmux[1]
Ngeneric:Invisible-Pin|pin@26||-1.5|-2|||||ART_message(D5G1;)SINmux[0]
Ngeneric:Invisible-Pin|pin@27||5|-2|||||ART_message(D5G1;)SRwe
Ngeneric:Invisible-Pin|pin@28||10|-2|||||ART_message(D5G1;)SMwe
Ngeneric:Invisible-Pin|pin@31||16|-2|||||ART_message(D5G1;)SDRmux
Nschematic:Bus_Pin|pin@32||-21|-3.5||||
Nschematic:Wire_Pin|pin@33||-21|-2.5||||
Ngeneric:Invisible-Pin|pin@34||-21|-2|||||ART_message(D5G1;)SSYS
Nschematic:Bus_Pin|pin@35||-25.5|-3.5||||
Nschematic:Wire_Pin|pin@36||-25.5|-2.5||||
Ngeneric:Invisible-Pin|pin@37||-25.5|-2|||||ART_message(D5G1;)SILL
Aschematic:bus|net@1|||IJ0|pin@3||-40|1.5|pin@2||-41|1.5
Aschematic:wire|net@2|||900|pin@5||16|-2.5|pin@4||16|-4
Aschematic:wire|net@3|||900|pin@7||10|-2.5|pin@6||10|-4
Aschematic:wire|net@4|||900|pin@9||5|-2.5|pin@8||5|-4
Aschematic:wire|net@5|||900|pin@11||-1.5|-2.5|pin@10||-1.5|-4
Aschematic:wire|net@6|||900|pin@13||-10.5|-2.5|pin@12||-10.5|-4
Aschematic:wire|net@9|||900|pin@19||-16.5|-2.5|pin@18||-16.5|-4
Aschematic:wire|net@10|||900|pin@33||-21|-2.5|pin@32||-21|-3.5
Aschematic:wire|net@11|||900|pin@36||-25.5|-2.5|pin@35||-25.5|-3.5
EALU_B_mux|BR|D5G2;Y-1;|pin@18||O
EDRmux||D5G2;Y-1;|pin@4||O
EILL||D5G2;Y-1.5;|pin@35||O
EDMEM_RW|INmux[0]|D5G2;Y-1.5;|pin@10||O
ELD_REG|INmux[1]|D5G2;Y-0.5;|pin@12||O
EALUctl[0]|Mwe|D5G2;Y-1.5;|pin@6||O
EALUctl[1]|Rwe|D5G2;Y-1;|pin@8||O
ESYS||D5G2;Y-1.5;|pin@32||O
Eopcode[3:0]||D5G1;X-3.5;|pin@2||I
X

# Cell Decode;1{sch}
CDecode;1{sch}||schematic|1361130181824|1424409864856|
Ilogic_0;1{ic}|0v@150||142.5|32|RRR||D5G4;
Ilogic_1;1{ic}|1v@27||127.5|21|||D5G4;
Ilogic_1;1{ic}|1v@33||91|19|||D5G4;
Imux1_16X1;1{ic}|DRmux|D5G3;Y22.5;|138|5|||D5G4;
Imux1_16X1;1{ic}|INmux0|D5G3;X0.5;Y22.5;|84|4.5|||D5G4;
Imux1_16X1;1{ic}|INmux1|D5G3;Y22.5;|65.5|4.5|||D5G4;
Imux1_16X1;1{ic}|Mwe|D5G3;Y22.5;|120|5|||D5G4;
IDecode;1{ic}|ROM@0||90.5|48|||D5G4;
Imux1_16X1;1{ic}|Rwe|D5G3;Y22.5;|101|5|||D5G4;
NAnd|and@8||54|-25|||R|
NAnd|and@9||56|-34|||R|
NAnd|and@10||45.5|-9.5|||RRR|
NAnd|and@11||43.5|-0.5|||RRR|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@1||49|-36.5|-2|-2.5||
NBuffer|buf@2||51|-42|-2|-2.5||
NBuffer|buf@5||47.5|6|-2|-2.5|RRR|
NBuffer|buf@6||41.5|11|-2|-2.5|RRR|
NBuffer|buf@7||34|-11|||RRR|
Ilogic_1;1{ic}|logic_1@0||91|21|||D5G4;
Ilogic_1;1{ic}|logic_1@1||56|20.5|||D5G4;
Ilogic_1;1{ic}|logic_1@2||74|16.5|||D5G4;
Ilogic_1;1{ic}|logic_1@3||56|18.5|||D5G4;
Ilogic_1;1{ic}|logic_1@4||74|18.5|||D5G4;
Ilogic_1;1{ic}|logic_1@5||91|17|||D5G4;
Ilogic_1;1{ic}|logic_1@6||109|15|||D5G4;
Ilogic_1;1{ic}|logic_1@7||91|13|||D5G4;
IopL;1{ic}|opL@0||67|13.5|||D5G4;
IopL;1{ic}|opL@1||85.5|13.5|||D5G4;
IopL;1{ic}|opL@2||102.5|14|||D5G4;
IopL;1{ic}|opL@3||121.5|14|||D5G4;
IopL;1{ic}|opL@4||139.5|14|||D5G4;
NBus_Pin|pin@16||16.5|-16||||
Ngeneric:Invisible-Pin|pin@21||98.5|-5.5|||||VERILOG_code(D6G1;)S""
Ngeneric:Invisible-Pin|pin@27||79.5|-4.5|||||VERILOG_code(D6G1;)S""
Ngeneric:Invisible-Pin|pin@42||60|-4.5|||||VERILOG_code(D6G1;)S""
NWire_Pin|pin@144||131|-9||||
NWire_Pin|pin@161||112.5|-9||||
NWire_Pin|pin@162||112.5|-7||||
NWire_Pin|pin@163||112.5|-5||||
NWire_Pin|pin@164||112.5|-3||||
NWire_Pin|pin@165||112.5|-1||||
NWire_Pin|pin@166||112.5|1||||
NWire_Pin|pin@167||112.5|3||||
NWire_Pin|pin@168||112.5|5||||
NWire_Pin|pin@169||112.5|7||||
NWire_Pin|pin@170||112.5|9||||
NWire_Pin|pin@173||112.5|17||||
NBus_Pin|pin@179||65.5|-16||||
NBus_Pin|pin@180||84|-16||||
NBus_Pin|pin@181||101|-16||||
NBus_Pin|pin@182||120|-16||||
NBus_Pin|pin@183||138|-16||||
NWire_Pin|pin@184||143|-17.5||||
NWire_Pin|pin@185||125|-17.5||||
NWire_Pin|pin@186||106|-17.5||||
NWire_Pin|pin@187||89|-17.5||||
NWire_Pin|pin@188||70.5|-17.5||||
NWire_Pin|pin@189||54|-20||||
NWire_Pin|pin@201||61.5|14.5||||
NWire_Pin|pin@202||97|15||||
NWire_Pin|pin@207||131|-7||||
NWire_Pin|pin@208||131|-5||||
NWire_Pin|pin@209||131|-3||||
NWire_Pin|pin@210||131|-1||||
NWire_Pin|pin@211||131|1||||
NWire_Pin|pin@212||131|3||||
NWire_Pin|pin@213||131|5||||
NWire_Pin|pin@214||131|7||||
NWire_Pin|pin@215||131|9||||
NWire_Pin|pin@216||131|11||||
NWire_Pin|pin@217||131|13||||
NWire_Pin|pin@218||131|17||||
NWire_Pin|pin@220||131|30||||
NWire_Pin|pin@222||112.5|11||||
NWire_Pin|pin@224||112.5|21||||
NWire_Pin|pin@225||112.5|19||||
NWire_Pin|pin@226||112.5|30||||
NWire_Pin|pin@234||94|-9||||
NWire_Pin|pin@235||94|30||||
NWire_Pin|pin@242||94|11||||
NWire_Pin|pin@243||94|9||||
NWire_Pin|pin@244||94|7||||
NWire_Pin|pin@246||94|3||||
NWire_Pin|pin@247||94|1||||
NWire_Pin|pin@248||94|-1||||
NWire_Pin|pin@249||94|-3||||
NWire_Pin|pin@250||94|-5||||
NWire_Pin|pin@251||94|-7||||
NWire_Pin|pin@267||77|-9.5||||
NWire_Pin|pin@268||77|30||||
NWire_Pin|pin@269||77|20.5||||
NWire_Pin|pin@272||77|14.5||||
NWire_Pin|pin@273||77|12.5||||
NWire_Pin|pin@274||77|10.5||||
NWire_Pin|pin@275||77|8.5||||
NWire_Pin|pin@276||77|6.5||||
NWire_Pin|pin@277||77|4.5||||
NWire_Pin|pin@278||77|2.5||||
NWire_Pin|pin@279||77|0.5||||
NWire_Pin|pin@280||77|-1.5||||
NWire_Pin|pin@281||77|-3.5||||
NWire_Pin|pin@282||77|-5.5||||
NWire_Pin|pin@283||77|-7.5||||
NWire_Pin|pin@298||59|-9.5||||
NWire_Pin|pin@299||59|30||||
NWire_Pin|pin@300||59|-7.5||||
NWire_Pin|pin@301||59|-5.5||||
NWire_Pin|pin@302||59|-3.5||||
NWire_Pin|pin@303||59|-1.5||||
NWire_Pin|pin@304||59|0.5||||
NWire_Pin|pin@305||59|2.5||||
NWire_Pin|pin@306||59|4.5||||
NWire_Pin|pin@307||59|6.5||||
NWire_Pin|pin@308||59|8.5||||
NWire_Pin|pin@309||59|10.5||||
NWire_Pin|pin@310||59|12.5||||
NWire_Pin|pin@343||131|19||||
NWire_Pin|pin@345||94|15||||
NWire_Pin|pin@347||131|15||||
NWire_Pin|pin@353||59|14.5||||
NWire_Pin|pin@355||59|16.5||||
NWire_Pin|pin@383||54|-39.5||||
NWire_Pin|pin@385||56|-42||||
NWire_Pin|pin@387||58|-45||||
NWire_Pin|pin@389||112.5|13||||
NWire_Pin|pin@390||94|5||||
NWire_Pin|pin@391||51.5|-36.5||||
NWire_Pin|pin@392||52|-36.5||||
NWire_Pin|pin@393||42|-36.5||||
NWire_Pin|pin@394||53.5|-42||||
NWire_Pin|pin@395||54|-42||||
NWire_Pin|pin@396||41.5|-42||||
NWire_Pin|pin@397||41.5|-45||||
NWire_Pin|pin@398||41.5|-39.5||||
NWire_Pin|pin@399||45.5|-17.5||||
NWire_Pin|pin@401||45.5|16.5|||RR|
NWire_Pin|pin@402||43.5|16.5|||RR|
NWire_Pin|pin@414||47.5|16.5|||RRR|
NWire_Pin|pin@417||41.5|16.5||||
NWire_Pin|pin@418||34|-17.5||||
NWire_Pin|pin@422||34|-5||||
Awire|net@364|||1800|pin@161||112.5|-9|Mwe|X1111|116|-9
Awire|net@366|||900|pin@162||112.5|-7|pin@161||112.5|-9
Awire|net@367|||0|Mwe|X1110|116|-7|pin@162||112.5|-7
Awire|net@369|||900|pin@163||112.5|-5|pin@162||112.5|-7
Awire|net@370|||0|Mwe|X1101|116|-5|pin@163||112.5|-5
Awire|net@372|||900|pin@164||112.5|-3|pin@163||112.5|-5
Awire|net@373|||0|Mwe|X1100|116|-3|pin@164||112.5|-3
Awire|net@375|||900|pin@165||112.5|-1|pin@164||112.5|-3
Awire|net@376|||0|Mwe|X1011|116|-1|pin@165||112.5|-1
Awire|net@378|||900|pin@166||112.5|1|pin@165||112.5|-1
Awire|net@379|||0|Mwe|X1010|116|1|pin@166||112.5|1
Awire|net@381|||900|pin@167||112.5|3|pin@166||112.5|1
Awire|net@382|||0|Mwe|X1001|116|3|pin@167||112.5|3
Awire|net@384|||900|pin@168||112.5|5|pin@167||112.5|3
Awire|net@385|||0|Mwe|X1000|116|5|pin@168||112.5|5
Awire|net@387|||900|pin@169||112.5|7|pin@168||112.5|5
Awire|net@388|||0|Mwe|X0111|116|7|pin@169||112.5|7
Awire|net@390|||900|pin@170||112.5|9|pin@169||112.5|7
Awire|net@391|||0|Mwe|X0110|116|9|pin@170||112.5|9
Awire|net@400|||0|Mwe|X0010|116|17|pin@173||112.5|17
Abus|net@437|||IJ900|INmux1|sel[3:0]|65.5|-14.5|pin@179||65.5|-16
Abus|net@440|||IJ900|INmux0|sel[3:0]|84|-14.5|pin@180||84|-16
Abus|net@443|||IJ900|Rwe|sel[3:0]|101|-14|pin@181||101|-16
Abus|net@446|||IJ900|Mwe|sel[3:0]|120|-14|pin@182||120|-16
Abus|net@449|||IJ900|DRmux|sel[3:0]|138|-14|pin@183||138|-16
Awire|net@450|||900|DRmux|out|143|5|pin@184||143|-17.5
Awire|net@451|||900|Mwe|out|125|5|pin@185||125|-17.5
Awire|net@452|||900|Rwe|out|106|5|pin@186||106|-17.5
Awire|net@453|||900|INmux0|out|89|4.5|pin@187||89|-17.5
Awire|net@455|||900|INmux1|out|70.5|4.5|pin@188||70.5|-17.5
Awire|net@478|||1800|INmux1|X0011|61.5|14.5|pin@201||61.5|14.5
Awire|net@480|||1800|Rwe|X0011|97|15|pin@202||97|15
Awire|net@506|||0|DRmux|X1111|134|-9|pin@144||131|-9
Awire|net@507|||2700|pin@144||131|-9|pin@207||131|-7
Awire|net@509|||0|DRmux|X1110|134|-7|pin@207||131|-7
Awire|net@510|||2700|pin@207||131|-7|pin@208||131|-5
Awire|net@512|||0|DRmux|X1101|134|-5|pin@208||131|-5
Awire|net@513|||2700|pin@208||131|-5|pin@209||131|-3
Awire|net@515|||0|DRmux|X1100|134|-3|pin@209||131|-3
Awire|net@516|||2700|pin@209||131|-3|pin@210||131|-1
Awire|net@518|||0|DRmux|X1011|134|-1|pin@210||131|-1
Awire|net@519|||2700|pin@210||131|-1|pin@211||131|1
Awire|net@521|||0|DRmux|X1010|134|1|pin@211||131|1
Awire|net@522|||2700|pin@211||131|1|pin@212||131|3
Awire|net@524|||0|DRmux|X1001|134|3|pin@212||131|3
Awire|net@525|||2700|pin@212||131|3|pin@213||131|5
Awire|net@527|||0|DRmux|X1000|134|5|pin@213||131|5
Awire|net@528|||2700|pin@213||131|5|pin@214||131|7
Awire|net@530|||0|DRmux|X0111|134|7|pin@214||131|7
Awire|net@531|||2700|pin@214||131|7|pin@215||131|9
Awire|net@533|||0|DRmux|X0110|134|9|pin@215||131|9
Awire|net@534|||2700|pin@215||131|9|pin@216||131|11
Awire|net@536|||0|DRmux|X0101|134|11|pin@216||131|11
Awire|net@537|||2700|pin@216||131|11|pin@217||131|13
Awire|net@539|||0|DRmux|X0100|134|13|pin@217||131|13
Awire|net@542|||0|DRmux|X0010|134|17|pin@218||131|17
Awire|net@549|||900|pin@222||112.5|11|pin@170||112.5|9
Awire|net@550|||0|Mwe|X0101|116|11|pin@222||112.5|11
Awire|net@554|||2700|pin@173||112.5|17|pin@225||112.5|19
Awire|net@555|||2700|pin@225||112.5|19|pin@224||112.5|21
Awire|net@556|||0|Mwe|X0001|116|19|pin@225||112.5|19
Awire|net@557|||0|Mwe|X0000|116|21|pin@224||112.5|21
Awire|net@559|||2700|pin@224||112.5|21|pin@226||112.5|30
Awire|net@568|||0|Rwe|X1111|97|-9|pin@234||94|-9
Awire|net@572|||1800|pin@226||112.5|30|pin@220||131|30
Awire|net@573|||1800|pin@220||131|30|0v@150|out|142.5|30
Awire|net@574|||1800|pin@235||94|30|pin@226||112.5|30
Awire|net@589|||0|Rwe|X0101|97|11|pin@242||94|11
Awire|net@591|||2700|pin@243||94|9|pin@242||94|11
Awire|net@592|||0|Rwe|X0110|97|9|pin@243||94|9
Awire|net@594|||2700|pin@244||94|7|pin@243||94|9
Awire|net@595|||0|Rwe|X0111|97|7|pin@244||94|7
Awire|net@601|||0|Rwe|X1001|97|3|pin@246||94|3
Awire|net@603|||2700|pin@247||94|1|pin@246||94|3
Awire|net@604|||0|Rwe|X1010|97|1|pin@247||94|1
Awire|net@606|||2700|pin@248||94|-1|pin@247||94|1
Awire|net@607|||0|Rwe|X1011|97|-1|pin@248||94|-1
Awire|net@609|||2700|pin@249||94|-3|pin@248||94|-1
Awire|net@610|||0|Rwe|X1100|97|-3|pin@249||94|-3
Awire|net@612|||2700|pin@250||94|-5|pin@249||94|-3
Awire|net@613|||0|Rwe|X1101|97|-5|pin@250||94|-5
Awire|net@614|||2700|pin@234||94|-9|pin@251||94|-7
Awire|net@615|||2700|pin@251||94|-7|pin@250||94|-5
Awire|net@616|||0|Rwe|X1110|97|-7|pin@251||94|-7
Awire|net@633|||0|INmux0|X1111|80|-9.5|pin@267||77|-9.5
Awire|net@635|||1800|pin@268||77|30|pin@235||94|30
Awire|net@637|||2700|pin@269||77|20.5|pin@268||77|30
Awire|net@638|||0|INmux0|X0000|80|20.5|pin@269||77|20.5
Awire|net@647|||0|INmux0|X0011|80|14.5|pin@272||77|14.5
Awire|net@649|||2700|pin@273||77|12.5|pin@272||77|14.5
Awire|net@650|||0|INmux0|X0100|80|12.5|pin@273||77|12.5
Awire|net@652|||2700|pin@274||77|10.5|pin@273||77|12.5
Awire|net@653|||0|INmux0|X0101|80|10.5|pin@274||77|10.5
Awire|net@655|||2700|pin@275||77|8.5|pin@274||77|10.5
Awire|net@656|||0|INmux0|X0110|80|8.5|pin@275||77|8.5
Awire|net@658|||2700|pin@276||77|6.5|pin@275||77|8.5
Awire|net@659|||0|INmux0|X0111|80|6.5|pin@276||77|6.5
Awire|net@661|||2700|pin@277||77|4.5|pin@276||77|6.5
Awire|net@662|||0|INmux0|X1000|80|4.5|pin@277||77|4.5
Awire|net@664|||2700|pin@278||77|2.5|pin@277||77|4.5
Awire|net@665|||0|INmux0|X1001|80|2.5|pin@278||77|2.5
Awire|net@667|||2700|pin@279||77|0.5|pin@278||77|2.5
Awire|net@668|||0|INmux0|X1010|80|0.5|pin@279||77|0.5
Awire|net@670|||2700|pin@280||77|-1.5|pin@279||77|0.5
Awire|net@671|||0|INmux0|X1011|80|-1.5|pin@280||77|-1.5
Awire|net@673|||2700|pin@281||77|-3.5|pin@280||77|-1.5
Awire|net@674|||0|INmux0|X1100|80|-3.5|pin@281||77|-3.5
Awire|net@676|||2700|pin@282||77|-5.5|pin@281||77|-3.5
Awire|net@677|||0|INmux0|X1101|80|-5.5|pin@282||77|-5.5
Awire|net@678|||2700|pin@267||77|-9.5|pin@283||77|-7.5
Awire|net@679|||2700|pin@283||77|-7.5|pin@282||77|-5.5
Awire|net@680|||0|INmux0|X1110|80|-7.5|pin@283||77|-7.5
Awire|net@696|||0|INmux1|X1111|61.5|-9.5|pin@298||59|-9.5
Awire|net@698|||1800|pin@299||59|30|pin@268||77|30
Awire|net@699|||2700|pin@298||59|-9.5|pin@300||59|-7.5
Awire|net@701|||0|INmux1|X1110|61.5|-7.5|pin@300||59|-7.5
Awire|net@702|||2700|pin@300||59|-7.5|pin@301||59|-5.5
Awire|net@704|||0|INmux1|X1101|61.5|-5.5|pin@301||59|-5.5
Awire|net@705|||2700|pin@301||59|-5.5|pin@302||59|-3.5
Awire|net@707|||0|INmux1|X1100|61.5|-3.5|pin@302||59|-3.5
Awire|net@708|||2700|pin@302||59|-3.5|pin@303||59|-1.5
Awire|net@710|||0|INmux1|X1011|61.5|-1.5|pin@303||59|-1.5
Awire|net@711|||2700|pin@303||59|-1.5|pin@304||59|0.5
Awire|net@713|||0|INmux1|X1010|61.5|0.5|pin@304||59|0.5
Awire|net@714|||2700|pin@304||59|0.5|pin@305||59|2.5
Awire|net@716|||0|INmux1|X1001|61.5|2.5|pin@305||59|2.5
Awire|net@717|||2700|pin@305||59|2.5|pin@306||59|4.5
Awire|net@719|||0|INmux1|X1000|61.5|4.5|pin@306||59|4.5
Awire|net@720|||2700|pin@306||59|4.5|pin@307||59|6.5
Awire|net@722|||0|INmux1|X0111|61.5|6.5|pin@307||59|6.5
Awire|net@723|||2700|pin@307||59|6.5|pin@308||59|8.5
Awire|net@725|||0|INmux1|X0110|61.5|8.5|pin@308||59|8.5
Awire|net@726|||2700|pin@308||59|8.5|pin@309||59|10.5
Awire|net@728|||0|INmux1|X0101|61.5|10.5|pin@309||59|10.5
Awire|net@729|||2700|pin@309||59|10.5|pin@310||59|12.5
Awire|net@731|||0|INmux1|X0100|61.5|12.5|pin@310||59|12.5
Abus|net@983|||IJ1800|pin@179||65.5|-16|pin@180||84|-16
Abus|net@984|||IJ1800|pin@180||84|-16|pin@181||101|-16
Abus|net@985|||IJ0|pin@182||120|-16|pin@181||101|-16
Abus|net@986|||IJ1800|pin@182||120|-16|pin@183||138|-16
Awire|net@1065|||0|Rwe|X0000|97|21|logic_1@0|out|93|21
Awire|net@1067|||1800|1v@27|out|129.5|21|DRmux|X0000|134|21
Awire|net@1068|||2700|pin@218||131|17|pin@343||131|19
Awire|net@1069|||2700|pin@343||131|19|pin@220||131|30
Awire|net@1070|||0|DRmux|X0001|134|19|pin@343||131|19
Awire|net@1072|||1800|logic_1@1|out|58|20.5|INmux1|X0000|61.5|20.5
Awire|net@1074|||1800|1v@33|out|93|19|Rwe|X0001|97|19
Awire|net@1077|||0|Rwe|X0011|97|15|pin@345||94|15
Awire|net@1079|||2700|pin@217||131|13|pin@347||131|15
Awire|net@1080|||2700|pin@347||131|15|pin@218||131|17
Awire|net@1081|||0|DRmux|X0011|134|15|pin@347||131|15
Awire|net@1091|||2700|pin@310||59|12.5|pin@353||59|14.5
Awire|net@1093|||0|pin@201||61.5|14.5|pin@353||59|14.5
Awire|net@1096|||1800|logic_1@3|out|58|18.5|INmux1|X0001|61.5|18.5
Awire|net@1097|||0|INmux0|X0001|80|18.5|logic_1@4|out|76|18.5
Awire|net@1098|||2700|pin@272||77|14.5|pin@269||77|20.5
Awire|net@1100|||1800|logic_1@2|out|76|16.5|INmux0|X0010|80|16.5
Awire|net@1101|||900|pin@235||94|30|pin@345||94|15
Awire|net@1102|||1800|logic_1@5|out|93|17|Rwe|X0010|97|17
Awire|net@1108|||2700|pin@353||59|14.5|pin@355||59|16.5
Awire|net@1109|||2700|pin@355||59|16.5|pin@299||59|30
Awire|net@1110|||0|INmux1|X0010|61.5|16.5|pin@355||59|16.5
Awire|net@1175|||2700|and@8|y|54|-21.5|pin@189||54|-20
Awire|net@1180|||900|and@9|a|54|-38|pin@383||54|-39.5
Awire|net@1182|||900|and@9|a|56|-38|pin@385||56|-42
Awire|net@1184|||900|and@9|a|58|-38|pin@387||58|-45
Awire|net@1186|||2700|and@9|y|56|-30.5|and@8|a|56|-29
Awire|net@1188|||1800|logic_1@6|out|111|15|Mwe|X0011|116|15
Awire|net@1189|||900|pin@173||112.5|17|pin@389||112.5|13
Awire|net@1190|||900|pin@389||112.5|13|pin@222||112.5|11
Awire|net@1191|||0|Mwe|X0100|116|13|pin@389||112.5|13
Awire|net@1192|||2700|pin@242||94|11|pin@345||94|15
Awire|net@1193|||1800|logic_1@7|out|93|13|Rwe|X0100|97|13
Awire|net@1194|||900|pin@244||94|7|pin@390||94|5
Awire|net@1195|||900|pin@390||94|5|pin@246||94|3
Awire|net@1196|||0|Rwe|X1000|97|5|pin@390||94|5
Awire|net@1198|||G1800|buf@1|y|50|-36.5|pin@391||51.5|-36.5
Awire|net@1199|||1800|pin@391||51.5|-36.5|pin@392||52|-36.5
Awire|net@1200|||900|and@8|a|52|-29|pin@392||52|-36.5
Awire|net@1202|||G1800|buf@2|y|52|-42|pin@394||53.5|-42
Awire|net@1203|||1800|pin@394||53.5|-42|pin@395||54|-42
Awire|net@1205|||1800|pin@395||54|-42|pin@385||56|-42
Awire|net@1210|||900|and@11|y|43.5|-4|and@10|a|43.5|-5.5
Awire|net@1220|||2700|pin@399||45.5|-17.5|and@10|y|45.5|-13
Awire|net@1224|||N2700|and@10|a|47.5|-5.5|buf@5|y|47.5|5
Awire|net@1228|||G900|buf@6|y|41.5|10|and@11|a|41.5|3.5
Awire|net@1230|||2700|pin@418||34|-17.5|buf@7|y|34|-13
Awire|opcode[0]|D5G1;X-5;||0|pin@387||58|-45|pin@397||41.5|-45
Awire|opcode[0]|D5G1;X1;Y-0.5;||2700|buf@5|a|47.5|8|pin@414||47.5|16.5
Awire|opcode[1]|D5G1;X-0.5;||0|buf@2|a|49|-42|pin@396||41.5|-42
Awire|opcode[1]|D5G1;Y3;||2700|and@11|a|45.5|3.5|pin@401||45.5|16.5
Awire|opcode[2]|D5G1;X-3;||0|pin@383||54|-39.5|pin@398||41.5|-39.5
Awire|opcode[2]|D5G1;Y4;||2700|and@11|a|43.5|3.5|pin@402||43.5|16.5
Abus|opcode[3:0]|D5G2;X-15;Y1.5;||IJ0|pin@179||65.5|-16|pin@16||16.5|-16
Awire|opcode[3]|D5G1;||0|buf@1|a|47|-36.5|pin@393||42|-36.5
Awire|opcode[3]|D5G1;Y0.5;||2700|buf@6|a|41.5|13|pin@417||41.5|16.5
Awire|opcode[3]|D5G1;||2700|buf@7|a|34|-8|pin@422||34|-5
EREG_IN_mux|BR|D5G2;Y1;|pin@189||O
EDRmux||D5G2;Y-1;|pin@184||O
EILL||D5G2;Y-1.5;|pin@418||O
EDMEM_RW|INmux[0]|D5G2;Y-1;|pin@187||O
ELD_REG|INmux[1]|D5G2;Y-1;|pin@188||O
EALUctl[0]|Mwe|D5G2;Y-1;|pin@185||O
EALUctl[1]|Rwe|D5G2;Y-1;|pin@186||O
ESYS||D5G2;Y-1.5;|pin@399||O
Eopcode[3:0]||D5G3;X-9.5;Y-0.5;|pin@16||I
X

# Cell I_memory;1{ic}
CI_memory;1{ic}||artwork|1360010803615|1380913257175|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|10|15|||SCHEM_function(D5FTimes New Roman;G1;IY4;)SI_memory|trace()V[-5/-7.5,-5/7.5,5/7.5,5/-7.5,-5/-7.5]
Nschematic:Bus_Pin|pin@0||-8|2||||
Ngeneric:Invisible-Pin|pin@1||-5|2|1|1||
Nschematic:Bus_Pin|pin@2||8.5|-1.5||||
Ngeneric:Invisible-Pin|pin@3||5|-1.5|1|1||
Ngeneric:Invisible-Pin|pin@4||-2.5|2|||||ART_message(D5G1.5;)Saddr
Ngeneric:Invisible-Pin|pin@5||3|-1.5|||||ART_message(D5G1.5;)Sout
Nschematic:Bus_Pin|pin@6||0|9||||
Ngeneric:Invisible-Pin|pin@7||0|7|1|1||
Ngeneric:Invisible-Pin|pin@8||0|6|||||ART_message(D5G1;)SMMUinterface
Nschematic:Bus_Pin|pin@9||-3|-9.5|||R|
Nschematic:Wire_Pin|pin@10||-3|-7.5|||R|
Ngeneric:Invisible-Pin|pin@11||-3|-6.5|||||ART_message(D5G1;)Sclk
Aschematic:bus|net@0|||BIJX0|pin@1||-5|2|pin@0||-8|2
Aschematic:bus|net@1|||BIJY1800|pin@3||5|-1.5|pin@2||8.5|-1.5
Aschematic:bus|net@2|||IJ2700|pin@7||0|7|pin@6||0|9
Aschematic:wire|net@3|||BX900|pin@10||-3|-7.5|pin@9||-3|-9.5
EMMUinterface[33:0]||D5G2;Y1;|pin@6||B
Eaddr[15:0]||D5G2;X-6;|pin@0||I
Eclk||D5G2;X-1;|pin@9||I
Eout[15:0]||D5G2;X6;|pin@2||O
X

# Cell I_memory;1{sch}
CI_memory;1{sch}||schematic|1215719989587|1381114116303|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-12|9|||R|
NBuffer|buf@4||49|8|||RRR|
Ibuff16;1{ic}|buff16@0||9|9|R||D5G4;
Ibuff16;1{ic}|buff16@1||30|9|RRR||D5G4;
II_memory;1{ic}|mem@2||47|50|||D5G4;
NBus_Pin|pin@1||67.5|-15.5||||
NBus_Pin|pin@5||-28|-15.5||||
Ngeneric:Invisible-Pin|pin@12||-0.5|-37|||||VERILOG_code(D6G2;)S[/*------------------------,* instruction cache,"* 16-bit word, 16-bit address,","*  word-addressable, ROM memory.",* The cache is faked: accesses go directly to,* the MMU.,*-------------------------*/,/**/ reg I_Request;,"/**/ reg [15:0] I_addr;","/**/ reg [15:0] out;",/**/ assign I_Request_out = I_Request;,/**/ assign I_addr_out = I_addr;,/**/,/**/ always @( addr ) begin,/**/     I_addr <= addr;,/**/     #10,/**/     I_Request = 1;,/**/     @( posedge  I_Ready );,/**/    out <= #5 I_data_read;,/**/     I_Request = 0;,/**/ end,/**/,/**/ initial begin,/**/     I_Request = 0;,/**/     out = 16'd0;,/**/ end]
NBus_Pin|pin@14||60.5|-15.5||||
NBus_Pin|pin@15||-23|-15.5||||
NBus_Pin|pin@16||21|29||||
NBus_Pin|pin@17||21|23||||
NBus_Pin|pin@22||30|18||||
NBus_Pin|pin@23||30|14||||
NBus_Pin|pin@24||9|18||||
NBus_Pin|pin@26||-13|23||||
NBus_Pin|pin@27||53|23||||
NWire_Pin|pin@28||-12|18||||
NWire_Pin|pin@29||-12|14||||
NWire_Pin|pin@30||49|18||||
NWire_Pin|pin@31||49|14||||
NWire_Pin|pin@32||-12|0||||
NWire_Pin|pin@36||49|0||||
NWire_Pin|pin@37||-31|-41||||
NWire_Pin|pin@38||-31|-31.5||||
NBus_Pin|pin@45||9|0||||
NBus_Pin|pin@46||30|0||||
Awire|I_Ready|D5G2;Y-4.5;||900|buf@4|y|49|6|pin@36||49|0
Awire|I_Request_out|D5G2;Y-4;||900|buf@0|a|-12|6|pin@32||-12|0
Abus|I_addr_out[15:0]|D5G2;Y-4;||IJ900|buff16@0|in[15:0]|9|6|pin@45||9|0
Abus|I_data_read[15:0]|D5G2;Y-5;||IJ900|buff16@1|out[15:0]|30|6|pin@46||30|0
Awire|MMUinterface[0]|D5G2;Y4;||900|pin@30||49|18|pin@31||49|14
Abus|MMUinterface[16:1]|D5G2;Y4;||IJ900|pin@22||30|18|pin@23||30|14
Abus|MMUinterface[32:17]|D5G2;Y5;||IJ2700|buff16@0|out[15:0]|9|12|pin@24||9|18
Awire|MMUinterface[33]|D5G2;Y4;||900|pin@28||-12|18|pin@29||-12|14
Abus|net@14|||BIJX0|pin@1||67.5|-15.5|pin@14||60.5|-15.5
Abus|net@15|||BIJY1800|pin@5||-28|-15.5|pin@15||-23|-15.5
Abus|net@16|||IJ900|pin@16||21|29|pin@17||21|23
Abus|net@19|||IJ0|pin@17||21|23|pin@26||-13|23
Abus|net@20|||IJ1800|pin@17||21|23|pin@27||53|23
Awire|net@21|||900|pin@29||-12|14|buf@0|y|-12|11
Awire|net@29|||2700|buf@4|a|49|11|pin@31||49|14
Awire|net@31|||BY2700|pin@37||-31|-41|pin@38||-31|-31.5
Abus|net@32|||IJ2700|buff16@1|in[15:0]|30|12|pin@23||30|14
EMMUinterface[33:0]||D5G2;Y2;|pin@16||B
Eaddr[15:0]||D5G2;X-5;|pin@5||I
Eclk||D5G2;Y-1;|pin@37||I
Eout[15:0]||D5G2;X5;|pin@1||O
X

# Cell MemoryManagement;1{ic}
CMemoryManagement;1{ic}||artwork|1380862410865|1380905389952|E
Ngeneric:Facet-Center|art@0||0|0||||AV
Nschematic:Bus_Pin|pin@20||0|-17|||R|
Nschematic:Wire_Pin|pin@21||0|-15|||R|
NPin|pin@23||17.5|17|1|1||
NPin|pin@24||17.5|-15|1|1||
NPin|pin@25||-17|-15|1|1||
NPin|pin@26||-17|17|1|1||
Ngeneric:Invisible-Pin|pin@27||-13.5|0.5|||||ART_message(D6G2;)SI_Request
Ngeneric:Invisible-Pin|pin@28||-13|-3.5|||||ART_message(D6G2;)SI_addr[15:0]
Ngeneric:Invisible-Pin|pin@30||-13|-7|||||ART_message(D6G2;)SI_out[15:0]
Ngeneric:Invisible-Pin|pin@31||2|9|||||ART_message(D6G2;)SD_Request
Ngeneric:Invisible-Pin|pin@32||2.5|1|||||ART_message(D6G2;)SD_addr[15:0]
Ngeneric:Invisible-Pin|pin@35||2|5|||||ART_message(D6G2;)SD_RW
Ngeneric:Invisible-Pin|pin@36||2.5|-3|||||ART_message(D6G2;)SD_in[15:0]
Ngeneric:Invisible-Pin|pin@37||2.5|-7|||||ART_message(D6G2;)SD_out[15:0]
Ngeneric:Invisible-Pin|pin@38||3|-11|||||ART_message(D6G2;)SD_Ready
Ngeneric:Invisible-Pin|pin@39||-13|-11|||||ART_message(D6G2;)SI_Ready
Ngeneric:Invisible-Pin|pin@41||-1|14|||||ART_message(D5FTimes New Roman;G2;I)SMemoryManagement
Ngeneric:Invisible-Pin|pin@42||0|-13|||||ART_message(D5G2;)Sclk
Nschematic:Bus_Pin|pin@43||-20|-5|||RRR|
Nschematic:Bus_Pin|pin@45||20|0|||R|
Ngeneric:Invisible-Pin|pin@46||17|0|1|1|R|
Nschematic:Bus_Pin|pin@48||-17|-5|||RRR|
Aschematic:wire|net@10|||BX900|pin@21||0|-15|pin@20||0|-17
AThicker|net@12|||FS900|pin@23||17.5|17|pin@24||17.5|-15
AThicker|net@13|||FS0|pin@24||17.5|-15|pin@25||-17|-15
AThicker|net@16|||FS0|pin@23||17.5|17|pin@26||-17|17
AThicker|net@20|||FS2700|pin@25||-17|-15|pin@26||-17|17
Aschematic:bus|net@22|||IJ1800|pin@46||17|0|pin@45||20|0
Aschematic:bus|net@24|||IJ1800|pin@43||-20|-5|pin@48||-17|-5
ED_interface[98:0]|D_interface[50:0]|D5G2;Y-9;|pin@45||B
EI_interface|I_interface[33:0]|D5G2;Y-8;|pin@43||B
Eclk||D5G2;X-2;|pin@20||I
X

# Cell MemoryManagement;1{sch}
CMemoryManagement;1{sch}||schematic|1380851163337|1424406665808|
IMemoryManagement;1{ic}|MainMem@0||82|86|||D2G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@1||-61|-12|||R|
NBuffer|buf@5||-18|-12|||RRR|
NBuffer|buf@6||5|-11|||R|
NBuffer|buf@7||15|-11|||R|
NBuffer|buf@9||51|-12|||RRR|
Ibuff16;1{ic}|buff16@0||-46|-11|R||D5G4;
Ibuff16;1{ic}|buff16@1||-33|-12|RRR||D5G4;
Ibuff16;1{ic}|buff16@2||24|-10|R||D5G4;
Ibuff16;1{ic}|buff16@3||33|-11|R||D5G4;
Ibuff16;1{ic}|buff16@4||41|-11|RRR||D5G4;
Ngeneric:Invisible-Pin|pin@23||-50.5|78|||||VERILOG_code(D6G2;)S[/*------------------------,*  Memory,*  64kX16,"*  word-addressable,","* 16-bit words,",* 16-bit address (64k words) .,*-------------------------*/,"/**/ reg[15:0] data[ 0 : ((1<<16)-1)];","/**/ reg[15:0] out;"]
Ngeneric:Invisible-Pin|pin@24||-16|74.5|||||VERILOG_code(D6G2;)S[//------------------------,//-- Startup: ,//-- write hFFFF to all the memory words.,//-- Read prog.bin to 0x200.,//------------------,/**/ integer i;,/**/ initial begin,/**/     for (i = 0; i < (1<<16); i = i+1) begin,"/**/         data[i] = 16'hFFFF;",/**/     end,"/**/     $readmemb(\"prog.bin\", data);    //-- load program",/**/ end]
NWire_Pin|pin@26||-61|-4.5||||
NWire_Pin|pin@28||5|-6||||
NWire_Pin|pin@29||-10.5|-38.5||||
NWire_Pin|pin@30||-10.5|-28.5||||
Ngeneric:Invisible-Pin|pin@38||-50.5|22.5|||||VERILOG_code(D6G2;)S[/*------------------------,* IMEM read.,*-------------------------*/,/**/ always @( posedge I_Request ) begin,"/**/     I_out <= #10 data[ I_addr ];",/**/     #20,/**/     I_Ready = 1;,/**/     #10,/**/      I_Ready = 0;,/**/ end]
Ngeneric:Invisible-Pin|pin@39||-6.5|21|||||VERILOG_code(D6G2;)S[/*------------------------,* DMEM read.,*-------------------------*/,/**/ always @( posedge clk ) begin,/**/     @( posedge D_Request ),/**/     if ( D_RW == 0 ) begin,"/**/         D_out <= #10 data[ D_addr ];",/**/         #20,/**/          D_Ready = 1;,/**/         #10,/**/         D_Ready = 0;,/**/     end,/**/ end]
Ngeneric:Invisible-Pin|pin@40||41|20|||||VERILOG_code(D6G2;)S[/*------------------------,* DMEM write.,*-------------------------*/,/**/ always @( posedge clk ) begin,/**/     @( posedge D_Request ),/**/     if ( D_RW == 1 ) begin,"/**/         data[ D_addr ]  <= @(posedge clk) D_in;",/**/         #30,/**/          D_Ready = 1;,/**/         #10,/**/          D_Ready = 0;,/**/     end,/**/ end,/**/]
NBus_Pin|pin@41||-37|-36||||
NBus_Pin|pin@42||-37|-28||||
NWire_Pin|pin@43||-61|-8||||
NWire_Pin|pin@54||-61|-22||||
NWire_Pin|pin@58||-18|-21.5||||
NWire_Pin|pin@59||-18|-3.5||||
NWire_Pin|pin@60||5|-20.5||||
NBus_Pin|pin@61||30|-37||||
NBus_Pin|pin@62||30|-28||||
NWire_Pin|pin@63||15|-18||||
NWire_Pin|pin@64||15|-6||||
NWire_Pin|pin@67||51|-16.5||||
NWire_Pin|pin@68||51|-4||||
NBus_Pin|pin@75||-62|-28||||
NBus_Pin|pin@76||-17|-28||||
NBus_Pin|pin@77||4|-28||||
NBus_Pin|pin@78||53|-28||||
Ngeneric:Invisible-Pin|pin@80||157|50.5|||||ART_message(D5G1;)SIGNORE ME
Ngeneric:Invisible-Pin|pin@81||-50|49.5|||||VERILOG_code(D6G2;)S[/*------------------------,* IMEM interface.,*-------------------------*/,/**/ reg I_Ready;,"/**/ reg [15:0] I_out;",/**/ assign I_data_out    = I_out;,/**/ assign I_Ready_out = I_Ready;,/**/,/**/ initial begin,/**/     I_Ready = 0;,/**/     I_out = 16'd0;,/**/ end]
Ngeneric:Invisible-Pin|pin@82||-5.5|48|||||VERILOG_code(D6G2;)S[/*------------------------,* DMEM interface.,*-------------------------*/,/**/ reg D_Ready;,"/**/ reg [15:0] D_out;",/**/ assign D_Ready_out = D_Ready;,/**/ assign D_data_out     = D_out;,/**/,/**/ initial begin,/**/     D_Ready = 0;,/**/     D_out = 16'd0;,/**/ end]
NBus_Pin|pin@83||-46|-19.5||||
NBus_Pin|pin@84||-46|-3||||
NBus_Pin|pin@85||-33|-18||||
NBus_Pin|pin@86||-33|-7||||
NBus_Pin|pin@87||24|2.5||||
NBus_Pin|pin@88||24|-20.5||||
NBus_Pin|pin@89||33|-5.5||||
NBus_Pin|pin@90||33|-23.5||||
NBus_Pin|pin@91||41|-1.5||||
NBus_Pin|pin@92||41|-20||||
Awire|D_RW|D5G2;Y4;||2700|buf@7|y|15|-9|pin@64||15|-6
Awire|D_Ready_out|D5G2;Y4;||2700|buf@9|a|51|-9|pin@68||51|-4
Awire|D_Request|D5G2;Y4;||900|pin@28||5|-6|buf@6|y|5|-9
Abus|D_addr[15:0]|D5G2;Y7;||IJ2700|buff16@2|out[15:0]|24|-7|pin@87||24|2.5
Abus|D_data_out[15:0]|D5G2;Y5.5;||IJ2700|buff16@4|in[15:0]|41|-8|pin@91||41|-1.5
Abus|D_in[15:0]|D5G2;Y3;||IJ2700|buff16@3|out[15:0]|33|-8|pin@89||33|-5.5
Awire|D_interface[0]|D5G2;Y-3;||900|buf@9|y|51|-14|pin@67||51|-16.5
Abus|D_interface[16:1]|D5G2;X1;Y-5;||IJ900|buff16@4|out[15:0]|41|-14|pin@92||41|-20
Abus|D_interface[32:17]|D5G2;Y-6.5;||IJ900|buff16@3|in[15:0]|33|-14|pin@90||33|-23.5
Abus|D_interface[48:33]|D5G2;Y-5.5;||IJ900|buff16@2|in[15:0]|24|-13|pin@88||24|-20.5
Awire|D_interface[49]|D5G2;Y-3.5;||900|buf@7|a|15|-14|pin@63||15|-18
Awire|D_interface[50]|D5G2;Y-5;||900|buf@6|a|5|-14|pin@60||5|-20.5
Awire|I_Ready_out|D5G2;Y4.5;||2700|buf@5|a|-18|-9|pin@59||-18|-3.5
Awire|I_Request|D5G2;Y3.5;||2700|pin@43||-61|-8|pin@26||-61|-4.5
Abus|I_addr[15:0]|D5G2;Y5;||IJ2700|buff16@0|out[15:0]|-46|-8|pin@84||-46|-3
Abus|I_data_out[16:1]|D5G2;Y4;||IJ2700|buff16@1|in[15:0]|-33|-9|pin@86||-33|-7
Awire|I_interface[0]|D5G2;Y-4;||900|buf@5|y|-18|-14|pin@58||-18|-21.5
Abus|I_interface[16:1]|D5G2;Y-3;||IJ900|buff16@1|out[15:0]|-33|-15|pin@85||-33|-18
Abus|I_interface[32:17]|D5G2;Y-6;||IJ900|buff16@0|in[15:0]|-46|-14|pin@83||-46|-19.5
Awire|I_interface[33]|D5G2;Y-5.5;||900|buf@1|a|-61|-15|pin@54||-61|-22
Awire|net@17|||BY2700|pin@29||-10.5|-38.5|pin@30||-10.5|-28.5
Abus|net@18|||IJ2700|pin@41||-37|-36|pin@42||-37|-28
Awire|net@33|||2700|buf@1|y|-61|-10|pin@43||-61|-8
Abus|net@45|||IJ2700|pin@61||30|-37|pin@62||30|-28
Abus|net@58|||IJ0|pin@42||-37|-28|pin@75||-62|-28
Abus|net@59|||IJ1800|pin@75||-62|-28|pin@76||-17|-28
Abus|net@60|||IJ0|pin@62||30|-28|pin@77||4|-28
Abus|net@61|||IJ1800|pin@77||4|-28|pin@78||53|-28
ED_interface[98:0]|D_interface[50:0]|D5G2;Y-2;|pin@61||B
EI_interface|I_interface[33:0]|D5G2;Y-2;|pin@41||B
Eclk||D5G2;Y-1.5;|pin@29||I
X

# Cell PC;1{ic}
CPC;1{ic}||artwork|1215717714608|1379956837913|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||-1|1.5|9|6|||trace()V[4.5/-3,-4.5/-3,-4.5/3,4.5/3,4.5/-3]
Nschematic:Bus_Pin|pin@0||-7|1||||
Ngeneric:Invisible-Pin|pin@1||-5|1|1|1||
Nschematic:Bus_Pin|pin@2||5|1||||
Ngeneric:Invisible-Pin|pin@3||3|1|1|1||
Nschematic:Bus_Pin|pin@4||-3|-3|||R|
Nschematic:Wire_Pin|pin@5||-3|-1|||R|
Nschematic:Bus_Pin|pin@6||1.5|-3.5|||R|
Nschematic:Wire_Pin|pin@7||1.5|-1.5|||R|
Ngeneric:Invisible-Pin|pin@8||-4|1|||||ART_message(D5G1;)SD
Ngeneric:Invisible-Pin|pin@9||2|1|||||ART_message(D5G1;)SQ
Ngeneric:Invisible-Pin|pin@10||2|-1|||||ART_message(D5G1;)Swe
Ngeneric:Invisible-Pin|pin@11||-3|-1|||||ART_message(D5G1;)Sclk
Ngeneric:Invisible-Pin|pin@12||-1|4|||||ART_message(D5FTimes New Roman;G1;I)SPC
Aschematic:bus|net@0|||BIJX0|pin@1||-5|1|pin@0||-7|1
Aschematic:bus|net@1|||BIJY1800|pin@3||3|1|pin@2||5|1
Aschematic:wire|net@2|||900|pin@5||-3|-1|pin@4||-3|-3
Aschematic:wire|net@3|||900|pin@7||1.5|-1.5|pin@6||1.5|-3.5
ED[15:0]||D5G2;X-5;|pin@0||I
EQ[15:0]||D5G2;X5;|pin@2||O
Eclk||D5G2;X-1;|pin@4||I
Ewe||D5G2;X-1;|pin@6||I
X

# Cell PC;1{sch}
CPC;1{sch}||schematic|1215716681378|1380316842754|
IPC;1{ic}|D-ff-16@0||21|21|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBbox|node@0||-6|3.5|2|15||
NBus_Pin|pin@0||-28|14||||
NWire_Pin|pin@1||-28|5||||
NWire_Pin|pin@2||-28|-3||||
NBus_Pin|pin@3||15|4||||
NBus_Pin|pin@4||0|4||||
Ngeneric:Invisible-Pin|pin@5||-37.5|34|||||VERILOG_code(A12;D6)S[/*-------------------,* PC,*    16-bit D-ff w/ write enable.,* Also presets to a specific output.,*--------------------*/,"/**/ reg[15:0] Q;",/**/ always @(posedge clk) begin,/**/     if (we == 1),/**/        Q <= #1 D;,/**/ end,/**/ initial begin,"/**/    Q <= 16'h0200; //-- (See PP, App. A)",/**/ end]
Abus|Q[15:0]|D5G1;Y1;||BIJX0|pin@3||15|4|pin@4||0|4
Abus|net@1|||IJ900|pin@4||0|4|node@0|a|0|3.5
Abus|net@2|||BIJY1800|pin@0||-28|14|node@0|c|-12|14
Awire|net@3|||1800|pin@1||-28|5|node@0|c|-12|5
Awire|net@4|||1800|pin@2||-28|-3|node@0|c|-12|-3
ED[15:0]||D5G2;X-6;|pin@0||I
EQ[15:0]||D5G2;|pin@3||O
Eclk||D5G2;X-5;|pin@2||I
Ewe||D5G2;X-4;|pin@1||I
X

# Cell RegFile;1{ic}
CRegFile;1{ic}||artwork|1217926405293|1380537722347|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||5|2|16|26|||SCHEM_function(D5FTimes New Roman;G2;IX3.5;Y-6.5;)SRegFile|trace()V[-8/-13,-8/13,8/13,8/-13,-8/-13]
Nschematic:Bus_Pin|pin@0||-4.5|-2||||
Ngeneric:Invisible-Pin|pin@1||-3|-2|1|1||
Nschematic:Bus_Pin|pin@2||1|-12|||R|
Nschematic:Wire_Pin|pin@3||1|-11|||R|
Nschematic:Bus_Pin|pin@4||-4.5|11.5||||
Ngeneric:Invisible-Pin|pin@5||-3|11.5|1|1||
Nschematic:Bus_Pin|pin@6||14|11.5||||
Ngeneric:Invisible-Pin|pin@7||13|11.5|1|1||
Nschematic:Bus_Pin|pin@8||-4.5|4.5||||
Ngeneric:Invisible-Pin|pin@9||-3|4.5|1|1||
Nschematic:Bus_Pin|pin@12||11.5|-12|||R|
Nschematic:Wire_Pin|pin@13||11.5|-11|||R|
Nschematic:Bus_Pin|pin@14||-4.5|-7.5||||
Ngeneric:Invisible-Pin|pin@15||-3|-7.5|1|1||
Ngeneric:Invisible-Pin|pin@16||10|3.5|||||ART_message(D5G2;)Sout2
Ngeneric:Invisible-Pin|pin@17||10|11.5|||||ART_message(D5G2;)Sout1
Ngeneric:Invisible-Pin|pin@18||-1|11.5|||||ART_message(D5G2;)SS1
Ngeneric:Invisible-Pin|pin@19||-1|4.5|||||ART_message(D5G2;)SS2
Ngeneric:Invisible-Pin|pin@20||-1.5|-7.5|||||ART_message(D5G2;)SIN
Ngeneric:Invisible-Pin|pin@21||-1|-2|||||ART_message(D5G2;)SDR
Ngeneric:Invisible-Pin|pin@22||1.5|-10|||||ART_message(D5G1.5;)SRwe
Ngeneric:Invisible-Pin|pin@23||11.5|-10|||||ART_message(D5G1.5;)Sclk
Nschematic:Bus_Pin|pin@24||14|3.5|||R|
Ngeneric:Invisible-Pin|pin@25||13|3.5|1|1|R|
Aschematic:bus|net@0|||BIJX0|pin@1||-3|-2|pin@0||-4.5|-2
Aschematic:wire|net@1|||900|pin@3||1|-11|pin@2||1|-12
Aschematic:bus|net@2|||BIJX0|pin@5||-3|11.5|pin@4||-4.5|11.5
Aschematic:bus|net@3|||BIJY1800|pin@7||13|11.5|pin@6||14|11.5
Aschematic:bus|net@4|||BIJX0|pin@9||-3|4.5|pin@8||-4.5|4.5
Aschematic:wire|net@6|||900|pin@13||11.5|-11|pin@12||11.5|-12
Aschematic:bus|net@7|||BIJX0|pin@15||-3|-7.5|pin@14||-4.5|-7.5
Aschematic:bus|net@8|||BIJY1800|pin@25||13|3.5|pin@24||14|3.5
EDR[2:0]||D5G2;X-4;|pin@0||I
Ein[15:0]|IN[15:0]|D5G2;X-4;|pin@14||I
ELD_REG|Rwe|D5G2;X-1;|pin@2||I
ESR1[2:0]|S1[2:0]|D5G2;X-4;|pin@4||I
ESR2[2:0]|S2[2:0]|D5G2;X-4;|pin@8||I
Eclk||D5G2;X-1;|pin@12||I
ESR1out[15:0]|out1[15:0]|D5G2;X5;|pin@6||O
Eout2[15:0]||D5G2;Y-5;|pin@24||O
X

# Cell RegFile;1{sch}
CRegFile;1{sch}||schematic|1217916427108|1422768302699|
Idemux3x8;1{ic}|DeMux|D5G2;Y9.5;|-74|3|||D5G4;
Imux16_8x1;1{ic}|MUX16_8x@0||30|-61|RRR||D5G4;
Imux16_8x1;1{ic}|MUX16_8x@1||64|-61|RRR||D5G4;
Id_ff_16;1{ic}|R0|D5G1.5;|-10|48|||D5G4;
Id_ff_16;1{ic}|R1|D5G1.5;|-10|35|||D5G4;
Id_ff_16;1{ic}|R2|D5G1.5;|-10|22|||D5G4;
Id_ff_16;1{ic}|R3|D5G1.5;|-10|9|||D5G4;
Id_ff_16;1{ic}|R4|D5G1.5;|-10|-4|||D5G4;
Id_ff_16;1{ic}|R5|D5G1.5;|-10|-17|||D5G4;
Id_ff_16;1{ic}|R6|D5G1.5;|-10|-30|||D5G4;
Id_ff_16;1{ic}|R7|D5G1.5;|-10|-43|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBus_Pin|pin@0||53|-42||||
NBus_Pin|pin@1||19|-42||||
NBus_Pin|pin@2||56|-29||||
NBus_Pin|pin@3||22|-29||||
NBus_Pin|pin@4||59|-16||||
NBus_Pin|pin@5||25|-16||||
NBus_Pin|pin@6||62|-3||||
NBus_Pin|pin@7||28|-3||||
NBus_Pin|pin@8||66|10||||
NBus_Pin|pin@9||32|10||||
NBus_Pin|pin@10||69|23||||
NBus_Pin|pin@11||35|23||||
NBus_Pin|pin@12||72|36||||
NBus_Pin|pin@13||38|36||||
NBus_Pin|pin@14||75|49||||
NBus_Pin|pin@15||41|49||||
NBus_Pin|pin@16||64|-76||||
NBus_Pin|pin@18||49|-72||||
NBus_Pin|pin@19||15|-73||||
NBus_Pin|pin@20||-33|-42||||
NBus_Pin|pin@21||-33|63||||
NBus_Pin|pin@22||-33|49||||
NBus_Pin|pin@23||-33|36||||
NBus_Pin|pin@24||-33|23||||
NBus_Pin|pin@25||-33|10||||
NBus_Pin|pin@26||-33|-3||||
NBus_Pin|pin@27||-33|-16||||
NBus_Pin|pin@28||-33|-29||||
NBus_Pin|pin@29||-90|1||||
NWire_Pin|pin@30||-90|5||||
NWire_Pin|pin@31||-62|10||||
NWire_Pin|pin@32||-62|42||||
NWire_Pin|pin@34||-8.5|42||||
NWire_Pin|pin@35||-59|8||||
NWire_Pin|pin@36||-59|29||||
NWire_Pin|pin@39||-8.5|16||||
NWire_Pin|pin@40||-55|16||||
NWire_Pin|pin@41||-55|6||||
NWire_Pin|pin@42||-8.5|4||||
NWire_Pin|pin@43||-8.5|-10||||
NWire_Pin|pin@44||-51|-10||||
NWire_Pin|pin@45||-51|2||||
NWire_Pin|pin@50||-8.5|-36||||
NWire_Pin|pin@51||-60|-36||||
NWire_Pin|pin@52||-60|-2||||
NWire_Pin|pin@53||-8.5|-23||||
NWire_Pin|pin@54||-56|-23||||
NWire_Pin|pin@55||-56|0||||
NWire_Pin|pin@56||-8.5|-49||||
NWire_Pin|pin@57||-64|-49||||
NWire_Pin|pin@58||-64|-4||||
NWire_Pin|pin@59||-20|-59||||
NWire_Pin|pin@60||-20|45||||
NWire_Pin|pin@61||-20|32||||
NWire_Pin|pin@62||-20|19||||
NWire_Pin|pin@63||-20|6||||
NWire_Pin|pin@64||-20|-7||||
NWire_Pin|pin@65||-20|-20||||
NWire_Pin|pin@66||-20|-33||||
NWire_Pin|pin@67||-20|-46||||
Ngeneric:Invisible-Pin|pin@68||-183|-41|||||VERILOG_code(D6G3;)S[/**-------------------,** regFile.showRegs(),**    displays register contents.,**-------------------**/,/**/ task showRegs;,/**/ begin,"/**/  $display( \" R0[%h] R1[%h] R2[%h] R3[%h] R4[%h] R5[%h] R6[%h] R7[%h]\"","/**/  , R0, R1, R2, R3, R4, R5, R6, R7);",/**/ end,/**/ endtask]
Ngeneric:Invisible-Pin|pin@69||92.5|29|||||VERILOG_code(D6G1;)S""
NWire_Pin|pin@70||-8.5|29||||
NBus_Pin|pin@71||30|-75.5||||
IRegFile;1{ic}|regFile@0||110|63|||D5G4;
Abus|R0[15:0]|D5G1;||IJ1800|R0|Q[15:0]|-5|49|pin@15||41|49
Abus|R1[15:0]|D5G1;||IJ1800|R1|Q[15:0]|-5|36|pin@13||38|36
Abus|R2[15:0]|D5G1;||IJ1800|R2|Q[15:0]|-5|23|pin@11||35|23
Abus|R3[15:0]|D5G1;||IJ1800|R3|Q[15:0]|-5|10|pin@9||32|10
Abus|R4[15:0]|D5G1;||IJ1800|R4|Q[15:0]|-5|-3|pin@7||28|-3
Abus|R5[15:0]|D5G1;||IJ1800|R5|Q[15:0]|-5|-16|pin@5||25|-16
Abus|R6[15:0]|D5G1;||IJ1800|R6|Q[15:0]|-5|-29|pin@3||22|-29
Abus|R7[15:0]|D5G1;||IJ1800|R7|Q[15:0]|-5|-42|pin@1||19|-42
Abus|net@0|||IJ1800|pin@1||19|-42|pin@0||53|-42
Abus|net@1|||IJ900|pin@0||53|-42|MUX16_8x@1|in111[15:0]|53|-56
Abus|net@3|||IJ2700|MUX16_8x@0|in111[15:0]|19|-56|pin@1||19|-42
Abus|net@4|||IJ1800|pin@3||22|-29|pin@2||56|-29
Abus|net@5|||IJ900|pin@2||56|-29|MUX16_8x@1|in110[15:0]|56|-56
Abus|net@7|||IJ2700|MUX16_8x@0|in110[15:0]|22|-56|pin@3||22|-29
Abus|net@8|||IJ1800|pin@5||25|-16|pin@4||59|-16
Abus|net@9|||IJ900|pin@4||59|-16|MUX16_8x@1|in101[15:0]|59|-56
Abus|net@11|||IJ2700|MUX16_8x@0|in101[15:0]|25|-56|pin@5||25|-16
Abus|net@12|||IJ1800|pin@7||28|-3|pin@6||62|-3
Abus|net@13|||IJ900|pin@6||62|-3|MUX16_8x@1|in100[15:0]|62|-56
Abus|net@15|||IJ2700|MUX16_8x@0|in100[15:0]|28|-56|pin@7||28|-3
Abus|net@17|||IJ900|pin@8||66|10|MUX16_8x@1|in011[15:0]|66|-56
Abus|net@18|||IJ1800|pin@9||32|10|pin@8||66|10
Abus|net@19|||IJ2700|MUX16_8x@0|in011[15:0]|32|-56|pin@9||32|10
Abus|net@21|||IJ900|pin@10||69|23|MUX16_8x@1|in010[15:0]|69|-56
Abus|net@22|||IJ1800|pin@11||35|23|pin@10||69|23
Abus|net@23|||IJ2700|MUX16_8x@0|in010[15:0]|35|-56|pin@11||35|23
Abus|net@25|||IJ900|pin@12||72|36|MUX16_8x@1|in001[15:0]|72|-56
Abus|net@26|||IJ1800|pin@13||38|36|pin@12||72|36
Abus|net@27|||IJ2700|MUX16_8x@0|in001[15:0]|38|-56|pin@13||38|36
Abus|net@29|||IJ900|pin@14||75|49|MUX16_8x@1|in000[15:0]|75|-56
Abus|net@30|||IJ1800|pin@15||41|49|pin@14||75|49
Abus|net@31|||IJ2700|MUX16_8x@0|in000[15:0]|41|-56|pin@15||41|49
Abus|net@32|||IJ900|MUX16_8x@1|out[15:0]|64|-70|pin@16||64|-76
Abus|net@34|||IJ900|MUX16_8x@1|sel[2:0]|49|-62|pin@18||49|-72
Abus|net@35|||IJ900|MUX16_8x@0|sel[2:0]|15|-62|pin@19||15|-73
Abus|net@36|||IJ0|R7|D[15:0]|-17|-42|pin@20||-33|-42
Abus|net@37|||IJ2700|pin@28||-33|-29|pin@27||-33|-16
Abus|net@38|||IJ2700|pin@22||-33|49|pin@21||-33|63
Abus|net@39|||IJ0|R0|D[15:0]|-17|49|pin@22||-33|49
Abus|net@40|||IJ2700|pin@23||-33|36|pin@22||-33|49
Abus|net@41|||IJ0|R1|D[15:0]|-17|36|pin@23||-33|36
Abus|net@42|||IJ2700|pin@24||-33|23|pin@23||-33|36
Abus|net@43|||IJ0|R2|D[15:0]|-17|23|pin@24||-33|23
Abus|net@44|||IJ2700|pin@25||-33|10|pin@24||-33|23
Abus|net@45|||IJ0|R3|D[15:0]|-17|10|pin@25||-33|10
Abus|net@46|||IJ2700|pin@26||-33|-3|pin@25||-33|10
Abus|net@47|||IJ0|R4|D[15:0]|-17|-3|pin@26||-33|-3
Abus|net@48|||IJ2700|pin@27||-33|-16|pin@26||-33|-3
Abus|net@49|||IJ0|R5|D[15:0]|-17|-16|pin@27||-33|-16
Abus|net@50|||IJ2700|pin@20||-33|-42|pin@28||-33|-29
Abus|net@51|||IJ0|R6|D[15:0]|-17|-29|pin@28||-33|-29
Abus|net@52|||IJ0|DeMux|sel[2:0]|-79|1|pin@29||-90|1
Awire|net@53|||0|DeMux|in|-79|5|pin@30||-90|5
Awire|net@54|||1800|DeMux|out000|-69|10|pin@31||-62|10
Awire|net@55|||2700|pin@31||-62|10|pin@32||-62|42
Awire|net@58|||2700|pin@34||-8.5|42|R0|we|-8.5|44.5
Awire|net@59|||1800|DeMux|out001|-69|8|pin@35||-59|8
Awire|net@60|||2700|pin@35||-59|8|pin@36||-59|29
Awire|net@64|||900|R2|we|-8.5|18.5|pin@39||-8.5|16
Awire|net@65|||0|pin@39||-8.5|16|pin@40||-55|16
Awire|net@66|||900|pin@40||-55|16|pin@41||-55|6
Awire|net@67|||0|pin@41||-55|6|DeMux|out010|-69|6
Awire|net@68|||900|R3|we|-8.5|5.5|pin@42||-8.5|4
Awire|net@69|||0|pin@42||-8.5|4|DeMux|out011|-69|4
Awire|net@70|||900|R4|we|-8.5|-7.5|pin@43||-8.5|-10
Awire|net@71|||0|pin@43||-8.5|-10|pin@44||-51|-10
Awire|net@72|||2700|pin@44||-51|-10|pin@45||-51|2
Awire|net@73|||0|pin@45||-51|2|DeMux|out100|-69|2
Awire|net@79|||900|R6|we|-8.5|-33.5|pin@50||-8.5|-36
Awire|net@80|||0|pin@50||-8.5|-36|pin@51||-60|-36
Awire|net@81|||2700|pin@51||-60|-36|pin@52||-60|-2
Awire|net@82|||0|pin@52||-60|-2|DeMux|out110|-69|-2
Awire|net@83|||900|R5|we|-8.5|-20.5|pin@53||-8.5|-23
Awire|net@84|||0|pin@53||-8.5|-23|pin@54||-56|-23
Awire|net@85|||2700|pin@54||-56|-23|pin@55||-56|0
Awire|net@86|||0|pin@55||-56|0|DeMux|out101|-69|0
Awire|net@87|||900|R7|we|-8.5|-46.5|pin@56||-8.5|-49
Awire|net@89|||2700|pin@57||-64|-49|pin@58||-64|-4
Awire|net@90|||0|pin@58||-64|-4|DeMux|out111|-69|-4
Awire|net@91|||2700|pin@67||-20|-46|pin@66||-20|-33
Awire|net@92|||1800|pin@60||-20|45|R0|clk|-13|45
Awire|net@93|||2700|pin@61||-20|32|pin@60||-20|45
Awire|net@94|||0|R1|clk|-13|32|pin@61||-20|32
Awire|net@95|||2700|pin@62||-20|19|pin@61||-20|32
Awire|net@96|||0|R2|clk|-13|19|pin@62||-20|19
Awire|net@97|||2700|pin@63||-20|6|pin@62||-20|19
Awire|net@98|||0|R3|clk|-13|6|pin@63||-20|6
Awire|net@99|||2700|pin@64||-20|-7|pin@63||-20|6
Awire|net@100|||0|R4|clk|-13|-7|pin@64||-20|-7
Awire|net@101|||2700|pin@65||-20|-20|pin@64||-20|-7
Awire|net@102|||0|R5|clk|-13|-20|pin@65||-20|-20
Awire|net@103|||2700|pin@66||-20|-33|pin@65||-20|-20
Awire|net@104|||0|R6|clk|-13|-33|pin@66||-20|-33
Awire|net@105|||2700|pin@59||-20|-59|pin@67||-20|-46
Awire|net@106|||0|R7|clk|-13|-46|pin@67||-20|-46
Awire|net@107|||1800|pin@32||-62|42|pin@34||-8.5|42
Awire|net@108|||1800|pin@36||-59|29|pin@70||-8.5|29
Awire|net@109|||900|R1|we|-8.5|31.5|pin@70||-8.5|29
Abus|net@110|||IJ900|MUX16_8x@0|out[15:0]|30|-70|pin@71||30|-75.5
Awire|we111|D5G1;||0|pin@56||-8.5|-49|pin@57||-64|-49
EDR[2:0]||D5G2;|pin@29||I
Ein[15:0]|IN[15:0]|D5G2;|pin@21||I
ELD_REG|Rwe|D5G2;|pin@30||I
ESR1[2:0]|S1[2:0]|D5G2;|pin@18||I
ESR2[2:0]|S2[2:0]|D5G2;|pin@19||I
Eclk||D5G2;|pin@59||I
ESR1out[15:0]|out1[15:0]|D5G2;|pin@16||O
Eout2[15:0]||D5G2;|pin@71||O
X

# Cell WORD_16_h0000;1{ic}
CWORD_16_h0000;1{ic}||artwork|1389579713097|1389585756820|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||-0.5|-0.25|9|3.5|||SCHEM_function(D5G1;I)SWORD_16_h0000_|trace()V[-4.5/-1.75,-4.5/1.75,4.5/1.75,4.5/-1.75,-4.5/-1.75]
Nschematic:Bus_Pin|pin@0||5.5|0||||
Ngeneric:Invisible-Pin|pin@1||4|0|1|1||
Aschematic:bus|net@0|||BIJY1800|pin@1||4|0|pin@0||5.5|0
Eout[15:0]||D5G2;|pin@0||O
X

# Cell WORD_16_h0000;1{sch}
CWORD_16_h0000;1{sch}||schematic|1389579519436|1389585731802|
IWORD_16_h0000;1{ic}|WORD_16_@0||5.5|13.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBus_Pin|pin@0||0|-5.5||||
NBus_Pin|pin@1||0|0||||
Ngeneric:Invisible-Pin|pin@2||-7.5|5|||||VERILOG_code(D6G2;)S["/**/ reg [15:0] out;",/**/ initial out = 16'h0000;]
Abus|net@0|||IJ2700|pin@0||0|-5.5|pin@1||0|0
Eout[15:0]||D5G2;Y-1.5;|pin@0||O
X

# Cell WORD_16_h1000;1{ic}
CWORD_16_h1000;1{ic}||artwork|1389579713097|1389581960384|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||-0.5|-0.25|9|3.5|||SCHEM_function(D5G1;I)SWORD_16_h1000_|trace()V[-4.5/-1.75,-4.5/1.75,4.5/1.75,4.5/-1.75,-4.5/-1.75]
Nschematic:Bus_Pin|pin@0||5.5|0||||
Ngeneric:Invisible-Pin|pin@1||4|0|1|1||
Aschematic:bus|net@0|||BIJY1800|pin@1||4|0|pin@0||5.5|0
Eout[15:0]||D5G2;|pin@0||O
X

# Cell WORD_16_h1000;1{sch}
CWORD_16_h1000;1{sch}||schematic|1389579519436|1389579717892|
IWORD_16_h1000;1{ic}|WORD_16_@0||5.5|13.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBus_Pin|pin@0||0|-5.5||||
NBus_Pin|pin@1||0|0||||
Ngeneric:Invisible-Pin|pin@2||-7.5|5|||||VERILOG_code(D6G2;)S["/**/ reg [15:0] out;",/**/ initial out = 16'h1000;]
Abus|net@0|||IJ2700|pin@0||0|-5.5|pin@1||0|0
Eout[15:0]||D5G2;Y-1.5;|pin@0||O
X

# Cell add16;1{ic}
Cadd16;1{ic}||artwork|1217765804063|1379956907579|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5FTimes New Roman;G1;IX1;Y-1;)Sadd16|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||-5|3||||
Ngeneric:Invisible-Pin|pin@1||-3|3|1|1||
Nschematic:Bus_Pin|pin@2||-5|-3||||
Ngeneric:Invisible-Pin|pin@3||-3|-3|1|1||
Nschematic:Bus_Pin|pin@4||5|0||||
Ngeneric:Invisible-Pin|pin@5||3|0|1|1||
Ngeneric:Invisible-Pin|pin@6||-2|3|||||ART_message(D5G1;)SA
Ngeneric:Invisible-Pin|pin@7||-2|-3|||||ART_message(D5G1;)SB
Aschematic:bus|net@0|||BIJX0|pin@1||-3|3|pin@0||-5|3
Aschematic:bus|net@1|||BIJX0|pin@3||-3|-3|pin@2||-5|-3
Aschematic:bus|net@2|||IJ1800|pin@5||3|0|pin@4||5|0
EA[15:0]||D5G2;X-5;|pin@0||I
EB[15:0]||D5G2;X-5;|pin@2||I
Eout[15:0]||D5G2;X6;|pin@4||O
X

# Cell add16;1{sch}
Cadd16;1{sch}||schematic|1217764647298|1380507054480|
Iadd16;1{ic}|add16@0||24|16|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBbox|node@0||0|0||||
NBus_Pin|pin@0||-11|0||||
NBus_Pin|pin@1||0|10||||
NBus_Pin|pin@2||10|0||||
Ngeneric:Invisible-Pin|pin@3||18|0.5|||||VERILOG_code(D6G1;)S[/*--------------,* add16,*    adds two 16-bit inputs,*---------------*/,"/**/ reg [15:0] out;",/**/,/**/ always @(A or B) begin,/**/    #1 out = A + B;,/**/ end,/**/,/**/ initial begin,/**/    out = 16'h0000;,/**/ end]
Abus|net@0|||IJ0|node@0|c|-5|0|pin@0||-11|0
Abus|net@1|||IJ2700|node@0|b|0|5|pin@1||0|10
Abus|net@2|||IJ1800|node@0|a|5|0|pin@2||10|0
EA[15:0]||D5G2;|pin@1||I
EB[15:0]||D5G2;|pin@0||I
Eout[15:0]||D5G2;|pin@2||O
X

# Cell and16;1{ic}
Cand16;1{ic}||artwork|1217765804063|1379956929873|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5FTimes New Roman;G1;IX-1;)Sand16|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||-5|3||||
Ngeneric:Invisible-Pin|pin@1||-3|3|1|1||
Nschematic:Bus_Pin|pin@2||-5|-3||||
Ngeneric:Invisible-Pin|pin@3||-3|-3|1|1||
Nschematic:Bus_Pin|pin@4||5|0||||
Ngeneric:Invisible-Pin|pin@5||3|0|1|1||
Ngeneric:Invisible-Pin|pin@6||-2|3|||||ART_message(D5G1;)SA
Ngeneric:Invisible-Pin|pin@7||-2|-3|||||ART_message(D5G1;)SB
Aschematic:bus|net@0|||BIJX0|pin@1||-3|3|pin@0||-5|3
Aschematic:bus|net@1|||BIJX0|pin@3||-3|-3|pin@2||-5|-3
Aschematic:bus|net@2|||IJ1800|pin@5||3|0|pin@4||5|0
EA[15:0]||D5G2;X-5;|pin@0||I
EB[15:0]||D5G2;X-5;|pin@2||I
Eout[15:0]||D5G2;X6;|pin@4||O
X

# Cell and16;1{sch}
Cand16;1{sch}||schematic|1217764647298|1380507028024|
Iand16;1{ic}|add16@0||24|16|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBbox|node@0||0|0||||
NBus_Pin|pin@0||-11|0||||
NBus_Pin|pin@1||0|10||||
NBus_Pin|pin@2||10|0||||
Ngeneric:Invisible-Pin|pin@3||19|1|||||VERILOG_code(D6G1;)S[/*--------------,* and16,*    bitwise ANDs 2 16-bit inputs.,*---------------*/,"/**/ reg [15:0] out;",/**/ always @(A or B) begin,/**/     #1 out = A & B;,/**/ end]
Abus|net@0|||IJ0|node@0|c|-5|0|pin@0||-11|0
Abus|net@1|||IJ2700|node@0|b|0|5|pin@1||0|10
Abus|net@2|||IJ1800|node@0|a|5|0|pin@2||10|0
EA[15:0]||D5G2;|pin@1||I
EB[15:0]||D5G2;|pin@0||I
Eout[15:0]||D5G2;|pin@2||O
X

# Cell buff16;1{ic}
Cbuff16;1{ic}||artwork|1380978497369|1380978912038|E
Ngeneric:Facet-Center|art@0||0|0||||AV
Nschematic:Bus_Pin|pin@0||-3|0||||
Ngeneric:Invisible-Pin|pin@1||-3|0|1|1||
Nschematic:Bus_Pin|pin@2||3|0||||
Ngeneric:Invisible-Pin|pin@3||3|0|1|1||
NPin|pin@5||-3|3|1|1||
NPin|pin@6||-3|-3|1|1||
Ngeneric:Invisible-Pin|pin@7||-1|0|||||ART_message(D5G1;)S16
Aschematic:bus|net@0|||IJ0|pin@1||-3|0|pin@0||-3|0
Aschematic:bus|net@1|||IJ1800|pin@3||3|0|pin@2||3|0
AThicker|net@2|||FS2066|pin@6||-3|-3|pin@3||3|0
AThicker|net@3|||FS3334|pin@3||3|0|pin@5||-3|3
AThicker|net@4|||FS900|pin@5||-3|3|pin@6||-3|-3
Ein[15:0]||D5G2;X-5;|pin@0||I
Eout[15:0]||D5G2;X5;|pin@2||O
X

# Cell buff16;1{sch}
Cbuff16;1{sch}||schematic|1380978249320|1380978497372|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||0|5||||
NBuffer|buf@1||0|11||||
NBuffer|buf@2||0|17||||
NBuffer|buf@3||0|23||||
NBuffer|buf@4||0|29||||
NBuffer|buf@5||0|35||||
NBuffer|buf@6||0|41||||
NBuffer|buf@7||0|47||||
NBuffer|buf@8||0|53||||
NBuffer|buf@9||0|59||||
NBuffer|buf@10||0|65||||
NBuffer|buf@11||0|71||||
NBuffer|buf@12||0|77||||
NBuffer|buf@13||0|83||||
NBuffer|buf@14||0|89||||
NBuffer|buf@15||0|95||||
Ibuff16;1{ic}|buff16@0||30|103|||D5G4;
NWire_Pin|pin@0||-12|5||||
NWire_Pin|pin@1||9|5||||
NWire_Pin|pin@2||-12|11||||
NWire_Pin|pin@3||9|11||||
NWire_Pin|pin@4||-12|17||||
NWire_Pin|pin@5||9|17||||
NWire_Pin|pin@6||-12|23||||
NWire_Pin|pin@7||9|23||||
NWire_Pin|pin@8||-12|29||||
NWire_Pin|pin@9||9|29||||
NWire_Pin|pin@10||-12|35||||
NWire_Pin|pin@11||9|35||||
NWire_Pin|pin@12||-12|41||||
NWire_Pin|pin@13||9|41||||
NWire_Pin|pin@14||-12|47||||
NWire_Pin|pin@15||9|47||||
NWire_Pin|pin@16||-12|53||||
NWire_Pin|pin@17||9|53||||
NWire_Pin|pin@18||-12|59||||
NWire_Pin|pin@19||9|59||||
NWire_Pin|pin@20||-12|65||||
NWire_Pin|pin@21||9|65||||
NWire_Pin|pin@22||-12|71||||
NWire_Pin|pin@23||9|71||||
NWire_Pin|pin@24||-12|77||||
NWire_Pin|pin@25||9|77||||
NWire_Pin|pin@26||-12|83||||
NWire_Pin|pin@27||9|83||||
NWire_Pin|pin@28||-12|89||||
NWire_Pin|pin@29||9|89||||
NWire_Pin|pin@30||-12|95||||
NWire_Pin|pin@31||9|95||||
NBus_Pin|pin@32||-25|-6||||
NBus_Pin|pin@33||-13|-6||||
NBus_Pin|pin@34||11|-7||||
NBus_Pin|pin@35||23|-7||||
Awire|in[0]|D5G1;||1800|pin@0||-12|5|buf@0|a|-3|5
Awire|in[1]|D5G1;||1800|pin@2||-12|11|buf@1|a|-3|11
Awire|in[2]|D5G1;||1800|pin@4||-12|17|buf@2|a|-3|17
Awire|in[3]|D5G1;||1800|pin@6||-12|23|buf@3|a|-3|23
Awire|in[4]|D5G1;||1800|pin@8||-12|29|buf@4|a|-3|29
Awire|in[5]|D5G1;||1800|pin@10||-12|35|buf@5|a|-3|35
Awire|in[6]|D5G1;||1800|pin@12||-12|41|buf@6|a|-3|41
Awire|in[7]|D5G1;||1800|pin@14||-12|47|buf@7|a|-3|47
Awire|in[8]|D5G1;||1800|pin@16||-12|53|buf@8|a|-3|53
Awire|in[9]|D5G1;||1800|pin@18||-12|59|buf@9|a|-3|59
Awire|in[10]|D5G1;||1800|pin@20||-12|65|buf@10|a|-3|65
Awire|in[11]|D5G1;||1800|pin@22||-12|71|buf@11|a|-3|71
Awire|in[12]|D5G1;||1800|pin@24||-12|77|buf@12|a|-3|77
Awire|in[13]|D5G1;||1800|pin@26||-12|83|buf@13|a|-3|83
Awire|in[14]|D5G1;||1800|pin@28||-12|89|buf@14|a|-3|89
Awire|in[15]|D5G1;||1800|pin@30||-12|95|buf@15|a|-3|95
Abus|net@32|||BIJY1800|pin@32||-25|-6|pin@33||-13|-6
Abus|net@33|||BIJY1800|pin@34||11|-7|pin@35||23|-7
Awire|out[0]|D5G1;||1800|buf@0|y|2|5|pin@1||9|5
Awire|out[1]|D5G1;||1800|buf@1|y|2|11|pin@3||9|11
Awire|out[2]|D5G1;||1800|buf@2|y|2|17|pin@5||9|17
Awire|out[3]|D5G1;||1800|buf@3|y|2|23|pin@7||9|23
Awire|out[4]|D5G1;||1800|buf@4|y|2|29|pin@9||9|29
Awire|out[5]|D5G1;||1800|buf@5|y|2|35|pin@11||9|35
Awire|out[6]|D5G1;||1800|buf@6|y|2|41|pin@13||9|41
Awire|out[7]|D5G1;||1800|buf@7|y|2|47|pin@15||9|47
Awire|out[8]|D5G1;||1800|buf@8|y|2|53|pin@17||9|53
Awire|out[9]|D5G1;||1800|buf@9|y|2|59|pin@19||9|59
Awire|out[10]|D5G1;||1800|buf@10|y|2|65|pin@21||9|65
Awire|out[11]|D5G1;||1800|buf@11|y|2|71|pin@23||9|71
Awire|out[12]|D5G1;||1800|buf@12|y|2|77|pin@25||9|77
Awire|out[13]|D5G1;||1800|buf@13|y|2|83|pin@27||9|83
Awire|out[14]|D5G1;||1800|buf@14|y|2|89|pin@29||9|89
Awire|out[15]|D5G1;||1800|buf@15|y|2|95|pin@31||9|95
Ein[15:0]||D5G2;X-5;|pin@32||I
Eout[15:0]||D5G2;X5;|pin@35||O
X

# Cell clk;1{ic}
Cclk;1{ic}||artwork|1212075139531|1389584314111|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|3|3|||SCHEM_function(D5FTimes New Roman;G0.75;IX-1;)Sclk|trace()V[1.5/1.5,1.5/-1.5,-1.5/-1.5,-1.5/1.5,1.5/1.5]
Nschematic:Bus_Pin|pin@0||2.5|0|||RR|
Nschematic:Wire_Pin|pin@1||1.5|0|||RR|
Ngeneric:Invisible-Pin|pin@2||0.5|0|||||ART_message(D5G1;)Sout
Aschematic:wire|net@0|||1800|pin@1||1.5|0|pin@0||2.5|0
Eout||D5G2;X-2;|pin@0||C
X

# Cell clk;1{sch}
Cclk;1{sch}||schematic|1212073706984|1380528891676|
Ngeneric:Facet-Center|art@0||0|0||||AV
Iclk;1{ic}|clk@1||1|10.5|||D5G4;
NWire_Pin|pin@0||11|0||||
Ngeneric:Invisible-Pin|pin@1||-12.5|3|||||VERILOG_code(D6G1;)S[/*-------------,* clk,*     50% duty cycle,*  clock generator.,*--------------*/,/**/      reg out;,/**/      initial begin,/**/          out = 1;,/**/      end,/**/      always begin,/**/         #1000 out = 0;,/**/         #1000 out = 1;,/**/      end]
NWire_Pin|pin@3||4.5|0||||
Awire|net@2|||0|pin@0||11|0|pin@3||4.5|0
Eout||D5G2;X2;|pin@0||O
X

# Cell const16_1;1{ic}
Cconst16_1;1{ic}||artwork|1380369517709|1380369636141|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||-0.5|0.25|7|4.5|||SCHEM_function(D6FTimes New Roman;G1.5;IX-3;Y1;)Sconst16_1|trace()V[-3.5/-2.25,-3.5/2.25,3.5/2.25,3.5/-2.25,-3.5/-2.25]
Nschematic:Bus_Pin|pin@0||5|0||||
Ngeneric:Invisible-Pin|pin@1||3|0|1|1||
Aschematic:bus|net@0|||IJ1800|pin@1||3|0|pin@0||5|0
Eout[15:0]||D5G2;|pin@0||O
X

# Cell const16_1;1{sch}
Cconst16_1;1{sch}||schematic|1380369372251|1380503306404|
Ngeneric:Facet-Center|art@0||0|0||||AV
Iconst16_1;1{ic}|const16_@0||20|14.5|||D2G4;
NBus_Pin|pin@0||-4|-5.5||||
NBus_Pin|pin@1||7|-5.5||||
Ngeneric:Invisible-Pin|pin@2||-8.5|5|||||VERILOG_code(D6G2;)S["/**/ reg [15:0] out;",/**/ initial begin,/**/     out = 16'd1;,/**/ end]
Abus|net@0|||IJ1800|pin@0||-4|-5.5|pin@1||7|-5.5
Eout[15:0]||D5G2;|pin@0||O
X

# Cell d_ff_16;1{ic}
Cd_ff_16;1{ic}||artwork|1215717714608|1379956968773|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||-1|1.5|9|6|||SCHEM_function(D5FTimes New Roman;G1;IY2;)SD_ff_16|trace()V[4.5/-3,-4.5/-3,-4.5/3,4.5/3,4.5/-3]
Nschematic:Bus_Pin|pin@0||-7|1||||
Ngeneric:Invisible-Pin|pin@1||-5|1|1|1||
Nschematic:Bus_Pin|pin@2||5|1||||
Ngeneric:Invisible-Pin|pin@3||3|1|1|1||
Nschematic:Bus_Pin|pin@4||-3|-3|||R|
Nschematic:Wire_Pin|pin@5||-3|-1|||R|
Nschematic:Bus_Pin|pin@6||1.5|-3.5|||R|
Nschematic:Wire_Pin|pin@7||1.5|-1.5|||R|
Ngeneric:Invisible-Pin|pin@8||-4|1|||||ART_message(D5G1;)SD
Ngeneric:Invisible-Pin|pin@9||2|1|||||ART_message(D5G1;)SQ
Ngeneric:Invisible-Pin|pin@10||2|-1|||||ART_message(D5G1;)Swe
Ngeneric:Invisible-Pin|pin@11||-3|-1|||||ART_message(D5G1;)Sclk
Aschematic:bus|net@0|||BIJX0|pin@1||-5|1|pin@0||-7|1
Aschematic:bus|net@1|||BIJY1800|pin@3||3|1|pin@2||5|1
Aschematic:wire|net@2|||900|pin@5||-3|-1|pin@4||-3|-3
Aschematic:wire|net@3|||900|pin@7||1.5|-1.5|pin@6||1.5|-3.5
ED[15:0]||D5G2;X-5;|pin@0||I
EQ[15:0]||D5G2;X5;|pin@2||O
Eclk||D5G2;X-1;|pin@4||I
Ewe||D5G2;X-1;|pin@6||I
X

# Cell d_ff_16;1{sch}
Cd_ff_16;1{sch}||schematic|1215716681378|1380311030763|
Id_ff_16;1{ic}|D-ff-16@0||21|21|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBbox|node@0||-6|3.5|2|15||
NBus_Pin|pin@0||-28|14||||
NWire_Pin|pin@1||-28|5||||
NWire_Pin|pin@2||-28|-3||||
NBus_Pin|pin@3||15|4||||
NBus_Pin|pin@4||0|4||||
Ngeneric:Invisible-Pin|pin@5||4.5|-13.5|||||VERILOG_code(D6G2;)S[/*-------------------,* D_ff_16,*    16-bit D-ff w/ write enable.,*--------------------*/,"/**/ reg[15:0] Q;",/**/ always @(posedge clk) begin,/**/     if (we == 1),/**/        Q <= #1 D;,/**/ end,/**/ initial begin,/**/    Q <= 0;,/**/ end]
Abus|net@0|||BIJX0|pin@3||15|4|pin@4||0|4
Abus|net@1|||IJ900|pin@4||0|4|node@0|a|0|3.5
Abus|net@2|||BIJY1800|pin@0||-28|14|node@0|c|-12|14
Awire|net@3|||1800|pin@1||-28|5|node@0|c|-12|5
Awire|net@4|||1800|pin@2||-28|-3|node@0|c|-12|-3
ED[15:0]||D5G2;X-6;|pin@0||I
EQ[15:0]||D5G2;|pin@3||O
Eclk||D5G2;X-5;|pin@2||I
Ewe||D5G2;X-4;|pin@1||I
X

# Cell demux3x8;1{ic}
Cdemux3x8;1{ic}||artwork|1217925335725|1379956985255|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|16|||SCHEM_function(D5FTimes New Roman;G1;I)Sdemux3x8|trace()V[-3/-8,-3/8,3/8,3/-8,-3/-8]
Nschematic:Bus_Pin|pin@0||-5|2||||
Nschematic:Wire_Pin|pin@1||-3|2||||
Nschematic:Bus_Pin|pin@2||5|7||||
Nschematic:Wire_Pin|pin@3||3|7||||
Nschematic:Bus_Pin|pin@4||5|5||||
Nschematic:Wire_Pin|pin@5||3|5||||
Nschematic:Bus_Pin|pin@6||5|3||||
Nschematic:Wire_Pin|pin@7||3|3||||
Nschematic:Bus_Pin|pin@8||5|1||||
Nschematic:Wire_Pin|pin@9||3|1||||
Nschematic:Bus_Pin|pin@10||5|-1||||
Nschematic:Wire_Pin|pin@11||3|-1||||
Nschematic:Bus_Pin|pin@12||5|-3||||
Nschematic:Wire_Pin|pin@13||3|-3||||
Nschematic:Bus_Pin|pin@14||5|-5||||
Nschematic:Wire_Pin|pin@15||3|-5||||
Nschematic:Bus_Pin|pin@16||5|-7||||
Nschematic:Wire_Pin|pin@17||3|-7||||
Nschematic:Bus_Pin|pin@18||-5|-2||||
Ngeneric:Invisible-Pin|pin@19||-3|-2|1|1||
Ngeneric:Invisible-Pin|pin@20||-1|-2|||||ART_message(D5G1;)Ssel[2:0]
Ngeneric:Invisible-Pin|pin@21||-2|2|||||ART_message(D5G1;)Sin
Ngeneric:Invisible-Pin|pin@23||2|7|||||ART_message(D5G1;)S000
Ngeneric:Invisible-Pin|pin@25||2|5|||||ART_message(D5G1;)S001
Ngeneric:Invisible-Pin|pin@26||2|3|||||ART_message(D5G1;)S010
Ngeneric:Invisible-Pin|pin@27||2|1|||||ART_message(D5G1;)S011
Ngeneric:Invisible-Pin|pin@28||2|-1|||||ART_message(D5G1;)S100
Ngeneric:Invisible-Pin|pin@29||2|-3|||||ART_message(D5G1;)S101
Ngeneric:Invisible-Pin|pin@30||2|-5|||||ART_message(D5G1;)S110
Ngeneric:Invisible-Pin|pin@31||2|-7|||||ART_message(D5G1;)S111
Aschematic:wire|net@0|||0|pin@1||-3|2|pin@0||-5|2
Aschematic:wire|net@1|||1800|pin@3||3|7|pin@2||5|7
Aschematic:wire|net@2|||1800|pin@5||3|5|pin@4||5|5
Aschematic:wire|net@3|||1800|pin@7||3|3|pin@6||5|3
Aschematic:wire|net@4|||1800|pin@9||3|1|pin@8||5|1
Aschematic:wire|net@5|||1800|pin@11||3|-1|pin@10||5|-1
Aschematic:wire|net@6|||1800|pin@13||3|-3|pin@12||5|-3
Aschematic:wire|net@7|||1800|pin@15||3|-5|pin@14||5|-5
Aschematic:wire|net@8|||1800|pin@17||3|-7|pin@16||5|-7
Aschematic:bus|net@9|||IJ0|pin@19||-3|-2|pin@18||-5|-2
Ein||D5G2;X-1;|pin@0||I
Eout000||D5G2;X3;|pin@2||O
Eout001||D5G2;X3;|pin@4||O
Eout010||D5G2;X3;|pin@6||O
Eout011||D5G2;X3;|pin@8||O
Eout100||D5G2;X3;|pin@10||O
Eout101||D5G2;X3;|pin@12||O
Eout110||D5G2;X3;|pin@14||O
Eout111||D5G2;X3;|pin@16||O
Esel[2:0]||D5G2;X-2;|pin@18||I
X

# Cell demux3x8;1{sch}
Cdemux3x8;1{sch}||schematic|1217922888501|1422765466120|
Ngeneric:Facet-Center|art@0||0|0||||AV
Idemux3x8;1{ic}|demux3x8@0||-41.5|-14|||D5G4;
NBbox|node@0||-1|1||24||
NBus_Pin|pin@0||0|-27||||
NBus_Pin|pin@1||-1|-27||||
NWire_Pin|pin@2||-16|-13||||
NWire_Pin|pin@3||13|-15||||
NWire_Pin|pin@4||13|-11||||
NWire_Pin|pin@5||13|-7||||
NWire_Pin|pin@6||13|-3||||
NWire_Pin|pin@7||13|2||||
NWire_Pin|pin@8||13|6||||
NWire_Pin|pin@9||13|10||||
NWire_Pin|pin@10||13|14||||
Ngeneric:Invisible-Pin|pin@11||-57|15|||||VERILOG_code(D6G2;)S[/*-------------,* demux3x8,*    Sends input signal to one of 8 outputs,"* determined by \"sel\".",* All other outputs held at 0.,*-------------,/**/ assign #1 out000 = (sel==3'b000)? in : 0;,/**/ assign #1 out001 = (sel==3'b001)? in : 0;,/**/ assign #1 out010 = (sel==3'b010)? in : 0;,/**/ assign #1 out011 = (sel==3'b011)? in : 0;,/**/ assign #1 out100 = (sel==3'b100)? in : 0;,/**/ assign #1 out101 = (sel==3'b101)? in : 0;,/**/ assign #1 out110 = (sel==3'b110)? in : 0;,/**/ assign #1 out111 = (sel==3'b111)? in : 0;]
Abus|net@0|||IJ0|pin@0||0|-27|pin@1||-1|-27
Abus|net@1|||IJ2700|pin@1||-1|-27|node@0|d|-1|-16
Awire|net@2|||1800|pin@2||-16|-13|node@0|c|-6|-13
Awire|net@3|||0|pin@10||13|14|node@0|a|4|14
Awire|net@4|||0|pin@9||13|10|node@0|a|4|10
Awire|net@5|||0|pin@8||13|6|node@0|a|4|6
Awire|net@6|||0|pin@7||13|2|node@0|a|4|2
Awire|net@7|||0|pin@6||13|-3|node@0|a|4|-3
Awire|net@8|||0|pin@5||13|-7|node@0|a|4|-7
Awire|net@9|||0|pin@4||13|-11|node@0|a|4|-11
Awire|net@10|||0|pin@3||13|-15|node@0|a|4|-15
Ein||D5G2;|pin@2||I
Eout000||D5G2;X4.5;|pin@10||O
Eout001||D5G2;X4.5;|pin@9||O
Eout010||D5G2;X4.5;|pin@8||O
Eout011||D5G2;X5;|pin@7||O
Eout100||D5G2;X5;|pin@6||O
Eout101||D5G2;X5;|pin@5||O
Eout110||D5G2;X5;|pin@4||O
Eout111||D5G2;X5;|pin@3||O
Esel[2:0]||D5G2;|pin@0||I
X

# Cell increment16;1{ic}
Cincrement16;1{ic}||artwork|1216560618804|1380369167980|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0.5|0|5|4|||SCHEM_function(D5FTimes New Roman;G1;I)Sinc_1|trace()V[-2.5/-2,-2.5/2,2.5/2,2.5/-2,-2.5/-2]
Nschematic:Bus_Pin|pin@0||-3|0||||
Ngeneric:Invisible-Pin|pin@1||-2|0|1|1||
Nschematic:Bus_Pin|pin@2||4|0||||
Ngeneric:Invisible-Pin|pin@3||3|0|1|1||
Aschematic:bus|net@0|||BIJX0|pin@1||-2|0|pin@0||-3|0
Aschematic:bus|net@1|||BIJY1800|pin@3||3|0|pin@2||4|0
Ein[15:0]||D5G2;X-3.5;|pin@0||I
Eout[15:0]||D5G2;X4;|pin@2||O
X

# Cell increment16;1{sch}
Cincrement16;1{sch}||schematic|1216559440495|1380507068976|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBbox|node@0||-9|0||||
NBus_Pin|pin@0||-21|0||||
NBus_Pin|pin@1||2|0||||
Ngeneric:Invisible-Pin|pin@2||-15|10.5|||||VERILOG_code(D6G1;)S[/*---------------,"*  add 1 to input,","* 16-bit, unsigned arithmetic.",*---------------,"/**/ reg[15:0] out;",/**/ always @(in) begin,/**/     #1 out = (in+1)%(1<<16);,/**/ end]
Iincrement16;1{ic}|plus1@0||17|12|||D5G4;
Abus|net@0|||IJ0|node@0|c|-14|0|pin@0||-21|0
Abus|net@1|||IJ1800|node@0|a|-4|0|pin@1||2|0
Ein[15:0]||D5G2;|pin@1||I
Eout[15:0]||D5G2;|pin@0||O
X

# Cell logic_0;1{ic}
Clogic_0;1{ic}||artwork|1360009481796|1379957027409|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|2|2|||SCHEM_function(D5FTimes New Roman;G1;I)S0v|trace()V[-1/-1,-1/1,1/1,1/-1,-1/-1]
Nschematic:Bus_Pin|pin@0||2|0||||
Nschematic:Wire_Pin|pin@1||1|0||||
Aschematic:wire|net@0|||1800|pin@1||1|0|pin@0||2|0
Eout||D5G2;|pin@0||O
X

# Cell logic_0;1{sch}
Clogic_0;1{sch}||schematic|1360009295762|1380310910469|
Ilogic_0;1{ic}|0v@0||10|18|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||6|3||||
NWire_Pin|pin@1||-1|3||||
Ngeneric:Invisible-Pin|pin@2||-2|10|||||VERILOG_code(D6G1;)S[/**/ reg out;,/**/ initial begin,/**/    out = 0;,/**/ end]
Awire|net@0|||0|pin@0||6|3|pin@1||-1|3
Eout||D5G2;|pin@0||O
X

# Cell logic_1;1{ic}
Clogic_1;1{ic}||artwork|1360009481796|1379957042903|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|2|2|||SCHEM_function(D5FTimes New Roman;G1;I)S1v|trace()V[-1/-1,-1/1,1/1,1/-1,-1/-1]
Nschematic:Bus_Pin|pin@0||2|0||||
Nschematic:Wire_Pin|pin@1||1|0||||
Aschematic:wire|net@0|||1800|pin@1||1|0|pin@0||2|0
Eout||D5G1;|pin@0||O
X

# Cell logic_1;1{sch}
Clogic_1;1{sch}||schematic|1360009295762|1380310887730|
Ilogic_1;1{ic}|1v@0||10|18|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||6|3||||
Ngeneric:Invisible-Pin|pin@2||-1|9.5|||||VERILOG_code(D6G1;)S[/**/ reg out;,/**/ initial begin,/**/    out = 1;,/**/ end]
NWire_Pin|pin@3||1|3||||
Awire|net@2|||0|pin@0||6|3|pin@3||1|3
Eout||D5G2;|pin@0||O
X

# Cell mux1_2X1;1{ic}
Cmux1_2X1;1{ic}||artwork|1360006868225|1379957109205|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5FTimes New Roman;G1;IY4;)SMUX1_2X1|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||-5|2||||
Nschematic:Wire_Pin|pin@1||-3|2||||
Nschematic:Bus_Pin|pin@2||-5|-2||||
Nschematic:Wire_Pin|pin@3||-3|-2||||
Nschematic:Bus_Pin|pin@4||5|0||||
Nschematic:Wire_Pin|pin@5||3|0||||
Nschematic:Bus_Pin|pin@6||0|-9|||R|
Nschematic:Wire_Pin|pin@7||0|-5|||R|
Ngeneric:Invisible-Pin|pin@8||-2|2|||||ART_message(D5G1;)S0
Ngeneric:Invisible-Pin|pin@9||-2|-2|||||ART_message(D5G1;)S1
Aschematic:wire|net@0|||0|pin@1||-3|2|pin@0||-5|2
Aschematic:wire|net@1|||0|pin@3||-3|-2|pin@2||-5|-2
Aschematic:wire|net@2|||1800|pin@5||3|0|pin@4||5|0
Aschematic:wire|net@3|||900|pin@7||0|-5|pin@6||0|-9
EX0||D5G2;|pin@0||I
EX1||D5G2;|pin@2||I
Eout||D5G2;|pin@4||O
Esel||D5G2;|pin@6||I
X

# Cell mux1_2X1;1{sch}
Cmux1_2X1;1{sch}||schematic|1360006677900|1360006868232|
Imux1_2X1;1{ic}|MUX1_2X1@0||9|27|||D5G4;
NAnd|and@0||-28|19||||
NAnd|and@1||-29|10||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-41|17||||
NOr|or@0||-10|14||||
NWire_Pin|pin@0||-21|10||||
NWire_Pin|pin@1||-21|12||||
NWire_Pin|pin@2||-21|19||||
NWire_Pin|pin@3||-21|16||||
NWire_Pin|pin@4||4|14||||
NWire_Pin|pin@5||-49|8||||
NWire_Pin|pin@6||-49|17||||
NWire_Pin|pin@7||-49|-2||||
NWire_Pin|pin@8||-57|21||||
NWire_Pin|pin@9||-57|10||||
Awire|net@0|||1800|and@1|y|-25.5|10|pin@0||-21|10
Awire|net@1|||2700|pin@0||-21|10|pin@1||-21|12
Awire|net@2|||1800|pin@1||-21|12|or@0|a|-13.5|12
Awire|net@3|||1800|and@0|y|-24.5|19|pin@2||-21|19
Awire|net@4|||900|pin@2||-21|19|pin@3||-21|16
Awire|net@5|||1800|pin@3||-21|16|or@0|a|-13.5|16
Awire|net@6|||1800|or@0|y|-5.5|14|pin@4||4|14
Awire|net@7|||G1800|buf@0|y|-39|17|and@0|a|-32|17
Awire|net@8|||0|and@1|a|-33|8|pin@5||-49|8
Awire|net@9|||2700|pin@5||-49|8|pin@6||-49|17
Awire|net@10|||1800|pin@6||-49|17|buf@0|a|-44|17
Awire|net@11|||900|pin@5||-49|8|pin@7||-49|-2
Awire|net@12|||0|and@0|a|-32|21|pin@8||-57|21
Awire|net@13|||0|and@1|a|-33|10|pin@9||-57|10
EX0||D5G2;|pin@8||I
EX1||D5G2;|pin@9||I
Eout||D5G2;|pin@4||O
Esel||D5G2;|pin@7||I
X

# Cell mux1_4X1;1{ic}
Cmux1_4X1;1{ic}||artwork|1360007539577|1379957123517|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|14|||SCHEM_function(D5FTimes New Roman;G1;IY6;)SMUX1_4X1|trace()V[-3/-7,-3/7,3/7,3/-7,-3/-7]
Nschematic:Bus_Pin|pin@0||-5|4||||
Nschematic:Wire_Pin|pin@1||-3|4||||
Nschematic:Bus_Pin|pin@2||-5|1||||
Nschematic:Wire_Pin|pin@3||-3|1||||
Nschematic:Bus_Pin|pin@4||-5|-2||||
Nschematic:Wire_Pin|pin@5||-3|-2||||
Nschematic:Bus_Pin|pin@6||-5|-5||||
Nschematic:Wire_Pin|pin@7||-3|-5||||
Nschematic:Bus_Pin|pin@8||5|0||||
Nschematic:Wire_Pin|pin@9||3|0||||
Nschematic:Bus_Pin|pin@12||0|-9|||R|
Ngeneric:Invisible-Pin|pin@13||0|-7|1|1|R|
Aschematic:wire|net@0|||0|pin@1||-3|4|pin@0||-5|4
Aschematic:wire|net@1|||0|pin@3||-3|1|pin@2||-5|1
Aschematic:wire|net@2|||0|pin@5||-3|-2|pin@4||-5|-2
Aschematic:wire|net@3|||0|pin@7||-3|-5|pin@6||-5|-5
Aschematic:wire|net@4|||1800|pin@9||3|0|pin@8||5|0
Aschematic:bus|net@6|||IJ900|pin@13||0|-7|pin@12||0|-9
EX00||D5G2;X-2;|pin@0||I
EX01||D5G2;X-2;|pin@2||I
EX10||D5G2;X-2;|pin@4||I
EX11||D5G2;X-2;|pin@6||I
Eout||D5G2;|pin@8||O
Esel[1:0]||D5G2;X-2;|pin@12||I
X

# Cell mux1_4X1;1{sch}
Cmux1_4X1;1{sch}||schematic|1360007034035|1380311427694|
Imux1_2X1;1{ic}|MUX1_2X1@0||-34|25|||D5G4;
Imux1_2X1;1{ic}|MUX1_2X1@1||-35|4|||D5G4;
Imux1_2X1;1{ic}|MUX1_2X1@2||-15|16|||D5G4;
Imux1_4X1;1{ic}|MUX1_4X1@0||6|37|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||-25|25||||
NWire_Pin|pin@1||-25|18||||
NWire_Pin|pin@2||-25|4||||
NWire_Pin|pin@3||-25|14||||
NWire_Pin|pin@4||0|16||||
NWire_Pin|pin@5||-15|0||||
NWire_Pin|pin@6||-35|-12||||
NWire_Pin|pin@7||-34|14||||
NWire_Pin|pin@8||-27|14||||
NWire_Pin|pin@9||-27|-8||||
NWire_Pin|pin@10||-49|2||||
NWire_Pin|pin@11||-49|6||||
NWire_Pin|pin@12||-48|23||||
NWire_Pin|pin@13||-47|27||||
NBus_Pin|pin@14||-3|-10||||
NBus_Pin|pin@15||-16|-10||||
NWire_Pin|pin@16||-35|-8||||
Awire|net@0|||1800|MUX1_2X1@0|out|-29|25|pin@0||-25|25
Awire|net@1|||900|pin@0||-25|25|pin@1||-25|18
Awire|net@2|||1800|pin@1||-25|18|MUX1_2X1@2|X0|-20|18
Awire|net@3|||1800|MUX1_2X1@1|out|-30|4|pin@2||-25|4
Awire|net@4|||2700|pin@2||-25|4|pin@3||-25|14
Awire|net@5|||1800|pin@3||-25|14|MUX1_2X1@2|X1|-20|14
Awire|net@6|||1800|MUX1_2X1@2|out|-10|16|pin@4||0|16
Awire|net@7|||900|MUX1_2X1@2|sel|-15|7|pin@5||-15|0
Awire|net@9|||900|MUX1_2X1@0|sel|-34|16|pin@7||-34|14
Awire|net@10|||1800|pin@7||-34|14|pin@8||-27|14
Awire|net@11|||900|pin@8||-27|14|pin@9||-27|-8
Awire|net@13|||0|MUX1_2X1@1|X1|-40|2|pin@10||-49|2
Awire|net@14|||0|MUX1_2X1@1|X0|-40|6|pin@11||-49|6
Awire|net@15|||0|MUX1_2X1@0|X1|-39|23|pin@12||-48|23
Awire|net@16|||0|MUX1_2X1@0|X0|-39|27|pin@13||-47|27
Abus|net@17|||IJ0|pin@14||-3|-10|pin@15||-16|-10
Awire|net@18|||900|MUX1_2X1@1|sel|-35|-5|pin@16||-35|-8
Awire|net@19|||900|pin@16||-35|-8|pin@6||-35|-12
Awire|net@20|||0|pin@9||-27|-8|pin@16||-35|-8
EX00||D5G2;|pin@13||I
EX01||D5G2;|pin@12||I
EX10||D5G2;|pin@11||I
EX11||D5G2;|pin@10||I
Eout||D5G2;|pin@4||O
Esel[0]||D5G2;|pin@6||I
Esel[1:0]||D5G2;|pin@14||I
Esel[1]||D5G2;|pin@5||I
X

# Cell mux1_16X1;1{ic}
Cmux1_16X1;1{ic}||artwork|1360008536384|1379957136627|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|1.75|6|37.5|||SCHEM_function(D5FTimes New Roman;G1;IY17.5;)SMUX1_16X1|trace()V[-3/-18.75,-3/18.75,3/18.75,3/-18.75,-3/-18.75]
Nschematic:Bus_Pin|pin@0||-4|16||||
Nschematic:Wire_Pin|pin@1||-3|16||||
Nschematic:Bus_Pin|pin@2||-4|14||||
Nschematic:Wire_Pin|pin@3||-3|14||||
Nschematic:Bus_Pin|pin@4||-4|12||||
Nschematic:Wire_Pin|pin@5||-3|12||||
Nschematic:Bus_Pin|pin@6||-4|10||||
Nschematic:Wire_Pin|pin@7||-3|10||||
Nschematic:Bus_Pin|pin@8||-4|8||||
Nschematic:Wire_Pin|pin@9||-3|8||||
Nschematic:Bus_Pin|pin@10||-4|6||||
Nschematic:Wire_Pin|pin@11||-3|6||||
Nschematic:Bus_Pin|pin@12||-4|4||||
Nschematic:Wire_Pin|pin@13||-3|4||||
Nschematic:Bus_Pin|pin@14||-4|2||||
Nschematic:Wire_Pin|pin@15||-3|2||||
Nschematic:Bus_Pin|pin@16||-4|0||||
Nschematic:Wire_Pin|pin@17||-3|0||||
Nschematic:Bus_Pin|pin@18||-4|-2||||
Nschematic:Wire_Pin|pin@19||-3|-2||||
Nschematic:Bus_Pin|pin@20||-4|-4||||
Nschematic:Wire_Pin|pin@21||-3|-4||||
Nschematic:Bus_Pin|pin@22||-4|-6||||
Nschematic:Wire_Pin|pin@23||-3|-6||||
Nschematic:Bus_Pin|pin@24||-4|-8||||
Nschematic:Wire_Pin|pin@25||-3|-8||||
Nschematic:Bus_Pin|pin@26||-4|-10||||
Nschematic:Wire_Pin|pin@27||-3|-10||||
Nschematic:Bus_Pin|pin@28||-4|-12||||
Nschematic:Wire_Pin|pin@29||-3|-12||||
Nschematic:Bus_Pin|pin@30||-4|-14||||
Nschematic:Wire_Pin|pin@31||-3|-14||||
Nschematic:Bus_Pin|pin@32||5|0||||
Nschematic:Wire_Pin|pin@33||3|0||||
Nschematic:Bus_Pin|pin@34||0|-19|||R|
Ngeneric:Invisible-Pin|pin@35||0|-17|1|1|R|
Ngeneric:Invisible-Pin|pin@36||-1.5|16|||||ART_message(D5G1;)S0000
Ngeneric:Invisible-Pin|pin@37||-1.5|14|||||ART_message(D5G1;)S0001
Ngeneric:Invisible-Pin|pin@38||-1.5|12|||||ART_message(D5G1;)S0010
Ngeneric:Invisible-Pin|pin@39||-1.5|10|||||ART_message(D5G1;)S0011
Ngeneric:Invisible-Pin|pin@40||-1.5|8|||||ART_message(D5G1;)S0100
Ngeneric:Invisible-Pin|pin@41||-1.5|6|||||ART_message(D5G1;)S0101
Ngeneric:Invisible-Pin|pin@42||-1.5|4|||||ART_message(D5G1;)S0110
Ngeneric:Invisible-Pin|pin@43||-1.5|2|||||ART_message(D5G1;)S0111
Ngeneric:Invisible-Pin|pin@44||-1.5|0|||||ART_message(D5G1;)S1000
Ngeneric:Invisible-Pin|pin@45||-1.5|-2|||||ART_message(D5G1;)S1001
Ngeneric:Invisible-Pin|pin@46||-1.5|-4|||||ART_message(D5G1;)S1010
Ngeneric:Invisible-Pin|pin@47||-1.5|-6|||||ART_message(D5G1;)S1011
Ngeneric:Invisible-Pin|pin@48||-1.5|-8|||||ART_message(D5G1;)S1100
Ngeneric:Invisible-Pin|pin@49||-1.5|-10|||||ART_message(D5G1;)S1101
Ngeneric:Invisible-Pin|pin@50||-1.5|-12|||||ART_message(D5G1;)S1110
Ngeneric:Invisible-Pin|pin@51||-1.5|-14|||||ART_message(D5G1;)S1111
Aschematic:wire|net@0|||0|pin@1||-3|16|pin@0||-4|16
Aschematic:wire|net@1|||0|pin@3||-3|14|pin@2||-4|14
Aschematic:wire|net@2|||0|pin@5||-3|12|pin@4||-4|12
Aschematic:wire|net@3|||0|pin@7||-3|10|pin@6||-4|10
Aschematic:wire|net@4|||0|pin@9||-3|8|pin@8||-4|8
Aschematic:wire|net@5|||0|pin@11||-3|6|pin@10||-4|6
Aschematic:wire|net@6|||0|pin@13||-3|4|pin@12||-4|4
Aschematic:wire|net@7|||0|pin@15||-3|2|pin@14||-4|2
Aschematic:wire|net@8|||0|pin@17||-3|0|pin@16||-4|0
Aschematic:wire|net@9|||0|pin@19||-3|-2|pin@18||-4|-2
Aschematic:wire|net@10|||0|pin@21||-3|-4|pin@20||-4|-4
Aschematic:wire|net@11|||0|pin@23||-3|-6|pin@22||-4|-6
Aschematic:wire|net@12|||0|pin@25||-3|-8|pin@24||-4|-8
Aschematic:wire|net@13|||0|pin@27||-3|-10|pin@26||-4|-10
Aschematic:wire|net@14|||0|pin@29||-3|-12|pin@28||-4|-12
Aschematic:wire|net@15|||0|pin@31||-3|-14|pin@30||-4|-14
Aschematic:wire|net@16|||1800|pin@33||3|0|pin@32||5|0
Aschematic:bus|net@17|||IJ900|pin@35||0|-17|pin@34||0|-19
EX0000||D5G2;X-2;|pin@0||I
EX0001||D5G2;X-2;|pin@2||I
EX0010||D5G2;X-2;|pin@4||I
EX0011||D5G2;X-2;|pin@6||I
EX0100||D5G2;X-2;|pin@8||I
EX0101||D5G2;X-2;|pin@10||I
EX0110||D5G2;X-2;|pin@12||I
EX0111||D5G2;X-2;|pin@14||I
EX1000||D5G2;X-2;|pin@16||I
EX1001||D5G2;X-2;|pin@18||I
EX1010||D5G2;X-2;|pin@20||I
EX1011||D5G2;X-2;|pin@22||I
EX1100||D5G2;X-2;|pin@24||I
EX1101||D5G2;X-2;|pin@26||I
EX1110||D5G2;X-2;|pin@28||I
EX1111||D5G2;X-2;|pin@30||I
Eout||D5G2;|pin@32||O
Esel[3:0]||D5G2;X-1;|pin@34||I
X

# Cell mux1_16X1;1{sch}
Cmux1_16X1;1{sch}||schematic|1360007717407|1380311603975|
Imux1_4X1;1{ic}|MUX1_4X1@4||11|74|||D5G4;
Imux1_4X1;1{ic}|MUX1_4X1@6||12|29|||D5G4;
Imux1_4X1;1{ic}|MUX1_4X1@7||10|51|||D5G4;
Imux1_4X1;1{ic}|MUX1_4X1@8||12|6.5|||D5G4;
Imux1_4X1;1{ic}|MUX1_4X1@11||51|40.5|||D5G4;
Imux1_16X1;1{ic}|MUX1_8X1@0||56|93.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@11||-14|78||||
NWire_Pin|pin@12||-14|75||||
NWire_Pin|pin@13||-14|72||||
NWire_Pin|pin@14||-14|69||||
NWire_Pin|pin@19||-13|33||||
NWire_Pin|pin@20||-13|30||||
NWire_Pin|pin@21||-13|27||||
NWire_Pin|pin@22||-13|24||||
NWire_Pin|pin@23||-13|55||||
NWire_Pin|pin@24||-13|52||||
NWire_Pin|pin@25||-13|49||||
NWire_Pin|pin@26||-13|46||||
NWire_Pin|pin@27||-13|10.5||||
NWire_Pin|pin@28||-13|7.5||||
NWire_Pin|pin@29||-13|4.5||||
NWire_Pin|pin@30||-13|1.5||||
NWire_Pin|pin@39||35|74||||
NWire_Pin|pin@42||29|51||||
NWire_Pin|pin@45||29|29||||
NWire_Pin|pin@48||35|6.5||||
NWire_Pin|pin@49||35|35.5||||
NWire_Pin|pin@51||73|40.5||||
NBus_Pin|pin@52||51|12||||
NBus_Pin|pin@53||78|-5||||
NBus_Pin|pin@54||57|-5||||
NBus_Pin|pin@55||23|65||||
NBus_Pin|pin@56||23|-18||||
NBus_Pin|pin@57||23|-2.5||||
NBus_Pin|pin@58||23|20||||
NBus_Pin|pin@59||23|42||||
NWire_Pin|pin@60||29|41.5||||
NWire_Pin|pin@61||35|44.5||||
NWire_Pin|pin@62||29|38.5||||
Awire|net@16|||0|MUX1_4X1@4|X00|6|78|pin@11||-14|78
Awire|net@17|||0|MUX1_4X1@4|X01|6|75|pin@12||-14|75
Awire|net@18|||0|MUX1_4X1@4|X10|6|72|pin@13||-14|72
Awire|net@19|||0|MUX1_4X1@4|X11|6|69|pin@14||-14|69
Awire|net@24|||0|MUX1_4X1@6|X00|7|33|pin@19||-13|33
Awire|net@25|||0|MUX1_4X1@6|X01|7|30|pin@20||-13|30
Awire|net@26|||0|MUX1_4X1@6|X10|7|27|pin@21||-13|27
Awire|net@27|||0|MUX1_4X1@6|X11|7|24|pin@22||-13|24
Awire|net@28|||0|MUX1_4X1@7|X00|5|55|pin@23||-13|55
Awire|net@29|||0|MUX1_4X1@7|X01|5|52|pin@24||-13|52
Awire|net@30|||0|MUX1_4X1@7|X10|5|49|pin@25||-13|49
Awire|net@31|||0|MUX1_4X1@7|X11|5|46|pin@26||-13|46
Awire|net@32|||0|MUX1_4X1@8|X00|7|10.5|pin@27||-13|10.5
Awire|net@33|||0|MUX1_4X1@8|X01|7|7.5|pin@28||-13|7.5
Awire|net@34|||0|MUX1_4X1@8|X10|7|4.5|pin@29||-13|4.5
Awire|net@35|||0|MUX1_4X1@8|X11|7|1.5|pin@30||-13|1.5
Awire|net@44|||1800|MUX1_4X1@4|out|16|74|pin@39||35|74
Awire|net@48|||1800|MUX1_4X1@7|out|15|51|pin@42||29|51
Awire|net@52|||1800|MUX1_4X1@6|out|17|29|pin@45||29|29
Awire|net@56|||1800|MUX1_4X1@8|out|17|6.5|pin@48||35|6.5
Awire|net@57|||2700|pin@48||35|6.5|pin@49||35|35.5
Abus|net@62|||IJ0|pin@53||78|-5|pin@54||57|-5
Abus|net@63|||IJ1800|MUX1_4X1@4|sel[1:0]|11|65|pin@55||23|65
Abus|net@67|||IJ1800|MUX1_4X1@8|sel[1:0]|12|-2.5|pin@57||23|-2.5
Abus|net@69|||IJ900|pin@58||23|20|pin@57||23|-2.5
Abus|net@70|||IJ1800|MUX1_4X1@6|sel[1:0]|12|20|pin@58||23|20
Abus|net@71|||IJ900|pin@55||23|65|pin@59||23|42
Abus|net@72|||IJ900|pin@59||23|42|pin@58||23|20
Abus|net@73|||IJ1800|MUX1_4X1@7|sel[1:0]|10|42|pin@59||23|42
Awire|net@74|||1800|MUX1_4X1@11|out|56|40.5|pin@51||73|40.5
Awire|net@75|||0|MUX1_4X1@11|X01|46|41.5|pin@60||29|41.5
Awire|net@77|||900|pin@42||29|51|pin@60||29|41.5
Awire|net@78|||0|MUX1_4X1@11|X00|46|44.5|pin@61||35|44.5
Awire|net@80|||900|pin@39||35|74|pin@61||35|44.5
Awire|net@81|||2700|pin@45||29|29|pin@62||29|38.5
Awire|net@82|||1800|pin@62||29|38.5|MUX1_4X1@11|X10|46|38.5
Awire|net@83|||1800|pin@49||35|35.5|MUX1_4X1@11|X11|46|35.5
Abus|sel[1:0]|D5G2;||IJ900|pin@57||23|-2.5|pin@56||23|-18
Abus|sel[3:2]|D5G2;||IJ900|MUX1_4X1@11|sel[1:0]|51|31.5|pin@52||51|12
EX011|X0000|D5G2;|pin@11||I
EX010|X0001|D5G2;|pin@12||I
EX001|X0010|D5G2;|pin@13||I
EX000|X0011|D5G2;|pin@14||I
EX100|X0100|D5G2;|pin@23||I
EX0100|X0101|D5G2;|pin@24||I
EX0101|X0110|D5G2;|pin@25||I
EX0111||D5G2;|pin@26||I
EX1000||D5G2;|pin@19||I
EX1001||D5G2;|pin@20||I
EX1010||D5G2;|pin@21||I
EX1011||D5G2;|pin@22||I
EX1100||D5G2;|pin@27||I
EX1101||D5G2;|pin@28||I
EX1110||D5G2;|pin@29||I
EX1111||D5G2;|pin@30||I
Eout||D5G2;|pin@51||O
Esel[3:0]||D5G2;|pin@53||I
X

# Cell mux3_2X1;2{ic}
Cmux3_2X1;2{ic}||artwork|1361051351725|1422767348532|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NThick-Circle|art@2||0|-0.25|2|6.5||
Nschematic:Bus_Pin|pin@2||-2|1.5||||
Ngeneric:Invisible-Pin|pin@3||-0.5|1.5|1|1||
Nschematic:Bus_Pin|pin@4||-2|-2||||
Ngeneric:Invisible-Pin|pin@5||-0.5|-2|1|1||
Nschematic:Bus_Pin|pin@6||0|-4.5|||R|
Nschematic:Wire_Pin|pin@7||0|-3.5|||R|
Ngeneric:Invisible-Pin|pin@8||0|1.5|||||ART_message(D5G2;)S0
Ngeneric:Invisible-Pin|pin@9||0|-2|||||ART_message(D5G2;)S1
Ngeneric:Invisible-Pin|pin@10||0|-0.5|||||ART_message(D5G0.75;I)S3-bit
Nschematic:Bus_Pin|pin@11||2|-0.5||||
Ngeneric:Invisible-Pin|pin@12||1|-0.5|1|1||
Aschematic:bus|net@1|||IJ0|pin@3||-0.5|1.5|pin@2||-2|1.5
Aschematic:bus|net@2|||IJ0|pin@5||-0.5|-2|pin@4||-2|-2
Aschematic:wire|net@3|||900|pin@7||0|-3.5|pin@6||0|-4.5
Aschematic:bus|net@4|||IJ1800|pin@12||1|-0.5|pin@11||2|-0.5
EX0[2:0]||D5G2;X-3.5;|pin@2||I
EX1[2:0]||D5G2;X-3.5;|pin@4||I
Eout[2:0]||D5G2;X3.5;|pin@11||O
Esel||D5G2;X-1;|pin@6||I
X

# Cell mux3_2X1;1{ic}
Cmux3_2X1;1{ic}||artwork|1361051189333|1361051189334|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G2;)SMUX3b_2X1|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||-5|3||||
Ngeneric:Invisible-Pin|pin@1||-3|3|1|1||
Nschematic:Bus_Pin|pin@2||-5|1||||
Ngeneric:Invisible-Pin|pin@3||-3|1|1|1||
Nschematic:Bus_Pin|pin@4||-5|-1||||
Ngeneric:Invisible-Pin|pin@5||-3|-1|1|1||
Nschematic:Bus_Pin|pin@6||-5|-3||||
Nschematic:Wire_Pin|pin@7||-3|-3||||
Aschematic:bus|net@0|||IJ0|pin@1||-3|3|pin@0||-5|3
Aschematic:bus|net@1|||IJ0|pin@3||-3|1|pin@2||-5|1
Aschematic:bus|net@2|||IJ0|pin@5||-3|-1|pin@4||-5|-1
Aschematic:wire|net@3|||0|pin@7||-3|-3|pin@6||-5|-3
EOut[2:0]||D5G2;|pin@0||I
EX0[2:0]||D5G2;|pin@2||I
EX1[2:0]||D5G2;|pin@4||I
Esel||D5G2;|pin@6||I
X

# Cell mux3_2X1;1{sch}
Cmux3_2X1;1{sch}||schematic|1361050454299|1422770370353|
Imux1_2X1;1{ic}|MUX0|D5G1;Y8;|-6|26|||D5G4;
Imux1_2X1;1{ic}|MUX1|D5G1;Y8;|-6.5|10.5|||D5G4;
Imux1_2X1;1{ic}|MUX2|D5G1;Y8;|-6.5|-5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
Imux3_2X1;2{ic}|mux3_2X1@0||23|28|||D5G4;
NBus_Pin|pin@0||-47.5|0.5||||
NBus_Pin|pin@1||-36|0.5||||
NBus_Pin|pin@2||-47.5|7||||
NBus_Pin|pin@3||-36|7||||
NWire_Pin|pin@4||-29.5|-9.5||||
NWire_Pin|pin@6||-21.5|28||||
NWire_Pin|pin@7||-15.5|28||||
NWire_Pin|pin@9||-25|1.5||||
NWire_Pin|pin@10||-25|17||||
NWire_Pin|pin@11||-21.5|24||||
NWire_Pin|pin@12||-15|24||||
NWire_Pin|pin@13||-21.5|12.5||||
NWire_Pin|pin@14||-16.5|12.5||||
NWire_Pin|pin@15||-21.5|8.5||||
NWire_Pin|pin@16||-15|8.5||||
NWire_Pin|pin@17||-21|-3||||
NWire_Pin|pin@18||-15.5|-3||||
NWire_Pin|pin@19||-21|-7||||
NWire_Pin|pin@20||-15.5|-7||||
NWire_Pin|pin@23||5|26||||
NWire_Pin|pin@24||10.5|26||||
NWire_Pin|pin@25||11|10.5||||
NWire_Pin|pin@26||4.5|10.5||||
NWire_Pin|pin@27||11.5|-5||||
NWire_Pin|pin@28||3.5|-5||||
NWire_Pin|pin@31||-25|-9.5||||
NWire_Pin|pin@32||-6.5|-14||||
NWire_Pin|pin@33||-25|-14||||
NBus_Pin|pin@34||20.5|10||||
NBus_Pin|pin@35||30|10||||
Awire|X0[0]|D5G1;||1800|pin@6||-21.5|28|pin@7||-15.5|28
Awire|X0[1]|D5G1;||1800|pin@13||-21.5|12.5|pin@14||-16.5|12.5
Awire|X0[2]|D5G1;||1800|pin@17||-21|-3|pin@18||-15.5|-3
Awire|X1[0]|D5G1;||1800|pin@11||-21.5|24|pin@12||-15|24
Awire|X1[1]|D5G1;||1800|pin@15||-21.5|8.5|pin@16||-15|8.5
Awire|X1[2]|D5G1;||1800|pin@19||-21|-7|pin@20||-15.5|-7
Abus|net@0|||IJ1800|pin@0||-47.5|0.5|pin@1||-36|0.5
Abus|net@1|||IJ1800|pin@2||-47.5|7|pin@3||-36|7
Awire|net@4|||1800|pin@7||-15.5|28|MUX0|X0|-11|28
Awire|net@8|||0|MUX1|sel|-6.5|1.5|pin@9||-25|1.5
Awire|net@9|||2700|pin@9||-25|1.5|pin@10||-25|17
Awire|net@10|||0|MUX0|sel|-6|17|pin@10||-25|17
Awire|net@12|||1800|pin@12||-15|24|MUX0|X1|-11|24
Awire|net@14|||1800|pin@14||-16.5|12.5|MUX1|X0|-11.5|12.5
Awire|net@16|||1800|pin@16||-15|8.5|MUX1|X1|-11.5|8.5
Awire|net@18|||1800|pin@18||-15.5|-3|MUX2|X0|-11.5|-3
Awire|net@20|||1800|pin@20||-15.5|-7|MUX2|X1|-11.5|-7
Awire|net@23|||0|pin@23||5|26|MUX0|out|-1|26
Awire|net@25|||0|pin@26||4.5|10.5|MUX1|out|-1.5|10.5
Awire|net@27|||0|pin@28||3.5|-5|MUX2|out|-1.5|-5
Awire|net@30|||1800|pin@4||-29.5|-9.5|pin@31||-25|-9.5
Awire|net@31|||2700|pin@31||-25|-9.5|pin@9||-25|1.5
Awire|net@32|||900|MUX2|sel|-6.5|-14|pin@32||-6.5|-14
Awire|net@33|||0|pin@32||-6.5|-14|pin@33||-25|-14
Awire|net@34|||2700|pin@33||-25|-14|pin@31||-25|-9.5
Abus|net@35|||IJ1800|pin@34||20.5|10|pin@35||30|10
Awire|out[0]|D5G1;||1800|pin@23||5|26|pin@24||10.5|26
Awire|out[1]|D5G1;||0|pin@25||11|10.5|pin@26||4.5|10.5
Awire|out[2]|D5G1;||0|pin@27||11.5|-5|pin@28||3.5|-5
EX0[2:0]||D5G2;|pin@2||I
EX[2:0]|X1[2:0]|D5G2;|pin@0||I
Eout[2:0]||D5G2;|pin@35||O
Esel||D5G2;X-2;|pin@4||I
X

# Cell mux16_2x1;1{ic}
Cmux16_2x1;1{ic}||artwork|1215155847402|1389531145228|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NThick-Circle|art@8||-2|-2|3|7||
Nschematic:Bus_Pin|pin@0||-4.5|0||||
Ngeneric:Invisible-Pin|pin@1||-3|0|1|1||
Nschematic:Bus_Pin|pin@2||-4.5|-4||||
Ngeneric:Invisible-Pin|pin@3||-3|-4|1|1||
Nschematic:Bus_Pin|pin@4||0.5|-2||||
Ngeneric:Invisible-Pin|pin@5||-0.5|-2|1|1||
Nschematic:Bus_Pin|pin@6||-2|-6.5|||R|
Nschematic:Wire_Pin|pin@7||-2|-5.5|||R|
Ngeneric:Invisible-Pin|pin@8||-2|0|||||ART_message(D5G2;)S0
Ngeneric:Invisible-Pin|pin@9||-2|-4|||||ART_message(D5G2;)S1
Ngeneric:Invisible-Pin|pin@10||-2|-2|||||ART_message(D5G0.75;I)S16-bit
Aschematic:bus|net@0|||BIJX0|pin@1||-3|0|pin@0||-4.5|0
Aschematic:bus|net@1|||BIJX0|pin@3||-3|-4|pin@2||-4.5|-4
Aschematic:bus|net@2|||IJ1800|pin@5||-0.5|-2|pin@4||0.5|-2
Aschematic:wire|net@3|||900|pin@7||-2|-5.5|pin@6||-2|-6.5
Ein0[15:0]||D5G2;X-3;|pin@0||I
Ein1[15:0]||D5G2;X-3;|pin@2||I
Eout[15:0]||D5G2;X3;|pin@4||O
Esel||D5G2;X-0.5;|pin@6||I
X

# Cell mux16_2x1;1{sch}
Cmux16_2x1;1{sch}||schematic|1215155160223|1380527407859|
Imux16_2x1;1{ic}|MUX6-2x1@0||25|-11|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBbox|node@0||-1|0|12|||
NBus_Pin|pin@2||-8|12||||
NBus_Pin|pin@3||5|12||||
NBus_Pin|pin@4||0|-10||||
NWire_Pin|pin@5||-18|0||||
Ngeneric:Invisible-Pin|pin@6||-37|-15|||||VERILOG_code(D6G1;)S[/*-------------,* mux16_2x1,"*     16-bit, 2 input, 1 output MUX.",*--------------*/,"/**/ reg [15:0] out;",/**/ always @(sel or in0 or in1) begin,/**/    #1 case (sel),/**/        1'b0: out = in0;,/**/        1'b1: out = in1;,/**/        default: out = in0;,/**/    endcase,/**/ end,/**/ initial begin,/**/    out = in0;,/**/ end]
Abus|net@2|||IJ900|pin@2||-8|12|node@0|b|-8|5
Abus|net@3|||IJ900|pin@3||5|12|node@0|b|5|5
Abus|net@4|||IJ2700|pin@4||0|-10|node@0|d|0|-5
Awire|net@5|||1800|pin@5||-18|0|node@0|c|-12|0
Ein0[15:0]||D5G2;Y2;|pin@2||I
Ein1[15:0]||D5G2;Y2;|pin@3||I
Eout[15:0]||D5G2;Y-1;|pin@4||O
Esel||D5G2;X-2;|pin@5||I
X

# Cell mux16_4x1;1{ic}
Cmux16_4x1;1{ic}||artwork|1215155847402|1389531288943|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NThick-Circle|art@8||0|0.5|6|16||
Nschematic:Bus_Pin|pin@0||-5|-1||||
Ngeneric:Invisible-Pin|pin@1||-3|-1|1|1||
Nschematic:Bus_Pin|pin@2||-5|2||||
Ngeneric:Invisible-Pin|pin@3||-3|2|1|1||
Nschematic:Bus_Pin|pin@4||4.5|0||||
Ngeneric:Invisible-Pin|pin@5||3|0|1|1||
Ngeneric:Invisible-Pin|pin@8||-1.5|2|||||ART_message(D5G1;)Sin01
Ngeneric:Invisible-Pin|pin@9||-1.5|-1|||||ART_message(D5G1;)Sin10
Ngeneric:Invisible-Pin|pin@11||2|0|||||ART_message(D5G1;)Sout
Nschematic:Bus_Pin|pin@12||0|-8.5||||
Ngeneric:Invisible-Pin|pin@13||0|-7.5|1|1||
Nschematic:Bus_Pin|pin@14||-5|5|||R|
Ngeneric:Invisible-Pin|pin@15||-2.5|5|1|1|R|
Nschematic:Bus_Pin|pin@16||-4.75|-4.25|||R|
Ngeneric:Invisible-Pin|pin@17||-2.25|-4.25|1|1|R|
Ngeneric:Invisible-Pin|pin@18||-1|5|||||ART_message(D5G1;)Sin00
Ngeneric:Invisible-Pin|pin@19||-1|-4|||||ART_message(D5G1;)Sin11
Ngeneric:Invisible-Pin|pin@20||-0.5|0.5|||||ART_message(D5G0.75;I)S16-bit
Aschematic:bus|net@0|||BIJX0|pin@1||-3|-1|pin@0||-5|-1
Aschematic:bus|net@1|||BIJX0|pin@3||-3|2|pin@2||-5|2
Aschematic:bus|net@2|||IJ1800|pin@5||3|0|pin@4||4.5|0
Aschematic:bus|net@4|||IJ900|pin@13||0|-7.5|pin@12||0|-8.5
Aschematic:bus|net@5|||BIJX0|pin@15||-2.5|5|pin@14||-5|5
Aschematic:bus|net@6|||BIJX0|pin@17||-2.25|-4.25|pin@16||-4.75|-4.25
Ein00[15:0]||D5G2;Y7;|pin@14||I
Ein01[15:0]||D5G2;X-7;|pin@2||I
Ein10[15:0]||D5G2;X-7;|pin@0||I
Ein11[15:0]||D5G2;Y7;|pin@16||I
Eout[15:0]||D5G2;X5;|pin@4||O
Esel[1:0]||D5G2;Y-2;|pin@12||I
X

# Cell mux16_4x1;1{sch}
Cmux16_4x1;1{sch}||schematic|1215155160223|1380508079596|
Imux16_4x1;1{ic}|MUX6-2x1@0||28|-18|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBbox|node@0||5.5|0|37|||
NBus_Pin|pin@2||-9.4575|12||||
NBus_Pin|pin@3||18.32|12||||
NBus_Pin|pin@4||7.6375|-10||||
Ngeneric:Invisible-Pin|pin@6||-34|-18.5|||||VERILOG_code(D6G1;)S[/*-------------,* mux16_4x1,"*     16-bit, 4 input, 1 output MUX.",*--------------*/,"/**/ reg [15:0] out;",/**/ always @(sel or in00 or in01 or in10 or in11) begin,/**/    #1 case (sel),/**/        2'b00: out = in00;,/**/        2'b01: out = in01;,/**/        2'b10: out = in10;,/**/        2'b11: out = in11;,/**/        default: out = in00;,/**/    endcase,/**/ end,/**/ initial begin,/**/    out = in00;,/**/ end]
NBus_Pin|pin@7||-23|0||||
NBus_Pin|pin@9||30|12||||
NBus_Pin|pin@10||-24|12||||
NBus_Pin|pin@16||29|12||||
NBus_Pin|pin@17||-24|5||||
Abus|net@2|||IJ900|pin@2||-9.4575|12|node@0|b|-9.4575|5
Abus|net@3|||IJ900|pin@3||18.32|12|node@0|b|18.32|5
Abus|net@4|||IJ2700|pin@4||7.6375|-10|node@0|d|7.6375|-5
Abus|net@6|||IJ0|node@0|c|-18|0|pin@7||-23|0
Abus|net@13|||IJ0|node@0|c|-18|0|node@0|c|-18|0
Abus|net@15|||IJ0|pin@9||30|12|pin@16||29|12
Abus|net@16|||IJ900|pin@16||29|12|node@0|b|29|5
Abus|net@17|||IJ900|pin@10||-24|12|pin@17||-24|5
Abus|net@18|||IJ1800|pin@17||-24|5|node@0|b|-18|5
Ein00[15:0]||D5G2;X1;Y2;|pin@9||I
Ein01[15:0]||D5G2;Y2;|pin@3||I
Ein10[15:0]||D5G2;Y2;|pin@2||I
Ein11[15:0]||D5G2;Y2;|pin@10||I
Eout[15:0]||D5G2;|pin@4||O
Esel[1:0]||D5G2;X-5;|pin@7||I
X

# Cell mux16_8x1;1{ic}
Cmux16_8x1;1{ic}||artwork|1217920591027|1379957182716|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||1.5|0|9|26|||SCHEM_function(D5FTimes New Roman;G1;I)SMUX16_8x1|trace()V[-4.5/-13,-4.5/13,4.5/13,4.5/-13,-4.5/-13]
Nschematic:Bus_Pin|pin@0||-5|11||||
Ngeneric:Invisible-Pin|pin@1||-3|11|1|1||
Nschematic:Bus_Pin|pin@2||-5|8||||
Ngeneric:Invisible-Pin|pin@3||-3|8|1|1||
Nschematic:Bus_Pin|pin@4||-5|5||||
Ngeneric:Invisible-Pin|pin@5||-3|5|1|1||
Nschematic:Bus_Pin|pin@6||-5|2||||
Ngeneric:Invisible-Pin|pin@7||-3|2|1|1||
Nschematic:Bus_Pin|pin@8||-5|-2||||
Ngeneric:Invisible-Pin|pin@9||-3|-2|1|1||
Nschematic:Bus_Pin|pin@10||-5|-5||||
Ngeneric:Invisible-Pin|pin@11||-3|-5|1|1||
Nschematic:Bus_Pin|pin@12||-5|-8||||
Ngeneric:Invisible-Pin|pin@13||-3|-8|1|1||
Nschematic:Bus_Pin|pin@14||-5|-11||||
Ngeneric:Invisible-Pin|pin@15||-3|-11|1|1||
Nschematic:Bus_Pin|pin@16||9|0||||
Ngeneric:Invisible-Pin|pin@17||6|0|1|1||
Nschematic:Bus_Pin|pin@18||1|-15|||R|
Ngeneric:Invisible-Pin|pin@19||1|-13|1|1|R|
Ngeneric:Invisible-Pin|pin@20||-1|11|||||ART_message(D5G1;)S000
Ngeneric:Invisible-Pin|pin@21||-1|8|||||ART_message(D5G1;)S001
Ngeneric:Invisible-Pin|pin@22||-1|5|||||ART_message(D5G1;)S010
Ngeneric:Invisible-Pin|pin@23||-1|2|||||ART_message(D5G1;)S011
Ngeneric:Invisible-Pin|pin@24||-1|-2|||||ART_message(D5G1;)S100
Ngeneric:Invisible-Pin|pin@25||-1|-5|||||ART_message(D5G1;)S101
Ngeneric:Invisible-Pin|pin@26||-1|-8|||||ART_message(D5G1;)S110
Ngeneric:Invisible-Pin|pin@27||-1|-11|||||ART_message(D5G1;)S111
Aschematic:bus|net@0|||IJ0|pin@1||-3|11|pin@0||-5|11
Aschematic:bus|net@1|||IJ0|pin@3||-3|8|pin@2||-5|8
Aschematic:bus|net@2|||IJ0|pin@5||-3|5|pin@4||-5|5
Aschematic:bus|net@3|||IJ0|pin@7||-3|2|pin@6||-5|2
Aschematic:bus|net@4|||IJ0|pin@9||-3|-2|pin@8||-5|-2
Aschematic:bus|net@5|||IJ0|pin@11||-3|-5|pin@10||-5|-5
Aschematic:bus|net@6|||IJ0|pin@13||-3|-8|pin@12||-5|-8
Aschematic:bus|net@7|||IJ0|pin@15||-3|-11|pin@14||-5|-11
Aschematic:bus|net@8|||IJ1800|pin@17||6|0|pin@16||9|0
Aschematic:bus|net@9|||IJ900|pin@19||1|-13|pin@18||1|-15
Ein000[15:0]||D5G2;X-7;|pin@0||I
Ein001[15:0]||D5G2;X-7;|pin@2||I
Ein010[15:0]||D5G2;X-7;|pin@4||I
Ein011[15:0]||D5G2;X-7;|pin@6||I
Ein100[15:0]||D5G2;X-7;|pin@8||I
Ein101[15:0]||D5G2;X-7;|pin@10||I
Ein110[15:0]||D5G2;X-7;|pin@12||I
Ein111[15:0]||D5G2;X-7;|pin@14||I
Eout[15:0]||D5G2;X6;|pin@16||O
Esel[2:0]||D5G2;|pin@18||I
X

# Cell mux16_8x1;1{sch}
Cmux16_8x1;1{sch}||schematic|1217916528080|1380354091588|
Imux16_2x1;1{ic}|MUX16_2x@0||34|10|||D5G4;
Imux16_4x1;1{ic}|MUX16_4x@2||5|21|||D5G4;
Imux16_4x1;1{ic}|MUX16_4x@3||5|-6|||D5G4;
Imux16_8x1;1{ic}|MUX16_8x@0||59|27|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBus_Pin|pin@4||43|8||||
NBus_Pin|pin@5||-6|26||||
NBus_Pin|pin@6||-6|23||||
NBus_Pin|pin@7||-6|20||||
NBus_Pin|pin@8||-6|16.75||||
NBus_Pin|pin@9||-8|-1||||
NBus_Pin|pin@19||-8|-4||||
NBus_Pin|pin@20||-8|-7||||
NBus_Pin|pin@21||-8|-10||||
NBus_Pin|pin@22||0.25|-10||||
NBus_Pin|pin@23||20|21||||
NBus_Pin|pin@24||20|10||||
NBus_Pin|pin@25||20|-6||||
NBus_Pin|pin@26||20|6||||
NBus_Pin|pin@27||5|6||||
NBus_Pin|pin@28||13|6||||
NBus_Pin|pin@30||13|-14.5||||
NBus_Pin|pin@31||25|-28||||
NBus_Pin|pin@32||25|-15||||
NWire_Pin|pin@33||32|-5||||
Abus|net@6|||IJ1800|MUX16_2x@0|out[15:0]|34.5|8|pin@4||43|8
Abus|net@21|||IJ2700|MUX16_4x@3|in11[15:0]|0.25|-10.25|pin@22||0.25|-10
Abus|net@22|||IJ0|pin@22||0.25|-10|pin@21||-8|-10
Abus|net@23|||IJ0|MUX16_4x@3|in10[15:0]|0|-7|pin@20||-8|-7
Abus|net@24|||IJ0|MUX16_4x@3|in01[15:0]|0|-4|pin@19||-8|-4
Abus|net@25|||IJ0|MUX16_4x@3|in00[15:0]|0|-1|pin@9||-8|-1
Abus|net@26|||IJ0|MUX16_4x@2|in11[15:0]|0.25|16.75|pin@8||-6|16.75
Abus|net@27|||IJ0|MUX16_4x@2|in10[15:0]|0|20|pin@7||-6|20
Abus|net@28|||IJ0|MUX16_4x@2|in01[15:0]|0|23|pin@6||-6|23
Abus|net@29|||IJ0|MUX16_4x@2|in00[15:0]|0|26|pin@5||-6|26
Abus|net@30|||BIJ1800|MUX16_4x@2|out[15:0]|9.5|21|pin@23||20|21
Abus|net@31|||BIJ900|pin@23||20|21|pin@24||20|10
Abus|net@32|||BIJ1800|pin@24||20|10|MUX16_2x@0|in0[15:0]|29.5|10
Abus|net@33|||BIJ1800|MUX16_4x@3|out[15:0]|9.5|-6|pin@25||20|-6
Abus|net@34|||BIJ2700|pin@25||20|-6|pin@26||20|6
Abus|net@35|||BIJ1800|pin@26||20|6|MUX16_2x@0|in1[15:0]|29.5|6
Abus|net@36|||IJ900|MUX16_4x@2|sel[1:0]|5|12.5|pin@27||5|6
Abus|sel[1:0]|D5G1;Y1.5;||IJ1800|pin@27||5|6|pin@28||13|6
Abus|sel[1:0]|D5G1;Y1.5;||IJ1800|MUX16_4x@3|sel[1:0]|5|-14.5|pin@30||13|-14.5
Abus|sel[2:0]|D5G1;X2.5;||IJ2700|pin@31||25|-28|pin@32||25|-15
Awire|sel[2]|D5G1;X2.5;||900|MUX16_2x@0|sel|32|3.5|pin@33||32|-5
Ein000[15:0]||D5G2;X-8;|pin@5||I
Ein001[15:0]||D5G2;X-8;|pin@6||I
Ein010[15:0]||D5G2;X-8;|pin@7||I
Ein011[15:0]||D5G2;X-8;|pin@8||I
Ein100[15:0]||D5G2;X-7;|pin@9||I
Ein101[15:0]||D5G2;X-7;|pin@19||I
Ein110[15:0]||D5G2;X-7;|pin@20||I
Ein111[15:0]||D5G2;X-7;|pin@21||I
Eout[15:0]||D5G2;|pin@4||O
Esel[2:0]||D5G2;Y-2;|pin@31||I
X

# Cell not16;1{ic}
Cnot16;1{ic}||artwork|1217765804063|1380506875146|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NThick-Circle|art@4||3.5|0|1|1||
Nschematic:Bus_Pin|pin@2||-4|0||||
Ngeneric:Invisible-Pin|pin@3||-3|0|1|1||
Nschematic:Bus_Pin|pin@4||5|0||||
Ngeneric:Invisible-Pin|pin@5||4|0|1|1||
Ngeneric:Invisible-Pin|pin@7||-1|0|||||ART_message(D5FTimes New Roman;G1;I)Snot16
NPin|pin@8||-3|3|1|1||
NPin|pin@9||3|0|1|1||
NPin|pin@10||-3|-3|1|1||
Aschematic:bus|net@1|||IJ0|pin@3||-3|0|pin@2||-4|0
Aschematic:bus|net@2|||IJ1800|pin@5||4|0|pin@4||5|0
AThicker|net@3|||FS1534|pin@8||-3|3|pin@9||3|0
AThicker|net@4|||FS266|pin@9||3|0|pin@10||-3|-3
AThicker|net@5|||FS2700|pin@10||-3|-3|pin@8||-3|3
EB[15:0]|in[15:0]|D5G2;X-3.5;|pin@2||I
Eout[15:0]||D5G2;X4;|pin@4||O
X

# Cell not16;1{sch}
Cnot16;1{sch}||schematic|1217764647298|1380507085609|
Inot16;1{ic}|add16@0||24|16|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NBbox|node@0||0|0||||
NBus_Pin|pin@0||-11|0||||
NBus_Pin|pin@2||10|0||||
Ngeneric:Invisible-Pin|pin@3||-14.5|10.5|||||VERILOG_code(D6G1;)S[/*--------------,* not16,*    bitwise NOTs 1 16-bit input.,*---------------*/,"/**/ reg [15:0] out;",/**/ always @(in) begin,/**/    #1 out = ~in;,/**/ end]
Abus|net@0|||IJ0|node@0|c|-5|0|pin@0||-11|0
Abus|net@2|||IJ1800|node@0|a|5|0|pin@2||10|0
EB[15:0]|in[15:0]|D5G2;|pin@0||I
Eout[15:0]||D5G2;|pin@2||O
X

# Cell opL;1{ic}
CopL;1{ic}||artwork|1389533842396|1389587545401|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NBox|art@2||0|0|3|16||
Ngeneric:Invisible-Pin|pin@0||0|7|||||ART_message(D5G1;)SALU
Ngeneric:Invisible-Pin|pin@1||0|5|||||ART_message(D5G1;)SLIM
Ngeneric:Invisible-Pin|pin@2||0|3|||||ART_message(D5G1;)SLDR
Ngeneric:Invisible-Pin|pin@3||0|1|||||ART_message(D5G1;)SSTR
Ngeneric:Invisible-Pin|pin@4||0|-1|||||ART_message(D5G1;)SLEA
Ngeneric:Invisible-Pin|pin@5||0|-3|||||ART_message(D5G1;)SBRR
Ngeneric:Invisible-Pin|pin@6||0|-5|||||ART_message(D5G1;)SSYS
Ngeneric:Invisible-Pin|pin@7||0|-7|||||ART_message(D5G1;)SNOP
X

# Cell opL;1{sch}
CopL;1{sch}||schematic|1389533823364|1389533970715|
Ngeneric:Facet-Center|art@0||0|0||||AV
IopL;1{ic}|opL@0||-5.5|-1|||D5G4;
X

# Cell sext9x16;1{ic}
Csext9x16;1{ic}||artwork|1218890486859|1380276257501|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NThick-Circle|art@2||0|0|4|4||
Nschematic:Bus_Pin|pin@0||-3|0||||
Ngeneric:Invisible-Pin|pin@1||-2|0|1|1||
Nschematic:Bus_Pin|pin@2||3|0||||
Ngeneric:Invisible-Pin|pin@3||2|0|1|1||
Ngeneric:Invisible-Pin|pin@4||0|0|||||ART_message(D5FTimes New Roman;G1;I)Ssext9x16
Aschematic:bus|net@0|||BIJX0|pin@1||-2|0|pin@0||-3|0
Aschematic:bus|net@1|||IJ1800|pin@3||2|0|pin@2||3|0
Ein[8:0]||D5G2;X-4;|pin@0||I
Eout[15:0]||D5G2;X5;|pin@2||O
X

# Cell sext9x16;1{sch}
Csext9x16;1{sch}||schematic|1218889798107|1380527462971|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBbox|node@0||0|0||||
NBus_Pin|pin@0||-10|0||||
NBus_Pin|pin@1||11|0||||
Ngeneric:Invisible-Pin|pin@2||-11.5|-9|||||VERILOG_code(D6G1;)S[/*-------------,* sext9x16,*   Sign-extends 9 bits to 16 bits by,* duplicating the input's sign bit to higher,* order bits.,*-------------*/,"/**/ assign #1 out = { in[8], in[8], in[8], in[8], in[8], in[8], in[8], in};"]
Isext9x16;1{ic}|sext11x1@0||18|10|||D5G4;
Abus|net@0|||IJ0|node@0|c|-5|0|pin@0||-10|0
Abus|net@1|||IJ1800|node@0|a|5|0|pin@1||11|0
Ein[8:0]||D5G2;|pin@0||I
Eout[15:0]||D5G2;|pin@1||O
X

# Cell test_ALU;1{sch}
Ctest_ALU;1{sch}||schematic|1363199031641|1380509138040|
IALU;1{ic}|ALU|D5G1;|-0.5|30.5|||D2G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
Ngeneric:Invisible-Pin|pin@0||-53.5|22.5|||||VERILOG_code(D6G2;)S["reg [15:0] Asrc;","reg [15:0] Bsrc;","reg [2:0] Fsrc;",assign A = Asrc;,assign B = Bsrc;,assign F = Fsrc;,"",initial begin,   Asrc = 16'h0001;,   Bsrc = 16'h0011;,end,"",initial begin,    Fsrc = 3'b000;,    #10,    Fsrc = 3'b100;,    #10,    Fsrc = 3'b001;,    #10,    Fsrc = 3'b101;,    #10,    Fsrc = 3'b010;,    #10,    Fsrc = 3'b110;,    #10,    Fsrc = 3'b011;,    #10,    Fsrc = 3'b111;,end,"",always @( out ) begin,"    $display( \"(%0d) out=%b\", $time, out);",    $stop;,end]
NBus_Pin|pin@2||12.5|33.5||||
NBus_Pin|pin@3||-15.5|29.5||||
NBus_Pin|pin@4||-15|37.5||||
NBus_Pin|pin@5||0|21||||
Ngeneric:Invisible-Pin|pin@6||5.5|15|||||VERILOG_code(D6G2;)S["",always @( F ) begin,"    $display( \"(%0d) F=%b\", $time, F);",    $stop;,end]
Ngeneric:Invisible-Pin|pin@8||5.5|4|||||VERILOG_code(D6G2;)S["",always @( ALU.addB ) begin,"    $display( \"(%0d) ALU.addB=%b\", $time, ALU.addB);",    $stop;,end]
Ngeneric:Invisible-Pin|pin@9||6|-8|||||VERILOG_code(D6G2;)S["",always @( ALU.ANDout ) begin,"    $display( \"(%0d) ALU.ANDout=%b\", $time, ALU.ANDout);",    $stop;,end]
Ngeneric:Invisible-Pin|pin@10||8|-16|||||VERILOG_code(D6G2;)S["",always @( ALU.andA or andB ) begin,"    $display( \"(%0d) ALU.andA=%b ALU.andB=%b\", $time, ALU.andA, ALU.andB);",    $stop;,end]
Abus|A[15:0]|D8G2;Y0.5;||IJ0|ALU|A[15:0]|-4.5|37.5|pin@4||-15|37.5
Abus|B[15:0]|D8G2;Y0.5;||IJ0|ALU|B[15:0]|-4.5|29.5|pin@3||-15.5|29.5
Abus|F[2:0]|D4G2;X-0.5;||IJ900|ALU|func[2:0]|0|24.5|pin@5||0|21
Abus|out[15:0]|D8G2;Y0.5;||IJ1800|ALU|out[15:0]|4.5|33.5|pin@2||12.5|33.5
X

# Cell test_VerilogScraps;1{sch}
Ctest_VerilogScraps;1{sch}||schematic|1363199031641|1379957609572|
Ngeneric:Facet-Center|art@0||0|0||||AV
Ngeneric:Invisible-Pin|pin@0||-61|33|||||VERILOG_code(D6G2;)S[/**/,/**/ always @(instr) begin,/**/     #1,"/**/     $display(\"Instruction Change! new instr=%b\", instr);",/**/     #5 showInfo();,/**/ end]
Ngeneric:Invisible-Pin|pin@1||-61.5|7|||||VERILOG_code(D6G2;)S[/**/ always @(mem_out) begin,"/**/     $display(\"%0d mem_out changed! mem_out[15:0] = %b\", $time, mem_out[15:0]);",/**/     #5 regFile.showRegs();,/**/ end,/**/,/**/ always @(regFile.R2) begin,/**/     regFile.showRegs();,/**/ end,/**/ ,/**/ always @(regFile.R4) begin,/**/     regFile.showRegs();,/**/ end]
X
