;redcode
;assert 1
	SPL 0, #209
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	SUB -812, <16
	DAT <-8, #40
	SUB @0, @2
	SUB 128, 118
	CMP -812, <16
	SUB -813, @-11
	SUB -813, @-11
	JMN @-8, @-40
	SLT 286, 60
	SPL 0, #209
	SUB #913, @101
	ADD #522, @100
	ADD #522, @100
	ADD 128, 118
	SLT #913, @101
	ADD 3, 361
	DAT <-8, #-40
	SUB 128, 118
	SUB #913, @101
	SPL 10, 9
	JMN @-8, @-40
	ADD -812, <-12
	SUB -812, <-12
	SLT -813, @-11
	SUB @6, <1
	SUB -813, @-11
	SUB @-127, 100
	SUB @0, @2
	SPL -700, -600
	SPL 0, #209
	ADD 210, 60
	ADD 210, 60
	JMN @-8, @-40
	CMP @0, @2
	SUB @0, @2
	JMN @-8, @-40
	SPL 0, #209
	MOV #22, @100
	CMP -812, <16
	SPL -700, -600
	SPL 0, #209
	SUB 100, -100
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
