################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: ICer
#     Report Created on: Thu Sep 29 14:48:54 2022
#     Working Directory: /home/ICer/CORE_RTL/C910_RTL_FACTORY/gen_rtl/iu/spy
#     Report Location  : ./spyglass-1/Design_Read/spyglass_reports/SpyGlass/elab_summary.rpt
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : SpyGlass(SpyGlass_vL-2016.06)
#     Comment          : This report contains RTL and Elaborated names along with parameter values
#
################################################################################

================================================================================
Elaborated Name: 'ct_iu_alu'
    (RTL Design Unit name: 'ct_iu_alu', ../rtl/ct_iu_alu.v:17)
     Parameters (Total: 27)
         ALU_SEL     = 21 (default: 21)
         ADDER_ADD   = 1 (default: 21'h000001)
         ADDER_ADDW  = 2 (default: 21'h000002)
         ADDER_SUB   = 4 (default: 21'h000004)
         ADDER_SUBW  = 8 (default: 21'h000008)
         ADDER_SLT   = 16 (default: 21'h000010)
         SHIFTER_SL  = 32 (default: 21'h000020)
         SHIFTER_SR  = 64 (default: 21'h000040)
         SHIFTER_SLW = 128 (default: 21'h000080)
         SHIFTER_SRW = 256 (default: 21'h000100)
         SHIFTER_EXT = 512 (default: 21'h000200)
         LOGIC_AND   = 1024 (default: 21'h000400)
         LOGIC_OR    = 2048 (default: 21'h000800)
         LOGIC_XOR   = 4096 (default: 21'h001000)
         LOGIC_LUI   = 8192 (default: 21'h002000)
         LOGIC_CLI   = 16384 (default: 21'h004000)
         MISC_MV     = 32768 (default: 21'h008000)
         MISC_TSTNBZ = 65536 (default: 21'h010000)
         MISC_TST    = 131072 (default: 21'h020000)
         MISC_FF1    = 262144 (default: 21'h040000)
         MISC_REV    = 524288 (default: 21'h080000)
         MISC_REVW   = 1048576 (default: 21'h100000)
         ADDER_MAX   = 1 (default: 21'h01)
         ADDER_MAXW  = 2 (default: 21'h02)
         ADDER_MIN   = 4 (default: 21'h04)
         ADDER_MINW  = 8 (default: 21'h08)
         ADDER_ADDSL = 32 (default: 21'h20)
     Instances (Total: 2): ct_iu_top.x_ct_iu_alu1, ct_iu_top.x_ct_iu_alu0 

================================================================================

Elaborated Name: 'gated_clk_cell'
    (RTL Design Unit name: 'gated_clk_cell', N.A.:0)
     Parameters (Total: 0)
     Instances (Total: 141): ct_iu_top.x_ct_iu_alu1.x_ex2_inst_gated_clk, ct_iu_top.x_ct_iu_alu1.x_ex1_inst_gated_clk, ct_iu_top.x_ct_iu_alu1.x_ctrl_gated_clk, ct_iu_top.x_ct_iu_alu0.x_ex2_inst_gated_clk, ct_iu_top.x_ct_iu_alu0.x_ex1_inst_gated_clk  ... more

================================================================================

Elaborated Name: 'ct_iu_bju'
    (RTL Design Unit name: 'ct_iu_bju', ../rtl/ct_iu_bju.v:17)
     Parameters (Total: 0)
     Instances (Total: 1): ct_iu_top.x_ct_iu_bju 

================================================================================

Elaborated Name: 'ct_iu_bju_pcfifo'
    (RTL Design Unit name: 'ct_iu_bju_pcfifo', ../rtl/ct_iu_bju_pcfifo.v:17)
     Parameters (Total: 5)
         READ_WIDTH   = 67 (default: 67)
         POP_WIDTH    = 51 (default: 51)
         PCFIFO_VLD   = 48 (default: 48)
         PCFIFO_CMPLT = 50 (default: 50)
         CENTRY_WIDTH = 110 (default: 110)
     Instances (Total: 1): ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo 

================================================================================

Elaborated Name: 'ct_iu_bju_pcfifo_entry'
    (RTL Design Unit name: 'ct_iu_bju_pcfifo_entry', ../rtl/ct_iu_bju_pcfifo_entry.v:17)
     Parameters (Total: 1)
         CREATE_WIDTH = 67 (default: 67)
     Instances (Total: 32): ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_iu_bju_pcfifo_entry5, ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_iu_bju_pcfifo_entry4, ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_iu_bju_pcfifo_entry3, ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_iu_bju_pcfifo_entry2, ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_iu_bju_pcfifo_entry1  ... more

================================================================================

Elaborated Name: 'ct_iu_bju_pcfifo_read_entry'
    (RTL Design Unit name: 'ct_iu_bju_pcfifo_read_entry', ../rtl/ct_iu_bju_pcfifo_read_entry.v:17)
     Parameters (Total: 0)
     Instances (Total: 4): ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_iu_bju_pcfifo_read_entry3, ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_iu_bju_pcfifo_read_entry2, ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_iu_bju_pcfifo_read_entry1, ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_iu_bju_pcfifo_read_entry0 

================================================================================

Elaborated Name: 'ct_rtu_encode_32'
    (RTL Design Unit name: 'ct_rtu_encode_32', N.A.:0)
     Parameters (Total: 0)
     Instances (Total: 4): ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_rtu_encode_32_pcfifo_create3_ptr_encode, ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_rtu_encode_32_pcfifo_create2_ptr_encode, ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_rtu_encode_32_pcfifo_create1_ptr_encode, ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_rtu_encode_32_pcfifo_create0_ptr_encode 

================================================================================

Elaborated Name: 'ct_rtu_expand_32'
    (RTL Design Unit name: 'ct_rtu_expand_32', N.A.:0)
     Parameters (Total: 0)
     Instances (Total: 2): ct_iu_top.x_ct_iu_bju.x_ct_rtu_expand_32_ex1_pipe2_pid, ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_pcfifo.x_ct_rtu_expand_32_pcfifo_assign0_ptr 

================================================================================

Elaborated Name: 'ct_rtu_compare_iid'
    (RTL Design Unit name: 'ct_rtu_compare_iid', N.A.:0)
     Parameters (Total: 0)
     Instances (Total: 2): ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_compare_iid_rf_older_mispred, ct_iu_top.x_ct_iu_bju.x_ct_iu_bju_compare_iid_rf_older_ex1 

================================================================================

Elaborated Name: 'ct_iu_mult'
    (RTL Design Unit name: 'ct_iu_mult', ../rtl/ct_iu_mult.v:17)
     Parameters (Total: 0)
     Instances (Total: 1): ct_iu_top.x_ct_iu_mult 

================================================================================

Elaborated Name: 'multiplier_65x65_3_stage'
    (RTL Design Unit name: 'multiplier_65x65_3_stage', N.A.:0)
     Parameters (Total: 0)
     Instances (Total: 1): ct_iu_top.x_ct_iu_mult.x_ct_iu_mult_multiplier_65x65_3_stage 

================================================================================

Elaborated Name: 'ct_iu_div'
    (RTL Design Unit name: 'ct_iu_div', ../rtl/ct_iu_div.v:17)
     Parameters (Total: 9)
         IDLE      = 0 (default: 6'b000000)
         DIV_RF    = 3 (default: 6'b000011)
         EX1       = 11 (default: 6'b001011)
         EX2       = 19 (default: 6'b010011)
         EX3       = 27 (default: 6'b011011)
         REQ       = 35 (default: 6'b100011)
         DIV_WF_WB = 26 (default: 6'b011010)
         DIV_WB    = 5 (default: 6'b000101)
         DIV_WB1   = 13 (default: 6'b001101)
     Instances (Total: 1): ct_iu_top.x_ct_iu_div 

================================================================================

Elaborated Name: 'ct_iu_div_srt_radix16'
    (RTL Design Unit name: 'ct_iu_div_srt_radix16', ../rtl/ct_iu_div_srt_radix16.v:17)
     Parameters (Total: 0)
     Instances (Total: 1): ct_iu_top.x_ct_iu_div.x_ct_iu_div_srt_radix16 

================================================================================

Elaborated Name: 'ct_vfdsu_srt_radix16_only_div'
    (RTL Design Unit name: 'ct_vfdsu_srt_radix16_only_div', N.A.:0)
     Parameters (Total: 0)
     Instances (Total: 1): ct_iu_top.x_ct_iu_div.x_ct_iu_div_srt_radix16.x_ct_vfdsu_srt_radix16_only_div 

================================================================================

Elaborated Name: 'ct_iu_div_entry'
    (RTL Design Unit name: 'ct_iu_div_entry', ../rtl/ct_iu_div_entry.v:17)
     Parameters (Total: 0)
     Instances (Total: 1): ct_iu_top.x_ct_iu_div.x_ct_iu_div_entry 

================================================================================

Elaborated Name: 'ct_iu_special'
    (RTL Design Unit name: 'ct_iu_special', ../rtl/ct_iu_special.v:17)
     Parameters (Total: 7)
         SPECIAL_NOP          = 0 (default: 5'b00000)
         SPECIAL_ECALL        = 2 (default: 5'b00010)
         SPECIAL_EBREAK       = 3 (default: 5'b00011)
         SPECIAL_AUIPC        = 4 (default: 5'b00100)
         SPECIAL_PSEUDO_AUIPC = 5 (default: 5'b00101)
         SPECIAL_VSETVLI      = 6 (default: 5'b00110)
         SPECIAL_VSETVL       = 7 (default: 5'b00111)
     Instances (Total: 1): ct_iu_top.x_ct_iu_special 

================================================================================

Elaborated Name: 'ct_iu_cbus'
    (RTL Design Unit name: 'ct_iu_cbus', ../rtl/ct_iu_cbus.v:17)
     Parameters (Total: 0)
     Instances (Total: 1): ct_iu_top.x_ct_iu_cbus 

================================================================================

Elaborated Name: 'ct_iu_rbus'
    (RTL Design Unit name: 'ct_iu_rbus', ../rtl/ct_iu_rbus.v:17)
     Parameters (Total: 0)
     Instances (Total: 1): ct_iu_top.x_ct_iu_rbus 

================================================================================

Elaborated Name: 'ct_rtu_expand_96'
    (RTL Design Unit name: 'ct_rtu_expand_96', N.A.:0)
     Parameters (Total: 0)
     Instances (Total: 2): ct_iu_top.x_ct_iu_rbus.x_ct_rtu_expand_96_rbus_pipe1_rslt_preg, ct_iu_top.x_ct_iu_rbus.x_ct_rtu_expand_96_rbus_pipe0_rslt_preg 

================================================================================

Elaborated Name: 'ct_iu_top'
    (RTL Design Unit name: 'ct_iu_top', ../rtl/ct_iu_top.v:17)
     Parameters (Total: 1)
         ALU_SEL = 21 (default: 21)
================================================================================
