library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity multiplexor2 is
	Port ( E : in  STD_LOGIC_VECTOR(0 to 3);
          S0 : in  STD_LOGIC_VECTOR(0 to 1);
          F : out  STD_LOGIC);
end multiplexor2;

