#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Oct 27 17:18:08 2018
# Process ID: 25166
# Current directory: /home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_Simulate_HW_0_0/design_1_Simulate_HW_0_0.dcp' for cell 'design_1_i/Simulate_HW_0'
INFO: [Project 1-454] Reading design checkpoint '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 944 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_Simulate_HW_0_0/design_1_Simulate_HW_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'
Parsing XDC File [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1467.828 ; gain = 457.664 ; free physical = 1881 ; free virtual = 8678
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1508.844 ; gain = 41.016 ; free physical = 1869 ; free virtual = 8667
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1bc38295a

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 35 inverter(s) to 237 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 118eb3f9b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1983.336 ; gain = 0.000 ; free physical = 1454 ; free virtual = 8252

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 868 cells.
Phase 2 Constant propagation | Checksum: 13d612f9c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1983.336 ; gain = 0.000 ; free physical = 1447 ; free virtual = 8245

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 18787 unconnected nets.
INFO: [Opt 31-11] Eliminated 1238 unconnected cells.
Phase 3 Sweep | Checksum: 18d14b1e7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1983.336 ; gain = 0.000 ; free physical = 1448 ; free virtual = 8246

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 14b24a428

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1983.336 ; gain = 0.000 ; free physical = 1447 ; free virtual = 8246

Phase 5 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 5 Constant propagation | Checksum: 14b24a428

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1983.336 ; gain = 0.000 ; free physical = 1447 ; free virtual = 8246

Phase 6 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 6 Sweep | Checksum: 14b24a428

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1983.336 ; gain = 0.000 ; free physical = 1447 ; free virtual = 8246

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1983.336 ; gain = 0.000 ; free physical = 1447 ; free virtual = 8245
Ending Logic Optimization Task | Checksum: 14b24a428

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1983.336 ; gain = 0.000 ; free physical = 1446 ; free virtual = 8245

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 19a42426c

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1211 ; free virtual = 7998
Ending Power Optimization Task | Checksum: 19a42426c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2332.688 ; gain = 349.352 ; free physical = 1211 ; free virtual = 7998
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:45 . Memory (MB): peak = 2332.688 ; gain = 864.859 ; free physical = 1211 ; free virtual = 7998
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1209 ; free virtual = 7999
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1198 ; free virtual = 7998
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1199 ; free virtual = 7999
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U2/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U5/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U6/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U10/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U8/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U9/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 11 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1197 ; free virtual = 7997
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7996

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b76c9e11

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7984

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: af5f9b23

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7918

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: af5f9b23

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7918
Phase 1 Placer Initialization | Checksum: af5f9b23

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7918

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1902f9fe6

Time (s): cpu = 00:01:55 ; elapsed = 00:01:04 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1182 ; free virtual = 7992

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1902f9fe6

Time (s): cpu = 00:01:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1181 ; free virtual = 7991

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b244ddee

Time (s): cpu = 00:02:15 ; elapsed = 00:01:13 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1198 ; free virtual = 7998

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1724fa985

Time (s): cpu = 00:02:16 ; elapsed = 00:01:13 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1198 ; free virtual = 7998

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2022b0215

Time (s): cpu = 00:02:16 ; elapsed = 00:01:13 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1198 ; free virtual = 7998

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1e00e69e8

Time (s): cpu = 00:02:22 ; elapsed = 00:01:16 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1199 ; free virtual = 7999

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e158a21e

Time (s): cpu = 00:02:44 ; elapsed = 00:01:36 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1207 ; free virtual = 8001

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12acf4db3

Time (s): cpu = 00:02:45 ; elapsed = 00:01:37 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1206 ; free virtual = 8001

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f6781d59

Time (s): cpu = 00:02:47 ; elapsed = 00:01:38 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1206 ; free virtual = 8001
Phase 3 Detail Placement | Checksum: f6781d59

Time (s): cpu = 00:02:48 ; elapsed = 00:01:39 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1206 ; free virtual = 8001

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.940. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b6794a74

Time (s): cpu = 00:03:11 ; elapsed = 00:01:48 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1185 ; free virtual = 7980
Phase 4.1 Post Commit Optimization | Checksum: b6794a74

Time (s): cpu = 00:03:12 ; elapsed = 00:01:49 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1185 ; free virtual = 7980

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b6794a74

Time (s): cpu = 00:03:13 ; elapsed = 00:01:49 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1185 ; free virtual = 7980

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b6794a74

Time (s): cpu = 00:03:13 ; elapsed = 00:01:50 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7979

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 51992e62

Time (s): cpu = 00:03:14 ; elapsed = 00:01:50 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7979
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 51992e62

Time (s): cpu = 00:03:14 ; elapsed = 00:01:51 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7979
Ending Placer Task | Checksum: 29e9d633

Time (s): cpu = 00:03:14 ; elapsed = 00:01:51 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7979
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:25 ; elapsed = 00:01:56 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7979
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1118 ; free virtual = 7981
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1166 ; free virtual = 7979
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1166 ; free virtual = 7979
report_utilization: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1165 ; free virtual = 7979
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1165 ; free virtual = 7979
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1165 ; free virtual = 7979

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: edc30f8c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1165 ; free virtual = 7978
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 653b3872

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1166 ; free virtual = 7978
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1166 ; free virtual = 7978
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1104 ; free virtual = 7981
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1148 ; free virtual = 7978
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 2303775b ConstDB: 0 ShapeSum: 288ce44d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8a34c6cc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1076 ; free virtual = 7907

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8a34c6cc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1076 ; free virtual = 7906

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8a34c6cc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1070 ; free virtual = 7900

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8a34c6cc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2332.688 ; gain = 0.000 ; free physical = 1070 ; free virtual = 7900
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b50d8177

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 2364.344 ; gain = 31.656 ; free physical = 998 ; free virtual = 7828
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.141  | TNS=0.000  | WHS=-0.243 | THS=-462.946|

Phase 2 Router Initialization | Checksum: 1fb0964e0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:33 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 992 ; free virtual = 7822

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12893d7de

Time (s): cpu = 00:01:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 990 ; free virtual = 7821

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21931
 Number of Nodes with overlaps = 4522
 Number of Nodes with overlaps = 1257
 Number of Nodes with overlaps = 437
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: f4c76a12

Time (s): cpu = 00:08:19 ; elapsed = 00:03:23 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 985 ; free virtual = 7816
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.557  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 155cf1a53

Time (s): cpu = 00:08:20 ; elapsed = 00:03:24 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 985 ; free virtual = 7816

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3254
 Number of Nodes with overlaps = 2464
 Number of Nodes with overlaps = 673
 Number of Nodes with overlaps = 196
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 257b3b8ac

Time (s): cpu = 00:11:35 ; elapsed = 00:04:42 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 995 ; free virtual = 7814
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.517  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 257b3b8ac

Time (s): cpu = 00:11:35 ; elapsed = 00:04:42 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7815
Phase 4 Rip-up And Reroute | Checksum: 257b3b8ac

Time (s): cpu = 00:11:35 ; elapsed = 00:04:42 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7815

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 257b3b8ac

Time (s): cpu = 00:11:35 ; elapsed = 00:04:42 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7815

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 257b3b8ac

Time (s): cpu = 00:11:35 ; elapsed = 00:04:42 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7815
Phase 5 Delay and Skew Optimization | Checksum: 257b3b8ac

Time (s): cpu = 00:11:36 ; elapsed = 00:04:42 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7815

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2930d1bf6

Time (s): cpu = 00:11:40 ; elapsed = 00:04:44 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7815
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.517  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 234c28b8f

Time (s): cpu = 00:11:40 ; elapsed = 00:04:45 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7814
Phase 6 Post Hold Fix | Checksum: 234c28b8f

Time (s): cpu = 00:11:40 ; elapsed = 00:04:45 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7814

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 2680a1f00

Time (s): cpu = 00:11:50 ; elapsed = 00:04:48 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7815
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.517  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 2680a1f00

Time (s): cpu = 00:11:50 ; elapsed = 00:04:48 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7815

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 27.782 %
  Global Horizontal Routing Utilization  = 32.2552 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2680a1f00

Time (s): cpu = 00:11:51 ; elapsed = 00:04:48 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7815

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2680a1f00

Time (s): cpu = 00:11:51 ; elapsed = 00:04:48 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7815

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19aab5ad7

Time (s): cpu = 00:11:54 ; elapsed = 00:04:52 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7814

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.519  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 1a79083cb

Time (s): cpu = 00:12:20 ; elapsed = 00:05:01 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 995 ; free virtual = 7814
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:12:21 ; elapsed = 00:05:01 . Memory (MB): peak = 2372.344 ; gain = 39.656 ; free physical = 996 ; free virtual = 7814

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:30 ; elapsed = 00:05:06 . Memory (MB): peak = 2372.469 ; gain = 39.781 ; free physical = 996 ; free virtual = 7814
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2380.348 ; gain = 0.000 ; free physical = 909 ; free virtual = 7815
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2380.348 ; gain = 7.879 ; free physical = 964 ; free virtual = 7813
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2388.352 ; gain = 8.004 ; free physical = 963 ; free virtual = 7812
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 2455.352 ; gain = 67.000 ; free physical = 892 ; free virtual = 7742
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2480.352 ; gain = 25.000 ; free physical = 871 ; free virtual = 7720
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
112 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2569.793 ; gain = 89.441 ; free physical = 790 ; free virtual = 7656
INFO: [Common 17-206] Exiting Vivado at Sat Oct 27 17:27:58 2018...
