// eth_f_tod.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module eth_f_tod #(
		parameter PERIOD_CLOCK_FREQUENCY        = 1,
		parameter OFFSET_JITTER_WANDER_EN       = 0,
		parameter DEFAULT_NSEC_PERIOD           = 2,
		parameter DEFAULT_FNSEC_PERIOD          = 36700,
		parameter DEFAULT_NSEC_ADJPERIOD        = 2,
		parameter DEFAULT_FNSEC_ADJPERIOD       = 36700,
		parameter PPS_PULSE_ASSERT_CYCLE_MASTER = 2,
		parameter PLL_SCAN_CLK_FREQ             = 100,
		parameter UNIT_PHASE_SHIFT              = 100
	) (
		input  wire        clk,                        //            csr_clock.clk
		input  wire        rst_n,                      //            csr_reset.reset_n
		input  wire        period_clk,                 //         period_clock.clk
		input  wire        period_rst_n,               //   period_clock_reset.reset_n
		output wire [31:0] csr_readdata,               //                  csr.readdata
		input  wire        csr_write,                  //                     .write
		input  wire        csr_read,                   //                     .read
		input  wire [31:0] csr_writedata,              //                     .writedata
		output wire        csr_waitrequest,            //                     .waitrequest
		input  wire [3:0]  csr_address,                //                     .address
		output wire [95:0] time_of_day_96b,            //      time_of_day_96b.data
		output wire [63:0] time_of_day_64b,            //      time_of_day_64b.data
		input  wire [95:0] time_of_day_96b_load_data,  // time_of_day_96b_load.data
		input  wire        time_of_day_96b_load_valid, //                     .valid
		input  wire [63:0] time_of_day_64b_load_data,  // time_of_day_64b_load.data
		input  wire        time_of_day_64b_load_valid  //                     .valid
	);

	altera_eth_1588_tod #(
		.PERIOD_CLOCK_FREQUENCY        (PERIOD_CLOCK_FREQUENCY),
		.OFFSET_JITTER_WANDER_EN       (OFFSET_JITTER_WANDER_EN),
		.DEFAULT_NSEC_PERIOD           (DEFAULT_NSEC_PERIOD),
		.DEFAULT_FNSEC_PERIOD          (DEFAULT_FNSEC_PERIOD),
		.DEFAULT_NSEC_ADJPERIOD        (DEFAULT_NSEC_ADJPERIOD),
		.DEFAULT_FNSEC_ADJPERIOD       (DEFAULT_FNSEC_ADJPERIOD),
		.ENABLE_PPS                    (0),
		.PPS_PULSE_ASSERT_CYCLE_MASTER (PPS_PULSE_ASSERT_CYCLE_MASTER),
		.PPS_ADVANCE                   (0),
		.PLL_SCAN_CLK_FREQ             (PLL_SCAN_CLK_FREQ),
		.UNIT_PHASE_SHIFT              (UNIT_PHASE_SHIFT),
		.DEVICE_FAMILY                 ("Agilex 7"),
		.DEVICE_FAMILY_ID              ("Agilex")
	) altera_eth_1588_tod_0 (
		.clk                        (clk),                        //   input,   width = 1,            csr_clock.clk
		.rst_n                      (rst_n),                      //   input,   width = 1,            csr_reset.reset_n
		.period_clk                 (period_clk),                 //   input,   width = 1,         period_clock.clk
		.period_rst_n               (period_rst_n),               //   input,   width = 1,   period_clock_reset.reset_n
		.csr_readdata               (csr_readdata),               //  output,  width = 32,                  csr.readdata
		.csr_write                  (csr_write),                  //   input,   width = 1,                     .write
		.csr_read                   (csr_read),                   //   input,   width = 1,                     .read
		.csr_writedata              (csr_writedata),              //   input,  width = 32,                     .writedata
		.csr_waitrequest            (csr_waitrequest),            //  output,   width = 1,                     .waitrequest
		.csr_address                (csr_address),                //   input,   width = 4,                     .address
		.time_of_day_96b            (time_of_day_96b),            //  output,  width = 96,      time_of_day_96b.data
		.time_of_day_64b            (time_of_day_64b),            //  output,  width = 64,      time_of_day_64b.data
		.time_of_day_96b_load_data  (time_of_day_96b_load_data),  //   input,  width = 96, time_of_day_96b_load.data
		.time_of_day_96b_load_valid (time_of_day_96b_load_valid), //   input,   width = 1,                     .valid
		.time_of_day_64b_load_data  (time_of_day_64b_load_data),  //   input,  width = 64, time_of_day_64b_load.data
		.time_of_day_64b_load_valid (time_of_day_64b_load_valid), //   input,   width = 1,                     .valid
		.iopll_scan_clk             (1'b0),                       // (terminated),                                   
		.pps_sampling_clk           (1'b0),                       // (terminated),                                   
		.iopll_phased_clk           (1'b0),                       // (terminated),                                   
		.iopll_locked               (1'b0),                       // (terminated),                                   
		.iopll_phase_done           (1'b0),                       // (terminated),                                   
		.iopll_phase_en             (),                           // (terminated),                                   
		.iopll_updn                 (),                           // (terminated),                                   
		.iopll_num_phase_shifts     (),                           // (terminated),                                   
		.iopll_cnt_sel              (),                           // (terminated),                                   
		.pps_pulse_per_second       ()                            // (terminated),                                   
	);

endmodule
