vendor_name = ModelSim
source_file = 1, C:/Users/skywalkerch/Desktop/VerilogStudy/test/nandTest.v
source_file = 1, C:/Users/skywalkerch/Desktop/VerilogStudy/test/db/nandTest.cbx.xml
design_name = nandTest
instance = comp, \c~output , c~output, nandTest, 1
instance = comp, \d~output , d~output, nandTest, 1
instance = comp, \a~input , a~input, nandTest, 1
instance = comp, \b~input , b~input, nandTest, 1
instance = comp, \c~0 , c~0, nandTest, 1
instance = comp, \d~0 , d~0, nandTest, 1
