Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jan 14 14:46:14 2022
| Host         : LAPTOP-FI2A30MP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_vhdl_timing_summary_routed.rpt -pb top_vhdl_timing_summary_routed.pb -rpx top_vhdl_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vhdl
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 281 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.406        0.000                      0                  788        0.014        0.000                      0                  788        3.000        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0    {0.000 30.000}     60.000          16.667          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0_1  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0_1  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         32.406        0.000                      0                  788        0.227        0.000                      0                  788       21.634        0.000                       0                   273  
  clkfbout_clk_wiz_0                                                                                                                                                     40.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       32.414        0.000                      0                  788        0.227        0.000                      0                  788       21.634        0.000                       0                   273  
  clkfbout_clk_wiz_0_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         32.406        0.000                      0                  788        0.014        0.000                      0                  788  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       32.406        0.000                      0                  788        0.014        0.000                      0                  788  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.406ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.169ns  (logic 7.357ns (65.870%)  route 3.812ns (34.130%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.710    -0.831    m_vc/axis_clk
    DSP48_X0Y47          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.375 r  m_vc/__5/PCOUT[47]
                         net (fo=1, routed)           0.002     3.377    m_vc/__5_n_106
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.895 r  m_vc/__6/P[1]
                         net (fo=3, routed)           1.336     6.231    m_vc/__6_n_104
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.150     6.381 r  m_vc/i___1_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.027    m_vc/i___1_carry__4_i_4_n_0
    SLICE_X11Y120        LUT4 (Prop_lut4_I3_O)        0.332     7.359 r  m_vc/i___1_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.359    m_vc/i___1_carry__4_i_8_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.891 r  m_vc/_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.891    m_vc/_inferred__0/i___1_carry__4_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.204 r  m_vc/_inferred__0/i___1_carry__5/O[3]
                         net (fo=2, routed)           1.238     9.442    m_i2s2/__4_1[3]
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.306     9.748 r  m_i2s2/__4_i_6/O
                         net (fo=1, routed)           0.591    10.338    m_vc/__4_0[9]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.576    43.408    
                         clock uncertainty           -0.213    43.194    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.744    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.744    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                 32.406    

Slack (MET) :             32.457ns  (required time - arrival time)
  Source:                 m_vc/__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.118ns  (logic 7.176ns (64.545%)  route 3.942ns (35.455%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.907 r  m_vc/__1/P[1]
                         net (fo=3, routed)           1.497     6.404    m_vc/__1_n_104
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.157     6.561 r  m_vc/__1_carry__4_i_4/O
                         net (fo=2, routed)           0.638     7.199    m_vc/__1_carry__4_i_4_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.980 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.980    m_vc/__1_carry__4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.199 r  m_vc/__1_carry__5/O[0]
                         net (fo=2, routed)           1.126     9.325    m_i2s2/m_vc/_1[0]
    SLICE_X8Y111         LUT6 (Prop_lut6_I0_O)        0.295     9.620 r  m_i2s2/_i_9/O
                         net (fo=1, routed)           0.680    10.299    m_i2s2_n_95
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.213    43.206    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.756    m_vc/
  -------------------------------------------------------------------
                         required time                         42.756    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 32.457    

Slack (MET) :             32.503ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.081ns  (logic 3.925ns (35.422%)  route 7.156ns (64.578%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.536     8.504    m_vc/_i_34_n_1
    SLICE_X15Y109        LUT5 (Prop_lut5_I1_O)        0.310     8.814 r  m_vc/_i_30/O
                         net (fo=6, routed)           1.428    10.242    m_vc/B[2]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.560    43.408    
                         clock uncertainty           -0.213    43.194    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    42.744    m_vc/__0
  -------------------------------------------------------------------
                         required time                         42.744    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                 32.503    

Slack (MET) :             32.615ns  (required time - arrival time)
  Source:                 m_vc/__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.960ns  (logic 7.284ns (66.460%)  route 3.676ns (33.540%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.907 r  m_vc/__1/P[1]
                         net (fo=3, routed)           1.497     6.404    m_vc/__1_n_104
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.157     6.561 r  m_vc/__1_carry__4_i_4/O
                         net (fo=2, routed)           0.638     7.199    m_vc/__1_carry__4_i_4_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.980 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.980    m_vc/__1_carry__4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.295 r  m_vc/__1_carry__5/O[3]
                         net (fo=2, routed)           0.962     9.257    m_i2s2/m_vc/_1[3]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.307     9.564 r  m_i2s2/_i_6/O
                         net (fo=1, routed)           0.577    10.141    m_i2s2_n_92
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.213    43.206    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.756    m_vc/
  -------------------------------------------------------------------
                         required time                         42.756    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 32.615    

Slack (MET) :             32.668ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.908ns  (logic 7.357ns (67.449%)  route 3.551ns (32.551%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__2_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     4.906 r  m_vc/__3/P[23]
                         net (fo=2, routed)           1.352     6.258    m_vc/__3_n_82
    SLICE_X10Y110        LUT3 (Prop_lut3_I0_O)        0.150     6.408 r  m_vc/__1_carry__5_i_3/O
                         net (fo=2, routed)           0.857     7.265    m_vc/__1_carry__5_i_3_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.328     7.593 r  m_vc/__1_carry__5_i_7/O
                         net (fo=1, routed)           0.000     7.593    m_vc/__1_carry__5_i_7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.126 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.126    m_vc/__1_carry__5_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.441 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.962     9.403    m_i2s2/m_vc/_2[3]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.307     9.710 r  m_i2s2/_i_2/O
                         net (fo=1, routed)           0.377    10.088    m_i2s2_n_88
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.213    43.206    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.756    m_vc/
  -------------------------------------------------------------------
                         required time                         42.756    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                 32.668    

Slack (MET) :             32.778ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 3.925ns (36.324%)  route 6.881ns (63.676%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.369     8.337    m_vc/_i_34_n_1
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.310     8.647 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.320     9.966    m_vc/B[6]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.560    43.408    
                         clock uncertainty           -0.213    43.194    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.744    m_vc/__0
  -------------------------------------------------------------------
                         required time                         42.744    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 32.778    

Slack (MET) :             32.779ns  (required time - arrival time)
  Source:                 m_vc/__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[7]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.796ns  (logic 7.291ns (67.536%)  route 3.505ns (32.464%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.907 r  m_vc/__1/P[1]
                         net (fo=3, routed)           1.497     6.404    m_vc/__1_n_104
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.157     6.561 r  m_vc/__1_carry__4_i_4/O
                         net (fo=2, routed)           0.638     7.199    m_vc/__1_carry__4_i_4_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.980 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.980    m_vc/__1_carry__4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.303 r  m_vc/__1_carry__5/O[1]
                         net (fo=2, routed)           0.633     8.936    m_i2s2/m_vc/_1[1]
    SLICE_X8Y111         LUT6 (Prop_lut6_I0_O)        0.306     9.242 r  m_i2s2/_i_8/O
                         net (fo=1, routed)           0.735     9.977    m_i2s2_n_94
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[7]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.213    43.206    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    42.756    m_vc/
  -------------------------------------------------------------------
                         required time                         42.756    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                 32.779    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 3.925ns (36.142%)  route 6.935ns (63.858%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.369     8.337    m_vc/_i_34_n_1
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.310     8.647 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.374    10.021    m_vc/B[6]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    42.816    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.816    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.856ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 3.925ns (36.344%)  route 6.875ns (63.656%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.536     8.504    m_vc/_i_34_n_1
    SLICE_X15Y109        LUT5 (Prop_lut5_I1_O)        0.310     8.814 r  m_vc/_i_30/O
                         net (fo=6, routed)           1.147     9.960    m_vc/B[2]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    42.816    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.816    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                 32.856    

Slack (MET) :             32.864ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 7.374ns (68.845%)  route 3.337ns (31.155%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.710    -0.831    m_vc/axis_clk
    DSP48_X0Y47          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.375 r  m_vc/__5/PCOUT[47]
                         net (fo=1, routed)           0.002     3.377    m_vc/__5_n_106
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.895 r  m_vc/__6/P[1]
                         net (fo=3, routed)           1.336     6.231    m_vc/__6_n_104
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.150     6.381 r  m_vc/i___1_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.027    m_vc/i___1_carry__4_i_4_n_0
    SLICE_X11Y120        LUT4 (Prop_lut4_I3_O)        0.332     7.359 r  m_vc/i___1_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.359    m_vc/i___1_carry__4_i_8_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.891 r  m_vc/_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.891    m_vc/_inferred__0/i___1_carry__4_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.005    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.228 r  m_vc/_inferred__0/i___1_carry__6/O[0]
                         net (fo=2, routed)           0.961     9.189    m_i2s2/__4_2[0]
    SLICE_X11Y123        LUT6 (Prop_lut6_I0_O)        0.299     9.488 r  m_i2s2/__4_i_5/O
                         net (fo=1, routed)           0.392     9.880    m_vc/__4_0[10]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.576    43.408    
                         clock uncertainty           -0.213    43.194    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    42.744    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.744    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 32.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.830%)  route 0.135ns (45.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.565    -0.599    m_i2s2/axis_clk
    SLICE_X10Y114        FDRE                                         r  m_i2s2/rx_data_r_shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  m_i2s2/rx_data_r_shift_reg[23]/Q
                         net (fo=1, routed)           0.135    -0.300    m_i2s2/rx_data_r_shift[23]
    SLICE_X11Y114        FDRE                                         r  m_i2s2/rx_data_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.835    -0.838    m_i2s2/axis_clk
    SLICE_X11Y114        FDRE                                         r  m_i2s2/rx_data_r_reg[23]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X11Y114        FDRE (Hold_fdre_C_D)         0.059    -0.527    m_i2s2/rx_data_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.311%)  route 0.126ns (37.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.591    -0.573    m_i2s2/axis_clk
    SLICE_X6Y117         FDRE                                         r  m_i2s2/tx_data_l_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  m_i2s2/tx_data_l_reg[13]/Q
                         net (fo=1, routed)           0.126    -0.283    m_i2s2/tx_data_l_reg_n_0_[13]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.045    -0.238 r  m_i2s2/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    m_i2s2/p_1_in[13]
    SLICE_X5Y118         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.859    -0.814    m_i2s2/axis_clk
    SLICE_X5Y118         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.092    -0.468    m_i2s2/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.229%)  route 0.184ns (49.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.590    -0.574    m_i2s2/axis_clk
    SLICE_X1Y119         FDRE                                         r  m_i2s2/tx_data_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  m_i2s2/tx_data_r_reg[18]/Q
                         net (fo=1, routed)           0.184    -0.249    m_i2s2/tx_data_r_reg_n_0_[18]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  m_i2s2/tx_data_r_shift[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[18]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.860    -0.812    m_i2s2/axis_clk
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.120    -0.440    m_i2s2/tx_data_r_shift_reg[18]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.588    -0.576    m_i2s2/axis_clk
    SLICE_X5Y120         FDRE                                         r  m_i2s2/tx_data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  m_i2s2/tx_data_r_reg[20]/Q
                         net (fo=1, routed)           0.186    -0.249    m_i2s2/tx_data_r_reg_n_0_[20]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  m_i2s2/tx_data_r_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[20]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.856    -0.816    m_i2s2/axis_clk
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
                         clock pessimism              0.254    -0.562    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.120    -0.442    m_i2s2/tx_data_r_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.590    -0.574    m_i2s2/axis_clk
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.163    -0.247    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X6Y118         LUT3 (Prop_lut3_I2_O)        0.043    -0.204 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.859    -0.814    m_i2s2/axis_clk
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.240    -0.574    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.131    -0.443    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.590    -0.574    m_i2s2/axis_clk
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  m_i2s2/tx_data_r_shift_reg[18]/Q
                         net (fo=1, routed)           0.163    -0.247    m_i2s2/tx_data_r_shift_reg_n_0_[18]
    SLICE_X2Y119         LUT3 (Prop_lut3_I2_O)        0.043    -0.204 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.860    -0.812    m_i2s2/axis_clk
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.131    -0.443    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.588    -0.576    m_i2s2/axis_clk
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  m_i2s2/tx_data_r_shift_reg[20]/Q
                         net (fo=1, routed)           0.163    -0.249    m_i2s2/tx_data_r_shift_reg_n_0_[20]
    SLICE_X6Y120         LUT3 (Prop_lut3_I2_O)        0.043    -0.206 r  m_i2s2/tx_data_r_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    m_i2s2/tx_data_r_shift[21]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.856    -0.816    m_i2s2/axis_clk
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/C
                         clock pessimism              0.240    -0.576    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.131    -0.445    m_i2s2/tx_data_r_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 m_vc/sw_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/sw_sync_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.081%)  route 0.170ns (50.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.594    -0.570    m_vc/axis_clk
    SLICE_X2Y115         FDRE                                         r  m_vc/sw_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  m_vc/sw_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.170    -0.236    m_vc/sw_sync_r_reg[0][0]
    SLICE_X6Y114         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.862    -0.810    m_vc/axis_clk
    SLICE_X6Y114         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.059    -0.476    m_vc/sw_sync_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.457%)  route 0.194ns (50.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.591    -0.573    m_i2s2/axis_clk
    SLICE_X7Y117         FDRE                                         r  m_i2s2/tx_data_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  m_i2s2/tx_data_r_reg[15]/Q
                         net (fo=1, routed)           0.194    -0.238    m_i2s2/tx_data_r_reg_n_0_[15]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.049    -0.189 r  m_i2s2/tx_data_r_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    m_i2s2/tx_data_r_shift[15]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.859    -0.814    m_i2s2/axis_clk
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.131    -0.429    m_i2s2/tx_data_r_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.602%)  route 0.190ns (57.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.567    -0.597    m_i2s2/axis_clk
    SLICE_X9Y111         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m_i2s2/rx_data_r_shift_reg[7]/Q
                         net (fo=2, routed)           0.190    -0.266    m_i2s2/rx_data_r_shift[7]
    SLICE_X9Y110         FDRE                                         r  m_i2s2/rx_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.838    -0.835    m_i2s2/axis_clk
    SLICE_X9Y110         FDRE                                         r  m_i2s2/rx_data_r_reg[7]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X9Y110         FDRE (Hold_fdre_C_D)         0.072    -0.509    m_i2s2/rx_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y117     m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y117     m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y117     m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y117     m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y117     m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X3Y117     m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X3Y117     m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X3Y117     m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y119     m_i2s2/tx_axis_s_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y119     m_i2s2/tx_data_l_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/tx_data_l_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/tx_data_l_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/tx_data_l_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/tx_data_l_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y119     m_i2s2/tx_data_l_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X3Y120     m_i2s2/tx_data_l_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/tx_data_l_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/tx_data_l_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y117     m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y117     m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y117     m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y117     m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y117     m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X3Y117     m_i2s2/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X3Y117     m_i2s2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X3Y117     m_i2s2/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y117     m_i2s2/count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y106     m_i2s2/din_sync_shift_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.414ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.169ns  (logic 7.357ns (65.870%)  route 3.812ns (34.130%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.710    -0.831    m_vc/axis_clk
    DSP48_X0Y47          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.375 r  m_vc/__5/PCOUT[47]
                         net (fo=1, routed)           0.002     3.377    m_vc/__5_n_106
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.895 r  m_vc/__6/P[1]
                         net (fo=3, routed)           1.336     6.231    m_vc/__6_n_104
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.150     6.381 r  m_vc/i___1_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.027    m_vc/i___1_carry__4_i_4_n_0
    SLICE_X11Y120        LUT4 (Prop_lut4_I3_O)        0.332     7.359 r  m_vc/i___1_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.359    m_vc/i___1_carry__4_i_8_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.891 r  m_vc/_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.891    m_vc/_inferred__0/i___1_carry__4_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.204 r  m_vc/_inferred__0/i___1_carry__5/O[3]
                         net (fo=2, routed)           1.238     9.442    m_i2s2/__4_1[3]
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.306     9.748 r  m_i2s2/__4_i_6/O
                         net (fo=1, routed)           0.591    10.338    m_vc/__4_0[9]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.576    43.408    
                         clock uncertainty           -0.205    43.203    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.753    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                 32.414    

Slack (MET) :             32.465ns  (required time - arrival time)
  Source:                 m_vc/__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.118ns  (logic 7.176ns (64.545%)  route 3.942ns (35.455%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.907 r  m_vc/__1/P[1]
                         net (fo=3, routed)           1.497     6.404    m_vc/__1_n_104
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.157     6.561 r  m_vc/__1_carry__4_i_4/O
                         net (fo=2, routed)           0.638     7.199    m_vc/__1_carry__4_i_4_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.980 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.980    m_vc/__1_carry__4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.199 r  m_vc/__1_carry__5/O[0]
                         net (fo=2, routed)           1.126     9.325    m_i2s2/m_vc/_1[0]
    SLICE_X8Y111         LUT6 (Prop_lut6_I0_O)        0.295     9.620 r  m_i2s2/_i_9/O
                         net (fo=1, routed)           0.680    10.299    m_i2s2_n_95
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.205    43.215    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.765    m_vc/
  -------------------------------------------------------------------
                         required time                         42.765    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 32.465    

Slack (MET) :             32.511ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.081ns  (logic 3.925ns (35.422%)  route 7.156ns (64.578%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.536     8.504    m_vc/_i_34_n_1
    SLICE_X15Y109        LUT5 (Prop_lut5_I1_O)        0.310     8.814 r  m_vc/_i_30/O
                         net (fo=6, routed)           1.428    10.242    m_vc/B[2]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.560    43.408    
                         clock uncertainty           -0.205    43.203    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    42.753    m_vc/__0
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                 32.511    

Slack (MET) :             32.623ns  (required time - arrival time)
  Source:                 m_vc/__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.960ns  (logic 7.284ns (66.460%)  route 3.676ns (33.540%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.907 r  m_vc/__1/P[1]
                         net (fo=3, routed)           1.497     6.404    m_vc/__1_n_104
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.157     6.561 r  m_vc/__1_carry__4_i_4/O
                         net (fo=2, routed)           0.638     7.199    m_vc/__1_carry__4_i_4_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.980 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.980    m_vc/__1_carry__4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.295 r  m_vc/__1_carry__5/O[3]
                         net (fo=2, routed)           0.962     9.257    m_i2s2/m_vc/_1[3]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.307     9.564 r  m_i2s2/_i_6/O
                         net (fo=1, routed)           0.577    10.141    m_i2s2_n_92
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.205    43.215    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.765    m_vc/
  -------------------------------------------------------------------
                         required time                         42.765    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 32.623    

Slack (MET) :             32.677ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.908ns  (logic 7.357ns (67.449%)  route 3.551ns (32.551%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__2_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     4.906 r  m_vc/__3/P[23]
                         net (fo=2, routed)           1.352     6.258    m_vc/__3_n_82
    SLICE_X10Y110        LUT3 (Prop_lut3_I0_O)        0.150     6.408 r  m_vc/__1_carry__5_i_3/O
                         net (fo=2, routed)           0.857     7.265    m_vc/__1_carry__5_i_3_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.328     7.593 r  m_vc/__1_carry__5_i_7/O
                         net (fo=1, routed)           0.000     7.593    m_vc/__1_carry__5_i_7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.126 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.126    m_vc/__1_carry__5_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.441 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.962     9.403    m_i2s2/m_vc/_2[3]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.307     9.710 r  m_i2s2/_i_2/O
                         net (fo=1, routed)           0.377    10.088    m_i2s2_n_88
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.205    43.215    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.765    m_vc/
  -------------------------------------------------------------------
                         required time                         42.765    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                 32.677    

Slack (MET) :             32.786ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 3.925ns (36.324%)  route 6.881ns (63.676%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.369     8.337    m_vc/_i_34_n_1
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.310     8.647 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.320     9.966    m_vc/B[6]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.560    43.408    
                         clock uncertainty           -0.205    43.203    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.753    m_vc/__0
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 32.786    

Slack (MET) :             32.788ns  (required time - arrival time)
  Source:                 m_vc/__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[7]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.796ns  (logic 7.291ns (67.536%)  route 3.505ns (32.464%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.907 r  m_vc/__1/P[1]
                         net (fo=3, routed)           1.497     6.404    m_vc/__1_n_104
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.157     6.561 r  m_vc/__1_carry__4_i_4/O
                         net (fo=2, routed)           0.638     7.199    m_vc/__1_carry__4_i_4_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.980 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.980    m_vc/__1_carry__4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.303 r  m_vc/__1_carry__5/O[1]
                         net (fo=2, routed)           0.633     8.936    m_i2s2/m_vc/_1[1]
    SLICE_X8Y111         LUT6 (Prop_lut6_I0_O)        0.306     9.242 r  m_i2s2/_i_8/O
                         net (fo=1, routed)           0.735     9.977    m_i2s2_n_94
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[7]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.205    43.215    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    42.765    m_vc/
  -------------------------------------------------------------------
                         required time                         42.765    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                 32.788    

Slack (MET) :             32.804ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 3.925ns (36.142%)  route 6.935ns (63.858%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.369     8.337    m_vc/_i_34_n_1
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.310     8.647 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.374    10.021    m_vc/B[6]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.205    43.187    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    42.825    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.825    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 32.804    

Slack (MET) :             32.864ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 3.925ns (36.344%)  route 6.875ns (63.656%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.536     8.504    m_vc/_i_34_n_1
    SLICE_X15Y109        LUT5 (Prop_lut5_I1_O)        0.310     8.814 r  m_vc/_i_30/O
                         net (fo=6, routed)           1.147     9.960    m_vc/B[2]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.205    43.187    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    42.825    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.825    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                 32.864    

Slack (MET) :             32.872ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 7.374ns (68.845%)  route 3.337ns (31.155%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.710    -0.831    m_vc/axis_clk
    DSP48_X0Y47          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.375 r  m_vc/__5/PCOUT[47]
                         net (fo=1, routed)           0.002     3.377    m_vc/__5_n_106
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.895 r  m_vc/__6/P[1]
                         net (fo=3, routed)           1.336     6.231    m_vc/__6_n_104
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.150     6.381 r  m_vc/i___1_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.027    m_vc/i___1_carry__4_i_4_n_0
    SLICE_X11Y120        LUT4 (Prop_lut4_I3_O)        0.332     7.359 r  m_vc/i___1_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.359    m_vc/i___1_carry__4_i_8_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.891 r  m_vc/_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.891    m_vc/_inferred__0/i___1_carry__4_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.005    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.228 r  m_vc/_inferred__0/i___1_carry__6/O[0]
                         net (fo=2, routed)           0.961     9.189    m_i2s2/__4_2[0]
    SLICE_X11Y123        LUT6 (Prop_lut6_I0_O)        0.299     9.488 r  m_i2s2/__4_i_5/O
                         net (fo=1, routed)           0.392     9.880    m_vc/__4_0[10]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.576    43.408    
                         clock uncertainty           -0.205    43.203    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    42.753    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.753    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 32.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.830%)  route 0.135ns (45.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.565    -0.599    m_i2s2/axis_clk
    SLICE_X10Y114        FDRE                                         r  m_i2s2/rx_data_r_shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  m_i2s2/rx_data_r_shift_reg[23]/Q
                         net (fo=1, routed)           0.135    -0.300    m_i2s2/rx_data_r_shift[23]
    SLICE_X11Y114        FDRE                                         r  m_i2s2/rx_data_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.835    -0.838    m_i2s2/axis_clk
    SLICE_X11Y114        FDRE                                         r  m_i2s2/rx_data_r_reg[23]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X11Y114        FDRE (Hold_fdre_C_D)         0.059    -0.527    m_i2s2/rx_data_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.311%)  route 0.126ns (37.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.591    -0.573    m_i2s2/axis_clk
    SLICE_X6Y117         FDRE                                         r  m_i2s2/tx_data_l_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  m_i2s2/tx_data_l_reg[13]/Q
                         net (fo=1, routed)           0.126    -0.283    m_i2s2/tx_data_l_reg_n_0_[13]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.045    -0.238 r  m_i2s2/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    m_i2s2/p_1_in[13]
    SLICE_X5Y118         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.859    -0.814    m_i2s2/axis_clk
    SLICE_X5Y118         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.092    -0.468    m_i2s2/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.229%)  route 0.184ns (49.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.590    -0.574    m_i2s2/axis_clk
    SLICE_X1Y119         FDRE                                         r  m_i2s2/tx_data_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  m_i2s2/tx_data_r_reg[18]/Q
                         net (fo=1, routed)           0.184    -0.249    m_i2s2/tx_data_r_reg_n_0_[18]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  m_i2s2/tx_data_r_shift[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[18]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.860    -0.812    m_i2s2/axis_clk
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.120    -0.440    m_i2s2/tx_data_r_shift_reg[18]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.588    -0.576    m_i2s2/axis_clk
    SLICE_X5Y120         FDRE                                         r  m_i2s2/tx_data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  m_i2s2/tx_data_r_reg[20]/Q
                         net (fo=1, routed)           0.186    -0.249    m_i2s2/tx_data_r_reg_n_0_[20]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  m_i2s2/tx_data_r_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[20]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.856    -0.816    m_i2s2/axis_clk
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
                         clock pessimism              0.254    -0.562    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.120    -0.442    m_i2s2/tx_data_r_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.590    -0.574    m_i2s2/axis_clk
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.163    -0.247    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X6Y118         LUT3 (Prop_lut3_I2_O)        0.043    -0.204 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.859    -0.814    m_i2s2/axis_clk
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.240    -0.574    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.131    -0.443    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.590    -0.574    m_i2s2/axis_clk
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  m_i2s2/tx_data_r_shift_reg[18]/Q
                         net (fo=1, routed)           0.163    -0.247    m_i2s2/tx_data_r_shift_reg_n_0_[18]
    SLICE_X2Y119         LUT3 (Prop_lut3_I2_O)        0.043    -0.204 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.860    -0.812    m_i2s2/axis_clk
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.131    -0.443    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.588    -0.576    m_i2s2/axis_clk
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  m_i2s2/tx_data_r_shift_reg[20]/Q
                         net (fo=1, routed)           0.163    -0.249    m_i2s2/tx_data_r_shift_reg_n_0_[20]
    SLICE_X6Y120         LUT3 (Prop_lut3_I2_O)        0.043    -0.206 r  m_i2s2/tx_data_r_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    m_i2s2/tx_data_r_shift[21]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.856    -0.816    m_i2s2/axis_clk
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/C
                         clock pessimism              0.240    -0.576    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.131    -0.445    m_i2s2/tx_data_r_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 m_vc/sw_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/sw_sync_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.081%)  route 0.170ns (50.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.594    -0.570    m_vc/axis_clk
    SLICE_X2Y115         FDRE                                         r  m_vc/sw_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  m_vc/sw_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.170    -0.236    m_vc/sw_sync_r_reg[0][0]
    SLICE_X6Y114         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.862    -0.810    m_vc/axis_clk
    SLICE_X6Y114         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.059    -0.476    m_vc/sw_sync_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.457%)  route 0.194ns (50.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.591    -0.573    m_i2s2/axis_clk
    SLICE_X7Y117         FDRE                                         r  m_i2s2/tx_data_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  m_i2s2/tx_data_r_reg[15]/Q
                         net (fo=1, routed)           0.194    -0.238    m_i2s2/tx_data_r_reg_n_0_[15]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.049    -0.189 r  m_i2s2/tx_data_r_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    m_i2s2/tx_data_r_shift[15]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.859    -0.814    m_i2s2/axis_clk
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.131    -0.429    m_i2s2/tx_data_r_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.602%)  route 0.190ns (57.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.567    -0.597    m_i2s2/axis_clk
    SLICE_X9Y111         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m_i2s2/rx_data_r_shift_reg[7]/Q
                         net (fo=2, routed)           0.190    -0.266    m_i2s2/rx_data_r_shift[7]
    SLICE_X9Y110         FDRE                                         r  m_i2s2/rx_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.838    -0.835    m_i2s2/axis_clk
    SLICE_X9Y110         FDRE                                         r  m_i2s2/rx_data_r_reg[7]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X9Y110         FDRE (Hold_fdre_C_D)         0.072    -0.509    m_i2s2/rx_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y117     m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y117     m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y117     m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y117     m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y117     m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X3Y117     m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X3Y117     m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X3Y117     m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y119     m_i2s2/tx_axis_s_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y119     m_i2s2/tx_data_l_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/tx_data_l_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/tx_data_l_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/tx_data_l_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/tx_data_l_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y119     m_i2s2/tx_data_l_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X3Y120     m_i2s2/tx_data_l_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/tx_data_l_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y119     m_i2s2/tx_data_l_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y117     m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y117     m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y117     m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y117     m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y117     m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X3Y117     m_i2s2/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X3Y117     m_i2s2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X3Y117     m_i2s2/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y117     m_i2s2/count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y106     m_i2s2/din_sync_shift_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.406ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.169ns  (logic 7.357ns (65.870%)  route 3.812ns (34.130%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.710    -0.831    m_vc/axis_clk
    DSP48_X0Y47          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.375 r  m_vc/__5/PCOUT[47]
                         net (fo=1, routed)           0.002     3.377    m_vc/__5_n_106
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.895 r  m_vc/__6/P[1]
                         net (fo=3, routed)           1.336     6.231    m_vc/__6_n_104
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.150     6.381 r  m_vc/i___1_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.027    m_vc/i___1_carry__4_i_4_n_0
    SLICE_X11Y120        LUT4 (Prop_lut4_I3_O)        0.332     7.359 r  m_vc/i___1_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.359    m_vc/i___1_carry__4_i_8_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.891 r  m_vc/_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.891    m_vc/_inferred__0/i___1_carry__4_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.204 r  m_vc/_inferred__0/i___1_carry__5/O[3]
                         net (fo=2, routed)           1.238     9.442    m_i2s2/__4_1[3]
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.306     9.748 r  m_i2s2/__4_i_6/O
                         net (fo=1, routed)           0.591    10.338    m_vc/__4_0[9]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.576    43.408    
                         clock uncertainty           -0.213    43.194    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.744    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.744    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                 32.406    

Slack (MET) :             32.457ns  (required time - arrival time)
  Source:                 m_vc/__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.118ns  (logic 7.176ns (64.545%)  route 3.942ns (35.455%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.907 r  m_vc/__1/P[1]
                         net (fo=3, routed)           1.497     6.404    m_vc/__1_n_104
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.157     6.561 r  m_vc/__1_carry__4_i_4/O
                         net (fo=2, routed)           0.638     7.199    m_vc/__1_carry__4_i_4_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.980 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.980    m_vc/__1_carry__4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.199 r  m_vc/__1_carry__5/O[0]
                         net (fo=2, routed)           1.126     9.325    m_i2s2/m_vc/_1[0]
    SLICE_X8Y111         LUT6 (Prop_lut6_I0_O)        0.295     9.620 r  m_i2s2/_i_9/O
                         net (fo=1, routed)           0.680    10.299    m_i2s2_n_95
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.213    43.206    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.756    m_vc/
  -------------------------------------------------------------------
                         required time                         42.756    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 32.457    

Slack (MET) :             32.503ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.081ns  (logic 3.925ns (35.422%)  route 7.156ns (64.578%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.536     8.504    m_vc/_i_34_n_1
    SLICE_X15Y109        LUT5 (Prop_lut5_I1_O)        0.310     8.814 r  m_vc/_i_30/O
                         net (fo=6, routed)           1.428    10.242    m_vc/B[2]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.560    43.408    
                         clock uncertainty           -0.213    43.194    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    42.744    m_vc/__0
  -------------------------------------------------------------------
                         required time                         42.744    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                 32.503    

Slack (MET) :             32.615ns  (required time - arrival time)
  Source:                 m_vc/__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.960ns  (logic 7.284ns (66.460%)  route 3.676ns (33.540%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.907 r  m_vc/__1/P[1]
                         net (fo=3, routed)           1.497     6.404    m_vc/__1_n_104
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.157     6.561 r  m_vc/__1_carry__4_i_4/O
                         net (fo=2, routed)           0.638     7.199    m_vc/__1_carry__4_i_4_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.980 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.980    m_vc/__1_carry__4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.295 r  m_vc/__1_carry__5/O[3]
                         net (fo=2, routed)           0.962     9.257    m_i2s2/m_vc/_1[3]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.307     9.564 r  m_i2s2/_i_6/O
                         net (fo=1, routed)           0.577    10.141    m_i2s2_n_92
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.213    43.206    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.756    m_vc/
  -------------------------------------------------------------------
                         required time                         42.756    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 32.615    

Slack (MET) :             32.668ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.908ns  (logic 7.357ns (67.449%)  route 3.551ns (32.551%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__2_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     4.906 r  m_vc/__3/P[23]
                         net (fo=2, routed)           1.352     6.258    m_vc/__3_n_82
    SLICE_X10Y110        LUT3 (Prop_lut3_I0_O)        0.150     6.408 r  m_vc/__1_carry__5_i_3/O
                         net (fo=2, routed)           0.857     7.265    m_vc/__1_carry__5_i_3_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.328     7.593 r  m_vc/__1_carry__5_i_7/O
                         net (fo=1, routed)           0.000     7.593    m_vc/__1_carry__5_i_7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.126 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.126    m_vc/__1_carry__5_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.441 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.962     9.403    m_i2s2/m_vc/_2[3]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.307     9.710 r  m_i2s2/_i_2/O
                         net (fo=1, routed)           0.377    10.088    m_i2s2_n_88
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.213    43.206    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.756    m_vc/
  -------------------------------------------------------------------
                         required time                         42.756    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                 32.668    

Slack (MET) :             32.778ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 3.925ns (36.324%)  route 6.881ns (63.676%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.369     8.337    m_vc/_i_34_n_1
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.310     8.647 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.320     9.966    m_vc/B[6]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.560    43.408    
                         clock uncertainty           -0.213    43.194    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.744    m_vc/__0
  -------------------------------------------------------------------
                         required time                         42.744    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 32.778    

Slack (MET) :             32.779ns  (required time - arrival time)
  Source:                 m_vc/__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[7]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.796ns  (logic 7.291ns (67.536%)  route 3.505ns (32.464%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.907 r  m_vc/__1/P[1]
                         net (fo=3, routed)           1.497     6.404    m_vc/__1_n_104
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.157     6.561 r  m_vc/__1_carry__4_i_4/O
                         net (fo=2, routed)           0.638     7.199    m_vc/__1_carry__4_i_4_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.980 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.980    m_vc/__1_carry__4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.303 r  m_vc/__1_carry__5/O[1]
                         net (fo=2, routed)           0.633     8.936    m_i2s2/m_vc/_1[1]
    SLICE_X8Y111         LUT6 (Prop_lut6_I0_O)        0.306     9.242 r  m_i2s2/_i_8/O
                         net (fo=1, routed)           0.735     9.977    m_i2s2_n_94
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[7]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.213    43.206    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    42.756    m_vc/
  -------------------------------------------------------------------
                         required time                         42.756    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                 32.779    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 3.925ns (36.142%)  route 6.935ns (63.858%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.369     8.337    m_vc/_i_34_n_1
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.310     8.647 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.374    10.021    m_vc/B[6]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    42.816    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.816    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.856ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 3.925ns (36.344%)  route 6.875ns (63.656%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.536     8.504    m_vc/_i_34_n_1
    SLICE_X15Y109        LUT5 (Prop_lut5_I1_O)        0.310     8.814 r  m_vc/_i_30/O
                         net (fo=6, routed)           1.147     9.960    m_vc/B[2]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    42.816    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.816    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                 32.856    

Slack (MET) :             32.864ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 7.374ns (68.845%)  route 3.337ns (31.155%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.710    -0.831    m_vc/axis_clk
    DSP48_X0Y47          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.375 r  m_vc/__5/PCOUT[47]
                         net (fo=1, routed)           0.002     3.377    m_vc/__5_n_106
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.895 r  m_vc/__6/P[1]
                         net (fo=3, routed)           1.336     6.231    m_vc/__6_n_104
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.150     6.381 r  m_vc/i___1_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.027    m_vc/i___1_carry__4_i_4_n_0
    SLICE_X11Y120        LUT4 (Prop_lut4_I3_O)        0.332     7.359 r  m_vc/i___1_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.359    m_vc/i___1_carry__4_i_8_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.891 r  m_vc/_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.891    m_vc/_inferred__0/i___1_carry__4_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.005    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.228 r  m_vc/_inferred__0/i___1_carry__6/O[0]
                         net (fo=2, routed)           0.961     9.189    m_i2s2/__4_2[0]
    SLICE_X11Y123        LUT6 (Prop_lut6_I0_O)        0.299     9.488 r  m_i2s2/__4_i_5/O
                         net (fo=1, routed)           0.392     9.880    m_vc/__4_0[10]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.576    43.408    
                         clock uncertainty           -0.213    43.194    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    42.744    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.744    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 32.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.830%)  route 0.135ns (45.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.565    -0.599    m_i2s2/axis_clk
    SLICE_X10Y114        FDRE                                         r  m_i2s2/rx_data_r_shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  m_i2s2/rx_data_r_shift_reg[23]/Q
                         net (fo=1, routed)           0.135    -0.300    m_i2s2/rx_data_r_shift[23]
    SLICE_X11Y114        FDRE                                         r  m_i2s2/rx_data_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.835    -0.838    m_i2s2/axis_clk
    SLICE_X11Y114        FDRE                                         r  m_i2s2/rx_data_r_reg[23]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.213    -0.373    
    SLICE_X11Y114        FDRE (Hold_fdre_C_D)         0.059    -0.314    m_i2s2/rx_data_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.311%)  route 0.126ns (37.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.591    -0.573    m_i2s2/axis_clk
    SLICE_X6Y117         FDRE                                         r  m_i2s2/tx_data_l_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  m_i2s2/tx_data_l_reg[13]/Q
                         net (fo=1, routed)           0.126    -0.283    m_i2s2/tx_data_l_reg_n_0_[13]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.045    -0.238 r  m_i2s2/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    m_i2s2/p_1_in[13]
    SLICE_X5Y118         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.859    -0.814    m_i2s2/axis_clk
    SLICE_X5Y118         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.213    -0.347    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.092    -0.255    m_i2s2/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.229%)  route 0.184ns (49.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.590    -0.574    m_i2s2/axis_clk
    SLICE_X1Y119         FDRE                                         r  m_i2s2/tx_data_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  m_i2s2/tx_data_r_reg[18]/Q
                         net (fo=1, routed)           0.184    -0.249    m_i2s2/tx_data_r_reg_n_0_[18]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  m_i2s2/tx_data_r_shift[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[18]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.860    -0.812    m_i2s2/axis_clk
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.213    -0.347    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.120    -0.227    m_i2s2/tx_data_r_shift_reg[18]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.588    -0.576    m_i2s2/axis_clk
    SLICE_X5Y120         FDRE                                         r  m_i2s2/tx_data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  m_i2s2/tx_data_r_reg[20]/Q
                         net (fo=1, routed)           0.186    -0.249    m_i2s2/tx_data_r_reg_n_0_[20]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  m_i2s2/tx_data_r_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[20]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.856    -0.816    m_i2s2/axis_clk
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
                         clock pessimism              0.254    -0.562    
                         clock uncertainty            0.213    -0.349    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.120    -0.229    m_i2s2/tx_data_r_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.590    -0.574    m_i2s2/axis_clk
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.163    -0.247    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X6Y118         LUT3 (Prop_lut3_I2_O)        0.043    -0.204 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.859    -0.814    m_i2s2/axis_clk
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.240    -0.574    
                         clock uncertainty            0.213    -0.361    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.131    -0.230    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.590    -0.574    m_i2s2/axis_clk
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  m_i2s2/tx_data_r_shift_reg[18]/Q
                         net (fo=1, routed)           0.163    -0.247    m_i2s2/tx_data_r_shift_reg_n_0_[18]
    SLICE_X2Y119         LUT3 (Prop_lut3_I2_O)        0.043    -0.204 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.860    -0.812    m_i2s2/axis_clk
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.213    -0.361    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.131    -0.230    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.588    -0.576    m_i2s2/axis_clk
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  m_i2s2/tx_data_r_shift_reg[20]/Q
                         net (fo=1, routed)           0.163    -0.249    m_i2s2/tx_data_r_shift_reg_n_0_[20]
    SLICE_X6Y120         LUT3 (Prop_lut3_I2_O)        0.043    -0.206 r  m_i2s2/tx_data_r_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    m_i2s2/tx_data_r_shift[21]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.856    -0.816    m_i2s2/axis_clk
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/C
                         clock pessimism              0.240    -0.576    
                         clock uncertainty            0.213    -0.363    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.131    -0.232    m_i2s2/tx_data_r_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 m_vc/sw_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/sw_sync_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.081%)  route 0.170ns (50.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.594    -0.570    m_vc/axis_clk
    SLICE_X2Y115         FDRE                                         r  m_vc/sw_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  m_vc/sw_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.170    -0.236    m_vc/sw_sync_r_reg[0][0]
    SLICE_X6Y114         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.862    -0.810    m_vc/axis_clk
    SLICE_X6Y114         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/C
                         clock pessimism              0.275    -0.535    
                         clock uncertainty            0.213    -0.322    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.059    -0.263    m_vc/sw_sync_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.457%)  route 0.194ns (50.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.591    -0.573    m_i2s2/axis_clk
    SLICE_X7Y117         FDRE                                         r  m_i2s2/tx_data_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  m_i2s2/tx_data_r_reg[15]/Q
                         net (fo=1, routed)           0.194    -0.238    m_i2s2/tx_data_r_reg_n_0_[15]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.049    -0.189 r  m_i2s2/tx_data_r_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    m_i2s2/tx_data_r_shift[15]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.859    -0.814    m_i2s2/axis_clk
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/C
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.213    -0.347    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.131    -0.216    m_i2s2/tx_data_r_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.602%)  route 0.190ns (57.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.567    -0.597    m_i2s2/axis_clk
    SLICE_X9Y111         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m_i2s2/rx_data_r_shift_reg[7]/Q
                         net (fo=2, routed)           0.190    -0.266    m_i2s2/rx_data_r_shift[7]
    SLICE_X9Y110         FDRE                                         r  m_i2s2/rx_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.838    -0.835    m_i2s2/axis_clk
    SLICE_X9Y110         FDRE                                         r  m_i2s2/rx_data_r_reg[7]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.213    -0.368    
    SLICE_X9Y110         FDRE (Hold_fdre_C_D)         0.072    -0.296    m_i2s2/rx_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.406ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.169ns  (logic 7.357ns (65.870%)  route 3.812ns (34.130%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.710    -0.831    m_vc/axis_clk
    DSP48_X0Y47          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.375 r  m_vc/__5/PCOUT[47]
                         net (fo=1, routed)           0.002     3.377    m_vc/__5_n_106
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.895 r  m_vc/__6/P[1]
                         net (fo=3, routed)           1.336     6.231    m_vc/__6_n_104
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.150     6.381 r  m_vc/i___1_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.027    m_vc/i___1_carry__4_i_4_n_0
    SLICE_X11Y120        LUT4 (Prop_lut4_I3_O)        0.332     7.359 r  m_vc/i___1_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.359    m_vc/i___1_carry__4_i_8_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.891 r  m_vc/_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.891    m_vc/_inferred__0/i___1_carry__4_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.204 r  m_vc/_inferred__0/i___1_carry__5/O[3]
                         net (fo=2, routed)           1.238     9.442    m_i2s2/__4_1[3]
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.306     9.748 r  m_i2s2/__4_i_6/O
                         net (fo=1, routed)           0.591    10.338    m_vc/__4_0[9]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.576    43.408    
                         clock uncertainty           -0.213    43.194    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.744    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.744    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                 32.406    

Slack (MET) :             32.457ns  (required time - arrival time)
  Source:                 m_vc/__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.118ns  (logic 7.176ns (64.545%)  route 3.942ns (35.455%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.907 r  m_vc/__1/P[1]
                         net (fo=3, routed)           1.497     6.404    m_vc/__1_n_104
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.157     6.561 r  m_vc/__1_carry__4_i_4/O
                         net (fo=2, routed)           0.638     7.199    m_vc/__1_carry__4_i_4_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.980 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.980    m_vc/__1_carry__4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.199 r  m_vc/__1_carry__5/O[0]
                         net (fo=2, routed)           1.126     9.325    m_i2s2/m_vc/_1[0]
    SLICE_X8Y111         LUT6 (Prop_lut6_I0_O)        0.295     9.620 r  m_i2s2/_i_9/O
                         net (fo=1, routed)           0.680    10.299    m_i2s2_n_95
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.213    43.206    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.756    m_vc/
  -------------------------------------------------------------------
                         required time                         42.756    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 32.457    

Slack (MET) :             32.503ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.081ns  (logic 3.925ns (35.422%)  route 7.156ns (64.578%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.536     8.504    m_vc/_i_34_n_1
    SLICE_X15Y109        LUT5 (Prop_lut5_I1_O)        0.310     8.814 r  m_vc/_i_30/O
                         net (fo=6, routed)           1.428    10.242    m_vc/B[2]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.560    43.408    
                         clock uncertainty           -0.213    43.194    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    42.744    m_vc/__0
  -------------------------------------------------------------------
                         required time                         42.744    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                 32.503    

Slack (MET) :             32.615ns  (required time - arrival time)
  Source:                 m_vc/__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.960ns  (logic 7.284ns (66.460%)  route 3.676ns (33.540%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.907 r  m_vc/__1/P[1]
                         net (fo=3, routed)           1.497     6.404    m_vc/__1_n_104
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.157     6.561 r  m_vc/__1_carry__4_i_4/O
                         net (fo=2, routed)           0.638     7.199    m_vc/__1_carry__4_i_4_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.980 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.980    m_vc/__1_carry__4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.295 r  m_vc/__1_carry__5/O[3]
                         net (fo=2, routed)           0.962     9.257    m_i2s2/m_vc/_1[3]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.307     9.564 r  m_i2s2/_i_6/O
                         net (fo=1, routed)           0.577    10.141    m_i2s2_n_92
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.213    43.206    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.756    m_vc/
  -------------------------------------------------------------------
                         required time                         42.756    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 32.615    

Slack (MET) :             32.668ns  (required time - arrival time)
  Source:                 m_vc/__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.908ns  (logic 7.357ns (67.449%)  route 3.551ns (32.551%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.721    -0.820    m_vc/axis_clk
    DSP48_X0Y42          DSP48E1                                      r  m_vc/__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  m_vc/__2/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    m_vc/__2_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     4.906 r  m_vc/__3/P[23]
                         net (fo=2, routed)           1.352     6.258    m_vc/__3_n_82
    SLICE_X10Y110        LUT3 (Prop_lut3_I0_O)        0.150     6.408 r  m_vc/__1_carry__5_i_3/O
                         net (fo=2, routed)           0.857     7.265    m_vc/__1_carry__5_i_3_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.328     7.593 r  m_vc/__1_carry__5_i_7/O
                         net (fo=1, routed)           0.000     7.593    m_vc/__1_carry__5_i_7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.126 r  m_vc/__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.126    m_vc/__1_carry__5_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.441 r  m_vc/__1_carry__6/O[3]
                         net (fo=2, routed)           0.962     9.403    m_i2s2/m_vc/_2[3]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.307     9.710 r  m_i2s2/_i_2/O
                         net (fo=1, routed)           0.377    10.088    m_i2s2_n_88
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.213    43.206    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.756    m_vc/
  -------------------------------------------------------------------
                         required time                         42.756    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                 32.668    

Slack (MET) :             32.778ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 3.925ns (36.324%)  route 6.881ns (63.676%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 42.848 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.369     8.337    m_vc/_i_34_n_1
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.310     8.647 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.320     9.966    m_vc/B[6]
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.601    42.848    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.560    43.408    
                         clock uncertainty           -0.213    43.194    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.744    m_vc/__0
  -------------------------------------------------------------------
                         required time                         42.744    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 32.778    

Slack (MET) :             32.779ns  (required time - arrival time)
  Source:                 m_vc/__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc//B[7]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.796ns  (logic 7.291ns (67.536%)  route 3.505ns (32.464%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.819    m_vc/axis_clk
    DSP48_X0Y40          DSP48E1                                      r  m_vc/__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.387 r  m_vc/__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.389    m_vc/__0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.907 r  m_vc/__1/P[1]
                         net (fo=3, routed)           1.497     6.404    m_vc/__1_n_104
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.157     6.561 r  m_vc/__1_carry__4_i_4/O
                         net (fo=2, routed)           0.638     7.199    m_vc/__1_carry__4_i_4_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.980 r  m_vc/__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.980    m_vc/__1_carry__4_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.303 r  m_vc/__1_carry__5/O[1]
                         net (fo=2, routed)           0.633     8.936    m_i2s2/m_vc/_1[1]
    SLICE_X8Y111         LUT6 (Prop_lut6_I0_O)        0.306     9.242 r  m_i2s2/_i_8/O
                         net (fo=1, routed)           0.735     9.977    m_i2s2_n_94
    DSP48_X0Y44          DSP48E1                                      r  m_vc//B[7]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.597    42.844    rx_mclk_OBUF
    DSP48_X0Y44          DSP48E1                                      r  m_vc//CLK
                         clock pessimism              0.576    43.420    
                         clock uncertainty           -0.213    43.206    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    42.756    m_vc/
  -------------------------------------------------------------------
                         required time                         42.756    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                 32.779    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 3.925ns (36.142%)  route 6.935ns (63.858%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.369     8.337    m_vc/_i_34_n_1
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.310     8.647 r  m_vc/_i_26/O
                         net (fo=6, routed)           1.374    10.021    m_vc/B[6]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    42.816    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.816    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.856ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 3.925ns (36.344%)  route 6.875ns (63.656%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.701    -0.839    m_vc/axis_clk
    SLICE_X7Y115         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          1.795     1.412    m_vc/sw_sync[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.934 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.934    m_vc/_i_42_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.156 r  m_vc/_i_40/O[0]
                         net (fo=5, routed)           1.192     3.348    m_vc/_i_40_n_7
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.299     3.647 r  m_vc/_i_106/O
                         net (fo=1, routed)           0.000     3.647    m_vc/_i_106_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.197 r  m_vc/_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.197    m_vc/_i_93_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.311 r  m_vc/_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.311    m_vc/_i_83_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.425 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.425    m_vc/_i_73_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.539    m_vc/_i_63_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.852 r  m_vc/_i_52/O[3]
                         net (fo=3, routed)           1.205     6.057    m_vc/_i_52_n_4
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.306     6.363 r  m_vc/_i_59/O
                         net (fo=1, routed)           0.000     6.363    m_vc/_i_59_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.739 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.739    m_vc/_i_45_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.968 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.536     8.504    m_vc/_i_34_n_1
    SLICE_X15Y109        LUT5 (Prop_lut5_I1_O)        0.310     8.814 r  m_vc/_i_30/O
                         net (fo=6, routed)           1.147     9.960    m_vc/B[2]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.560    43.392    
                         clock uncertainty           -0.213    43.178    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    42.816    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.816    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                 32.856    

Slack (MET) :             32.864ns  (required time - arrival time)
  Source:                 m_vc/__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__4/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 7.374ns (68.845%)  route 3.337ns (31.155%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 42.832 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.710    -0.831    m_vc/axis_clk
    DSP48_X0Y47          DSP48E1                                      r  m_vc/__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.375 r  m_vc/__5/PCOUT[47]
                         net (fo=1, routed)           0.002     3.377    m_vc/__5_n_106
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.895 r  m_vc/__6/P[1]
                         net (fo=3, routed)           1.336     6.231    m_vc/__6_n_104
    SLICE_X11Y119        LUT3 (Prop_lut3_I2_O)        0.150     6.381 r  m_vc/i___1_carry__4_i_4/O
                         net (fo=2, routed)           0.645     7.027    m_vc/i___1_carry__4_i_4_n_0
    SLICE_X11Y120        LUT4 (Prop_lut4_I3_O)        0.332     7.359 r  m_vc/i___1_carry__4_i_8/O
                         net (fo=1, routed)           0.000     7.359    m_vc/i___1_carry__4_i_8_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.891 r  m_vc/_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.891    m_vc/_inferred__0/i___1_carry__4_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  m_vc/_inferred__0/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.005    m_vc/_inferred__0/i___1_carry__5_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.228 r  m_vc/_inferred__0/i___1_carry__6/O[0]
                         net (fo=2, routed)           0.961     9.189    m_i2s2/__4_2[0]
    SLICE_X11Y123        LUT6 (Prop_lut6_I0_O)        0.299     9.488 r  m_i2s2/__4_i_5/O
                         net (fo=1, routed)           0.392     9.880    m_vc/__4_0[10]
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.679 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.840    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.517 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.156    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.247 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.585    42.832    m_vc/axis_clk
    DSP48_X0Y49          DSP48E1                                      r  m_vc/__4/CLK
                         clock pessimism              0.576    43.408    
                         clock uncertainty           -0.213    43.194    
    DSP48_X0Y49          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    42.744    m_vc/__4
  -------------------------------------------------------------------
                         required time                         42.744    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 32.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.830%)  route 0.135ns (45.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.565    -0.599    m_i2s2/axis_clk
    SLICE_X10Y114        FDRE                                         r  m_i2s2/rx_data_r_shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  m_i2s2/rx_data_r_shift_reg[23]/Q
                         net (fo=1, routed)           0.135    -0.300    m_i2s2/rx_data_r_shift[23]
    SLICE_X11Y114        FDRE                                         r  m_i2s2/rx_data_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.835    -0.838    m_i2s2/axis_clk
    SLICE_X11Y114        FDRE                                         r  m_i2s2/rx_data_r_reg[23]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.213    -0.373    
    SLICE_X11Y114        FDRE (Hold_fdre_C_D)         0.059    -0.314    m_i2s2/rx_data_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.311%)  route 0.126ns (37.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.591    -0.573    m_i2s2/axis_clk
    SLICE_X6Y117         FDRE                                         r  m_i2s2/tx_data_l_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  m_i2s2/tx_data_l_reg[13]/Q
                         net (fo=1, routed)           0.126    -0.283    m_i2s2/tx_data_l_reg_n_0_[13]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.045    -0.238 r  m_i2s2/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    m_i2s2/p_1_in[13]
    SLICE_X5Y118         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.859    -0.814    m_i2s2/axis_clk
    SLICE_X5Y118         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.213    -0.347    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.092    -0.255    m_i2s2/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.229%)  route 0.184ns (49.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.590    -0.574    m_i2s2/axis_clk
    SLICE_X1Y119         FDRE                                         r  m_i2s2/tx_data_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  m_i2s2/tx_data_r_reg[18]/Q
                         net (fo=1, routed)           0.184    -0.249    m_i2s2/tx_data_r_reg_n_0_[18]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  m_i2s2/tx_data_r_shift[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[18]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.860    -0.812    m_i2s2/axis_clk
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.213    -0.347    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.120    -0.227    m_i2s2/tx_data_r_shift_reg[18]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.588    -0.576    m_i2s2/axis_clk
    SLICE_X5Y120         FDRE                                         r  m_i2s2/tx_data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  m_i2s2/tx_data_r_reg[20]/Q
                         net (fo=1, routed)           0.186    -0.249    m_i2s2/tx_data_r_reg_n_0_[20]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  m_i2s2/tx_data_r_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[20]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.856    -0.816    m_i2s2/axis_clk
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
                         clock pessimism              0.254    -0.562    
                         clock uncertainty            0.213    -0.349    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.120    -0.229    m_i2s2/tx_data_r_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.590    -0.574    m_i2s2/axis_clk
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.163    -0.247    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X6Y118         LUT3 (Prop_lut3_I2_O)        0.043    -0.204 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.859    -0.814    m_i2s2/axis_clk
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.240    -0.574    
                         clock uncertainty            0.213    -0.361    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.131    -0.230    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.590    -0.574    m_i2s2/axis_clk
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  m_i2s2/tx_data_r_shift_reg[18]/Q
                         net (fo=1, routed)           0.163    -0.247    m_i2s2/tx_data_r_shift_reg_n_0_[18]
    SLICE_X2Y119         LUT3 (Prop_lut3_I2_O)        0.043    -0.204 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.860    -0.812    m_i2s2/axis_clk
    SLICE_X2Y119         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.213    -0.361    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.131    -0.230    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.588    -0.576    m_i2s2/axis_clk
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  m_i2s2/tx_data_r_shift_reg[20]/Q
                         net (fo=1, routed)           0.163    -0.249    m_i2s2/tx_data_r_shift_reg_n_0_[20]
    SLICE_X6Y120         LUT3 (Prop_lut3_I2_O)        0.043    -0.206 r  m_i2s2/tx_data_r_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    m_i2s2/tx_data_r_shift[21]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.856    -0.816    m_i2s2/axis_clk
    SLICE_X6Y120         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/C
                         clock pessimism              0.240    -0.576    
                         clock uncertainty            0.213    -0.363    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.131    -0.232    m_i2s2/tx_data_r_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 m_vc/sw_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/sw_sync_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.081%)  route 0.170ns (50.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.594    -0.570    m_vc/axis_clk
    SLICE_X2Y115         FDRE                                         r  m_vc/sw_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  m_vc/sw_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.170    -0.236    m_vc/sw_sync_r_reg[0][0]
    SLICE_X6Y114         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.862    -0.810    m_vc/axis_clk
    SLICE_X6Y114         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/C
                         clock pessimism              0.275    -0.535    
                         clock uncertainty            0.213    -0.322    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.059    -0.263    m_vc/sw_sync_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.457%)  route 0.194ns (50.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.591    -0.573    m_i2s2/axis_clk
    SLICE_X7Y117         FDRE                                         r  m_i2s2/tx_data_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  m_i2s2/tx_data_r_reg[15]/Q
                         net (fo=1, routed)           0.194    -0.238    m_i2s2/tx_data_r_reg_n_0_[15]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.049    -0.189 r  m_i2s2/tx_data_r_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    m_i2s2/tx_data_r_shift[15]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.859    -0.814    m_i2s2/axis_clk
    SLICE_X6Y118         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[15]/C
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.213    -0.347    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.131    -0.216    m_i2s2/tx_data_r_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.602%)  route 0.190ns (57.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.567    -0.597    m_i2s2/axis_clk
    SLICE_X9Y111         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  m_i2s2/rx_data_r_shift_reg[7]/Q
                         net (fo=2, routed)           0.190    -0.266    m_i2s2/rx_data_r_shift[7]
    SLICE_X9Y110         FDRE                                         r  m_i2s2/rx_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.838    -0.835    m_i2s2/axis_clk
    SLICE_X9Y110         FDRE                                         r  m_i2s2/rx_data_r_reg[7]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.213    -0.368    
    SLICE_X9Y110         FDRE (Hold_fdre_C_D)         0.072    -0.296    m_i2s2/rx_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.030    





