Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 22 12:03:41 2021
| Host         : DESKTOP-AH7DD1E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (115)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (114)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (115)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CPU_RESETN (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: clkdiv_1/clksgnl_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_1/height_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_1/height_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_1/height_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_1/height_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_1/height_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_1/height_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_1/height_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_1/height_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_1/height_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_1/height_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_1/height_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_1/height_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_1/height_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: synchro_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (114)
--------------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.257        0.000                      0                   32        0.236        0.000                      0                   32        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.257        0.000                      0                   32        0.236        0.000                      0                   32        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 clkdiv_1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.828ns (25.451%)  route 2.425ns (74.549%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.229    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv_1/cnt_reg[12]/Q
                         net (fo=3, routed)           0.822     6.507    clkdiv_1/cnt[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.631 f  clkdiv_1/clksgnl_i_3/O
                         net (fo=2, routed)           0.411     7.042    clkdiv_1/clksgnl_i_3_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  clkdiv_1/cnt[13]_i_2/O
                         net (fo=1, routed)           0.409     7.574    clkdiv_1/cnt[13]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  clkdiv_1/cnt[13]_i_1/O
                         net (fo=15, routed)          0.784     8.482    clkdiv_1/clksgnl
    SLICE_X52Y98         FDRE                                         r  clkdiv_1/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  clkdiv_1/cnt_reg[13]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.429    14.739    clkdiv_1/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 clkdiv_1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.828ns (25.451%)  route 2.425ns (74.549%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.229    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv_1/cnt_reg[12]/Q
                         net (fo=3, routed)           0.822     6.507    clkdiv_1/cnt[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.631 f  clkdiv_1/clksgnl_i_3/O
                         net (fo=2, routed)           0.411     7.042    clkdiv_1/clksgnl_i_3_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  clkdiv_1/cnt[13]_i_2/O
                         net (fo=1, routed)           0.409     7.574    clkdiv_1/cnt[13]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  clkdiv_1/cnt[13]_i_1/O
                         net (fo=15, routed)          0.784     8.482    clkdiv_1/clksgnl
    SLICE_X52Y98         FDSE                                         r  clkdiv_1/cnt_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDSE                                         r  clkdiv_1/cnt_reg[14]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDSE (Setup_fdse_C_S)       -0.429    14.739    clkdiv_1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 clkdiv_1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.828ns (25.451%)  route 2.425ns (74.549%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.229    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv_1/cnt_reg[12]/Q
                         net (fo=3, routed)           0.822     6.507    clkdiv_1/cnt[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.631 f  clkdiv_1/clksgnl_i_3/O
                         net (fo=2, routed)           0.411     7.042    clkdiv_1/clksgnl_i_3_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  clkdiv_1/cnt[13]_i_2/O
                         net (fo=1, routed)           0.409     7.574    clkdiv_1/cnt[13]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  clkdiv_1/cnt[13]_i_1/O
                         net (fo=15, routed)          0.784     8.482    clkdiv_1/clksgnl
    SLICE_X52Y98         FDSE                                         r  clkdiv_1/cnt_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDSE                                         r  clkdiv_1/cnt_reg[15]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDSE (Setup_fdse_C_S)       -0.429    14.739    clkdiv_1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 clkdiv_1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.828ns (26.612%)  route 2.283ns (73.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.229    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv_1/cnt_reg[12]/Q
                         net (fo=3, routed)           0.822     6.507    clkdiv_1/cnt[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.631 f  clkdiv_1/clksgnl_i_3/O
                         net (fo=2, routed)           0.411     7.042    clkdiv_1/clksgnl_i_3_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  clkdiv_1/cnt[13]_i_2/O
                         net (fo=1, routed)           0.409     7.574    clkdiv_1/cnt[13]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  clkdiv_1/cnt[13]_i_1/O
                         net (fo=15, routed)          0.642     8.340    clkdiv_1/clksgnl
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[10]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429    14.764    clkdiv_1/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 clkdiv_1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.828ns (26.612%)  route 2.283ns (73.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.229    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv_1/cnt_reg[12]/Q
                         net (fo=3, routed)           0.822     6.507    clkdiv_1/cnt[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.631 f  clkdiv_1/clksgnl_i_3/O
                         net (fo=2, routed)           0.411     7.042    clkdiv_1/clksgnl_i_3_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  clkdiv_1/cnt[13]_i_2/O
                         net (fo=1, routed)           0.409     7.574    clkdiv_1/cnt[13]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  clkdiv_1/cnt[13]_i_1/O
                         net (fo=15, routed)          0.642     8.340    clkdiv_1/clksgnl
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[11]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429    14.764    clkdiv_1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 clkdiv_1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.828ns (26.612%)  route 2.283ns (73.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.229    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv_1/cnt_reg[12]/Q
                         net (fo=3, routed)           0.822     6.507    clkdiv_1/cnt[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.631 f  clkdiv_1/clksgnl_i_3/O
                         net (fo=2, routed)           0.411     7.042    clkdiv_1/clksgnl_i_3_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  clkdiv_1/cnt[13]_i_2/O
                         net (fo=1, routed)           0.409     7.574    clkdiv_1/cnt[13]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  clkdiv_1/cnt[13]_i_1/O
                         net (fo=15, routed)          0.642     8.340    clkdiv_1/clksgnl
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429    14.764    clkdiv_1/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 clkdiv_1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.828ns (26.612%)  route 2.283ns (73.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.229    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv_1/cnt_reg[12]/Q
                         net (fo=3, routed)           0.822     6.507    clkdiv_1/cnt[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.631 f  clkdiv_1/clksgnl_i_3/O
                         net (fo=2, routed)           0.411     7.042    clkdiv_1/clksgnl_i_3_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  clkdiv_1/cnt[13]_i_2/O
                         net (fo=1, routed)           0.409     7.574    clkdiv_1/cnt[13]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  clkdiv_1/cnt[13]_i_1/O
                         net (fo=15, routed)          0.642     8.340    clkdiv_1/clksgnl
    SLICE_X52Y97         FDSE                                         r  clkdiv_1/cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDSE                                         r  clkdiv_1/cnt_reg[9]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X52Y97         FDSE (Setup_fdse_C_S)       -0.429    14.764    clkdiv_1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 clkdiv_1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.828ns (26.842%)  route 2.257ns (73.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.229    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv_1/cnt_reg[12]/Q
                         net (fo=3, routed)           0.822     6.507    clkdiv_1/cnt[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.631 f  clkdiv_1/clksgnl_i_3/O
                         net (fo=2, routed)           0.411     7.042    clkdiv_1/clksgnl_i_3_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  clkdiv_1/cnt[13]_i_2/O
                         net (fo=1, routed)           0.409     7.574    clkdiv_1/cnt[13]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  clkdiv_1/cnt[13]_i_1/O
                         net (fo=15, routed)          0.615     8.313    clkdiv_1/clksgnl
    SLICE_X52Y95         FDSE                                         r  clkdiv_1/cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.927    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDSE                                         r  clkdiv_1/cnt_reg[1]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDSE (Setup_fdse_C_S)       -0.429    14.738    clkdiv_1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 clkdiv_1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.828ns (26.842%)  route 2.257ns (73.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.229    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv_1/cnt_reg[12]/Q
                         net (fo=3, routed)           0.822     6.507    clkdiv_1/cnt[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.631 f  clkdiv_1/clksgnl_i_3/O
                         net (fo=2, routed)           0.411     7.042    clkdiv_1/clksgnl_i_3_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  clkdiv_1/cnt[13]_i_2/O
                         net (fo=1, routed)           0.409     7.574    clkdiv_1/cnt[13]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  clkdiv_1/cnt[13]_i_1/O
                         net (fo=15, routed)          0.615     8.313    clkdiv_1/clksgnl
    SLICE_X52Y95         FDSE                                         r  clkdiv_1/cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.927    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDSE                                         r  clkdiv_1/cnt_reg[2]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDSE (Setup_fdse_C_S)       -0.429    14.738    clkdiv_1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 clkdiv_1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.828ns (26.842%)  route 2.257ns (73.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.229    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv_1/cnt_reg[12]/Q
                         net (fo=3, routed)           0.822     6.507    clkdiv_1/cnt[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.631 f  clkdiv_1/clksgnl_i_3/O
                         net (fo=2, routed)           0.411     7.042    clkdiv_1/clksgnl_i_3_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  clkdiv_1/cnt[13]_i_2/O
                         net (fo=1, routed)           0.409     7.574    clkdiv_1/cnt[13]_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  clkdiv_1/cnt[13]_i_1/O
                         net (fo=15, routed)          0.615     8.313    clkdiv_1/clksgnl
    SLICE_X52Y95         FDSE                                         r  clkdiv_1/cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.927    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDSE                                         r  clkdiv_1/cnt_reg[3]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDSE (Setup_fdse_C_S)       -0.429    14.738    clkdiv_1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  6.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 clkdiv_1/cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDSE                                         r  clkdiv_1/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDSE (Prop_fdse_C_Q)         0.141     1.625 r  clkdiv_1/cnt_reg[9]/Q
                         net (fo=4, routed)           0.076     1.702    clkdiv_1/cnt[9]
    SLICE_X52Y97         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.826 r  clkdiv_1/cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.826    clkdiv_1/data0[10]
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[10]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    clkdiv_1/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clkdiv_1/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkdiv_1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkdiv_1/cnt_reg[7]/Q
                         net (fo=3, routed)           0.081     1.705    clkdiv_1/cnt[7]
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.832 r  clkdiv_1/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.832    clkdiv_1/data0[8]
    SLICE_X52Y96         FDSE                                         r  clkdiv_1/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDSE                                         r  clkdiv_1/cnt_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDSE (Hold_fdse_C_D)         0.105     1.588    clkdiv_1/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clkdiv_1/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_1/cnt_reg[11]/Q
                         net (fo=4, routed)           0.082     1.707    clkdiv_1/cnt[11]
    SLICE_X52Y97         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.834 r  clkdiv_1/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.834    clkdiv_1/data0[12]
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    clkdiv_1/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clkdiv_1/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  clkdiv_1/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_1/cnt_reg[13]/Q
                         net (fo=3, routed)           0.088     1.713    clkdiv_1/cnt[13]
    SLICE_X52Y98         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.837 r  clkdiv_1/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.837    clkdiv_1/data0[14]
    SLICE_X52Y98         FDSE                                         r  clkdiv_1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDSE                                         r  clkdiv_1/cnt_reg[14]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDSE (Hold_fdse_C_D)         0.105     1.589    clkdiv_1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clkdiv_1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkdiv_1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkdiv_1/cnt_reg[5]/Q
                         net (fo=3, routed)           0.088     1.712    clkdiv_1/cnt[5]
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.836 r  clkdiv_1/cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.836    clkdiv_1/data0[6]
    SLICE_X52Y96         FDSE                                         r  clkdiv_1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDSE                                         r  clkdiv_1/cnt_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDSE (Hold_fdse_C_D)         0.105     1.588    clkdiv_1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clkdiv_1/cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.268ns (74.475%)  route 0.092ns (25.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDSE                                         r  clkdiv_1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.141     1.624 r  clkdiv_1/cnt_reg[3]/Q
                         net (fo=4, routed)           0.092     1.716    clkdiv_1/cnt[3]
    SLICE_X52Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.843 r  clkdiv_1/cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.843    clkdiv_1/data0[4]
    SLICE_X52Y95         FDRE                                         r  clkdiv_1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clkdiv_1/cnt_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    clkdiv_1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clkdiv_1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.287ns (78.216%)  route 0.080ns (21.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_1/cnt_reg[10]/Q
                         net (fo=4, routed)           0.080     1.705    clkdiv_1/cnt[10]
    SLICE_X52Y97         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.851 r  clkdiv_1/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.851    clkdiv_1/data0[11]
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_1/cnt_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    clkdiv_1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clkdiv_1/cnt_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.287ns (78.216%)  route 0.080ns (21.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDSE                                         r  clkdiv_1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDSE (Prop_fdse_C_Q)         0.141     1.625 r  clkdiv_1/cnt_reg[14]/Q
                         net (fo=3, routed)           0.080     1.705    clkdiv_1/cnt[14]
    SLICE_X52Y98         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.851 r  clkdiv_1/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.851    clkdiv_1/data0[15]
    SLICE_X52Y98         FDSE                                         r  clkdiv_1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDSE                                         r  clkdiv_1/cnt_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDSE (Hold_fdse_C_D)         0.105     1.589    clkdiv_1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clkdiv_1/cnt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.287ns (78.216%)  route 0.080ns (21.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDSE                                         r  clkdiv_1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDSE (Prop_fdse_C_Q)         0.141     1.624 r  clkdiv_1/cnt_reg[6]/Q
                         net (fo=3, routed)           0.080     1.704    clkdiv_1/cnt[6]
    SLICE_X52Y96         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.850 r  clkdiv_1/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.850    clkdiv_1/data0[7]
    SLICE_X52Y96         FDRE                                         r  clkdiv_1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkdiv_1/cnt_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    clkdiv_1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_1/clksgnl_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_1/clksgnl_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clkdiv_1/clksgnl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkdiv_1/clksgnl_reg/Q
                         net (fo=2, routed)           0.168     1.793    clkdiv_1/sys_clk
    SLICE_X53Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.838 r  clkdiv_1/clksgnl_i_1/O
                         net (fo=1, routed)           0.000     1.838    clkdiv_1/clksgnl_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clkdiv_1/clksgnl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clkdiv_1/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clkdiv_1/clksgnl_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clkdiv_1/clksgnl_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clkdiv_1/clksgnl_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    clkdiv_1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clkdiv_1/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clkdiv_1/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clkdiv_1/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    clkdiv_1/cnt_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    clkdiv_1/cnt_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    clkdiv_1/cnt_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clkdiv_1/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkdiv_1/clksgnl_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clkdiv_1/cnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkdiv_1/cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkdiv_1/cnt_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkdiv_1/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkdiv_1/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkdiv_1/cnt_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkdiv_1/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkdiv_1/cnt_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkdiv_1/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkdiv_1/clksgnl_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkdiv_1/clksgnl_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clkdiv_1/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clkdiv_1/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv_1/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv_1/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv_1/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clkdiv_1/cnt_reg[13]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clkdiv_1/cnt_reg[14]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clkdiv_1/cnt_reg[15]/C



