# PyFPGA containers

> **WARNING:** this is a WIP project in an early stage (Feb, 2024).

* `synthesis`:
  * [GHDL](https://github.com/ghdl/ghdl)
  * [Yosys](https://github.com/YosysHQ/yosys)
  * [ghdl-yosys-plugin](https://github.com/ghdl/ghdl-yosys-plugin)
  * [synlig](https://github.com/chipsalliance/synlig)
