// Seed: 1048199721
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wire id_10
);
  always begin : LABEL_0
    id_3 = 1;
  end
  wire id_12 = id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output tri1 id_2,
    output wand id_3#(
        .id_7 (1'b0),
        .id_8 (1'b0),
        .id_9 ((1'b0)),
        .id_10(1)
    ),
    input uwire id_4,
    input supply0 id_5
    , id_11
);
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_0,
      id_0,
      id_4,
      id_4,
      id_5,
      id_1,
      id_1,
      id_1
  );
  always #1;
endmodule
