// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xqzu5ev-ffrb900-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.635000,HLS_SYN_LAT=2591045,HLS_SYN_TPT=none,HLS_SYN_MEM=16,HLS_SYN_DSP=204,HLS_SYN_FF=9116,HLS_SYN_LUT=17579,HLS_VERSION=2020_1}" *)

module fft (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        X_R_address0,
        X_R_ce0,
        X_R_we0,
        X_R_d0,
        X_R_q0,
        X_R_address1,
        X_R_ce1,
        X_R_q1,
        X_I_address0,
        X_I_ce0,
        X_I_we0,
        X_I_d0,
        X_I_q0,
        X_I_address1,
        X_I_ce1,
        X_I_q1
);

parameter    ap_ST_fsm_state1 = 57'd1;
parameter    ap_ST_fsm_state2 = 57'd2;
parameter    ap_ST_fsm_state3 = 57'd4;
parameter    ap_ST_fsm_state4 = 57'd8;
parameter    ap_ST_fsm_state5 = 57'd16;
parameter    ap_ST_fsm_state6 = 57'd32;
parameter    ap_ST_fsm_state7 = 57'd64;
parameter    ap_ST_fsm_state8 = 57'd128;
parameter    ap_ST_fsm_state9 = 57'd256;
parameter    ap_ST_fsm_state10 = 57'd512;
parameter    ap_ST_fsm_state11 = 57'd1024;
parameter    ap_ST_fsm_state12 = 57'd2048;
parameter    ap_ST_fsm_state13 = 57'd4096;
parameter    ap_ST_fsm_state14 = 57'd8192;
parameter    ap_ST_fsm_state15 = 57'd16384;
parameter    ap_ST_fsm_state16 = 57'd32768;
parameter    ap_ST_fsm_state17 = 57'd65536;
parameter    ap_ST_fsm_state18 = 57'd131072;
parameter    ap_ST_fsm_state19 = 57'd262144;
parameter    ap_ST_fsm_state20 = 57'd524288;
parameter    ap_ST_fsm_state21 = 57'd1048576;
parameter    ap_ST_fsm_state22 = 57'd2097152;
parameter    ap_ST_fsm_state23 = 57'd4194304;
parameter    ap_ST_fsm_state24 = 57'd8388608;
parameter    ap_ST_fsm_state25 = 57'd16777216;
parameter    ap_ST_fsm_state26 = 57'd33554432;
parameter    ap_ST_fsm_state27 = 57'd67108864;
parameter    ap_ST_fsm_state28 = 57'd134217728;
parameter    ap_ST_fsm_state29 = 57'd268435456;
parameter    ap_ST_fsm_state30 = 57'd536870912;
parameter    ap_ST_fsm_state31 = 57'd1073741824;
parameter    ap_ST_fsm_state32 = 57'd2147483648;
parameter    ap_ST_fsm_state33 = 57'd4294967296;
parameter    ap_ST_fsm_state34 = 57'd8589934592;
parameter    ap_ST_fsm_state35 = 57'd17179869184;
parameter    ap_ST_fsm_state36 = 57'd34359738368;
parameter    ap_ST_fsm_state37 = 57'd68719476736;
parameter    ap_ST_fsm_state38 = 57'd137438953472;
parameter    ap_ST_fsm_state39 = 57'd274877906944;
parameter    ap_ST_fsm_state40 = 57'd549755813888;
parameter    ap_ST_fsm_state41 = 57'd1099511627776;
parameter    ap_ST_fsm_state42 = 57'd2199023255552;
parameter    ap_ST_fsm_state43 = 57'd4398046511104;
parameter    ap_ST_fsm_state44 = 57'd8796093022208;
parameter    ap_ST_fsm_state45 = 57'd17592186044416;
parameter    ap_ST_fsm_state46 = 57'd35184372088832;
parameter    ap_ST_fsm_state47 = 57'd70368744177664;
parameter    ap_ST_fsm_state48 = 57'd140737488355328;
parameter    ap_ST_fsm_state49 = 57'd281474976710656;
parameter    ap_ST_fsm_state50 = 57'd562949953421312;
parameter    ap_ST_fsm_state51 = 57'd1125899906842624;
parameter    ap_ST_fsm_state52 = 57'd2251799813685248;
parameter    ap_ST_fsm_state53 = 57'd4503599627370496;
parameter    ap_ST_fsm_state54 = 57'd9007199254740992;
parameter    ap_ST_fsm_state55 = 57'd18014398509481984;
parameter    ap_ST_fsm_state56 = 57'd36028797018963968;
parameter    ap_ST_fsm_state57 = 57'd72057594037927936;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] X_R_address0;
output   X_R_ce0;
output   X_R_we0;
output  [31:0] X_R_d0;
input  [31:0] X_R_q0;
output  [9:0] X_R_address1;
output   X_R_ce1;
input  [31:0] X_R_q1;
output  [9:0] X_I_address0;
output   X_I_ce0;
output   X_I_we0;
output  [31:0] X_I_d0;
input  [31:0] X_I_q0;
output  [9:0] X_I_address1;
output   X_I_ce1;
input  [31:0] X_I_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] X_R_address0;
reg X_R_ce0;
reg X_R_we0;
reg[31:0] X_R_d0;
reg[9:0] X_R_address1;
reg X_R_ce1;
reg[9:0] X_I_address0;
reg X_I_ce0;
reg X_I_we0;
reg[31:0] X_I_d0;
reg[9:0] X_I_address1;
reg X_I_ce1;

(* fsm_encoding = "none" *) reg   [56:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_272;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state51;
reg   [31:0] reg_280;
wire   [31:0] grp_fu_227_p2;
reg   [31:0] reg_288;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state55;
wire   [31:0] grp_fu_232_p2;
reg   [31:0] reg_294;
wire   [31:0] zext_ln51_fu_316_p1;
reg   [31:0] zext_ln51_reg_396;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln50_fu_300_p2;
reg   [9:0] trunc_ln_reg_402;
wire   [63:0] grp_fu_269_p1;
reg   [63:0] tmp_reg_408;
wire    ap_CS_fsm_state6;
wire   [63:0] grp_fu_264_p2;
reg   [63:0] tmp_2_reg_413;
wire    ap_CS_fsm_state28;
wire   [31:0] numBF_fu_331_p1;
reg   [31:0] numBF_reg_418;
wire    ap_CS_fsm_state30;
wire   [31:0] grp_fu_252_p1;
reg   [31:0] e_reg_423;
wire   [9:0] j_fu_339_p2;
reg   [9:0] j_reg_431;
wire    ap_CS_fsm_state31;
wire   [3:0] stage_fu_345_p2;
wire   [0:0] icmp_ln57_fu_334_p2;
wire   [63:0] grp_fu_258_p1;
reg   [63:0] x_assign_reg_441;
wire    ap_CS_fsm_state32;
wire   [63:0] grp_sin_or_cos_double_s_fu_181_ap_return;
reg   [63:0] tmp_i_i_reg_447;
wire    ap_CS_fsm_state33;
wire    grp_sin_or_cos_double_s_fu_181_ap_ready;
wire    grp_sin_or_cos_double_s_fu_181_ap_done;
wire    grp_sin_or_cos_double_s_fu_200_ap_ready;
wire    grp_sin_or_cos_double_s_fu_200_ap_done;
reg    ap_block_state33_on_subcall_done;
wire   [63:0] grp_sin_or_cos_double_s_fu_200_ap_return;
reg   [63:0] tmp_i_i9_reg_452;
reg   [31:0] a_reg_457;
wire    ap_CS_fsm_state34;
wire   [31:0] zext_ln57_fu_351_p1;
wire    ap_CS_fsm_state35;
reg   [31:0] c_reg_467;
wire   [31:0] grp_fu_255_p1;
reg   [31:0] s_reg_473;
reg   [9:0] X_R_addr_reg_482;
wire    ap_CS_fsm_state36;
wire   [0:0] icmp_ln63_fu_365_p2;
reg   [9:0] X_I_addr_reg_487;
reg   [9:0] X_R_addr_1_reg_492;
reg   [9:0] X_I_addr_1_reg_498;
wire   [31:0] i_3_fu_388_p2;
reg   [31:0] i_3_reg_504;
reg   [31:0] X_R_load_1_reg_509;
reg   [31:0] X_I_load_1_reg_514;
wire   [31:0] grp_fu_236_p2;
reg   [31:0] tmp_7_reg_519;
wire    ap_CS_fsm_state40;
wire   [31:0] grp_fu_240_p2;
reg   [31:0] tmp_8_reg_524;
wire   [31:0] grp_fu_244_p2;
reg   [31:0] tmp_9_reg_529;
wire   [31:0] grp_fu_248_p2;
reg   [31:0] tmp_s_reg_534;
reg   [31:0] tmp_1_reg_539;
wire    ap_CS_fsm_state48;
reg   [31:0] tmp_6_reg_544;
wire    grp_sin_or_cos_double_s_fu_181_ap_start;
wire    grp_sin_or_cos_double_s_fu_181_ap_idle;
wire    grp_sin_or_cos_double_s_fu_181_do_cos;
wire    grp_sin_or_cos_double_s_fu_200_ap_start;
wire    grp_sin_or_cos_double_s_fu_200_ap_idle;
wire    grp_sin_or_cos_double_s_fu_200_do_cos;
wire    grp_bit_reverse_fu_219_ap_start;
wire    grp_bit_reverse_fu_219_ap_done;
wire    grp_bit_reverse_fu_219_ap_idle;
wire    grp_bit_reverse_fu_219_ap_ready;
wire   [9:0] grp_bit_reverse_fu_219_X_R_address0;
wire    grp_bit_reverse_fu_219_X_R_ce0;
wire    grp_bit_reverse_fu_219_X_R_we0;
wire   [31:0] grp_bit_reverse_fu_219_X_R_d0;
wire   [9:0] grp_bit_reverse_fu_219_X_I_address0;
wire    grp_bit_reverse_fu_219_X_I_ce0;
wire    grp_bit_reverse_fu_219_X_I_we0;
wire   [31:0] grp_bit_reverse_fu_219_X_I_d0;
reg   [3:0] stage_0_reg_136;
wire    ap_CS_fsm_state2;
reg   [9:0] i_reg_148;
wire    ap_CS_fsm_state57;
reg   [31:0] a_0_reg_160;
reg  signed [31:0] i_0_reg_172;
wire    ap_CS_fsm_state56;
reg    grp_sin_or_cos_double_s_fu_181_ap_start_reg;
reg    grp_sin_or_cos_double_s_fu_200_ap_start_reg;
reg    grp_bit_reverse_fu_219_ap_start_reg;
wire  signed [63:0] sext_ln65_fu_376_p1;
wire  signed [63:0] sext_ln67_fu_382_p1;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
reg   [31:0] grp_fu_227_p0;
reg   [31:0] grp_fu_227_p1;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state52;
reg   [31:0] grp_fu_232_p0;
reg   [31:0] grp_fu_232_p1;
wire    ap_CS_fsm_state38;
reg   [63:0] grp_fu_252_p0;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state7;
wire   [31:0] grp_fu_269_p0;
wire   [10:0] zext_ln50_fu_306_p1;
wire   [10:0] DFTpts_fu_310_p2;
wire   [21:0] tmp_12_fu_355_p4;
wire   [31:0] i_lower_fu_371_p2;
reg   [1:0] grp_fu_227_opcode;
reg    grp_fu_227_ce;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
reg   [1:0] grp_fu_232_opcode;
reg   [56:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 57'd1;
#0 grp_sin_or_cos_double_s_fu_181_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_double_s_fu_200_ap_start_reg = 1'b0;
#0 grp_bit_reverse_fu_219_ap_start_reg = 1'b0;
end

sin_or_cos_double_s grp_sin_or_cos_double_s_fu_181(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_double_s_fu_181_ap_start),
    .ap_done(grp_sin_or_cos_double_s_fu_181_ap_done),
    .ap_idle(grp_sin_or_cos_double_s_fu_181_ap_idle),
    .ap_ready(grp_sin_or_cos_double_s_fu_181_ap_ready),
    .t_in(x_assign_reg_441),
    .do_cos(grp_sin_or_cos_double_s_fu_181_do_cos),
    .ap_return(grp_sin_or_cos_double_s_fu_181_ap_return)
);

sin_or_cos_double_s grp_sin_or_cos_double_s_fu_200(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_double_s_fu_200_ap_start),
    .ap_done(grp_sin_or_cos_double_s_fu_200_ap_done),
    .ap_idle(grp_sin_or_cos_double_s_fu_200_ap_idle),
    .ap_ready(grp_sin_or_cos_double_s_fu_200_ap_ready),
    .t_in(x_assign_reg_441),
    .do_cos(grp_sin_or_cos_double_s_fu_200_do_cos),
    .ap_return(grp_sin_or_cos_double_s_fu_200_ap_return)
);

bit_reverse grp_bit_reverse_fu_219(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bit_reverse_fu_219_ap_start),
    .ap_done(grp_bit_reverse_fu_219_ap_done),
    .ap_idle(grp_bit_reverse_fu_219_ap_idle),
    .ap_ready(grp_bit_reverse_fu_219_ap_ready),
    .X_R_address0(grp_bit_reverse_fu_219_X_R_address0),
    .X_R_ce0(grp_bit_reverse_fu_219_X_R_ce0),
    .X_R_we0(grp_bit_reverse_fu_219_X_R_we0),
    .X_R_d0(grp_bit_reverse_fu_219_X_R_d0),
    .X_R_q0(X_R_q0),
    .X_I_address0(grp_bit_reverse_fu_219_X_I_address0),
    .X_I_ce0(grp_bit_reverse_fu_219_X_I_ce0),
    .X_I_we0(grp_bit_reverse_fu_219_X_I_we0),
    .X_I_d0(grp_bit_reverse_fu_219_X_I_d0),
    .X_I_q0(X_I_q0)
);

fft_faddfsub_32nsibs #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fft_faddfsub_32nsibs_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_227_p0),
    .din1(grp_fu_227_p1),
    .opcode(grp_fu_227_opcode),
    .ce(grp_fu_227_ce),
    .dout(grp_fu_227_p2)
);

fft_faddfsub_32nsibs #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fft_faddfsub_32nsibs_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_232_p0),
    .din1(grp_fu_232_p1),
    .opcode(grp_fu_232_opcode),
    .ce(1'b1),
    .dout(grp_fu_232_p2)
);

fft_fmul_32ns_32njbC #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fft_fmul_32ns_32njbC_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_272),
    .din1(c_reg_467),
    .ce(1'b1),
    .dout(grp_fu_236_p2)
);

fft_fmul_32ns_32njbC #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fft_fmul_32ns_32njbC_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_280),
    .din1(s_reg_473),
    .ce(1'b1),
    .dout(grp_fu_240_p2)
);

fft_fmul_32ns_32njbC #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fft_fmul_32ns_32njbC_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_280),
    .din1(c_reg_467),
    .ce(1'b1),
    .dout(grp_fu_244_p2)
);

fft_fmul_32ns_32njbC #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fft_fmul_32ns_32njbC_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_272),
    .din1(s_reg_473),
    .ce(1'b1),
    .dout(grp_fu_248_p2)
);

fft_fptrunc_64ns_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
fft_fptrunc_64ns_kbM_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_252_p0),
    .ce(1'b1),
    .dout(grp_fu_252_p1)
);

fft_fptrunc_64ns_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
fft_fptrunc_64ns_kbM_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i9_reg_452),
    .ce(1'b1),
    .dout(grp_fu_255_p1)
);

fft_fpext_32ns_64lbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fft_fpext_32ns_64lbW_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_0_reg_160),
    .ce(1'b1),
    .dout(grp_fu_258_p1)
);

fft_ddiv_64ns_64nmb6 #(
    .ID( 1 ),
    .NUM_STAGE( 22 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
fft_ddiv_64ns_64nmb6_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd13842132293034190366),
    .din1(tmp_reg_408),
    .ce(1'b1),
    .dout(grp_fu_264_p2)
);

fft_sitodp_32ns_6ncg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fft_sitodp_32ns_6ncg_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_269_p0),
    .ce(1'b1),
    .dout(grp_fu_269_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bit_reverse_fu_219_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_bit_reverse_fu_219_ap_start_reg <= 1'b1;
        end else if ((grp_bit_reverse_fu_219_ap_ready == 1'b1)) begin
            grp_bit_reverse_fu_219_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_double_s_fu_181_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            grp_sin_or_cos_double_s_fu_181_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_double_s_fu_181_ap_ready == 1'b1)) begin
            grp_sin_or_cos_double_s_fu_181_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_double_s_fu_200_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            grp_sin_or_cos_double_s_fu_200_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_double_s_fu_200_ap_ready == 1'b1)) begin
            grp_sin_or_cos_double_s_fu_200_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        a_0_reg_160 <= a_reg_457;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        a_0_reg_160 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        i_0_reg_172 <= i_3_reg_504;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        i_0_reg_172 <= zext_ln57_fu_351_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        i_reg_148 <= j_reg_431;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        i_reg_148 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        reg_272 <= X_R_q1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        reg_272 <= X_R_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        reg_280 <= X_I_q1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        reg_280 <= X_I_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln57_fu_334_p2 == 1'd1))) begin
        stage_0_reg_136 <= stage_fu_345_p2;
    end else if (((grp_bit_reverse_fu_219_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        stage_0_reg_136 <= 4'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (icmp_ln63_fu_365_p2 == 1'd1))) begin
        X_I_addr_1_reg_498 <= sext_ln67_fu_382_p1;
        X_I_addr_reg_487 <= sext_ln65_fu_376_p1;
        X_R_addr_1_reg_492 <= sext_ln67_fu_382_p1;
        X_R_addr_reg_482 <= sext_ln65_fu_376_p1;
        i_3_reg_504 <= i_3_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        X_I_load_1_reg_514 <= X_I_q1;
        X_R_load_1_reg_509 <= X_R_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        a_reg_457 <= grp_fu_227_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        c_reg_467 <= grp_fu_252_p1;
        s_reg_473 <= grp_fu_255_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        e_reg_423 <= grp_fu_252_p1;
        numBF_reg_418[9 : 0] <= numBF_fu_331_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        j_reg_431 <= j_fu_339_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state44))) begin
        reg_288 <= grp_fu_227_p2;
        reg_294 <= grp_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        tmp_1_reg_539 <= grp_fu_227_p2;
        tmp_6_reg_544 <= grp_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_2_reg_413 <= grp_fu_264_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        tmp_7_reg_519 <= grp_fu_236_p2;
        tmp_8_reg_524 <= grp_fu_240_p2;
        tmp_9_reg_529 <= grp_fu_244_p2;
        tmp_s_reg_534 <= grp_fu_248_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (1'b0 == ap_block_state33_on_subcall_done))) begin
        tmp_i_i9_reg_452 <= grp_sin_or_cos_double_s_fu_200_ap_return;
        tmp_i_i_reg_447 <= grp_sin_or_cos_double_s_fu_181_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_reg_408 <= grp_fu_269_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln50_fu_300_p2 == 1'd0))) begin
        trunc_ln_reg_402 <= {{DFTpts_fu_310_p2[10:1]}};
        zext_ln51_reg_396[10 : 0] <= zext_ln51_fu_316_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        x_assign_reg_441 <= grp_fu_258_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        X_I_address0 = X_I_addr_1_reg_498;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        X_I_address0 = X_I_addr_reg_487;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        X_I_address0 = sext_ln65_fu_376_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        X_I_address0 = grp_bit_reverse_fu_219_X_I_address0;
    end else begin
        X_I_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        X_I_address1 = X_I_addr_1_reg_498;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        X_I_address1 = sext_ln67_fu_382_p1;
    end else begin
        X_I_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state36))) begin
        X_I_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        X_I_ce0 = grp_bit_reverse_fu_219_X_I_ce0;
    end else begin
        X_I_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state36))) begin
        X_I_ce1 = 1'b1;
    end else begin
        X_I_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        X_I_d0 = reg_294;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        X_I_d0 = tmp_6_reg_544;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        X_I_d0 = grp_bit_reverse_fu_219_X_I_d0;
    end else begin
        X_I_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state56))) begin
        X_I_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        X_I_we0 = grp_bit_reverse_fu_219_X_I_we0;
    end else begin
        X_I_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        X_R_address0 = X_R_addr_1_reg_492;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        X_R_address0 = X_R_addr_reg_482;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        X_R_address0 = sext_ln65_fu_376_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        X_R_address0 = grp_bit_reverse_fu_219_X_R_address0;
    end else begin
        X_R_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        X_R_address1 = X_R_addr_1_reg_492;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        X_R_address1 = sext_ln67_fu_382_p1;
    end else begin
        X_R_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state36))) begin
        X_R_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        X_R_ce0 = grp_bit_reverse_fu_219_X_R_ce0;
    end else begin
        X_R_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state36))) begin
        X_R_ce1 = 1'b1;
    end else begin
        X_R_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        X_R_d0 = reg_288;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        X_R_d0 = tmp_1_reg_539;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        X_R_d0 = grp_bit_reverse_fu_219_X_R_d0;
    end else begin
        X_R_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state56))) begin
        X_R_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        X_R_we0 = grp_bit_reverse_fu_219_X_R_we0;
    end else begin
        X_R_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln50_fu_300_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln50_fu_300_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state44) | ((1'b1 == ap_CS_fsm_state33) & (1'b0 == ap_block_state33_on_subcall_done)))) begin
        grp_fu_227_ce = 1'b1;
    end else begin
        grp_fu_227_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state41))) begin
        grp_fu_227_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state52) | ((1'b1 == ap_CS_fsm_state31) & (icmp_ln57_fu_334_p2 == 1'd0)))) begin
        grp_fu_227_opcode = 2'd0;
    end else begin
        grp_fu_227_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_227_p0 = reg_272;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_227_p0 = X_R_load_1_reg_509;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_227_p0 = tmp_7_reg_519;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_227_p0 = a_0_reg_160;
    end else begin
        grp_fu_227_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_fu_227_p1 = reg_288;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_227_p1 = tmp_8_reg_524;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_227_p1 = e_reg_423;
    end else begin
        grp_fu_227_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_232_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state41))) begin
        grp_fu_232_opcode = 2'd0;
    end else begin
        grp_fu_232_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_232_p0 = reg_280;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_232_p0 = X_I_load_1_reg_514;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_232_p0 = tmp_9_reg_529;
    end else begin
        grp_fu_232_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_fu_232_p1 = reg_294;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_232_p1 = tmp_s_reg_534;
    end else begin
        grp_fu_232_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_252_p0 = tmp_i_i_reg_447;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_252_p0 = tmp_2_reg_413;
    end else begin
        grp_fu_252_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_bit_reverse_fu_219_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln50_fu_300_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln57_fu_334_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (1'b0 == ap_block_state33_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == ap_CS_fsm_state36) & (icmp_ln63_fu_365_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DFTpts_fu_310_p2 = 11'd1 << zext_ln50_fu_306_p1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state33_on_subcall_done = ((grp_sin_or_cos_double_s_fu_200_ap_done == 1'b0) | (grp_sin_or_cos_double_s_fu_181_ap_done == 1'b0));
end

assign grp_bit_reverse_fu_219_ap_start = grp_bit_reverse_fu_219_ap_start_reg;

assign grp_fu_269_p0 = DFTpts_fu_310_p2;

assign grp_sin_or_cos_double_s_fu_181_ap_start = grp_sin_or_cos_double_s_fu_181_ap_start_reg;

assign grp_sin_or_cos_double_s_fu_181_do_cos = 1'd1;

assign grp_sin_or_cos_double_s_fu_200_ap_start = grp_sin_or_cos_double_s_fu_200_ap_start_reg;

assign grp_sin_or_cos_double_s_fu_200_do_cos = 1'd0;

assign i_3_fu_388_p2 = ($signed(zext_ln51_reg_396) + $signed(i_0_reg_172));

assign i_lower_fu_371_p2 = ($signed(i_0_reg_172) + $signed(numBF_reg_418));

assign icmp_ln50_fu_300_p2 = ((stage_0_reg_136 == 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_334_p2 = ((i_reg_148 == trunc_ln_reg_402) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_365_p2 = (($signed(tmp_12_fu_355_p4) < $signed(22'd1)) ? 1'b1 : 1'b0);

assign j_fu_339_p2 = (i_reg_148 + 10'd1);

assign numBF_fu_331_p1 = trunc_ln_reg_402;

assign sext_ln65_fu_376_p1 = $signed(i_lower_fu_371_p2);

assign sext_ln67_fu_382_p1 = i_0_reg_172;

assign stage_fu_345_p2 = (stage_0_reg_136 + 4'd1);

assign tmp_12_fu_355_p4 = {{i_0_reg_172[31:10]}};

assign zext_ln50_fu_306_p1 = stage_0_reg_136;

assign zext_ln51_fu_316_p1 = DFTpts_fu_310_p2;

assign zext_ln57_fu_351_p1 = i_reg_148;

always @ (posedge ap_clk) begin
    zext_ln51_reg_396[31:11] <= 21'b000000000000000000000;
    numBF_reg_418[31:10] <= 22'b0000000000000000000000;
end

endmodule //fft
