# compile verilog/system verilog design source files
verilog xil_defaultlib  "shftreg3simu_func_synth.v"
verilog xil_defaultlib  "../../../../lab2.srcs/sim_1/new/shftreg3simu.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
