$date
	Sun Oct 23 04:37:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#875190
b1110 &
b1110 %
1$
b1110 !
1"
#875191
0"
#875194
b111 &
b111 %
#875198
b10110 &
b10110 %
#875202
b1011 &
b1011 %
#875206
b100010 &
b100010 %
#875210
b10001 &
b10001 %
#875214
b110100 &
b110100 %
#875218
b11010 &
b11010 %
#875222
b1101 &
b1101 %
#875226
b101000 &
b101000 %
#875230
b10100 &
b10100 %
#875234
b1010 &
b1010 %
#875238
b101 &
b101 %
#875242
b10000 &
b10000 %
#875246
b1000 &
b1000 %
#875250
b100 &
b100 %
#875254
b10 &
b10 %
#875258
b1 &
b1 %
1#
#875262
b0 &
0#
b0 %
0$
#1816419
b1000 !
1"
#1816422
b1000 &
b1000 %
1$
#1816423
0"
#1816426
b100 &
b100 %
#1816430
b10 &
b10 %
#1816434
b1 &
b1 %
1#
#1816438
b0 &
0#
b0 %
0$
#2819847
b11010 !
1"
#2819850
b11010 &
b11010 %
1$
#2819851
0"
#2819854
b1101 &
b1101 %
#2819858
b101000 &
b101000 %
#2819862
b10100 &
b10100 %
#2819866
b1010 &
b1010 %
#2819870
b101 &
b101 %
#2819874
b10000 &
b10000 %
#2819878
b1000 &
b1000 %
#2819882
b100 &
b100 %
#2819886
b10 &
b10 %
#2819890
b1 &
b1 %
1#
#2819894
b0 &
0#
b0 %
0$
#4500012
