/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* GSM */
.set GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set GSM_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set GSM_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set GSM_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set GSM_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set GSM_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set GSM_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set GSM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set GSM_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set GSM_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set GSM_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set GSM_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set GSM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set GSM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set GSM_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set GSM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set GSM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set GSM_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set GSM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set GSM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set GSM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set GSM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set GSM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set GSM_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set GSM_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set GSM_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set GSM_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set GSM_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set GSM_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set GSM_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set GSM_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set GSM_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set GSM_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set GSM_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set GSM_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set GSM_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set GSM_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set GSM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set GSM_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set GSM_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set GSM_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set GSM_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set GSM_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set GSM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set GSM_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set GSM_BUART_sRX_RxSts__3__MASK, 0x08
.set GSM_BUART_sRX_RxSts__3__POS, 3
.set GSM_BUART_sRX_RxSts__4__MASK, 0x10
.set GSM_BUART_sRX_RxSts__4__POS, 4
.set GSM_BUART_sRX_RxSts__5__MASK, 0x20
.set GSM_BUART_sRX_RxSts__5__POS, 5
.set GSM_BUART_sRX_RxSts__MASK, 0x38
.set GSM_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set GSM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set GSM_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB07_A0
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB07_A1
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB07_D0
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB07_D1
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB07_F0
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB07_F1
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set GSM_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set GSM_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set GSM_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set GSM_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set GSM_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set GSM_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set GSM_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set GSM_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set GSM_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set GSM_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set GSM_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set GSM_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set GSM_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set GSM_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set GSM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set GSM_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set GSM_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set GSM_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set GSM_BUART_sTX_TxSts__0__MASK, 0x01
.set GSM_BUART_sTX_TxSts__0__POS, 0
.set GSM_BUART_sTX_TxSts__1__MASK, 0x02
.set GSM_BUART_sTX_TxSts__1__POS, 1
.set GSM_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set GSM_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set GSM_BUART_sTX_TxSts__2__MASK, 0x04
.set GSM_BUART_sTX_TxSts__2__POS, 2
.set GSM_BUART_sTX_TxSts__3__MASK, 0x08
.set GSM_BUART_sTX_TxSts__3__POS, 3
.set GSM_BUART_sTX_TxSts__MASK, 0x0F
.set GSM_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set GSM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set GSM_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set GSM_IntClock__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set GSM_IntClock__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set GSM_IntClock__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set GSM_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set GSM_IntClock__INDEX, 0x06
.set GSM_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set GSM_IntClock__PM_ACT_MSK, 0x40
.set GSM_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set GSM_IntClock__PM_STBY_MSK, 0x40

/* led */
.set led__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set led__0__MASK, 0x02
.set led__0__PC, CYREG_PRT2_PC1
.set led__0__PORT, 2
.set led__0__SHIFT, 1
.set led__AG, CYREG_PRT2_AG
.set led__AMUX, CYREG_PRT2_AMUX
.set led__BIE, CYREG_PRT2_BIE
.set led__BIT_MASK, CYREG_PRT2_BIT_MASK
.set led__BYP, CYREG_PRT2_BYP
.set led__CTL, CYREG_PRT2_CTL
.set led__DM0, CYREG_PRT2_DM0
.set led__DM1, CYREG_PRT2_DM1
.set led__DM2, CYREG_PRT2_DM2
.set led__DR, CYREG_PRT2_DR
.set led__INP_DIS, CYREG_PRT2_INP_DIS
.set led__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set led__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set led__LCD_EN, CYREG_PRT2_LCD_EN
.set led__MASK, 0x02
.set led__PORT, 2
.set led__PRT, CYREG_PRT2_PRT
.set led__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set led__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set led__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set led__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set led__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set led__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set led__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set led__PS, CYREG_PRT2_PS
.set led__SHIFT, 1
.set led__SLW, CYREG_PRT2_SLW

/* ss0 */
.set ss0__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set ss0__0__MASK, 0x01
.set ss0__0__PC, CYREG_IO_PC_PRT15_PC0
.set ss0__0__PORT, 15
.set ss0__0__SHIFT, 0
.set ss0__AG, CYREG_PRT15_AG
.set ss0__AMUX, CYREG_PRT15_AMUX
.set ss0__BIE, CYREG_PRT15_BIE
.set ss0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ss0__BYP, CYREG_PRT15_BYP
.set ss0__CTL, CYREG_PRT15_CTL
.set ss0__DM0, CYREG_PRT15_DM0
.set ss0__DM1, CYREG_PRT15_DM1
.set ss0__DM2, CYREG_PRT15_DM2
.set ss0__DR, CYREG_PRT15_DR
.set ss0__INP_DIS, CYREG_PRT15_INP_DIS
.set ss0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ss0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ss0__LCD_EN, CYREG_PRT15_LCD_EN
.set ss0__MASK, 0x01
.set ss0__PORT, 15
.set ss0__PRT, CYREG_PRT15_PRT
.set ss0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ss0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ss0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ss0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ss0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ss0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ss0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ss0__PS, CYREG_PRT15_PS
.set ss0__SHIFT, 0
.set ss0__SLW, CYREG_PRT15_SLW

/* ss1 */
.set ss1__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set ss1__0__MASK, 0x02
.set ss1__0__PC, CYREG_IO_PC_PRT15_PC1
.set ss1__0__PORT, 15
.set ss1__0__SHIFT, 1
.set ss1__AG, CYREG_PRT15_AG
.set ss1__AMUX, CYREG_PRT15_AMUX
.set ss1__BIE, CYREG_PRT15_BIE
.set ss1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ss1__BYP, CYREG_PRT15_BYP
.set ss1__CTL, CYREG_PRT15_CTL
.set ss1__DM0, CYREG_PRT15_DM0
.set ss1__DM1, CYREG_PRT15_DM1
.set ss1__DM2, CYREG_PRT15_DM2
.set ss1__DR, CYREG_PRT15_DR
.set ss1__INP_DIS, CYREG_PRT15_INP_DIS
.set ss1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ss1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ss1__LCD_EN, CYREG_PRT15_LCD_EN
.set ss1__MASK, 0x02
.set ss1__PORT, 15
.set ss1__PRT, CYREG_PRT15_PRT
.set ss1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ss1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ss1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ss1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ss1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ss1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ss1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ss1__PS, CYREG_PRT15_PS
.set ss1__SHIFT, 1
.set ss1__SLW, CYREG_PRT15_SLW

/* LCD1 */
.set LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set LCD1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set LCD1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set LCD1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set LCD1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set LCD1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set LCD1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set LCD1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set LCD1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set LCD1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set LCD1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set LCD1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set LCD1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set LCD1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set LCD1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set LCD1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set LCD1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set LCD1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set LCD1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set LCD1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set LCD1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set LCD1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set LCD1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set LCD1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set LCD1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set LCD1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set LCD1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set LCD1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set LCD1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set LCD1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set LCD1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set LCD1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set LCD1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set LCD1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set LCD1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set LCD1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set LCD1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set LCD1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set LCD1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set LCD1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set LCD1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set LCD1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set LCD1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set LCD1_BUART_sRX_RxSts__3__MASK, 0x08
.set LCD1_BUART_sRX_RxSts__3__POS, 3
.set LCD1_BUART_sRX_RxSts__4__MASK, 0x10
.set LCD1_BUART_sRX_RxSts__4__POS, 4
.set LCD1_BUART_sRX_RxSts__5__MASK, 0x20
.set LCD1_BUART_sRX_RxSts__5__POS, 5
.set LCD1_BUART_sRX_RxSts__MASK, 0x38
.set LCD1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set LCD1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set LCD1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB03_ST
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB11_A0
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB11_A1
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB11_D0
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB11_D1
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB11_F0
.set LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB11_F1
.set LCD1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set LCD1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set LCD1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set LCD1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set LCD1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set LCD1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set LCD1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set LCD1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set LCD1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set LCD1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set LCD1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set LCD1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set LCD1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set LCD1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set LCD1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set LCD1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set LCD1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set LCD1_BUART_sTX_TxSts__0__MASK, 0x01
.set LCD1_BUART_sTX_TxSts__0__POS, 0
.set LCD1_BUART_sTX_TxSts__1__MASK, 0x02
.set LCD1_BUART_sTX_TxSts__1__POS, 1
.set LCD1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set LCD1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set LCD1_BUART_sTX_TxSts__2__MASK, 0x04
.set LCD1_BUART_sTX_TxSts__2__POS, 2
.set LCD1_BUART_sTX_TxSts__3__MASK, 0x08
.set LCD1_BUART_sTX_TxSts__3__POS, 3
.set LCD1_BUART_sTX_TxSts__MASK, 0x0F
.set LCD1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set LCD1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set LCD1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set LCD1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set LCD1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set LCD1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set LCD1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set LCD1_IntClock__INDEX, 0x03
.set LCD1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LCD1_IntClock__PM_ACT_MSK, 0x08
.set LCD1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LCD1_IntClock__PM_STBY_MSK, 0x08
.set LCD1_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set LCD1_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set LCD1_RXInternalInterrupt__INTC_MASK, 0x01
.set LCD1_RXInternalInterrupt__INTC_NUMBER, 0
.set LCD1_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set LCD1_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set LCD1_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set LCD1_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LCD2 */
.set LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set LCD2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set LCD2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set LCD2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set LCD2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set LCD2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set LCD2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set LCD2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set LCD2_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set LCD2_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set LCD2_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB10_CTL
.set LCD2_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set LCD2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set LCD2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set LCD2_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set LCD2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set LCD2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set LCD2_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set LCD2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set LCD2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set LCD2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set LCD2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set LCD2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set LCD2_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set LCD2_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set LCD2_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set LCD2_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set LCD2_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set LCD2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set LCD2_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set LCD2_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set LCD2_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set LCD2_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set LCD2_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set LCD2_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set LCD2_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set LCD2_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set LCD2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set LCD2_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set LCD2_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set LCD2_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set LCD2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set LCD2_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set LCD2_BUART_sRX_RxSts__3__MASK, 0x08
.set LCD2_BUART_sRX_RxSts__3__POS, 3
.set LCD2_BUART_sRX_RxSts__4__MASK, 0x10
.set LCD2_BUART_sRX_RxSts__4__POS, 4
.set LCD2_BUART_sRX_RxSts__5__MASK, 0x20
.set LCD2_BUART_sRX_RxSts__5__POS, 5
.set LCD2_BUART_sRX_RxSts__MASK, 0x38
.set LCD2_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set LCD2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set LCD2_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set LCD2_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set LCD2_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set LCD2_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set LCD2_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set LCD2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set LCD2_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set LCD2_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set LCD2_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set LCD2_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set LCD2_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set LCD2_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set LCD2_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set LCD2_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set LCD2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set LCD2_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set LCD2_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set LCD2_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set LCD2_BUART_sTX_TxSts__0__MASK, 0x01
.set LCD2_BUART_sTX_TxSts__0__POS, 0
.set LCD2_BUART_sTX_TxSts__1__MASK, 0x02
.set LCD2_BUART_sTX_TxSts__1__POS, 1
.set LCD2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set LCD2_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set LCD2_BUART_sTX_TxSts__2__MASK, 0x04
.set LCD2_BUART_sTX_TxSts__2__POS, 2
.set LCD2_BUART_sTX_TxSts__3__MASK, 0x08
.set LCD2_BUART_sTX_TxSts__3__POS, 3
.set LCD2_BUART_sTX_TxSts__MASK, 0x0F
.set LCD2_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set LCD2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set LCD2_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set LCD2_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set LCD2_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set LCD2_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set LCD2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set LCD2_IntClock__INDEX, 0x02
.set LCD2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LCD2_IntClock__PM_ACT_MSK, 0x04
.set LCD2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LCD2_IntClock__PM_STBY_MSK, 0x04
.set LCD2_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set LCD2_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set LCD2_RXInternalInterrupt__INTC_MASK, 0x02
.set LCD2_RXInternalInterrupt__INTC_NUMBER, 1
.set LCD2_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set LCD2_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set LCD2_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set LCD2_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PKey */
.set PKey__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set PKey__0__MASK, 0x80
.set PKey__0__PC, CYREG_PRT2_PC7
.set PKey__0__PORT, 2
.set PKey__0__SHIFT, 7
.set PKey__AG, CYREG_PRT2_AG
.set PKey__AMUX, CYREG_PRT2_AMUX
.set PKey__BIE, CYREG_PRT2_BIE
.set PKey__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PKey__BYP, CYREG_PRT2_BYP
.set PKey__CTL, CYREG_PRT2_CTL
.set PKey__DM0, CYREG_PRT2_DM0
.set PKey__DM1, CYREG_PRT2_DM1
.set PKey__DM2, CYREG_PRT2_DM2
.set PKey__DR, CYREG_PRT2_DR
.set PKey__INP_DIS, CYREG_PRT2_INP_DIS
.set PKey__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PKey__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PKey__LCD_EN, CYREG_PRT2_LCD_EN
.set PKey__MASK, 0x80
.set PKey__PORT, 2
.set PKey__PRT, CYREG_PRT2_PRT
.set PKey__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PKey__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PKey__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PKey__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PKey__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PKey__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PKey__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PKey__PS, CYREG_PRT2_PS
.set PKey__SHIFT, 7
.set PKey__SLW, CYREG_PRT2_SLW

/* PSOC */
.set PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PSOC_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PSOC_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PSOC_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PSOC_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PSOC_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PSOC_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PSOC_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PSOC_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set PSOC_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PSOC_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set PSOC_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PSOC_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PSOC_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PSOC_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set PSOC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PSOC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set PSOC_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set PSOC_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PSOC_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PSOC_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PSOC_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set PSOC_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set PSOC_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set PSOC_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set PSOC_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set PSOC_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set PSOC_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set PSOC_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set PSOC_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set PSOC_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set PSOC_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PSOC_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set PSOC_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set PSOC_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set PSOC_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PSOC_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PSOC_BUART_sRX_RxSts__3__MASK, 0x08
.set PSOC_BUART_sRX_RxSts__3__POS, 3
.set PSOC_BUART_sRX_RxSts__4__MASK, 0x10
.set PSOC_BUART_sRX_RxSts__4__POS, 4
.set PSOC_BUART_sRX_RxSts__5__MASK, 0x20
.set PSOC_BUART_sRX_RxSts__5__POS, 5
.set PSOC_BUART_sRX_RxSts__MASK, 0x38
.set PSOC_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB15_MSK
.set PSOC_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PSOC_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB15_ST
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set PSOC_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set PSOC_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set PSOC_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set PSOC_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set PSOC_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set PSOC_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set PSOC_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PSOC_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set PSOC_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set PSOC_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set PSOC_BUART_sTX_TxSts__0__MASK, 0x01
.set PSOC_BUART_sTX_TxSts__0__POS, 0
.set PSOC_BUART_sTX_TxSts__1__MASK, 0x02
.set PSOC_BUART_sTX_TxSts__1__POS, 1
.set PSOC_BUART_sTX_TxSts__2__MASK, 0x04
.set PSOC_BUART_sTX_TxSts__2__POS, 2
.set PSOC_BUART_sTX_TxSts__3__MASK, 0x08
.set PSOC_BUART_sTX_TxSts__3__POS, 3
.set PSOC_BUART_sTX_TxSts__MASK, 0x0F
.set PSOC_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set PSOC_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PSOC_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB11_ST
.set PSOC_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set PSOC_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set PSOC_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set PSOC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set PSOC_IntClock__INDEX, 0x01
.set PSOC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PSOC_IntClock__PM_ACT_MSK, 0x02
.set PSOC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PSOC_IntClock__PM_STBY_MSK, 0x02
.set PSOC_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set PSOC_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set PSOC_RXInternalInterrupt__INTC_MASK, 0x04
.set PSOC_RXInternalInterrupt__INTC_NUMBER, 2
.set PSOC_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set PSOC_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set PSOC_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set PSOC_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB05_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB05_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB05_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB05_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB05_ST
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB04_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB04_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB04_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB04_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB04_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB04_F1
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set SPIM_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_BSPIM_TxStsReg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set SPIM_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPIM_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPIM_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPIM_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_IntClock__INDEX, 0x00
.set SPIM_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_IntClock__PM_ACT_MSK, 0x01
.set SPIM_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_IntClock__PM_STBY_MSK, 0x01

/* WIFI */
.set WIFI_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set WIFI_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set WIFI_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set WIFI_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set WIFI_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set WIFI_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set WIFI_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set WIFI_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set WIFI_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set WIFI_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set WIFI_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set WIFI_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set WIFI_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set WIFI_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set WIFI_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set WIFI_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set WIFI_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set WIFI_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set WIFI_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set WIFI_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set WIFI_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set WIFI_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set WIFI_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set WIFI_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set WIFI_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set WIFI_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set WIFI_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set WIFI_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set WIFI_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set WIFI_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set WIFI_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set WIFI_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set WIFI_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set WIFI_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set WIFI_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set WIFI_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set WIFI_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set WIFI_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set WIFI_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set WIFI_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set WIFI_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set WIFI_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set WIFI_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set WIFI_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set WIFI_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set WIFI_BUART_sRX_RxSts__3__MASK, 0x08
.set WIFI_BUART_sRX_RxSts__3__POS, 3
.set WIFI_BUART_sRX_RxSts__4__MASK, 0x10
.set WIFI_BUART_sRX_RxSts__4__POS, 4
.set WIFI_BUART_sRX_RxSts__5__MASK, 0x20
.set WIFI_BUART_sRX_RxSts__5__POS, 5
.set WIFI_BUART_sRX_RxSts__MASK, 0x38
.set WIFI_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set WIFI_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set WIFI_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB00_A0
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB00_A1
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB00_D0
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB00_D1
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB00_F0
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB00_F1
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set WIFI_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set WIFI_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set WIFI_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set WIFI_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set WIFI_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set WIFI_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set WIFI_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set WIFI_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set WIFI_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set WIFI_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set WIFI_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set WIFI_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set WIFI_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set WIFI_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set WIFI_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set WIFI_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set WIFI_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set WIFI_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set WIFI_BUART_sTX_TxSts__0__MASK, 0x01
.set WIFI_BUART_sTX_TxSts__0__POS, 0
.set WIFI_BUART_sTX_TxSts__1__MASK, 0x02
.set WIFI_BUART_sTX_TxSts__1__POS, 1
.set WIFI_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set WIFI_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set WIFI_BUART_sTX_TxSts__2__MASK, 0x04
.set WIFI_BUART_sTX_TxSts__2__POS, 2
.set WIFI_BUART_sTX_TxSts__3__MASK, 0x08
.set WIFI_BUART_sTX_TxSts__3__POS, 3
.set WIFI_BUART_sTX_TxSts__MASK, 0x0F
.set WIFI_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set WIFI_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set WIFI_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set WIFI_IntClock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set WIFI_IntClock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set WIFI_IntClock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set WIFI_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set WIFI_IntClock__INDEX, 0x05
.set WIFI_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WIFI_IntClock__PM_ACT_MSK, 0x20
.set WIFI_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WIFI_IntClock__PM_STBY_MSK, 0x20

/* XBee */
.set XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set XBee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set XBee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set XBee_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set XBee_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set XBee_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set XBee_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set XBee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set XBee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set XBee_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set XBee_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set XBee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set XBee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set XBee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set XBee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set XBee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set XBee_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set XBee_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set XBee_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set XBee_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set XBee_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set XBee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set XBee_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set XBee_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set XBee_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set XBee_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB05_A0
.set XBee_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB05_A1
.set XBee_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set XBee_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB05_D0
.set XBee_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB05_D1
.set XBee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set XBee_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set XBee_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB05_F0
.set XBee_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB05_F1
.set XBee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set XBee_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set XBee_BUART_sRX_RxSts__3__MASK, 0x08
.set XBee_BUART_sRX_RxSts__3__POS, 3
.set XBee_BUART_sRX_RxSts__4__MASK, 0x10
.set XBee_BUART_sRX_RxSts__4__POS, 4
.set XBee_BUART_sRX_RxSts__5__MASK, 0x20
.set XBee_BUART_sRX_RxSts__5__POS, 5
.set XBee_BUART_sRX_RxSts__MASK, 0x38
.set XBee_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB01_MSK
.set XBee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set XBee_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB01_ST
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB15_A0
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB15_A1
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB15_D0
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB15_D1
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB15_F0
.set XBee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB15_F1
.set XBee_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set XBee_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set XBee_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set XBee_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set XBee_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set XBee_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set XBee_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set XBee_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set XBee_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set XBee_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set XBee_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set XBee_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set XBee_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set XBee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set XBee_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set XBee_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set XBee_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set XBee_BUART_sTX_TxSts__0__MASK, 0x01
.set XBee_BUART_sTX_TxSts__0__POS, 0
.set XBee_BUART_sTX_TxSts__1__MASK, 0x02
.set XBee_BUART_sTX_TxSts__1__POS, 1
.set XBee_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set XBee_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set XBee_BUART_sTX_TxSts__2__MASK, 0x04
.set XBee_BUART_sTX_TxSts__2__POS, 2
.set XBee_BUART_sTX_TxSts__3__MASK, 0x08
.set XBee_BUART_sTX_TxSts__3__POS, 3
.set XBee_BUART_sTX_TxSts__MASK, 0x0F
.set XBee_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB14_MSK
.set XBee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set XBee_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB14_ST
.set XBee_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set XBee_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set XBee_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set XBee_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set XBee_IntClock__INDEX, 0x04
.set XBee_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set XBee_IntClock__PM_ACT_MSK, 0x10
.set XBee_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set XBee_IntClock__PM_STBY_MSK, 0x10
.set XBee_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set XBee_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set XBee_RXInternalInterrupt__INTC_MASK, 0x08
.set XBee_RXInternalInterrupt__INTC_NUMBER, 3
.set XBee_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set XBee_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set XBee_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set XBee_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* miso */
.set miso__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set miso__0__MASK, 0x20
.set miso__0__PC, CYREG_PRT3_PC5
.set miso__0__PORT, 3
.set miso__0__SHIFT, 5
.set miso__AG, CYREG_PRT3_AG
.set miso__AMUX, CYREG_PRT3_AMUX
.set miso__BIE, CYREG_PRT3_BIE
.set miso__BIT_MASK, CYREG_PRT3_BIT_MASK
.set miso__BYP, CYREG_PRT3_BYP
.set miso__CTL, CYREG_PRT3_CTL
.set miso__DM0, CYREG_PRT3_DM0
.set miso__DM1, CYREG_PRT3_DM1
.set miso__DM2, CYREG_PRT3_DM2
.set miso__DR, CYREG_PRT3_DR
.set miso__INP_DIS, CYREG_PRT3_INP_DIS
.set miso__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set miso__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set miso__LCD_EN, CYREG_PRT3_LCD_EN
.set miso__MASK, 0x20
.set miso__PORT, 3
.set miso__PRT, CYREG_PRT3_PRT
.set miso__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set miso__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set miso__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set miso__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set miso__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set miso__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set miso__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set miso__PS, CYREG_PRT3_PS
.set miso__SHIFT, 5
.set miso__SLW, CYREG_PRT3_SLW

/* mosi */
.set mosi__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set mosi__0__MASK, 0x40
.set mosi__0__PC, CYREG_PRT3_PC6
.set mosi__0__PORT, 3
.set mosi__0__SHIFT, 6
.set mosi__AG, CYREG_PRT3_AG
.set mosi__AMUX, CYREG_PRT3_AMUX
.set mosi__BIE, CYREG_PRT3_BIE
.set mosi__BIT_MASK, CYREG_PRT3_BIT_MASK
.set mosi__BYP, CYREG_PRT3_BYP
.set mosi__CTL, CYREG_PRT3_CTL
.set mosi__DM0, CYREG_PRT3_DM0
.set mosi__DM1, CYREG_PRT3_DM1
.set mosi__DM2, CYREG_PRT3_DM2
.set mosi__DR, CYREG_PRT3_DR
.set mosi__INP_DIS, CYREG_PRT3_INP_DIS
.set mosi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set mosi__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set mosi__LCD_EN, CYREG_PRT3_LCD_EN
.set mosi__MASK, 0x40
.set mosi__PORT, 3
.set mosi__PRT, CYREG_PRT3_PRT
.set mosi__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set mosi__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set mosi__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set mosi__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set mosi__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set mosi__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set mosi__PS, CYREG_PRT3_PS
.set mosi__SHIFT, 6
.set mosi__SLW, CYREG_PRT3_SLW

/* sclk */
.set sclk__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set sclk__0__MASK, 0x80
.set sclk__0__PC, CYREG_PRT3_PC7
.set sclk__0__PORT, 3
.set sclk__0__SHIFT, 7
.set sclk__AG, CYREG_PRT3_AG
.set sclk__AMUX, CYREG_PRT3_AMUX
.set sclk__BIE, CYREG_PRT3_BIE
.set sclk__BIT_MASK, CYREG_PRT3_BIT_MASK
.set sclk__BYP, CYREG_PRT3_BYP
.set sclk__CTL, CYREG_PRT3_CTL
.set sclk__DM0, CYREG_PRT3_DM0
.set sclk__DM1, CYREG_PRT3_DM1
.set sclk__DM2, CYREG_PRT3_DM2
.set sclk__DR, CYREG_PRT3_DR
.set sclk__INP_DIS, CYREG_PRT3_INP_DIS
.set sclk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set sclk__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set sclk__LCD_EN, CYREG_PRT3_LCD_EN
.set sclk__MASK, 0x80
.set sclk__PORT, 3
.set sclk__PRT, CYREG_PRT3_PRT
.set sclk__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set sclk__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set sclk__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set sclk__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set sclk__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set sclk__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set sclk__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set sclk__PS, CYREG_PRT3_PS
.set sclk__SHIFT, 7
.set sclk__SLW, CYREG_PRT3_SLW

/* Rx_GSM */
.set Rx_GSM__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Rx_GSM__0__MASK, 0x10
.set Rx_GSM__0__PC, CYREG_PRT12_PC4
.set Rx_GSM__0__PORT, 12
.set Rx_GSM__0__SHIFT, 4
.set Rx_GSM__AG, CYREG_PRT12_AG
.set Rx_GSM__BIE, CYREG_PRT12_BIE
.set Rx_GSM__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_GSM__BYP, CYREG_PRT12_BYP
.set Rx_GSM__DM0, CYREG_PRT12_DM0
.set Rx_GSM__DM1, CYREG_PRT12_DM1
.set Rx_GSM__DM2, CYREG_PRT12_DM2
.set Rx_GSM__DR, CYREG_PRT12_DR
.set Rx_GSM__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_GSM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_GSM__MASK, 0x10
.set Rx_GSM__PORT, 12
.set Rx_GSM__PRT, CYREG_PRT12_PRT
.set Rx_GSM__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_GSM__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_GSM__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_GSM__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_GSM__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_GSM__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_GSM__PS, CYREG_PRT12_PS
.set Rx_GSM__SHIFT, 4
.set Rx_GSM__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_GSM__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_GSM__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_GSM__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_GSM__SLW, CYREG_PRT12_SLW

/* Tx_GSM */
.set Tx_GSM__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set Tx_GSM__0__MASK, 0x20
.set Tx_GSM__0__PC, CYREG_PRT12_PC5
.set Tx_GSM__0__PORT, 12
.set Tx_GSM__0__SHIFT, 5
.set Tx_GSM__AG, CYREG_PRT12_AG
.set Tx_GSM__BIE, CYREG_PRT12_BIE
.set Tx_GSM__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_GSM__BYP, CYREG_PRT12_BYP
.set Tx_GSM__DM0, CYREG_PRT12_DM0
.set Tx_GSM__DM1, CYREG_PRT12_DM1
.set Tx_GSM__DM2, CYREG_PRT12_DM2
.set Tx_GSM__DR, CYREG_PRT12_DR
.set Tx_GSM__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_GSM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_GSM__MASK, 0x20
.set Tx_GSM__PORT, 12
.set Tx_GSM__PRT, CYREG_PRT12_PRT
.set Tx_GSM__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_GSM__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_GSM__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_GSM__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_GSM__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_GSM__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_GSM__PS, CYREG_PRT12_PS
.set Tx_GSM__SHIFT, 5
.set Tx_GSM__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_GSM__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_GSM__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_GSM__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_GSM__SLW, CYREG_PRT12_SLW

/* Rx_LCD1 */
.set Rx_LCD1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Rx_LCD1__0__MASK, 0x80
.set Rx_LCD1__0__PC, CYREG_PRT1_PC7
.set Rx_LCD1__0__PORT, 1
.set Rx_LCD1__0__SHIFT, 7
.set Rx_LCD1__AG, CYREG_PRT1_AG
.set Rx_LCD1__AMUX, CYREG_PRT1_AMUX
.set Rx_LCD1__BIE, CYREG_PRT1_BIE
.set Rx_LCD1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_LCD1__BYP, CYREG_PRT1_BYP
.set Rx_LCD1__CTL, CYREG_PRT1_CTL
.set Rx_LCD1__DM0, CYREG_PRT1_DM0
.set Rx_LCD1__DM1, CYREG_PRT1_DM1
.set Rx_LCD1__DM2, CYREG_PRT1_DM2
.set Rx_LCD1__DR, CYREG_PRT1_DR
.set Rx_LCD1__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_LCD1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rx_LCD1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_LCD1__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_LCD1__MASK, 0x80
.set Rx_LCD1__PORT, 1
.set Rx_LCD1__PRT, CYREG_PRT1_PRT
.set Rx_LCD1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_LCD1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_LCD1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_LCD1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_LCD1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_LCD1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_LCD1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_LCD1__PS, CYREG_PRT1_PS
.set Rx_LCD1__SHIFT, 7
.set Rx_LCD1__SLW, CYREG_PRT1_SLW

/* Rx_LCD2 */
.set Rx_LCD2__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Rx_LCD2__0__MASK, 0x20
.set Rx_LCD2__0__PC, CYREG_PRT1_PC5
.set Rx_LCD2__0__PORT, 1
.set Rx_LCD2__0__SHIFT, 5
.set Rx_LCD2__AG, CYREG_PRT1_AG
.set Rx_LCD2__AMUX, CYREG_PRT1_AMUX
.set Rx_LCD2__BIE, CYREG_PRT1_BIE
.set Rx_LCD2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_LCD2__BYP, CYREG_PRT1_BYP
.set Rx_LCD2__CTL, CYREG_PRT1_CTL
.set Rx_LCD2__DM0, CYREG_PRT1_DM0
.set Rx_LCD2__DM1, CYREG_PRT1_DM1
.set Rx_LCD2__DM2, CYREG_PRT1_DM2
.set Rx_LCD2__DR, CYREG_PRT1_DR
.set Rx_LCD2__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_LCD2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rx_LCD2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_LCD2__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_LCD2__MASK, 0x20
.set Rx_LCD2__PORT, 1
.set Rx_LCD2__PRT, CYREG_PRT1_PRT
.set Rx_LCD2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_LCD2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_LCD2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_LCD2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_LCD2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_LCD2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_LCD2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_LCD2__PS, CYREG_PRT1_PS
.set Rx_LCD2__SHIFT, 5
.set Rx_LCD2__SLW, CYREG_PRT1_SLW

/* Rx_Psoc */
.set Rx_Psoc__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Rx_Psoc__0__MASK, 0x01
.set Rx_Psoc__0__PC, CYREG_PRT3_PC0
.set Rx_Psoc__0__PORT, 3
.set Rx_Psoc__0__SHIFT, 0
.set Rx_Psoc__AG, CYREG_PRT3_AG
.set Rx_Psoc__AMUX, CYREG_PRT3_AMUX
.set Rx_Psoc__BIE, CYREG_PRT3_BIE
.set Rx_Psoc__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_Psoc__BYP, CYREG_PRT3_BYP
.set Rx_Psoc__CTL, CYREG_PRT3_CTL
.set Rx_Psoc__DM0, CYREG_PRT3_DM0
.set Rx_Psoc__DM1, CYREG_PRT3_DM1
.set Rx_Psoc__DM2, CYREG_PRT3_DM2
.set Rx_Psoc__DR, CYREG_PRT3_DR
.set Rx_Psoc__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_Psoc__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx_Psoc__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_Psoc__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_Psoc__MASK, 0x01
.set Rx_Psoc__PORT, 3
.set Rx_Psoc__PRT, CYREG_PRT3_PRT
.set Rx_Psoc__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_Psoc__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_Psoc__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_Psoc__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_Psoc__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_Psoc__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_Psoc__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_Psoc__PS, CYREG_PRT3_PS
.set Rx_Psoc__SHIFT, 0
.set Rx_Psoc__SLW, CYREG_PRT3_SLW

/* Rx_XBee */
.set Rx_XBee__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Rx_XBee__0__MASK, 0x04
.set Rx_XBee__0__PC, CYREG_PRT12_PC2
.set Rx_XBee__0__PORT, 12
.set Rx_XBee__0__SHIFT, 2
.set Rx_XBee__AG, CYREG_PRT12_AG
.set Rx_XBee__BIE, CYREG_PRT12_BIE
.set Rx_XBee__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_XBee__BYP, CYREG_PRT12_BYP
.set Rx_XBee__DM0, CYREG_PRT12_DM0
.set Rx_XBee__DM1, CYREG_PRT12_DM1
.set Rx_XBee__DM2, CYREG_PRT12_DM2
.set Rx_XBee__DR, CYREG_PRT12_DR
.set Rx_XBee__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_XBee__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_XBee__MASK, 0x04
.set Rx_XBee__PORT, 12
.set Rx_XBee__PRT, CYREG_PRT12_PRT
.set Rx_XBee__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_XBee__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_XBee__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_XBee__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_XBee__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_XBee__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_XBee__PS, CYREG_PRT12_PS
.set Rx_XBee__SHIFT, 2
.set Rx_XBee__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_XBee__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_XBee__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_XBee__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_XBee__SLW, CYREG_PRT12_SLW

/* Rx_wifi */
.set Rx_wifi__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Rx_wifi__0__MASK, 0x08
.set Rx_wifi__0__PC, CYREG_PRT3_PC3
.set Rx_wifi__0__PORT, 3
.set Rx_wifi__0__SHIFT, 3
.set Rx_wifi__AG, CYREG_PRT3_AG
.set Rx_wifi__AMUX, CYREG_PRT3_AMUX
.set Rx_wifi__BIE, CYREG_PRT3_BIE
.set Rx_wifi__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_wifi__BYP, CYREG_PRT3_BYP
.set Rx_wifi__CTL, CYREG_PRT3_CTL
.set Rx_wifi__DM0, CYREG_PRT3_DM0
.set Rx_wifi__DM1, CYREG_PRT3_DM1
.set Rx_wifi__DM2, CYREG_PRT3_DM2
.set Rx_wifi__DR, CYREG_PRT3_DR
.set Rx_wifi__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_wifi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx_wifi__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_wifi__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_wifi__MASK, 0x08
.set Rx_wifi__PORT, 3
.set Rx_wifi__PRT, CYREG_PRT3_PRT
.set Rx_wifi__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_wifi__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_wifi__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_wifi__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_wifi__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_wifi__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_wifi__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_wifi__PS, CYREG_PRT3_PS
.set Rx_wifi__SHIFT, 3
.set Rx_wifi__SLW, CYREG_PRT3_SLW

/* Tx_LCD1 */
.set Tx_LCD1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Tx_LCD1__0__MASK, 0x40
.set Tx_LCD1__0__PC, CYREG_PRT1_PC6
.set Tx_LCD1__0__PORT, 1
.set Tx_LCD1__0__SHIFT, 6
.set Tx_LCD1__AG, CYREG_PRT1_AG
.set Tx_LCD1__AMUX, CYREG_PRT1_AMUX
.set Tx_LCD1__BIE, CYREG_PRT1_BIE
.set Tx_LCD1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_LCD1__BYP, CYREG_PRT1_BYP
.set Tx_LCD1__CTL, CYREG_PRT1_CTL
.set Tx_LCD1__DM0, CYREG_PRT1_DM0
.set Tx_LCD1__DM1, CYREG_PRT1_DM1
.set Tx_LCD1__DM2, CYREG_PRT1_DM2
.set Tx_LCD1__DR, CYREG_PRT1_DR
.set Tx_LCD1__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_LCD1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_LCD1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_LCD1__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_LCD1__MASK, 0x40
.set Tx_LCD1__PORT, 1
.set Tx_LCD1__PRT, CYREG_PRT1_PRT
.set Tx_LCD1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_LCD1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_LCD1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_LCD1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_LCD1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_LCD1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_LCD1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_LCD1__PS, CYREG_PRT1_PS
.set Tx_LCD1__SHIFT, 6
.set Tx_LCD1__SLW, CYREG_PRT1_SLW

/* Tx_LCD2 */
.set Tx_LCD2__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Tx_LCD2__0__MASK, 0x10
.set Tx_LCD2__0__PC, CYREG_PRT1_PC4
.set Tx_LCD2__0__PORT, 1
.set Tx_LCD2__0__SHIFT, 4
.set Tx_LCD2__AG, CYREG_PRT1_AG
.set Tx_LCD2__AMUX, CYREG_PRT1_AMUX
.set Tx_LCD2__BIE, CYREG_PRT1_BIE
.set Tx_LCD2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_LCD2__BYP, CYREG_PRT1_BYP
.set Tx_LCD2__CTL, CYREG_PRT1_CTL
.set Tx_LCD2__DM0, CYREG_PRT1_DM0
.set Tx_LCD2__DM1, CYREG_PRT1_DM1
.set Tx_LCD2__DM2, CYREG_PRT1_DM2
.set Tx_LCD2__DR, CYREG_PRT1_DR
.set Tx_LCD2__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_LCD2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_LCD2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_LCD2__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_LCD2__MASK, 0x10
.set Tx_LCD2__PORT, 1
.set Tx_LCD2__PRT, CYREG_PRT1_PRT
.set Tx_LCD2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_LCD2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_LCD2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_LCD2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_LCD2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_LCD2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_LCD2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_LCD2__PS, CYREG_PRT1_PS
.set Tx_LCD2__SHIFT, 4
.set Tx_LCD2__SLW, CYREG_PRT1_SLW

/* Tx_Psoc */
.set Tx_Psoc__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Tx_Psoc__0__MASK, 0x02
.set Tx_Psoc__0__PC, CYREG_PRT3_PC1
.set Tx_Psoc__0__PORT, 3
.set Tx_Psoc__0__SHIFT, 1
.set Tx_Psoc__AG, CYREG_PRT3_AG
.set Tx_Psoc__AMUX, CYREG_PRT3_AMUX
.set Tx_Psoc__BIE, CYREG_PRT3_BIE
.set Tx_Psoc__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tx_Psoc__BYP, CYREG_PRT3_BYP
.set Tx_Psoc__CTL, CYREG_PRT3_CTL
.set Tx_Psoc__DM0, CYREG_PRT3_DM0
.set Tx_Psoc__DM1, CYREG_PRT3_DM1
.set Tx_Psoc__DM2, CYREG_PRT3_DM2
.set Tx_Psoc__DR, CYREG_PRT3_DR
.set Tx_Psoc__INP_DIS, CYREG_PRT3_INP_DIS
.set Tx_Psoc__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Tx_Psoc__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tx_Psoc__LCD_EN, CYREG_PRT3_LCD_EN
.set Tx_Psoc__MASK, 0x02
.set Tx_Psoc__PORT, 3
.set Tx_Psoc__PRT, CYREG_PRT3_PRT
.set Tx_Psoc__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tx_Psoc__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tx_Psoc__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tx_Psoc__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tx_Psoc__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tx_Psoc__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tx_Psoc__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tx_Psoc__PS, CYREG_PRT3_PS
.set Tx_Psoc__SHIFT, 1
.set Tx_Psoc__SLW, CYREG_PRT3_SLW

/* Tx_XBee */
.set Tx_XBee__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Tx_XBee__0__MASK, 0x08
.set Tx_XBee__0__PC, CYREG_PRT12_PC3
.set Tx_XBee__0__PORT, 12
.set Tx_XBee__0__SHIFT, 3
.set Tx_XBee__AG, CYREG_PRT12_AG
.set Tx_XBee__BIE, CYREG_PRT12_BIE
.set Tx_XBee__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_XBee__BYP, CYREG_PRT12_BYP
.set Tx_XBee__DM0, CYREG_PRT12_DM0
.set Tx_XBee__DM1, CYREG_PRT12_DM1
.set Tx_XBee__DM2, CYREG_PRT12_DM2
.set Tx_XBee__DR, CYREG_PRT12_DR
.set Tx_XBee__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_XBee__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_XBee__MASK, 0x08
.set Tx_XBee__PORT, 12
.set Tx_XBee__PRT, CYREG_PRT12_PRT
.set Tx_XBee__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_XBee__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_XBee__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_XBee__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_XBee__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_XBee__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_XBee__PS, CYREG_PRT12_PS
.set Tx_XBee__SHIFT, 3
.set Tx_XBee__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_XBee__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_XBee__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_XBee__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_XBee__SLW, CYREG_PRT12_SLW

/* Tx_wifi */
.set Tx_wifi__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Tx_wifi__0__MASK, 0x10
.set Tx_wifi__0__PC, CYREG_PRT3_PC4
.set Tx_wifi__0__PORT, 3
.set Tx_wifi__0__SHIFT, 4
.set Tx_wifi__AG, CYREG_PRT3_AG
.set Tx_wifi__AMUX, CYREG_PRT3_AMUX
.set Tx_wifi__BIE, CYREG_PRT3_BIE
.set Tx_wifi__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tx_wifi__BYP, CYREG_PRT3_BYP
.set Tx_wifi__CTL, CYREG_PRT3_CTL
.set Tx_wifi__DM0, CYREG_PRT3_DM0
.set Tx_wifi__DM1, CYREG_PRT3_DM1
.set Tx_wifi__DM2, CYREG_PRT3_DM2
.set Tx_wifi__DR, CYREG_PRT3_DR
.set Tx_wifi__INP_DIS, CYREG_PRT3_INP_DIS
.set Tx_wifi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Tx_wifi__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tx_wifi__LCD_EN, CYREG_PRT3_LCD_EN
.set Tx_wifi__MASK, 0x10
.set Tx_wifi__PORT, 3
.set Tx_wifi__PRT, CYREG_PRT3_PRT
.set Tx_wifi__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tx_wifi__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tx_wifi__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tx_wifi__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tx_wifi__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tx_wifi__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tx_wifi__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tx_wifi__PS, CYREG_PRT3_PS
.set Tx_wifi__SHIFT, 4
.set Tx_wifi__SLW, CYREG_PRT3_SLW

/* isr_LCD */
.set isr_LCD__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_LCD__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_LCD__INTC_MASK, 0x20000
.set isr_LCD__INTC_NUMBER, 17
.set isr_LCD__INTC_PRIOR_NUM, 7
.set isr_LCD__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set isr_LCD__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_LCD__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SelectSS */
.set SelectSS_Sync_ctrl_reg__0__MASK, 0x01
.set SelectSS_Sync_ctrl_reg__0__POS, 0
.set SelectSS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SelectSS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SelectSS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SelectSS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SelectSS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SelectSS_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SelectSS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SelectSS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SelectSS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SelectSS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SelectSS_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set SelectSS_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SelectSS_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set SelectSS_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SelectSS_Sync_ctrl_reg__MASK, 0x01
.set SelectSS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SelectSS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SelectSS_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* isr_psoc */
.set isr_psoc__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_psoc__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_psoc__INTC_MASK, 0x40000
.set isr_psoc__INTC_NUMBER, 18
.set isr_psoc__INTC_PRIOR_NUM, 7
.set isr_psoc__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set isr_psoc__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_psoc__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timer_LCD */
.set Timer_LCD_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_LCD_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_LCD_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_LCD_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_LCD_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_LCD_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_LCD_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_LCD_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_LCD_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_LCD_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_LCD_TimerHW__PM_ACT_MSK, 0x01
.set Timer_LCD_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_LCD_TimerHW__PM_STBY_MSK, 0x01
.set Timer_LCD_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_LCD_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_LCD_TimerHW__SR0, CYREG_TMR0_SR0

/* Timer_psoc */
.set Timer_psoc_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timer_psoc_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timer_psoc_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timer_psoc_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timer_psoc_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timer_psoc_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timer_psoc_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timer_psoc_TimerHW__PER0, CYREG_TMR1_PER0
.set Timer_psoc_TimerHW__PER1, CYREG_TMR1_PER1
.set Timer_psoc_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_psoc_TimerHW__PM_ACT_MSK, 0x02
.set Timer_psoc_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_psoc_TimerHW__PM_STBY_MSK, 0x02
.set Timer_psoc_TimerHW__RT0, CYREG_TMR1_RT0
.set Timer_psoc_TimerHW__RT1, CYREG_TMR1_RT1
.set Timer_psoc_TimerHW__SR0, CYREG_TMR1_SR0

/* Psoc_status */
.set Psoc_status__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Psoc_status__0__MASK, 0x01
.set Psoc_status__0__PC, CYREG_PRT0_PC0
.set Psoc_status__0__PORT, 0
.set Psoc_status__0__SHIFT, 0
.set Psoc_status__1__INTTYPE, CYREG_PICU0_INTTYPE1
.set Psoc_status__1__MASK, 0x02
.set Psoc_status__1__PC, CYREG_PRT0_PC1
.set Psoc_status__1__PORT, 0
.set Psoc_status__1__SHIFT, 1
.set Psoc_status__AG, CYREG_PRT0_AG
.set Psoc_status__AMUX, CYREG_PRT0_AMUX
.set Psoc_status__BIE, CYREG_PRT0_BIE
.set Psoc_status__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Psoc_status__BYP, CYREG_PRT0_BYP
.set Psoc_status__CTL, CYREG_PRT0_CTL
.set Psoc_status__DM0, CYREG_PRT0_DM0
.set Psoc_status__DM1, CYREG_PRT0_DM1
.set Psoc_status__DM2, CYREG_PRT0_DM2
.set Psoc_status__DR, CYREG_PRT0_DR
.set Psoc_status__INP_DIS, CYREG_PRT0_INP_DIS
.set Psoc_status__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Psoc_status__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Psoc_status__LCD_EN, CYREG_PRT0_LCD_EN
.set Psoc_status__MASK, 0x03
.set Psoc_status__PORT, 0
.set Psoc_status__PRT, CYREG_PRT0_PRT
.set Psoc_status__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Psoc_status__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Psoc_status__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Psoc_status__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Psoc_status__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Psoc_status__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Psoc_status__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Psoc_status__PS, CYREG_PRT0_PS
.set Psoc_status__SHIFT, 0
.set Psoc_status__SLW, CYREG_PRT0_SLW

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x07
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x80
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x80

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 66000000
.set BCLK__BUS_CLK__KHZ, 66000
.set BCLK__BUS_CLK__MHZ, 66
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
