============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Dec 15 2023  11:21:18 pm
  Module:                 final_project_top
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                           Instantiated/                              
         Register             Inferred               Type             
----------------------------------------------------------------------
reg0_AVERAGE_reg[0]        inferred      flip-flop asynchronous reset 
reg0_AVERAGE_reg[1]        inferred      flip-flop asynchronous reset 
reg0_AVERAGE_reg[2]        inferred      flip-flop asynchronous reset 
reg0_AVERAGE_reg[3]        inferred      flip-flop asynchronous reset 
reg0_AVERAGE_reg[4]        inferred      flip-flop asynchronous reset 
reg0_AVERAGE_reg[5]        inferred      flip-flop asynchronous reset 
reg0_AVERAGE_reg[6]        inferred      flip-flop asynchronous reset 
reg0_AVERAGE_reg[7]        inferred      flip-flop asynchronous reset 
reg0_AVERAGE_reg[8]        inferred      flip-flop asynchronous reset 
reg0_AVERAGE_reg[9]        inferred      flip-flop asynchronous reset 
reg0_AVERAGE_reg[10]       inferred      flip-flop asynchronous reset 
reg0_AVERAGE_reg[11]       inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[0][0]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[0][1]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[0][2]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[0][3]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[0][4]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[0][5]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[0][6]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[0][7]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[0][8]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[0][9]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[0][10]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[0][11]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[1][0]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[1][1]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[1][2]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[1][3]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[1][4]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[1][5]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[1][6]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[1][7]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[1][8]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[1][9]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[1][10]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[1][11]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[2][0]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[2][1]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[2][2]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[2][3]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[2][4]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[2][5]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[2][6]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[2][7]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[2][8]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[2][9]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[2][10]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[2][11]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[3][0]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[3][1]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[3][2]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[3][3]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[3][4]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[3][5]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[3][6]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[3][7]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[3][8]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[3][9]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[3][10]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[3][11]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[4][0]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[4][1]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[4][2]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[4][3]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[4][4]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[4][5]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[4][6]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[4][7]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[4][8]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[4][9]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[4][10]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[4][11]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[5][0]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[5][1]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[5][2]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[5][3]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[5][4]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[5][5]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[5][6]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[5][7]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[5][8]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[5][9]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[5][10]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[5][11]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[6][0]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[6][1]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[6][2]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[6][3]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[6][4]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[6][5]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[6][6]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[6][7]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[6][8]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[6][9]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[6][10]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[6][11]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[7][0]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[7][1]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[7][2]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[7][3]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[7][4]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[7][5]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[7][6]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[7][7]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[7][8]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[7][9]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[7][10]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[7][11]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[8][0]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[8][1]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[8][2]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[8][3]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[8][4]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[8][5]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[8][6]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[8][7]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[8][8]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[8][9]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[8][10]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[8][11]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[9][0]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[9][1]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[9][2]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[9][3]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[9][4]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[9][5]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[9][6]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[9][7]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[9][8]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[9][9]   inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[9][10]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[9][11]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[10][0]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[10][1]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[10][2]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[10][3]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[10][4]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[10][5]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[10][6]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[10][7]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[10][8]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[10][9]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[10][10] inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[10][11] inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[11][0]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[11][1]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[11][2]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[11][3]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[11][4]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[11][5]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[11][6]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[11][7]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[11][8]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[11][9]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[11][10] inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[11][11] inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[12][0]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[12][1]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[12][2]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[12][3]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[12][4]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[12][5]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[12][6]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[12][7]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[12][8]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[12][9]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[12][10] inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[12][11] inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[13][0]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[13][1]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[13][2]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[13][3]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[13][4]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[13][5]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[13][6]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[13][7]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[13][8]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[13][9]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[13][10] inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[13][11] inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[14][0]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[14][1]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[14][2]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[14][3]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[14][4]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[14][5]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[14][6]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[14][7]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[14][8]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[14][9]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[14][10] inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[14][11] inferred      flip-flop asynchronous reset 
reg1_AVERAGE_reg[0]        inferred      flip-flop asynchronous reset 
reg1_AVERAGE_reg[1]        inferred      flip-flop asynchronous reset 
reg1_AVERAGE_reg[2]        inferred      flip-flop asynchronous reset 
reg1_AVERAGE_reg[3]        inferred      flip-flop asynchronous reset 
reg1_AVERAGE_reg[4]        inferred      flip-flop asynchronous reset 
reg1_AVERAGE_reg[5]        inferred      flip-flop asynchronous reset 
reg1_AVERAGE_reg[6]        inferred      flip-flop asynchronous reset 
reg1_AVERAGE_reg[7]        inferred      flip-flop asynchronous reset 
reg1_AVERAGE_reg[8]        inferred      flip-flop asynchronous reset 
reg1_AVERAGE_reg[9]        inferred      flip-flop asynchronous reset 
reg1_AVERAGE_reg[10]       inferred      flip-flop asynchronous reset 
reg1_AVERAGE_reg[11]       inferred      flip-flop asynchronous reset 
reg1_DONE_reg              inferred      flip-flop asynchronous reset 
reg1_FIFO_FULL_reg         inferred      flip-flop asynchronous reset 
reg1_MODE_reg              inferred      flip-flop asynchronous reset 
reg_output_mode_reg        inferred      flip-flop asynchronous reset 
reg0_num_samples_reg[1]    inferred      flip-flop asynchronous reset 
reg0_num_samples_reg[2]    inferred      flip-flop asynchronous reset 
reg0_num_samples_reg[3]    inferred      flip-flop asynchronous reset 
reg0_num_samples_reg[4]    inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[0]    inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[1]    inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[2]    inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[3]    inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[4]    inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[5]    inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[6]    inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[7]    inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[8]    inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[9]    inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[10]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[11]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[12]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[13]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[14]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[15]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[16]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[17]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[18]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[19]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[20]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[21]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[22]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[23]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[27]   inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[0]     inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[1]     inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[2]     inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[3]     inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[8]     inferred      flip-flop asynchronous reset 
reg1_STD_DEV_reg[0]        inferred      flip-flop asynchronous reset 
reg1_STD_DEV_reg[1]        inferred      flip-flop asynchronous reset 
reg1_STD_DEV_reg[2]        inferred      flip-flop asynchronous reset 
reg1_STD_DEV_reg[3]        inferred      flip-flop asynchronous reset 
reg1_STD_DEV_reg[5]        inferred      flip-flop asynchronous reset 
reg1_STD_DEV_reg[6]        inferred      flip-flop asynchronous reset 
reg1_STD_DEV_reg[7]        inferred      flip-flop asynchronous reset 
o_RESULT_reg[0]            inferred      flip-flop                    
o_RESULT_reg[2]            inferred      flip-flop                    
o_RESULT_reg[3]            inferred      flip-flop                    
o_RESULT_reg[4]            inferred      flip-flop                    
o_RESULT_reg[5]            inferred      flip-flop                    
o_RESULT_reg[6]            inferred      flip-flop                    
o_RESULT_reg[7]            inferred      flip-flop                    
o_RESULT_reg[8]            inferred      flip-flop                    
o_RESULT_reg[9]            inferred      flip-flop                    
o_RESULT_reg[10]           inferred      flip-flop                    
o_RESULT_reg[11]           inferred      flip-flop                    
o_RESULT_reg[1]            inferred      flip-flop                    
reg0_VARIANCE_reg[22]      inferred      flip-flop asynchronous reset 
reg0_MODE_reg              inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[0]       inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[1]       inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[2]       inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[5]       inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[6]       inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[8]       inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[9]       inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[12]      inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[23]      inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[14]      inferred      flip-flop asynchronous reset 
o_DONE_reg                 inferred      flip-flop                    
reg1_STD_DEV_reg[9]        inferred      flip-flop asynchronous reset 
reg1_STD_DEV_reg[4]        inferred      flip-flop asynchronous reset 
reg1_STD_DEV_reg[11]       inferred      flip-flop asynchronous reset 
reg1_STD_DEV_reg[10]       inferred      flip-flop asynchronous set   
reg0_DONE_reg              inferred      flip-flop asynchronous reset 
reg0_num_samples_reg[0]    inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[14]    inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[24]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[26]   inferred      flip-flop asynchronous reset 
reg0_sum_squares_reg[25]   inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[15]    inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[11]    inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[9]     inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[7]     inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[10]    inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[13]    inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[12]    inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[4]     inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[5]     inferred      flip-flop asynchronous reset 
reg0_temp_TOTAL_reg[6]     inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[20]      inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[11]      inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[7]       inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[13]      inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[15]      inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[19]      inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[17]      inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[3]       inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[16]      inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[4]       inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[15][9]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[15][7]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[15][11] inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[15][5]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[15][1]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[15][3]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[15][0]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[15][8]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[15][10] inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[15][6]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[15][4]  inferred      flip-flop asynchronous reset 
reg0_temp_FIFO_reg[15][2]  inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[21]      inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[18]      inferred      flip-flop asynchronous reset 
reg0_VARIANCE_reg[10]      inferred      flip-flop asynchronous reset 
reg1_STD_DEV_reg[8]        inferred      flip-flop asynchronous reset 
