Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  5 17:53:54 2024
| Host         : DESKTOP-QKFN6QS running 64-bit major release  (build 9200)
| Command      : report_methodology -file spi_slave_with_single_port_ram_methodology_drc_routed.rpt -pb spi_slave_with_single_port_ram_methodology_drc_routed.pb -rpx spi_slave_with_single_port_ram_methodology_drc_routed.rpx
| Design       : spi_slave_with_single_port_ram
| Device       : xc7a35ticpg236-1L
| Speed File   : -1L
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on MOSI relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SS_n relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on MISO relative to clock(s) sys_clk_pin
Related violations: <none>


