

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>XME0835 Reference Manual &mdash; Microphase_FPGA_DOC V1.0 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../../_static/custom.css?v=ff4c0a58" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=d43430bd"></script>
      <script src="../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="&lt;no title&gt;" href="../../CARRIER_BOARD/CARRIER_BOARD.html" />
    <link rel="prev" title="XME0803(4EV) Reference Manual" href="../XME0803/XME0803_4EV-Reference_Manual.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search"  style="background: none" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Microphase_FPGA_DOC
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">SoM:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../SoM.html">Artix7 Series</a></li>
<li class="toctree-l1"><a class="reference internal" href="../SoM.html#zynq7000-series">ZYNQ7000 Series</a></li>
<li class="toctree-l1"><a class="reference internal" href="../SoM.html#zynq-ultrascale-series">Zynq UltraScale+ Series</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../SoM.html#kintex-ultrascale-series">Kintex UltraScale+ Series</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#"><strong>XME0835 Reference Manual</strong></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#wechat-public-number">WeChat Public Number:</a></li>
<li class="toctree-l3"><a class="reference internal" href="#overview">●1. Overview</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#board-layout">○ Board Layout</a></li>
<li class="toctree-l4"><a class="reference internal" href="#key-features">○ Key Features</a></li>
<li class="toctree-l4"><a class="reference internal" href="#mechanical-spec">○ Mechanical Spec</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#functional-resources">●2. Functional Resources</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#fpga">○ FPGA</a></li>
<li class="toctree-l4"><a class="reference internal" href="#ddr4">○ DDR4</a></li>
<li class="toctree-l4"><a class="reference internal" href="#jtag">○ JTAG</a></li>
<li class="toctree-l4"><a class="reference internal" href="#boot-configuration">○ Boot Configuration</a></li>
<li class="toctree-l4"><a class="reference internal" href="#quad-spi-flash">○ Quad-SPI Flash</a></li>
<li class="toctree-l4"><a class="reference internal" href="#clocks">○ Clocks</a></li>
<li class="toctree-l4"><a class="reference internal" href="#power">○ Power</a></li>
<li class="toctree-l4"><a class="reference internal" href="#leds">○ LEDs</a></li>
<li class="toctree-l4"><a class="reference internal" href="#expansion-ports">○ Expansion Ports</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#related-documents">●3. Related Documents</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#xme0835">○ XME0835</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">CARRIER_BOARD:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/PE100/PE100-Reference_Manual.html">PE100 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/PE300/PE300-Reference_Manual.html">PE300 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/PE500/PE500-Reference_Manual.html">PE500 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/DEV_XME0726/DEV_XME0726-Reference_Manual.html">DEV_XME0726 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/XPE_ZU100/XPE_ZU100-Reference_Manual.html">XPE_ZU100 Reference Manual</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">DEV_BOARD:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../DEV_BOARD/DEV_BOARD.html">Artix7 Series</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../DEV_BOARD/DEV_BOARD.html#zynq7000-series">ZYNQ7000 Series</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">About Us:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../About_Us/About%20Us.html">Company Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../About_Us/About%20Us.html#contact-us">Contact Us</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: none" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Microphase_FPGA_DOC</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../SoM.html">Artix7 Series</a></li>
      <li class="breadcrumb-item active"><strong>XME0835 Reference Manual</strong></li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/SoM/XME0835/XME0835-Reference_Manual.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="xme0835-reference-manual">
<h1><strong>XME0835 Reference Manual</strong><a class="headerlink" href="#xme0835-reference-manual" title="Link to this heading"></a></h1>
<p><a class="reference external" href="https://microphase-doc.readthedocs.io/zh-cn/latest/SoM/XME0835/XME0835-Reference_Manual.html">[中文]</a></p>
<section id="wechat-public-number">
<h2>WeChat Public Number:<a class="headerlink" href="#wechat-public-number" title="Link to this heading"></a></h2>
<p><img alt="../../_images/vx-1746609066404-13.png" src="../../_images/vx-1746609066404-13.png" /></p>
</section>
<section id="overview">
<h2>●1. Overview<a class="headerlink" href="#overview" title="Link to this heading"></a></h2>
<p>The XME0835 is an industrial-grade System on Module (SoM) developed by Microphase Technology based on the Xilinx Kintex UltraScale+ SoC. Customization options are available, subject to minimum order quantity requirements. Please contact our sales team for more information: <a class="reference external" href="mailto:sales&#37;&#52;&#48;microphase&#46;cn">sales<span>&#64;</span>microphase<span>&#46;</span>cn</a>.</p>
<p>This module integrates two 1 GB DDR4 chips, forming a 32-bit data bus with a total capacity of 2 GB. It supports a maximum operating clock frequency of 1333 MHz (data rate 2666 Mbps), meeting system requirements for high-bandwidth data processing. Additionally, the core board includes a 32 MB QSPI flash that serves as a large-capacity storage device for system use.</p>
<p>The core board provides 152 single-ended I/O lines (configurable as 76 pairs of differential I/O):</p>
<ul class="simple">
<li><p>HD I/O: 64 single-ended (configurable as 32 pairs of differential), 24 pairs with adjustable voltage</p></li>
<li><p>HP I/O: 88 single-ended (configurable as 44 pairs of differential), all pairs with adjustable voltage</p></li>
</ul>
<p>Furthermore, 16 pairs of GTY high-speed differential RX/TX signals are routed to the connector. All traces from FPGA I/O pins to the connector are length-matched differential pairs, designed with 50-ohm single-ended and 100-ohm differential impedance.</p>
<section id="board-layout">
<h3>○ Board Layout<a class="headerlink" href="#board-layout" title="Link to this heading"></a></h3>
<p><img alt="../../_images/0835-1746671237822-1.jpg" src="../../_images/0835-1746671237822-1.jpg" /></p>
</section>
<section id="key-features">
<h3>○ Key Features<a class="headerlink" href="#key-features" title="Link to this heading"></a></h3>
<ul>
<li><p>FPGA: Xilinx XCKU5P-2FFVB676I</p></li>
<li><p>DDR4: 2 GB DDR4 RAM, 32-bit</p></li>
<li><p>Clocks:1 100 MHz single-ended system clock</p>
<p>      1 200 MHz differential system clock</p>
</li>
<li><p>Flash: 32 MB</p></li>
<li><p>LEDs: 1 Power LED, 1 FPGA Done LED</p></li>
<li><p>GTY Transceivers: 16 channels</p></li>
<li><p>GPIO:</p>
<ul class="simple">
<li><p>HD I/O: 64 (32 LVDS pairs), 24 adjustable-voltage pairs, 8 × 3.3 V pairs</p></li>
<li><p>HP I/O: 88 (44 LVDS pairs), all with adjustable voltage levels</p></li>
</ul>
</li>
<li><p>Connectors: 2 × 168-pin high-speed board-to-board connectors</p></li>
</ul>
</section>
<section id="mechanical-spec">
<h3>○ Mechanical Spec<a class="headerlink" href="#mechanical-spec" title="Link to this heading"></a></h3>
<p><img alt="../../_images/XME0835_Rev1.0_MECH-1746683494255-3.bmp" src="../../_images/XME0835_Rev1.0_MECH-1746683494255-3.bmp" /></p>
</section>
</section>
<section id="functional-resources">
<h2>●2. Functional Resources<a class="headerlink" href="#functional-resources" title="Link to this heading"></a></h2>
<section id="fpga">
<h3>○ FPGA<a class="headerlink" href="#fpga" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p>Logic Cells: 475 K</p></li>
<li><p>Look-Up Tables (LUTs): 217 K</p></li>
<li><p>Flip-Flops: 434 K</p></li>
<li><p>Block RAM: 16.9 Mb</p></li>
<li><p>UltraRAM: 18.0 Mb</p></li>
<li><p>DSP Slices: 1,824</p></li>
</ul>
</section>
<section id="ddr4">
<h3>○ DDR4<a class="headerlink" href="#ddr4" title="Link to this heading"></a></h3>
<p>The XME0835 is equipped with two Micron DDR4 SDRAM chips (MT40A512M16LY-062E), each with a capacity of 1 GB, providing a 32-bit data bus. The SDRAM supports an operating clock frequency of up to 1333 MHz (2666 Mbps data rate) and is connected to FPGA I/O banks BANK66 and BANK67.</p>
<p>DDR4 hardware design requires careful attention to signal integrity. Our circuit and PCB layouts incorporate matched series and termination resistors, controlled-impedance routing, and trace length matching to ensure stable high-speed operation.</p>
<p>The connection diagram between the Zynq banks and the DDR4 interface is shown below:</p>
<p><img alt="../../_images/DDR-1746685958410-5.png" src="../../_images/DDR-1746685958410-5.png" /></p>
<p>DDR4-to-FPGA pin assignment:</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal Name</th>
<th>Pin</th>
<th>Signal Name</th>
<th>Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>PL_DDR4_D0</td>
<td>C22</td>
<td>PL_DDR4_DQS_N1</td>
<td>A18</td>
</tr>
<tr>
<td>PL_DDR4_D1</td>
<td>B24</td>
<td>PL_DDR4_DQS_P0</td>
<td>C21</td>
</tr>
<tr>
<td>PL_DDR4_D2</td>
<td>C23</td>
<td>PL_DDR4_DQS_P1</td>
<td>A17</td>
</tr>
<tr>
<td>PL_DDR4_D3</td>
<td>A24</td>
<td>PL_DDR4_DQS_N2</td>
<td>E20</td>
</tr>
<tr>
<td>PL_DDR4_D4</td>
<td>D21</td>
<td>PL_DDR4_DQS_N3</td>
<td>E17</td>
</tr>
<tr>
<td>PL_DDR4_D5</td>
<td>B22</td>
<td>PL_DDR4_DQS_P2</td>
<td>F20</td>
</tr>
<tr>
<td>PL_DDR4_D6</td>
<td>E21</td>
<td>PL_DDR4_DQS_P3</td>
<td>E16</td>
</tr>
<tr>
<td>PL_DDR4_D7</td>
<td>A25</td>
<td>PL_DDR4_ODT</td>
<td>H24</td>
</tr>
<tr>
<td>PL_DDR4_D8</td>
<td>A19</td>
<td>PL_DDR4_PAR</td>
<td>J25</td>
</tr>
<tr>
<td>PL_DDR4_D9</td>
<td>C17</td>
<td>PL_DDR4_NRST</td>
<td>L25</td>
</tr>
<tr>
<td>PL_DDR4_D10</td>
<td>A20</td>
<td>PL_DDR4_NWE</td>
<td>H26</td>
</tr>
<tr>
<td>PL_DDR4_D11</td>
<td>B17</td>
<td>PL_DDR4_A0</td>
<td>D25</td>
</tr>
<tr>
<td>PL_DDR4_D12</td>
<td>B20</td>
<td>PL_DDR4_A1</td>
<td>D23</td>
</tr>
<tr>
<td>PL_DDR4_D13</td>
<td>A15</td>
<td>PL_DDR4_A2</td>
<td>D26</td>
</tr>
<tr>
<td>PL_DDR4_D14</td>
<td>B19</td>
<td>PL_DDR4_A3</td>
<td>D24</td>
</tr>
<tr>
<td>PL_DDR4_D15</td>
<td>B15</td>
<td>PL_DDR4_A4</td>
<td>E26</td>
</tr>
<tr>
<td>PL_DDR4_D16</td>
<td>F18</td>
<td>PL_DDR4_A5</td>
<td>C26</td>
</tr>
<tr>
<td>PL_DDR4_D17</td>
<td>G21</td>
<td>PL_DDR4_A6</td>
<td>G22</td>
</tr>
<tr>
<td>PL_DDR4_D18</td>
<td>F19</td>
<td>PL_DDR4_A7</td>
<td>B25</td>
</tr>
<tr>
<td>PL_DDR4_D19</td>
<td>D20</td>
<td>PL_DDR4_A8</td>
<td>F22</td>
</tr>
<tr>
<td>PL_DDR4_D20</td>
<td>E18</td>
<td>PL_DDR4_A9</td>
<td>C24</td>
</tr>
<tr>
<td>PL_DDR4_D21</td>
<td>D19</td>
<td>PL_DDR4_A10</td>
<td>E25</td>
</tr>
<tr>
<td>PL_DDR4_D22</td>
<td>G20</td>
<td>PL_DDR4_A11</td>
<td>F23</td>
</tr>
<tr>
<td>PL_DDR4_D23</td>
<td>D18</td>
<td>PL_DDR4_A12</td>
<td>E23</td>
</tr>
<tr>
<td>PL_DDR4_D24</td>
<td>H17</td>
<td>PL_DDR4_A13</td>
<td>B26</td>
</tr>
<tr>
<td>PL_DDR4_D25</td>
<td>D16</td>
<td>PL_DDR4_NACT</td>
<td>J26</td>
</tr>
<tr>
<td>PL_DDR4_D26</td>
<td>G16</td>
<td>PL_DDR4_NALERT</td>
<td>L24</td>
</tr>
<tr>
<td>PL_DDR4_D27</td>
<td>D15</td>
<td>PL_DDR4_BA0</td>
<td>H22</td>
</tr>
<tr>
<td>PL_DDR4_D28</td>
<td>E15</td>
<td>PL_DDR4_BA1</td>
<td>H21</td>
</tr>
<tr>
<td>PL_DDR4_D29</td>
<td>C16</td>
<td>PL_DDR4_BG0</td>
<td>G26</td>
</tr>
<tr>
<td>PL_DDR4_D30</td>
<td>H16</td>
<td>PL_DDR4_NCAS</td>
<td>F25</td>
</tr>
<tr>
<td>PL_DDR4_D31</td>
<td>G17</td>
<td>PL_DDR4_NRAS</td>
<td>F24</td>
</tr>
<tr>
<td>PL_DDR4_DM0</td>
<td>A22</td>
<td>PL_DDR4_CKE</td>
<td>M24</td>
</tr>
<tr>
<td>PL_DDR4_DM1</td>
<td>C18</td>
<td>PL_DDR4_CKN</td>
<td>G25</td>
</tr>
<tr>
<td>PL_DDR4_DM2</td>
<td>H18</td>
<td>PL_DDR4_CKP</td>
<td>G24</td>
</tr>
<tr>
<td>PL_DDR4_DM3</td>
<td>G15</td>
<td>PL_DDR4_NCS</td>
<td>H23</td>
</tr>
<tr>
<td>PL_DDR4_DQS_N0</td>
<td>B21</td>
<td></td>
<td></td>
</tr>
</tbody>
</table></section>
<section id="jtag">
<h3>○ JTAG<a class="headerlink" href="#jtag" title="Link to this heading"></a></h3>
<p>The JTAG signal link of the XME0835 is connected to the expansion connector.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal</th>
<th>JM1 Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGA_TCK</td>
<td>25</td>
<td>Input (1.8 V)</td>
</tr>
<tr>
<td>FPGA_TDI</td>
<td>24</td>
<td>Input (1.8 V)</td>
</tr>
<tr>
<td>FPGA_TDO</td>
<td>21</td>
<td>Output (1.8 V)</td>
</tr>
<tr>
<td>FPGA_TMS</td>
<td>23</td>
<td>Input (1.8 V)</td>
</tr>
</tbody>
</table></section>
<section id="boot-configuration">
<h3>○ Boot Configuration<a class="headerlink" href="#boot-configuration" title="Link to this heading"></a></h3>
<p>The XME0835 uses MASTER SPI boot mode.</p>
<p>Boot configuration schematic:</p>
<p><img alt="../../_images/image-20250318141619364-1746686135644-7.png" src="../../_images/image-20250318141619364-1746686135644-7.png" /></p>
</section>
<section id="quad-spi-flash">
<h3>○ Quad-SPI Flash<a class="headerlink" href="#quad-spi-flash" title="Link to this heading"></a></h3>
<p>The board includes a 32 MB QSPI flash for storing the initial FPGA bitstream, user applications, and data.</p>
<p><img alt="../../_images/QSPI-1746686144310-9.png" src="../../_images/QSPI-1746686144310-9.png" /></p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Location</th>
<th>Model</th>
<th>Capacity</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>U3</td>
<td>IS25WP256D-JLLE</td>
<td>32 MB</td>
<td>ISSI</td>
</tr>
</tbody>
</table></section>
<section id="clocks">
<h3>○ Clocks<a class="headerlink" href="#clocks" title="Link to this heading"></a></h3>
<p>The XME0835 core board provides one 100 MHz single-ended clock and one 200 MHz differential clock.</p>
<p><strong>100 MHz clock:</strong></p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal</th>
<th>FPGA Pin Name</th>
<th>Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>SYS_CLK</td>
<td>IO_L12P_T1U_N10_GC_66</td>
<td>J23</td>
</tr>
<tr>
<td>EMCCLK</td>
<td>IO_L24P_T3U_N10_EMCCLK_65</td>
<td>N21</td>
</tr>
</tbody>
</table><p><strong>200 MHz clock:</strong></p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal</th>
<th>FPGA Pin Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SYS_CLK_P</td>
<td>K22</td>
<td>Positive differential input</td>
</tr>
<tr>
<td>SYS_CLK_N</td>
<td>K23</td>
<td>Negative differential input</td>
</tr>
</tbody>
</table></section>
<section id="power">
<h3>○ Power<a class="headerlink" href="#power" title="Link to this heading"></a></h3>
<p>Supports a wide input voltage ranging from 8 V to 14 V. A 12 V input is recommended.</p>
</section>
<section id="leds">
<h3>○ LEDs<a class="headerlink" href="#leds" title="Link to this heading"></a></h3>
<p>The XME0835 board provides two LEDs, the power indicator and the FPGA configuration status light.</p>
</section>
<section id="expansion-ports">
<h3>○ Expansion Ports<a class="headerlink" href="#expansion-ports" title="Link to this heading"></a></h3>
<p>The XME0835 uses two high-speed board-to-board connectors to route FPGA signals.</p>
<p>2 × FX10A-168P-SV, 168-pin, 0.5 mm pitch</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Core Connector Model</th>
<th>Carrier Connector Model</th>
<th>Manufacturer</th>
<th>Stack Height</th>
</tr>
</thead>
<tbody>
<tr>
<td>FX10A-168P-SV</td>
<td>FX10A-168S-SV</td>
<td>HIROSE</td>
<td>4 mm</td>
</tr>
</tbody>
</table><p>FPGA banks, I/O counts, and board-to-board connector allocation:</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>FPGA Bank</th>
<th>Connector</th>
<th>I/O Count</th>
<th>Voltage</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bank87</td>
<td>JM1</td>
<td>24</td>
<td>Adjustable</td>
<td>24 single-ended, configurable as 12 differential pairs</td>
</tr>
<tr>
<td>Bank86</td>
<td>JM1</td>
<td>24</td>
<td>Adjustable</td>
<td>24 single-ended,configurable as 12 differential pairs</td>
</tr>
<tr>
<td>Bank84</td>
<td>JM1</td>
<td>16</td>
<td>3.3 V</td>
<td>16 single-ended, configurable as 8 differential pairs</td>
</tr>
<tr>
<td>Bank227</td>
<td>JM1</td>
<td>18</td>
<td>-</td>
<td>1 pair of CLK pair, 4 pairs of TX/RX</td>
</tr>
<tr>
<td>Bank226</td>
<td>JM1</td>
<td>18</td>
<td>-</td>
<td>1pair of  CLK pair, 4 pairs of TX/RX</td>
</tr>
<tr>
<td>Bank65</td>
<td>JM2</td>
<td>40</td>
<td>Adjustable</td>
<td>40 single-ended, configurable as 20 differential pairs</td>
</tr>
<tr>
<td>Bank64</td>
<td>JM2</td>
<td>48</td>
<td>Adjustable</td>
<td>48 single-ended, configurable as 24 differential pairs</td>
</tr>
<tr>
<td>Bank224</td>
<td>JM2</td>
<td>18</td>
<td>-</td>
<td>1 pair of CLK, 4 pairs of TX/RX</td>
</tr>
<tr>
<td>Bank225</td>
<td>JM2</td>
<td>18</td>
<td>-</td>
<td>1 pair of CLK, 4 pairs of TX/RX</td>
</tr>
</tbody>
</table><p><strong>Notes:</strong></p>
<ol class="simple">
<li><p>JTAG (JM1 Pins 21–25) level is 1.8 V.</p></li>
<li><p>Bank87 I/O level depends on JM1 Pins 49&amp;50  voltage input, input range 1.2V~3.3V.</p></li>
<li><p>Bank86 I/O level depends on JM1 Pins 79&amp;80 voltage input, input range 1.2V~3.3V.</p></li>
<li><p>Bank84 I/O voltage is 3.3 V.</p></li>
<li><p>Bank65 I/O level depends on JM2 Pins 29&amp;30 voltage input, input range 1.0V~1.8V.</p></li>
<li><p>Bank64 I/O level depends on JM2 Pins 69&amp;70  voltage input, input range 1.0V~1.8V.</p></li>
<li><p>Please refer to the <a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/others/XME0835_Pinout_Table_R10.xlsx">‘XME0835 Pinout Table’</a> for detailed pin definitions of the XME0835.</p></li>
</ol>
</section>
</section>
<section id="related-documents">
<h2>●3. Related Documents<a class="headerlink" href="#related-documents" title="Link to this heading"></a></h2>
<section id="xme0835">
<h3>○ XME0835<a class="headerlink" href="#xme0835" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/schematic/XME0835_R10.pdf">XME0835_R10 Schematic </a>(PDF)</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/mechanical/XME0835/XME0835_R10_Dimensions.pdf">XME0835_R10 Dimensions </a>(PDF)</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/mechanical/XME0835/XME0835_R10_Dimensions_source_file.dxf">XME0835_R10 Dimensions source file</a>(DXF)</p></li>
</ul>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../XME0803/XME0803_4EV-Reference_Manual.html" class="btn btn-neutral float-left" title="XME0803(4EV) Reference Manual" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../CARRIER_BOARD/CARRIER_BOARD.html" class="btn btn-neutral float-right" title="&lt;no title&gt;" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2025, Microphase.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>