
;; Function error (error)[0:1311] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)

In insn 11, replacing
 (reg/f:SI 134)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 11 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 11.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



error

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,4u} r12={1d} r13={1d,4u} r14={1d,1u} r24={1d,1u} r25={1d,4u} r26={1d,3u} r133={1d,1u} r134={1d,3u} r135={1d,1u} r136={1d} 
;;    total ref usage 38{15d,23u,0e} in 6{6 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 5, 7, 8
0[0,1] 1[1,1] 2[2,1] 3[3,1] 11[4,1] 12[5,1] 13[6,1] 14[7,1] 24[8,1] 25[9,1] 26[10,1] 133[11,1] 134[12,1] 135[13,1] 136[14,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 134 135
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 134 135
;; live  kill	
;; rd  in  	(10)
0, 1, 2, 3, 4, 5, 6, 7, 9, 10
;; rd  gen 	(4)
8, 11, 12, 13
;; rd  kill	(4)
8, 11, 12, 13

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 init/initramfs.c:14 (set (reg/v/f:SI 133 [ x ])
        (reg:SI 0 r0 [ x ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 init/initramfs.c:15 (set (reg/f:SI 134)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/initramfs.c:15 (set (reg/f:SI 135 [ message ])
        (mem/f/c/i:SI (reg/f:SI 134) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 135 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 9 8 10 2 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7837 [0x1e9d])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; rd  out 	(14)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13


;; Succ edge  3 [21.6%]  (fallthru)
;; Succ edge  4 [78.4%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 136
;; live  kill	
;; rd  in  	(14)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;; rd  gen 	(1)
14
;; rd  kill	(1)
14

;; Pred edge  2 [21.6%]  (fallthru)
(note 10 9 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 10 18 3 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 134) [0 message+0 S4 A32])
        (reg/v/f:SI 133 [ x ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(15)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(15)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [78.4%] 
(code_label 18 12 21 4 3 "" [1 uses])

(note 21 18 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(15)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 11.
ending the processing of deferred insns

;; Function do_start (do_start)[0:1321] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)

In insn 7, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 7 not profitable

In insn 12, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 12 not profitable

In insn 14, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 14 not profitable

In insn 16, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 16 not profitable

In insn 19, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 19 not profitable

In insn 20, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 20 not profitable

In insn 23, replacing
 (plus:DI (reg:DI 145 [ this_header ])
        (reg:DI 146))
 with (plus:DI (reg:DI 145 [ this_header ])
        (const_int 110 [0x6e]))
Changes to insn 23 not recognized
 Setting REG_EQUAL note

In insn 25, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 25 not profitable

In insn 28, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 28 not profitable

In insn 30, replacing
 (reg:SI 151)
 with (const_int 2 [0x2])
Changes to insn 30 not recognized
 Setting REG_EQUAL note

In insn 35, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 35 not profitable

In insn 37, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 37 not profitable

In insn 39, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 39 not profitable

In insn 41, replacing
 (reg:SI 155)
 with (const_int 110 [0x6e])
Changes to insn 41 not recognized
 Setting REG_EQUAL note

In insn 42, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 42 not profitable

In insn 44, replacing
 (reg:SI 157)
 with (const_int 2 [0x2])
Changes to insn 44 not recognized
 Setting REG_EQUAL note

In insn 45, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 45 not profitable

In insn 47, replacing
 (reg:SI 159)
 with (const_int 1 [0x1])
Changes to insn 47 not recognized
 Setting REG_EQUAL note

In insn 54, replacing
 (reg:SI 136 [ <result> ])
 with (const_int 0 [0x0])
Changes to insn 54 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 45.
deferring deletion of insn with uid = 42.
deferring deletion of insn with uid = 39.
deferring deletion of insn with uid = 37.
deferring deletion of insn with uid = 35.
deferring deletion of insn with uid = 28.
deferring deletion of insn with uid = 25.
deferring deletion of insn with uid = 20.
deferring deletion of insn with uid = 19.
deferring deletion of insn with uid = 16.
deferring deletion of insn with uid = 14.
deferring deletion of insn with uid = 12.
deferring deletion of insn with uid = 7.
Deleted 13 trivially dead insns

Number of successful forward propagations: 0



do_start

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={2d,1u} r25={1d,5u} r26={1d,4u} r133={1d,2u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,27u} r138={1d} r139={1d} r140={1d} r141={1d} r142={1d,1u} r143={1d} r144={1d} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d} r149={1d,1u} r150={1d} r151={1d,1u} r152={1d} r153={1d} r154={1d} r155={1d,1u} r156={1d} r157={1d,1u} r158={1d} r159={1d,1u} 
;;    total ref usage 106{40d,66u,0e} in 28{28 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8, 9, 10
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 24[9,2] 25[11,1] 26[12,1] 133[13,1] 134[14,1] 135[15,1] 136[16,1] 137[17,1] 138[18,1] 139[19,1] 140[20,1] 141[21,1] 142[22,1] 143[23,1] 144[24,1] 145[25,1] 146[26,1] 147[27,1] 148[28,1] 149[29,1] 150[30,1] 151[31,1] 152[32,1] 153[33,1] 154[34,1] 155[35,1] 156[36,1] 157[37,1] 158[38,1] 159[39,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 135 137 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 135 137 138
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12
;; rd  gen 	(5)
10, 13, 15, 17, 18
;; rd  kill	(6)
9, 10, 13, 15, 17, 18

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/initramfs.c:200 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 8 2 init/initramfs.c:200 (set (reg/f:SI 135 [ header_buf.335 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 4 [0x4])) [0 header_buf+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 6 9 2 init/initramfs.c:184 (set (reg:SI 133 [ count.331 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/initramfs.c:184 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ count.331 ])
            (const_int 109 [0x6d]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 init/initramfs.c:184 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 137
;; rd  out 	(15)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 15, 17, 18


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137
;; lr  def 	 24 [cc] 134 139 140 141 142 143 144 145 146 147 148 149 150 151
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  gen 	 134 139 140 141 142 143 144 145 146 147 148 149 150 151
;; live  kill	 24 [cc]
;; rd  in  	(15)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 15, 17, 18
;; rd  gen 	(14)
14, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31
;; rd  kill	(16)
9, 10, 14, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31

;; Pred edge  2 [0.0%]  (fallthru)
(note 11 10 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 11 15 3 init/initramfs.c:185 (set (reg/f:SI 134 [ victim.332 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 15 13 17 3 init/initramfs.c:185 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])
        (reg/f:SI 134 [ victim.332 ])) 167 {*arm_movsi_insn} (nil))

(insn 17 15 18 3 init/initramfs.c:172 (set (reg/f:SI 142)
        (plus:SI (reg/f:SI 134 [ victim.332 ])
            (const_int 110 [0x6e]))) 4 {*arm_addsi3} (nil))

(insn 18 17 21 3 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg/f:SI 142)) 167 {*arm_movsi_insn} (nil))

(insn 21 18 22 3 init/initramfs.c:173 (set (reg:DI 145 [ this_header ])
        (mem/c/i:DI (plus:SI (reg/f:SI 137)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 22 21 23 3 init/initramfs.c:173 (set (reg:DI 146)
        (const_int 110 [0x6e])) 163 {*arm_movdi} (nil))

(insn 23 22 24 3 init/initramfs.c:173 (parallel [
            (set (reg:DI 147)
                (plus:DI (reg:DI 145 [ this_header ])
                    (reg:DI 146)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_EQUAL (plus:DI (reg:DI 145 [ this_header ])
            (const_int 110 [0x6e]))
        (nil)))

(insn 24 23 26 3 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 137)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 147)) 163 {*arm_movdi} (nil))

(insn 26 24 27 3 init/initramfs.c:174 (set (reg:SI 149)
        (plus:SI (reg:SI 133 [ count.331 ])
            (const_int -110 [0xffffffffffffff92]))) 4 {*arm_addsi3} (nil))

(insn 27 26 29 3 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 149)) 167 {*arm_movsi_insn} (nil))

(insn 29 27 30 3 init/initramfs.c:187 (set (reg:SI 151)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 33 3 init/initramfs.c:187 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 151)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(28)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; lr  def 	 152 153 154 155 156 157 158 159
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; live  gen 	 152 153 154 155 156 157 158 159
;; live  kill	
;; rd  in  	(15)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 15, 17, 18
;; rd  gen 	(8)
32, 33, 34, 35, 36, 37, 38, 39
;; rd  kill	(8)
32, 33, 34, 35, 36, 37, 38, 39

;; Pred edge  2 [100.0%] 
(code_label 33 30 34 4 7 "" [1 uses])

(note 34 33 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 36 34 38 4 init/initramfs.c:189 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])
        (reg/f:SI 135 [ header_buf.335 ])) 167 {*arm_movsi_insn} (nil))

(insn 38 36 40 4 init/initramfs.c:189 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])
        (reg/f:SI 135 [ header_buf.335 ])) 167 {*arm_movsi_insn} (nil))

(insn 40 38 41 4 init/initramfs.c:190 (set (reg:SI 155)
        (const_int 110 [0x6e])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 43 4 init/initramfs.c:190 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])
        (reg:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 110 [0x6e])
        (nil)))

(insn 43 41 44 4 init/initramfs.c:191 (set (reg:SI 157)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 46 4 init/initramfs.c:191 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
        (reg:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn 46 44 47 4 init/initramfs.c:192 (set (reg:SI 159)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 4 init/initramfs.c:192 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 159)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(23)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 15, 17, 18, 32, 33, 34, 35, 36, 37, 38, 39


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 136
;; live  kill	
;; rd  in  	(37)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39
;; rd  gen 	(2)
0, 16
;; rd  kill	(3)
0, 1, 16

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 48 47 49 5 8 "" [0 uses])

(note 49 48 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 54 5 init/initramfs.c:202 (set (reg:SI 136 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 54 50 60 5 init/initramfs.c:202 (set (reg/i:SI 0 r0)
        (reg:SI 136 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 60 54 0 5 init/initramfs.c:202 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(38)
0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 12.
deleting insn with uid = 14.
deleting insn with uid = 16.
deleting insn with uid = 19.
deleting insn with uid = 20.
deleting insn with uid = 25.
deleting insn with uid = 28.
deleting insn with uid = 35.
deleting insn with uid = 37.
deleting insn with uid = 39.
deleting insn with uid = 42.
deleting insn with uid = 45.
ending the processing of deferred insns

;; Function do_skip (do_skip)[0:1324] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 6 7 8
;; 2 succs { 6 3 }
;; 3 succs { 7 4 }
;; 4 succs { 6 7 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 10 count 14 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 10 count 14 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 10 count 14 (  1.8)

In insn 7, replacing
 (reg/f:SI 140)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 7 not profitable

In insn 11, replacing
 (reg/f:SI 140)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 11 not profitable

In insn 26, replacing
 (reg/f:SI 144)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 26 not profitable

In insn 30, replacing
 (reg/f:SI 144)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 30 not profitable

In insn 32, replacing
 (reg/f:SI 144)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 32 not profitable

In insn 34, replacing
 (reg:SI 150)
 with (const_int 0 [0x0])
Changes to insn 34 not recognized
 Setting REG_EQUAL note

In insn 42, replacing
 (reg/f:SI 151)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 42 not profitable

In insn 46, replacing
 (reg/f:SI 151)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 46 not profitable

In insn 50, replacing
 (reg/f:SI 151)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 50 not profitable

In insn 53, replacing
 (reg/f:SI 151)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 53 not profitable

In insn 54, replacing
 (reg/f:SI 151)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 54 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 60.
deferring deletion of insn with uid = 54.
deferring deletion of insn with uid = 53.
deferring deletion of insn with uid = 50.
deferring deletion of insn with uid = 46.
deferring deletion of insn with uid = 42.
deferring deletion of insn with uid = 32.
deferring deletion of insn with uid = 30.
deferring deletion of insn with uid = 26.
deferring deletion of insn with uid = 15.
deferring deletion of insn with uid = 11.
deferring deletion of insn with uid = 7.
Deleted 12 trivially dead insns

Number of successful forward propagations: 0



do_skip

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,7u} r12={1d} r13={1d,7u} r14={1d,1u} r24={5d,4u} r25={1d,7u} r26={1d,6u} r133={1d,3u} r134={2d,2u} r136={1d,3u} r137={1d,3u} r138={1d,3u} r139={1d} r140={1d,6u} r141={1d} r142={1d,1u} r143={1d} r144={1d,7u} r145={1d} r146={1d,1u} r147={1d,1u} r148={1d} r149={1d} r150={1d,1u} r151={1d,11u} r152={1d} r153={1d,1u} r154={1d,1u} r155={1d} r156={1d,1u} r157={1d,1u} r158={1d} r159={1d,1u} r160={1d} r161={1d} r162={1d,1u} r164={1d,2u} r165={1d,1u} 
;;    total ref usage 133{48d,85u,0e} in 35{35 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8, 9, 10, 11, 12, 13
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 24[9,5] 25[14,1] 26[15,1] 133[16,1] 134[17,2] 136[19,1] 137[20,1] 138[21,1] 139[22,1] 140[23,1] 141[24,1] 142[25,1] 143[26,1] 144[27,1] 145[28,1] 146[29,1] 147[30,1] 148[31,1] 149[32,1] 150[33,1] 151[34,1] 152[35,1] 153[36,1] 154[37,1] 155[38,1] 156[39,1] 157[40,1] 158[41,1] 159[42,1] 160[43,1] 161[44,1] 162[45,1] 164[46,1] 165[47,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 138 140 141 142 143 164 165
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 138 140 141 142 143 164 165
;; live  kill	 24 [cc]
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 14, 15
;; rd  gen 	(10)
12, 19, 20, 21, 23, 24, 25, 26, 46, 47
;; rd  kill	(14)
9, 10, 11, 12, 13, 19, 20, 21, 23, 24, 25, 26, 46, 47

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/initramfs.c:250 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 8 2 init/initramfs.c:250 (set (reg:DI 138 [ this_header.355 ])
        (mem/c/i:DI (plus:SI (reg/f:SI 140)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 8 6 9 2 init/initramfs.c:250 (set (reg:SI 137 [ count.356 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/initramfs.c:250 (set (reg:DI 142 [ count.356 ])
        (zero_extend:DI (reg:SI 137 [ count.356 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 10 9 80 2 init/initramfs.c:250 (parallel [
            (set (reg:DI 136 [ D.25909 ])
                (plus:DI (reg:DI 142 [ count.356 ])
                    (reg:DI 138 [ this_header.355 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 80 10 81 2 init/initramfs.c:250 (set (reg:SI 164 [ next_header.357 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 140)
                (const_int 48 [0x30])) [0 next_header+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 13 2 init/initramfs.c:250 (set (reg:SI 165 [ next_header.357+4 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 140)
                (const_int 52 [0x34])) [0 next_header+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 81 14 2 init/initramfs.c:250 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165 [ next_header.357+4 ])
            (subreg:SI (reg:DI 136 [ D.25909 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 72 2 init/initramfs.c:250 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 79)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 136 137 138 164
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 136 137 138 164
;; rd  out 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 12, 14, 15, 19, 20, 21, 23, 24, 25, 26, 46, 47


;; Succ edge  5 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 136 137 138 164
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 136 137 138 164
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(20)
1, 2, 3, 4, 5, 6, 7, 8, 12, 14, 15, 19, 20, 21, 23, 24, 25, 26, 46, 47
;; rd  gen 	(1)
9
;; rd  kill	(5)
9, 10, 11, 12, 13

;; Pred edge  2 [50.0%]  (fallthru)
(note 72 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 16 72 73 3 init/initramfs.c:250 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 3 -> ( 6 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 164
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 164
;; rd  out 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15, 19, 20, 21, 23, 24, 25, 26, 46, 47


;; Succ edge  6 [71.0%] 
;; Succ edge  4 [29.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 164
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 164
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(20)
1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15, 19, 20, 21, 23, 24, 25, 26, 46, 47
;; rd  gen 	(1)
11
;; rd  kill	(5)
9, 10, 11, 12, 13

;; Pred edge  3 [29.0%]  (fallthru)
(note 73 16 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 73 18 4 init/initramfs.c:250 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164 [ next_header.357 ])
            (subreg:SI (reg:DI 136 [ D.25909 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 18 17 79 4 init/initramfs.c:250 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 79)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 164
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 164
;; rd  out 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 11, 14, 15, 19, 20, 21, 23, 24, 25, 26, 46, 47


;; Succ edge  5 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 4 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; lr  def 	 134 144 145 146 147 148 149 150
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137
;; live  gen 	 134 144 145 146 147 148 149 150
;; live  kill	
;; rd  in  	(21)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12, 14, 15, 19, 20, 21, 23, 24, 25, 26, 46, 47
;; rd  gen 	(8)
18, 27, 28, 29, 30, 31, 32, 33
;; rd  kill	(9)
17, 18, 27, 28, 29, 30, 31, 32, 33

;; Pred edge  4 [50.0%] 
;; Pred edge  2 [50.0%] 
(code_label 79 18 24 5 19 "" [2 uses])

(note 24 79 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 27 5 init/initramfs.c:172 (set (reg/f:SI 144)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 27 25 28 5 init/initramfs.c:172 (set (reg/f:SI 146 [ victim ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 144)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 5 init/initramfs.c:172 (set (reg:SI 147)
        (plus:SI (reg/f:SI 146 [ victim ])
            (reg:SI 137 [ count.356 ]))) 4 {*arm_addsi3} (nil))

(insn 29 28 31 5 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 144)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 147)) 167 {*arm_movsi_insn} (nil))

(insn 31 29 33 5 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 144)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 136 [ D.25909 ])) 163 {*arm_movdi} (nil))

(insn 33 31 34 5 init/initramfs.c:174 (set (reg:SI 150)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 5 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 144)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 35 34 38 5 init/initramfs.c:252 (set (reg:SI 134 [ D.25913 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(29)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12, 14, 15, 18, 19, 20, 21, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 46, 47


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 164
;; lr  def 	 24 [cc] 133 134 151 152 153 154 155 156 157 158 159 160 161 162
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 164
;; live  gen 	 133 134 151 152 153 154 155 156 157 158 159 160 161 162
;; live  kill	 24 [cc]
;; rd  in  	(21)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 14, 15, 19, 20, 21, 23, 24, 25, 26, 46, 47
;; rd  gen 	(14)
16, 17, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45
;; rd  kill	(20)
9, 10, 11, 12, 13, 16, 17, 18, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45

;; Pred edge  3 [71.0%] 
;; Pred edge  4 [50.0%]  (fallthru)
(code_label 38 35 39 6 15 "" [1 uses])

(note 39 38 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 6 init/initramfs.c:254 (set (reg:SI 133 [ D.25916 ])
        (minus:SI (reg:SI 164 [ next_header.357 ])
            (subreg:SI (reg:DI 138 [ this_header.355 ]) 0))) 28 {*arm_subsi3_insn} (nil))

(insn 41 40 43 6 init/initramfs.c:172 (set (reg/f:SI 151)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 43 41 44 6 init/initramfs.c:172 (set (reg/f:SI 153 [ victim ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 6 init/initramfs.c:172 (set (reg:SI 154)
        (plus:SI (reg/f:SI 153 [ victim ])
            (reg:SI 133 [ D.25916 ]))) 4 {*arm_addsi3} (nil))

(insn 45 44 47 6 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 154)) 167 {*arm_movsi_insn} (nil))

(insn 47 45 48 6 init/initramfs.c:173 (set (reg:DI 156 [ D.25916 ])
        (zero_extend:DI (reg:SI 133 [ D.25916 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 48 47 49 6 init/initramfs.c:173 (parallel [
            (set (reg:DI 157)
                (plus:DI (reg:DI 156 [ D.25916 ])
                    (reg:DI 138 [ this_header.355 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 49 48 51 6 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 151)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 157)) 163 {*arm_movdi} (nil))

(insn 51 49 52 6 init/initramfs.c:174 (set (reg:SI 159)
        (minus:SI (reg:SI 137 [ count.356 ])
            (reg:SI 133 [ D.25916 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 52 51 55 6 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 159)) 167 {*arm_movsi_insn} (nil))

(insn 55 52 56 6 init/initramfs.c:255 (set (reg:SI 162 [ next_state ])
        (mem/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 6 init/initramfs.c:255 (set (mem/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 162 [ next_state ])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 6 init/initramfs.c:256 (set (reg:SI 134 [ D.25913 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(33)
1, 2, 3, 4, 5, 6, 7, 8, 14, 15, 16, 17, 19, 20, 21, 23, 24, 25, 26, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u73(11){ }u74(13){ }u75(25){ }u76(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 139
;; live  kill	
;; rd  in  	(43)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47
;; rd  gen 	(2)
0, 22
;; rd  kill	(3)
0, 1, 22

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 58 57 59 7 17 "" [0 uses])

(note 59 58 64 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 64 59 70 7 init/initramfs.c:258 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ D.25913 ])) 167 {*arm_movsi_insn} (nil))

(insn 70 64 0 7 init/initramfs.c:258 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(44)
0, 2, 3, 4, 5, 6, 7, 8, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 11.
deleting insn with uid = 15.
deleting insn with uid = 26.
deleting insn with uid = 30.
deleting insn with uid = 32.
deleting insn with uid = 42.
deleting insn with uid = 46.
deleting insn with uid = 50.
deleting insn with uid = 53.
deleting insn with uid = 54.
deleting insn with uid = 60.
ending the processing of deferred insns

;; Function do_reset (do_reset)[0:1325] (unlikely executed)

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;;
;; Loop 1
;;  header 3, latch 6
;;  depth 1, outer 0
;;  nodes: 3 6 4
;; 2 succs { 3 }
;; 3 succs { 6 4 }
;; 4 succs { 6 5 }
;; 5 succs { 9 }
;; 6 succs { 3 10 }
;; 7 succs { 8 9 }
;; 8 succs { 9 }
;; 9 succs { 1 }
;; 10 succs { 7 9 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 15 count 22 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 15 count 26 (  2.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 15 count 26 (  2.4)

In insn 101, replacing
 (reg/f:SI 238)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 101 not profitable

In insn 103, replacing
 (reg/f:SI 238)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 103 not profitable

In insn 116, replacing
 (reg/f:SI 241)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 116 not profitable

In insn 118, replacing
 (reg/f:SI 241)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 118 not profitable

In insn 127, replacing
 (plus:DI (reg:DI 233 [ ivtmp.533 ])
        (reg:DI 245))
 with (plus:DI (reg:DI 233 [ ivtmp.533 ])
        (const_int 1 [0x1]))
Changes to insn 127 not recognized
 Setting REG_EQUAL note

In insn 136, replacing
 (reg/f:SI 252)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 136 not profitable

In insn 141, replacing
 (reg/f:SI 252)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 141 not profitable

In insn 143, replacing
 (reg/f:SI 249)
 with (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x11561d50>)
Changes to insn 143 not recognized
 Setting REG_EQUAL note

In insn 174, replacing
 (reg:SI 237 [ <result> ])
 with (const_int 1 [0x1])
Changes to insn 174 not profitable

In insn 158, replacing
 (reg/f:SI 252)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 158 not profitable

In insn 160, replacing
 (reg/f:SI 252)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 160 not profitable

In insn 165, replacing
 (and:DI (reg:DI 231 [ D.26679 ])
        (reg:DI 258))
 with (and:DI (reg:DI 231 [ D.26679 ])
        (const_int 3 [0x3]))
Changes to insn 165 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 160.
deferring deletion of insn with uid = 158.
deferring deletion of insn with uid = 154.
deferring deletion of insn with uid = 151.
deferring deletion of insn with uid = 141.
deferring deletion of insn with uid = 136.
deferring deletion of insn with uid = 118.
deferring deletion of insn with uid = 116.
deferring deletion of insn with uid = 103.
deferring deletion of insn with uid = 101.
Deleted 10 trivially dead insns

Number of successful forward propagations: 0



do_reset

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,10u} r12={1d} r13={1d,10u} r14={1d,1u} r24={9d,5u} r25={1d,10u} r26={1d,9u} r227={1d,2u} r228={1d} r230={1d,1u} r231={1d,3u} r232={2d,4u} r233={2d,6u} r234={1d,3u} r235={1d,2u} r236={1d,1u} r237={1d,1u} r238={1d,5u} r239={1d} r240={1d} r241={1d,5u} r242={1d} r243={1d} r244={1d,1u} r245={1d,2u} r246={1d} r247={1d,1u} r248={1d} r249={1d,1u} r251={1d} r252={1d,9u} r253={1d,1u} r254={1d} r255={1d} r256={1d,1u} r257={1d,2u} r258={1d,1u} r259={2d,2u} r260={1d,1u} r261={1d,1u} 
;;    total ref usage 159{56d,103u,0e} in 45{45 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 24[9,9] 25[18,1] 26[19,1] 227[20,1] 228[21,1] 230[22,1] 231[23,1] 232[24,2] 233[26,2] 234[28,1] 235[29,1] 236[30,1] 237[31,1] 238[32,1] 239[33,1] 240[34,1] 241[35,1] 242[36,1] 243[37,1] 244[38,1] 245[39,1] 246[40,1] 247[41,1] 248[42,1] 249[43,1] 251[44,1] 252[45,1] 253[46,1] 254[47,1] 255[48,1] 256[49,1] 257[50,1] 258[51,1] 259[52,2] 260[54,1] 261[55,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 232 233 234 235 238 239 240 260 261
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 232 233 234 235 238 239 240 260 261
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 18, 19
;; rd  gen 	(9)
24, 27, 28, 29, 32, 33, 34, 54, 55
;; rd  kill	(11)
24, 25, 26, 27, 28, 29, 32, 33, 34, 54, 55

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 97 0 96 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 96 97 99 2 NOTE_INSN_FUNCTION_BEG)

(insn 99 96 100 2 init/initramfs.c:261 (set (reg/f:SI 238)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 100 99 102 2 init/initramfs.c:261 (set (reg:DI 235 [ this_header_lsm.527 ])
        (mem/c/i:DI (plus:SI (reg/f:SI 238)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 102 100 104 2 init/initramfs.c:261 (set (reg:SI 234 [ count_lsm.528 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 238)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 104 102 185 2 init/initramfs.c:261 (set (reg:SI 232 [ ivtmp.535 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 238)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 185 104 186 2 init/initramfs.c:260 (set (reg:SI 260 [ D.26684 ])
        (reg:SI 234 [ count_lsm.528 ])) 167 {*arm_movsi_insn} (nil))

(insn 186 185 106 2 init/initramfs.c:260 (set (reg:SI 261 [ D.26684+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 106 186 129 2 init/initramfs.c:260 (set (reg:DI 233 [ ivtmp.533 ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 260 261
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 260 261
;; rd  out 	(19)
1, 2, 3, 4, 5, 6, 7, 8, 18, 19, 24, 27, 28, 29, 32, 33, 34, 54, 55


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 6) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 260 261
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 233 260
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 260 261
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(24)
1, 2, 3, 4, 5, 6, 7, 8, 13, 18, 19, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 39, 54, 55
;; rd  gen 	(1)
17
;; rd  kill	(9)
9, 10, 11, 12, 13, 14, 15, 16, 17

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  6 [0.0%]  (dfs_back)
(code_label 129 106 107 3 25 "" [1 uses])

(note 107 129 108 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 108 107 109 3 init/initramfs.c:262 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 233 [ ivtmp.533 ]) 0)
            (reg:SI 260 [ D.26684 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 109 108 182 3 init/initramfs.c:262 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 3 -> ( 6 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 260 261
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 260 261
;; rd  out 	(24)
1, 2, 3, 4, 5, 6, 7, 8, 17, 18, 19, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 39, 54, 55


;; Succ edge  6 [71.0%] 
;; Succ edge  4 [29.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 260 261
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 233 261
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 260 261
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(24)
1, 2, 3, 4, 5, 6, 7, 8, 17, 18, 19, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 39, 54, 55
;; rd  gen 	(1)
16
;; rd  kill	(9)
9, 10, 11, 12, 13, 14, 15, 16, 17

;; Pred edge  3 [29.0%]  (fallthru)
(note 182 109 110 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 110 182 111 4 init/initramfs.c:262 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 233 [ ivtmp.533 ]) 4)
            (reg:SI 261 [ D.26684+4 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 111 110 112 4 init/initramfs.c:262 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 260 261
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 260 261
;; rd  out 	(24)
1, 2, 3, 4, 5, 6, 7, 8, 16, 18, 19, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 39, 54, 55


;; Succ edge  6 [71.0%] 
;; Succ edge  5 [29.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(11){ }u25(13){ }u26(25){ }u27(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 232 233 234 235
;; lr  def 	 24 [cc] 230 241 242 243 244
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235
;; live  gen 	 230 241 242 243 244
;; live  kill	 24 [cc]
;; rd  in  	(24)
1, 2, 3, 4, 5, 6, 7, 8, 16, 18, 19, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 39, 54, 55
;; rd  gen 	(5)
22, 35, 36, 37, 38
;; rd  kill	(14)
9, 10, 11, 12, 13, 14, 15, 16, 17, 22, 35, 36, 37, 38

;; Pred edge  4 [29.0%]  (fallthru)
(note 112 111 113 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 5 init/initramfs.c:260 (parallel [
            (set (reg:DI 230 [ D.26681 ])
                (plus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 235 [ this_header_lsm.527 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 114 113 115 5 init/initramfs.c:260 (set (reg/f:SI 241)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 115 114 117 5 init/initramfs.c:260 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 241)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 232 [ ivtmp.535 ])) 167 {*arm_movsi_insn} (nil))

(insn 117 115 119 5 init/initramfs.c:260 (set (mem/c/i:DI (plus:SI (reg/f:SI 241)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 230 [ D.26681 ])) 163 {*arm_movdi} (nil))

(insn 119 117 120 5 init/initramfs.c:260 (set (reg:SI 244)
        (minus:SI (reg:SI 234 [ count_lsm.528 ])
            (subreg:SI (reg:DI 233 [ ivtmp.533 ]) 0))) 28 {*arm_subsi3_insn} (nil))

(insn 120 119 123 5 init/initramfs.c:260 (set (mem/c/i:SI (plus:SI (reg/f:SI 241)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 244)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(28)
1, 2, 3, 4, 5, 6, 7, 8, 18, 19, 22, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 54, 55


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 260 261
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 232 233
;; lr  def 	 24 [cc] 232 233 236 245
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 260 261
;; live  gen 	 24 [cc] 232 233 236 245
;; live  kill	 24 [cc]
;; rd  in  	(25)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 39, 54, 55
;; rd  gen 	(5)
13, 25, 26, 30, 39
;; rd  kill	(15)
9, 10, 11, 12, 13, 14, 15, 16, 17, 24, 25, 26, 27, 30, 39

;; Pred edge  4 [71.0%] 
;; Pred edge  3 [71.0%] 
(code_label 123 120 124 6 23 "" [2 uses])

(note 124 123 125 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 6 init/initramfs.c:262 discrim 2 (set (reg:SI 236 [ D.25927 ])
        (zero_extend:SI (mem:QI (reg:SI 232 [ ivtmp.535 ]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 126 125 127 6 init/initramfs.c:262 discrim 2 (set (reg:DI 245)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 127 126 128 6 init/initramfs.c:262 discrim 2 (parallel [
            (set (reg:DI 233 [ ivtmp.533 ])
                (plus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 245)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_EQUAL (plus:DI (reg:DI 233 [ ivtmp.533 ])
            (const_int 1 [0x1]))
        (nil)))

(insn 128 127 130 6 init/initramfs.c:262 discrim 2 (set (reg:SI 232 [ ivtmp.535 ])
        (plus:SI (reg:SI 232 [ ivtmp.535 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 130 128 131 6 init/initramfs.c:262 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 236 [ D.25927 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 131 130 163 6 init/initramfs.c:262 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 129)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 6 -> ( 3 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 245 260 261
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 245 260 261
;; rd  out 	(22)
1, 2, 3, 4, 5, 6, 7, 8, 13, 18, 19, 25, 26, 28, 29, 30, 32, 33, 34, 39, 54, 55


;; Succ edge  3 [0.0%]  (dfs_back)
;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 252
;; lr  def 	 24 [cc] 246 247
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; live  gen 	 24 [cc] 246 247
;; live  kill	
;; rd  in  	(34)
1, 2, 3, 4, 5, 6, 7, 8, 10, 18, 19, 20, 21, 23, 25, 26, 28, 29, 30, 32, 33, 34, 39, 44, 45, 46, 47, 48, 49, 50, 51, 52, 54, 55
;; rd  gen 	(3)
12, 40, 41
;; rd  kill	(11)
9, 10, 11, 12, 13, 14, 15, 16, 17, 40, 41

;; Pred edge  10 [0.0%] 
(code_label 163 131 135 7 27 "" [1 uses])

(note 135 163 137 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 137 135 138 7 init/initramfs.c:15 (set (reg/f:SI 247 [ message ])
        (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 138 137 139 7 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 247 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 139 138 140 7 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7837 [0x1e9d])
        (nil)))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; rd  out 	(36)
1, 2, 3, 4, 5, 6, 7, 8, 12, 18, 19, 20, 21, 23, 25, 26, 28, 29, 30, 32, 33, 34, 39, 40, 41, 44, 45, 46, 47, 48, 49, 50, 51, 52, 54, 55


;; Succ edge  8 [21.6%]  (fallthru)
;; Succ edge  9 [78.4%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 252
;; lr  def 	 248 249
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; live  gen 	 248 249
;; live  kill	
;; rd  in  	(36)
1, 2, 3, 4, 5, 6, 7, 8, 12, 18, 19, 20, 21, 23, 25, 26, 28, 29, 30, 32, 33, 34, 39, 40, 41, 44, 45, 46, 47, 48, 49, 50, 51, 52, 54, 55
;; rd  gen 	(2)
42, 43
;; rd  kill	(2)
42, 43

;; Pred edge  7 [21.6%]  (fallthru)
(note 140 139 142 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 142 140 143 8 init/initramfs.c:16 (set (reg/f:SI 249)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x11561d50>)) 167 {*arm_movsi_insn} (nil))

(insn 143 142 144 8 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (reg/f:SI 249)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x11561d50>)
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(38)
1, 2, 3, 4, 5, 6, 7, 8, 12, 18, 19, 20, 21, 23, 25, 26, 28, 29, 30, 32, 33, 34, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 54, 55


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 8 7 10) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u65(11){ }u66(13){ }u67(25){ }u68(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 237
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 237
;; live  kill	
;; rd  in  	(46)
1, 2, 3, 4, 5, 6, 7, 8, 10, 12, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 54, 55
;; rd  gen 	(2)
0, 31
;; rd  kill	(3)
0, 1, 31

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [78.4%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 144 143 145 9 24 "" [1 uses])

(note 145 144 146 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 174 9 init/initramfs.c:267 (set (reg:SI 237 [ <result> ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 174 146 180 9 init/initramfs.c:267 (set (reg/i:SI 0 r0)
        (reg:SI 237 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 180 174 150 9 init/initramfs.c:267 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(47)
0, 2, 3, 4, 5, 6, 7, 8, 10, 12, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 54, 55


;; Succ edge  EXIT [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 245
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 232 233 234 235 245
;; lr  def 	 24 [cc] 227 228 231 251 252 253 254 255 256 257 258 259
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 245
;; live  gen 	 24 [cc] 227 228 231 251 252 253 254 255 256 257 258 259
;; live  kill	 24 [cc]
;; rd  in  	(22)
1, 2, 3, 4, 5, 6, 7, 8, 13, 18, 19, 25, 26, 28, 29, 30, 32, 33, 34, 39, 54, 55
;; rd  gen 	(13)
10, 20, 21, 23, 44, 45, 46, 47, 48, 49, 50, 51, 52
;; rd  kill	(22)
9, 10, 11, 12, 13, 14, 15, 16, 17, 20, 21, 23, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53

;; Pred edge  6 [100.0%]  (fallthru)
(note 150 180 152 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 152 150 153 10 init/initramfs.c:267 (parallel [
            (set (reg:DI 227 [ ivtmp.554 ])
                (minus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 245)))
            (clobber (reg:CC 24 cc))
        ]) 20 {*arm_subdi3} (nil))

(insn 153 152 155 10 init/initramfs.c:260 (parallel [
            (set (reg:DI 231 [ D.26679 ])
                (plus:DI (reg:DI 227 [ ivtmp.554 ])
                    (reg:DI 235 [ this_header_lsm.527 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 155 153 156 10 init/initramfs.c:260 (set (reg/f:SI 252)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 156 155 157 10 init/initramfs.c:260 (set (reg:SI 253)
        (plus:SI (reg:SI 232 [ ivtmp.535 ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 157 156 159 10 init/initramfs.c:260 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 253)) 167 {*arm_movsi_insn} (nil))

(insn 159 157 161 10 init/initramfs.c:260 (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 231 [ D.26679 ])) 163 {*arm_movdi} (nil))

(insn 161 159 162 10 init/initramfs.c:260 (set (reg:SI 256)
        (minus:SI (reg:SI 234 [ count_lsm.528 ])
            (subreg:SI (reg:DI 227 [ ivtmp.554 ]) 0))) 28 {*arm_subsi3_insn} (nil))

(insn 162 161 164 10 init/initramfs.c:260 (set (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 256)) 167 {*arm_movsi_insn} (nil))

(insn 164 162 165 10 init/initramfs.c:264 discrim 1 (set (reg:DI 258)
        (const_int 3 [0x3])) 163 {*arm_movdi} (nil))

(insn 165 164 166 10 init/initramfs.c:264 discrim 1 (set (reg:DI 257)
        (and:DI (reg:DI 231 [ D.26679 ])
            (reg:DI 258))) 64 {anddi3} (expr_list:REG_EQUAL (and:DI (reg:DI 231 [ D.26679 ])
            (const_int 3 [0x3]))
        (nil)))

(insn 166 165 167 10 init/initramfs.c:264 discrim 1 (set (reg:SI 259)
        (subreg:SI (reg:DI 257) 0)) 167 {*arm_movsi_insn} (nil))

(insn 167 166 168 10 init/initramfs.c:264 discrim 1 (set (reg:SI 259)
        (ior:SI (reg:SI 259)
            (subreg:SI (reg:DI 257) 4))) 89 {*arm_iorsi3} (nil))

(insn 168 167 169 10 init/initramfs.c:264 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 259)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 169 168 0 10 init/initramfs.c:264 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 163)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 10 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; rd  out 	(34)
1, 2, 3, 4, 5, 6, 7, 8, 10, 18, 19, 20, 21, 23, 25, 26, 28, 29, 30, 32, 33, 34, 39, 44, 45, 46, 47, 48, 49, 50, 51, 52, 54, 55


;; Succ edge  7 [0.0%] 
;; Succ edge  9 [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 101.
deleting insn with uid = 103.
deleting insn with uid = 116.
deleting insn with uid = 118.
deleting insn with uid = 136.
deleting insn with uid = 141.
deleting insn with uid = 151.
deleting insn with uid = 154.
deleting insn with uid = 158.
deleting insn with uid = 160.
ending the processing of deferred insns

;; Function flush_buffer (flush_buffer)[0:1332] (unlikely executed)

Disambiguating loop 1 with multiple latches
Merged latch edges of loop 1
changing bb of uid 99
  unscanned insn
changing bb of uid 53
  from 10 to 15
changing bb of uid 54
  from 10 to 15
changing bb of uid 55
  from 10 to 15
changing bb of uid 56
  from 10 to 15
Fallthru edge 4->15 redirected to 15
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 15 11 12 13 14
;;
;; Loop 1
;;  header 15, latch 10
;;  depth 1, outer 0
;;  nodes: 15 10 9 6 8 7 5 13 12 11
;;
;; Loop 2
;;  header 11, latch 11
;;  depth 2, outer 1
;;  nodes: 11
;; 2 succs { 3 4 }
;; 3 succs { 14 }
;; 4 succs { 15 }
;; 5 succs { 6 7 }
;; 6 succs { 10 }
;; 7 succs { 8 9 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 15 }
;; 15 succs { 11 }
;; 11 succs { 11 12 }
;; 12 succs { 13 14 }
;; 13 succs { 5 14 }
;; 14 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 21 count 36 (  2.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 21 count 36 (  2.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 21 count 38 (  2.4)

In insn 42, replacing
 (reg:SI 147)
 with (const_int 7 [0x7])
Changes to insn 42 not recognized
 Setting REG_EQUAL note

In insn 50, replacing
 (reg/f:SI 149)
 with (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)
Changes to insn 50 not recognized
 Setting REG_EQUAL note

In insn 55, replacing
 (reg/f:SI 150)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 55 not profitable

In insn 59, replacing
 (reg/f:SI 152)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 59 not profitable

In insn 63, replacing
 (plus:SI (reg/f:SI 152)
        (reg:SI 156))
 with (plus:SI (reg:SI 156)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Changes to insn 63 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

Fallthru edge 6->11 redirected to 11
Fallthru edge 8->11 redirected to 11
merging block 10 into block 9
deferring deletion of insn with uid = 51.
changing bb of uid 52
deferring deletion of insn with uid = 52.
Merged blocks 9 and 10.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

deferring deletion of insn with uid = 85.
deferring deletion of insn with uid = 79.
deferring deletion of insn with uid = 72.
deferring deletion of insn with uid = 61.
deferring deletion of insn with uid = 59.
deferring deletion of insn with uid = 55.
deferring deletion of insn with uid = 48.
deferring deletion of insn with uid = 40.
deferring deletion of insn with uid = 29.
deferring deletion of insn with uid = 28.
Deleted 10 trivially dead insns

Number of successful forward propagations: 0



flush_buffer

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,4u} r1={2d,1u} r2={2d} r3={2d} r11={1d,14u} r12={2d} r13={1d,15u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={7d,6u} r25={1d,14u} r26={1d,13u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,3u} r134={1d,1u} r135={1d,4u} r136={1d,2u} r137={2d,3u} r138={3d,2u} r139={1d} r140={1d,1u} r141={3d,5u} r142={1d,1u} r143={1d,1u} r144={1d} r145={1d} r146={1d} r147={1d,1u} r148={1d} r149={1d,1u} r150={1d,3u} r151={1d} r152={1d,13u} r153={1d} r154={1d,1u} r155={1d} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d} r161={1d,1u} r162={1d} r163={1d,3u} 
;;    total ref usage 288{170d,118u,0e} in 46{45 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133
0[0,3] 1[3,2] 2[5,2] 3[7,2] 11[9,1] 12[10,2] 13[12,1] 14[13,2] 15[15,1] 16[16,1] 17[17,1] 18[18,1] 19[19,1] 20[20,1] 21[21,1] 22[22,1] 23[23,1] 24[24,7] 25[31,1] 26[32,1] 27[33,1] 28[34,1] 29[35,1] 30[36,1] 31[37,1] 32[38,1] 33[39,1] 34[40,1] 35[41,1] 36[42,1] 37[43,1] 38[44,1] 39[45,1] 40[46,1] 41[47,1] 42[48,1] 43[49,1] 44[50,1] 45[51,1] 46[52,1] 47[53,1] 48[54,1] 49[55,1] 50[56,1] 51[57,1] 52[58,1] 53[59,1] 54[60,1] 55[61,1] 56[62,1] 57[63,1] 58[64,1] 59[65,1] 60[66,1] 61[67,1] 62[68,1] 63[69,1] 64[70,1] 65[71,1] 66[72,1] 67[73,1] 68[74,1] 69[75,1] 70[76,1] 71[77,1] 72[78,1] 73[79,1] 74[80,1] 75[81,1] 76[82,1] 77[83,1] 78[84,1] 79[85,1] 80[86,1] 81[87,1] 82[88,1] 83[89,1] 84[90,1] 85[91,1] 86[92,1] 87[93,1] 88[94,1] 89[95,1] 90[96,1] 91[97,1] 92[98,1] 93[99,1] 94[100,1] 95[101,1] 96[102,1] 97[103,1] 98[104,1] 99[105,1] 100[106,1] 101[107,1] 102[108,1] 103[109,1] 104[110,1] 105[111,1] 106[112,1] 107[113,1] 108[114,1] 109[115,1] 110[116,1] 111[117,1] 112[118,1] 113[119,1] 114[120,1] 115[121,1] 116[122,1] 117[123,1] 118[124,1] 119[125,1] 120[126,1] 121[127,1] 122[128,1] 123[129,1] 124[130,1] 125[131,1] 126[132,1] 127[133,1] 133[134,1] 134[135,1] 135[136,1] 136[137,1] 137[138,2] 138[140,3] 139[143,1] 140[144,1] 141[145,3] 142[148,1] 143[149,1] 144[150,1] 145[151,1] 146[152,1] 147[153,1] 148[154,1] 149[155,1] 150[156,1] 151[157,1] 152[158,1] 153[159,1] 154[160,1] 155[161,1] 156[162,1] 157[163,1] 158[164,1] 159[165,1] 160[166,1] 161[167,1] 162[168,1] 163[169,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 140 141 142 143
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 140 141 142 143
;; live  kill	
;; rd  in  	(10)
2, 4, 6, 8, 9, 11, 12, 14, 31, 32
;; rd  gen 	(6)
30, 138, 144, 145, 148, 149
;; rd  kill	(15)
24, 25, 26, 27, 28, 29, 30, 138, 139, 144, 145, 146, 147, 148, 149

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 init/initramfs.c:388 (set (reg/v/f:SI 140 [ bufv ])
        (reg:SI 0 r0 [ bufv ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 init/initramfs.c:388 (set (reg/v:SI 137 [ origLen ])
        (reg:SI 1 r1 [ len ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 init/initramfs.c:391 (set (reg/v:SI 141 [ len ])
        (reg/v:SI 137 [ origLen ])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/initramfs.c:392 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/initramfs.c:392 (set (reg/f:SI 143 [ message ])
        (mem/f/c/i:SI (reg/f:SI 142) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/initramfs.c:392 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 143 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 11 10 12 2 init/initramfs.c:392 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 140 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 140 141
;; rd  out 	(16)
2, 4, 6, 8, 9, 11, 12, 14, 30, 31, 32, 138, 144, 145, 148, 149


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  4 [0.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 137
;; live  kill	
;; rd  in  	(16)
2, 4, 6, 8, 9, 11, 12, 14, 30, 31, 32, 138, 144, 145, 148, 149
;; rd  gen 	(1)
139
;; rd  kill	(2)
138, 139

;; Pred edge  2 [100.0%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 16 3 init/initramfs.c:393 (set (reg/v:SI 137 [ origLen ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; rd  out 	(16)
2, 4, 6, 8, 9, 11, 12, 14, 30, 31, 32, 139, 144, 145, 148, 149


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140 141
;; live  gen 	 138
;; live  kill	
;; rd  in  	(16)
2, 4, 6, 8, 9, 11, 12, 14, 30, 31, 32, 138, 144, 145, 148, 149
;; rd  gen 	(1)
142
;; rd  kill	(3)
140, 141, 142

;; Pred edge  2 [0.0%] 
(code_label 16 13 17 4 36 "" [1 uses])

(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 78 4 init/initramfs.c:389 (set (reg/v/f:SI 138 [ buf ])
        (reg/v/f:SI 140 [ bufv ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; rd  out 	(17)
2, 4, 6, 8, 9, 11, 12, 14, 30, 31, 32, 138, 142, 144, 145, 148, 149


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 141 152 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138
;; lr  def 	 24 [cc] 133 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 141 152 163
;; live  gen 	 24 [cc] 133 136
;; live  kill	
;; rd  in  	(44)
1, 4, 6, 8, 9, 11, 12, 24, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169
;; rd  gen 	(3)
29, 134, 137
;; rd  kill	(9)
24, 25, 26, 27, 28, 29, 30, 134, 137

;; Pred edge  14 [0.0%] 
(code_label 78 18 21 5 42 "" [1 uses])

(note 21 78 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 5 init/initramfs.c:395 (set (reg/v/f:SI 133 [ buf.581 ])
        (plus:SI (reg/v/f:SI 138 [ buf ])
            (reg:SI 135 [ D.26319 ]))) 4 {*arm_addsi3} (nil))

(insn 23 22 24 5 init/initramfs.c:395 (set (reg/v:SI 136 [ c ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 133 [ buf.581 ]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 24 23 25 5 init/initramfs.c:396 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ c ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 25 24 26 5 init/initramfs.c:396 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137 138 141 152 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137 138 141 152 163
;; rd  out 	(44)
1, 4, 6, 8, 9, 11, 12, 29, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169


;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  7 [72.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 137 141 152 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 141 152 163
;; lr  def 	 138 141 144 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 137 141 152 163
;; live  gen 	 138 141 144 145
;; live  kill	
;; rd  in  	(44)
1, 4, 6, 8, 9, 11, 12, 29, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169
;; rd  gen 	(4)
141, 147, 150, 151
;; rd  kill	(8)
140, 141, 142, 145, 146, 147, 150, 151

;; Pred edge  5 [28.0%]  (fallthru)
(note 26 25 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 30 6 init/initramfs.c:398 (set (reg/v:SI 141 [ len ])
        (minus:SI (reg/v:SI 141 [ len ])
            (reg:SI 135 [ D.26319 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 30 27 31 6 init/initramfs.c:399 (set (mem/c/i:SI (plus:SI (reg/f:SI 152)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg/f:SI 163 [ message ])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 34 6 init/initramfs.c:397 (set (reg/v/f:SI 138 [ buf ])
        (reg/v/f:SI 133 [ buf.581 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; rd  out 	(40)
1, 4, 6, 8, 9, 11, 12, 29, 31, 32, 134, 135, 136, 137, 138, 141, 144, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137 138 141 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137 138 141 152
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(44)
1, 4, 6, 8, 9, 11, 12, 29, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169
;; rd  gen 	(1)
28
;; rd  kill	(7)
24, 25, 26, 27, 28, 29, 30

;; Pred edge  5 [72.0%] 
(code_label 34 31 35 7 39 "" [1 uses])

(note 35 34 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 7 init/initramfs.c:400 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ c ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 37 36 38 7 init/initramfs.c:400 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 137 138 141 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 137 138 141 152
;; rd  out 	(44)
1, 4, 6, 8, 9, 11, 12, 28, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169


;; Succ edge  8 [100.0%]  (fallthru)
;; Succ edge  9 [0.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 137 141 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 141 152
;; lr  def 	 138 141 146 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 137 141 152
;; live  gen 	 138 141 146 147
;; live  kill	
;; rd  in  	(44)
1, 4, 6, 8, 9, 11, 12, 28, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169
;; rd  gen 	(4)
140, 146, 152, 153
;; rd  kill	(8)
140, 141, 142, 145, 146, 147, 152, 153

;; Pred edge  7 [100.0%]  (fallthru)
(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 41 8 init/initramfs.c:402 (set (reg/v:SI 141 [ len ])
        (minus:SI (reg/v:SI 141 [ len ])
            (reg:SI 135 [ D.26319 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 41 39 42 8 init/initramfs.c:403 (set (reg:SI 147)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 8 init/initramfs.c:403 (set (mem/c/i:SI (plus:SI (reg/f:SI 152)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 7 [0x7])
        (nil)))

(insn 43 42 46 8 init/initramfs.c:401 (set (reg/v/f:SI 138 [ buf ])
        (reg/v/f:SI 133 [ buf.581 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; rd  out 	(40)
1, 4, 6, 8, 9, 11, 12, 28, 31, 32, 134, 135, 136, 137, 138, 140, 144, 146, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 148 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 152
;; live  gen 	 148 149
;; live  kill	
;; rd  in  	(44)
1, 4, 6, 8, 9, 11, 12, 28, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169
;; rd  gen 	(2)
154, 155
;; rd  kill	(2)
154, 155

;; Pred edge  7 [0.0%] 
(code_label 46 43 47 9 40 "" [1 uses])

(note 47 46 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 49 47 50 9 init/initramfs.c:16 (set (reg/f:SI 149)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)) 167 {*arm_movsi_insn} (nil))

(insn 50 49 99 9 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 152) [0 message+0 S4 A32])
        (reg/f:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)
        (nil)))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; rd  out 	(44)
1, 4, 6, 8, 9, 11, 12, 28, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 4 6 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141
;; lr  def 	 150 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; live  gen 	 150 151
;; live  kill	
;; rd  in  	(48)
1, 2, 4, 6, 8, 9, 11, 12, 14, 28, 29, 30, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169
;; rd  gen 	(2)
156, 157
;; rd  kill	(2)
156, 157

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(note 99 50 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 53 99 54 11 init/initramfs.c:379 (set (reg/f:SI 150)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 56 11 init/initramfs.c:379 (set (mem/c/i:SI (plus:SI (reg/f:SI 150)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg/v:SI 141 [ len ])) 167 {*arm_movsi_insn} (nil))

(insn 56 54 68 11 init/initramfs.c:380 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 150)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg/v/f:SI 138 [ buf ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; rd  out 	(48)
1, 2, 4, 6, 8, 9, 11, 12, 14, 28, 29, 30, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 152 153 154 155 156 157 158 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141
;; live  gen 	 0 [r0] 24 [cc] 134 152 153 154 155 156 157 158 159
;; live  kill	 14 [lr]
;; rd  in  	(49)
1, 2, 4, 6, 8, 9, 11, 12, 14, 26, 28, 29, 30, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169
;; rd  gen 	(11)
1, 26, 135, 158, 159, 160, 161, 162, 163, 164, 165
;; rd  kill	(21)
0, 1, 2, 13, 14, 24, 25, 26, 27, 28, 29, 30, 135, 158, 159, 160, 161, 162, 163, 164, 165

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  12 [86.0%]  (dfs_back)
(code_label 68 56 57 12 41 "" [1 uses])

(note 57 68 58 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 60 12 init/initramfs.c:382 discrim 1 (set (reg/f:SI 152)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 58 62 12 init/initramfs.c:382 discrim 1 (set (reg:SI 154 [ state ])
        (mem/c/i:SI (plus:SI (reg/f:SI 152)
                (const_int 32 [0x20])) [0 state+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 62 60 63 12 init/initramfs.c:382 discrim 1 (set (reg:SI 156)
        (ashift:SI (reg:SI 154 [ state ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 63 62 64 12 init/initramfs.c:382 discrim 1 (set (reg:SI 157)
        (plus:SI (reg/f:SI 152)
            (reg:SI 156))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 156)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
        (nil)))

(insn 64 63 65 12 init/initramfs.c:382 discrim 1 (set (reg/f:SI 158)
        (plus:SI (reg:SI 157)
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (nil))

(insn 65 64 66 12 init/initramfs.c:382 discrim 1 (set (reg/f:SI 159)
        (mem/s/f/j:SI (reg/f:SI 158) [0 actions S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 66 65 67 12 init/initramfs.c:382 discrim 1 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 159) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (nil)
    (nil))

(insn 67 66 69 12 init/initramfs.c:382 discrim 1 (set (reg:SI 134 [ D.26322 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 69 67 70 12 init/initramfs.c:382 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.26322 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 70 69 71 12 init/initramfs.c:382 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 68)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))
;; End of basic block 12 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 152
;; rd  out 	(44)
1, 4, 6, 8, 9, 11, 12, 26, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169


;; Succ edge  12 [86.0%]  (dfs_back)
;; Succ edge  13 [14.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u91(11){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 152
;; lr  def 	 24 [cc] 135 160 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 152
;; live  gen 	 24 [cc] 135 160 161
;; live  kill	
;; rd  in  	(44)
1, 4, 6, 8, 9, 11, 12, 26, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169
;; rd  gen 	(4)
25, 136, 166, 167
;; rd  kill	(10)
24, 25, 26, 27, 28, 29, 30, 136, 166, 167

;; Pred edge  12 [14.0%]  (fallthru)
(note 71 70 73 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 73 71 74 13 init/initramfs.c:384 (set (reg:SI 161 [ count ])
        (mem/c/i:SI (plus:SI (reg/f:SI 152)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 13 init/initramfs.c:384 (set (reg:SI 135 [ D.26319 ])
        (minus:SI (reg/v:SI 141 [ len ])
            (reg:SI 161 [ count ]))) 28 {*arm_subsi3_insn} (nil))

(insn 75 74 76 13 init/initramfs.c:394 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.26319 ])
            (reg/v:SI 141 [ len ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 76 75 77 13 init/initramfs.c:394 discrim 1 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 138 141 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 141 152
;; rd  out 	(44)
1, 4, 6, 8, 9, 11, 12, 25, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169


;; Succ edge  14 [95.5%]  (fallthru)
;; Succ edge  15 [4.5%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u102(11){ }u103(13){ }u104(25){ }u105(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 138 141 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 162 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 141 152
;; live  gen 	 24 [cc] 162 163
;; live  kill	
;; rd  in  	(44)
1, 4, 6, 8, 9, 11, 12, 25, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169
;; rd  gen 	(3)
24, 168, 169
;; rd  kill	(9)
24, 25, 26, 27, 28, 29, 30, 168, 169

;; Pred edge  13 [95.5%]  (fallthru)
(note 77 76 80 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 80 77 81 14 init/initramfs.c:394 discrim 2 (set (reg/f:SI 163 [ message ])
        (mem/f/c/i:SI (reg/f:SI 152) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 14 init/initramfs.c:394 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 163 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 82 81 83 14 init/initramfs.c:394 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 14 -> ( 5 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 138 141 152 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 141 152 163
;; rd  out 	(44)
1, 4, 6, 8, 9, 11, 12, 24, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169


;; Succ edge  5 [0.0%] 
;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 3 14 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u110(11){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0] 139
;; live  kill	
;; rd  in  	(49)
1, 2, 4, 6, 8, 9, 11, 12, 14, 24, 25, 30, 31, 32, 134, 135, 136, 137, 138, 139, 140, 141, 142, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169
;; rd  gen 	(2)
0, 143
;; rd  kill	(4)
0, 1, 2, 143

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [4.5%] 
(code_label 83 82 84 15 37 "" [1 uses])

(note 84 83 89 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 89 84 95 15 init/initramfs.c:408 (set (reg/i:SI 0 r0)
        (reg/v:SI 137 [ origLen ])) 167 {*arm_movsi_insn} (nil))

(insn 95 89 0 15 init/initramfs.c:408 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 15 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(49)
0, 4, 6, 8, 9, 11, 12, 14, 24, 25, 30, 31, 32, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 28.
deleting insn with uid = 29.
deleting insn with uid = 40.
deleting insn with uid = 48.
deleting insn with uid = 51.
deleting insn with uid = 52.
deleting insn with uid = 55.
deleting insn with uid = 59.
deleting insn with uid = 61.
deleting insn with uid = 72.
deleting insn with uid = 79.
deleting insn with uid = 85.
ending the processing of deferred insns

;; Function retain_initrd_param (retain_initrd_param)[0:1334] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)

In insn 17, replacing
 (reg:SI 138)
 with (const_int 1 [0x1])
Changes to insn 17 not recognized
 Setting REG_EQUAL note

In insn 18, replacing
 (reg:SI 138)
 with (const_int 1 [0x1])
Changes to insn 18 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 21.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



retain_initrd_param

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r133={2d,2u} r134={1d} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} 
;;    total ref usage 50{19d,31u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8, 9
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 24[9,1] 25[10,1] 26[11,1] 133[12,2] 134[14,1] 135[15,1] 136[16,1] 137[17,1] 138[18,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 136
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 136
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11
;; rd  gen 	(3)
9, 15, 16
;; rd  kill	(3)
9, 15, 16

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 init/initramfs.c:478 (set (reg/v/f:SI 135 [ str ])
        (reg:SI 0 r0 [ str ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 init/initramfs.c:479 (set (reg:SI 136)
        (zero_extend:SI (mem:QI (reg/v/f:SI 135 [ str ]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 7 6 8 2 init/initramfs.c:479 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 init/initramfs.c:479 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(13)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 15, 16


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(13)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 15, 16
;; rd  gen 	(1)
13
;; rd  kill	(2)
12, 13

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 13 3 init/initramfs.c:480 (set (reg:SI 133 [ D.26190 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; rd  out 	(14)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 15, 16


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 137 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 137 138
;; live  kill	
;; rd  in  	(13)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 15, 16
;; rd  gen 	(3)
12, 17, 18
;; rd  kill	(4)
12, 13, 17, 18

;; Pred edge  2 [61.0%] 
(code_label 13 10 14 4 50 "" [1 uses])

(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 init/initramfs.c:481 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 4 init/initramfs.c:481 (set (reg:SI 138)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 4 init/initramfs.c:481 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 88 [0x58])) [0 do_retain_initrd+0 S4 A32])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 18 17 19 4 init/initramfs.c:482 (set (reg:SI 133 [ D.26190 ])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; rd  out 	(16)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0] 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  gen 	 0 [r0] 134
;; live  kill	
;; rd  in  	(17)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18
;; rd  gen 	(2)
0, 14
;; rd  kill	(3)
0, 1, 14

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 19 18 20 5 51 "" [0 uses])

(note 20 19 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 20 31 5 init/initramfs.c:483 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ D.26190 ])) 167 {*arm_movsi_insn} (nil))

(insn 31 25 0 5 init/initramfs.c:483 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(18)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 21.
ending the processing of deferred insns

;; Function clean_path (clean_path)[0:1327] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 3 7 }
;; 3 succs { 4 7 }
;; 4 succs { 5 6 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 10 count 12 (  1.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 10 count 14 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 10 count 14 (  1.8)


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 8.
Deleted 1 trivially dead insns

Number of successful forward propagations: 0



clean_path

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,6u} r1={5d,2u} r2={4d} r3={4d} r11={1d,7u} r12={4d} r13={1d,10u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={6d,3u} r25={1d,9u,1d} r26={1d,6u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,2u} r134={1d,1u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 433{377d,55u,1e} in 21{18 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 21, 22, 23, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367
0[0,7] 1[7,5] 2[12,4] 3[16,4] 11[20,1] 12[21,4] 13[25,1] 14[26,4] 15[30,3] 16[33,3] 17[36,3] 18[39,3] 19[42,3] 20[45,3] 21[48,3] 22[51,3] 23[54,3] 24[57,6] 25[63,1] 26[64,1] 27[65,3] 28[68,3] 29[71,3] 30[74,3] 31[77,3] 32[80,3] 33[83,3] 34[86,3] 35[89,3] 36[92,3] 37[95,3] 38[98,3] 39[101,3] 40[104,3] 41[107,3] 42[110,3] 43[113,3] 44[116,3] 45[119,3] 46[122,3] 47[125,3] 48[128,3] 49[131,3] 50[134,3] 51[137,3] 52[140,3] 53[143,3] 54[146,3] 55[149,3] 56[152,3] 57[155,3] 58[158,3] 59[161,3] 60[164,3] 61[167,3] 62[170,3] 63[173,3] 64[176,3] 65[179,3] 66[182,3] 67[185,3] 68[188,3] 69[191,3] 70[194,3] 71[197,3] 72[200,3] 73[203,3] 74[206,3] 75[209,3] 76[212,3] 77[215,3] 78[218,3] 79[221,3] 80[224,3] 81[227,3] 82[230,3] 83[233,3] 84[236,3] 85[239,3] 86[242,3] 87[245,3] 88[248,3] 89[251,3] 90[254,3] 91[257,3] 92[260,3] 93[263,3] 94[266,3] 95[269,3] 96[272,3] 97[275,3] 98[278,3] 99[281,3] 100[284,3] 101[287,3] 102[290,3] 103[293,3] 104[296,3] 105[299,3] 106[302,3] 107[305,3] 108[308,3] 109[311,3] 110[314,3] 111[317,3] 112[320,3] 113[323,3] 114[326,3] 115[329,3] 116[332,3] 117[335,3] 118[338,3] 119[341,3] 120[344,3] 121[347,3] 122[350,3] 123[353,3] 124[356,3] 125[359,3] 126[362,3] 127[365,3] 133[368,1] 134[369,1] 135[370,1] 136[371,1] 137[372,1] 138[373,1] 139[374,1] 140[375,1] 141[376,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 135 136 137
;; live  kill	 14 [lr]
;; rd  in  	(10)
6, 11, 15, 19, 20, 24, 25, 29, 63, 64
;; rd  gen 	(6)
5, 61, 369, 370, 371, 372
;; rd  kill	(21)
0, 1, 2, 3, 4, 5, 6, 26, 27, 28, 29, 57, 58, 59, 60, 61, 62, 369, 370, 371, 372

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 init/initramfs.c:280 (set (reg/v/f:SI 135 [ path ])
        (reg:SI 0 r0 [ path ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 init/initramfs.c:280 (set (reg/v:SI 136 [ mode ])
        (reg:SI 1 r1 [ mode ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 9 2 init/initramfs.c:283 (set (reg/f:SI 137)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -64 [0xffffffffffffffc0]))) 4 {*arm_addsi3} (nil))

(insn 9 7 10 2 init/initramfs.c:283 (set (reg:SI 1 r1)
        (reg/f:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -64 [0xffffffffffffffc0]))
        (nil)))

(call_insn 10 9 11 2 init/initramfs.c:283 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_newlstat") [flags 0x41] <function_decl 0x11452980 sys_newlstat>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 11 10 12 2 init/initramfs.c:283 (set (reg:SI 134 [ D.25964 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 init/initramfs.c:283 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.25964 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 init/initramfs.c:283 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 2 -> ( 3 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; rd  out 	(14)
5, 11, 15, 19, 20, 24, 25, 61, 63, 64, 369, 370, 371, 372


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  7 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 133 138 139 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; live  gen 	 24 [cc] 133 138 139 140
;; live  kill	
;; rd  in  	(14)
5, 11, 15, 19, 20, 24, 25, 61, 63, 64, 369, 370, 371, 372
;; rd  gen 	(5)
60, 368, 373, 374, 375
;; rd  kill	(10)
57, 58, 59, 60, 61, 62, 368, 373, 374, 375

;; Pred edge  2 [61.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 3 init/initramfs.c:283 discrim 1 (set (reg:SI 133 [ D.25967 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 16 15 17 3 init/initramfs.c:283 discrim 1 (set (reg:SI 138)
        (xor:SI (reg/v:SI 136 [ mode ])
            (reg:SI 133 [ D.25967 ]))) 96 {*arm_xorsi3} (nil))

(insn 17 16 18 3 init/initramfs.c:283 discrim 1 (set (reg:SI 139)
        (zero_extend:SI (subreg:HI (reg:SI 138) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 18 17 19 3 init/initramfs.c:283 discrim 1 (set (reg:SI 140)
        (and:SI (reg:SI 139)
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(insn 19 18 20 3 init/initramfs.c:283 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 20 19 21 3 init/initramfs.c:283 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 3 -> ( 4 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; rd  out 	(18)
5, 11, 15, 19, 20, 24, 25, 60, 63, 64, 368, 369, 370, 371, 372, 373, 374, 375


;; Succ edge  4 [61.0%]  (fallthru)
;; Succ edge  7 [39.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; live  gen 	 24 [cc] 141
;; live  kill	
;; rd  in  	(18)
5, 11, 15, 19, 20, 24, 25, 60, 63, 64, 368, 369, 370, 371, 372, 373, 374, 375
;; rd  gen 	(2)
59, 376
;; rd  kill	(7)
57, 58, 59, 60, 61, 62, 376

;; Pred edge  3 [61.0%]  (fallthru)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 4 init/initramfs.c:284 (set (reg:SI 141)
        (and:SI (reg:SI 133 [ D.25967 ])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(insn 23 22 24 4 init/initramfs.c:284 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 16384 [0x4000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 24 23 25 4 init/initramfs.c:284 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
        (nil)))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; rd  out 	(19)
5, 11, 15, 19, 20, 24, 25, 59, 63, 64, 368, 369, 370, 371, 372, 373, 374, 375, 376


;; Succ edge  5 [19.9%]  (fallthru)
;; Succ edge  6 [80.1%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]
;; rd  in  	(19)
5, 11, 15, 19, 20, 24, 25, 59, 63, 64, 368, 369, 370, 371, 372, 373, 374, 375, 376
;; rd  gen 	(1)
3
;; rd  kill	(11)
0, 1, 2, 3, 4, 5, 6, 26, 27, 28, 29

;; Pred edge  4 [19.9%]  (fallthru)
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 init/initramfs.c:285 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ path ])) 167 {*arm_movsi_insn} (nil))

(call_insn 27 26 30 5 init/initramfs.c:285 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_rmdir") [flags 0x41] <function_decl 0x11464e00 sys_rmdir>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(19)
3, 11, 15, 19, 20, 24, 25, 59, 63, 64, 368, 369, 370, 371, 372, 373, 374, 375, 376


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]
;; rd  in  	(19)
5, 11, 15, 19, 20, 24, 25, 59, 63, 64, 368, 369, 370, 371, 372, 373, 374, 375, 376
;; rd  gen 	(1)
1
;; rd  kill	(11)
0, 1, 2, 3, 4, 5, 6, 26, 27, 28, 29

;; Pred edge  4 [80.1%] 
(code_label 30 27 31 6 57 "" [1 uses])

(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 6 init/initramfs.c:287 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ path ])) 167 {*arm_movsi_insn} (nil))

(call_insn 33 32 39 6 init/initramfs.c:287 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_unlink") [flags 0x41] <function_decl 0x11458d00 sys_unlink>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(19)
1, 11, 15, 19, 20, 24, 25, 59, 63, 64, 368, 369, 370, 371, 372, 373, 374, 375, 376


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 2 3 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(23)
1, 3, 5, 11, 15, 19, 20, 24, 25, 59, 60, 61, 63, 64, 368, 369, 370, 371, 372, 373, 374, 375, 376
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  2 [39.0%] 
;; Pred edge  3 [39.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 39 33 42 7 58 "" [2 uses])

(note 42 39 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(23)
1, 3, 5, 11, 15, 19, 20, 24, 25, 59, 60, 61, 63, 64, 368, 369, 370, 371, 372, 373, 374, 375, 376


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 8.
ending the processing of deferred insns

;; Function do_utime (do_utime)[0:1315] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 9, replacing
 (reg:SI 137)
 with (const_int 0 [0x0])
Changes to insn 9 not recognized
 Setting REG_EQUAL note

In insn 11, replacing
 (reg:SI 137)
 with (const_int 0 [0x0])
Changes to insn 11 not profitable

In insn 12, replacing
 (reg:SI 137)
 with (const_int 0 [0x0])
Changes to insn 12 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 24.
deferring deletion of insn with uid = 20.
deferring deletion of insn with uid = 19.
deferring deletion of insn with uid = 11.
Deleted 4 trivially dead insns

Number of successful forward propagations: 0



do_utime

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={4d,6u} r1={3d,2u} r2={3d,1u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,7u,1d} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d} r135={1d,1u} r136={1d,2u} r137={1d,3u} r138={1d} r139={1d,1u} 
;;    total ref usage 172{139d,32u,1e} in 14{13 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131
0[0,4] 1[4,3] 2[7,3] 3[10,3] 11[13,1] 12[14,2] 13[16,1] 14[17,2] 15[19,1] 16[20,1] 17[21,1] 18[22,1] 19[23,1] 20[24,1] 21[25,1] 22[26,1] 23[27,1] 24[28,1] 25[29,1] 26[30,1] 27[31,1] 28[32,1] 29[33,1] 30[34,1] 31[35,1] 32[36,1] 33[37,1] 34[38,1] 35[39,1] 36[40,1] 37[41,1] 38[42,1] 39[43,1] 40[44,1] 41[45,1] 42[46,1] 43[47,1] 44[48,1] 45[49,1] 46[50,1] 47[51,1] 48[52,1] 49[53,1] 50[54,1] 51[55,1] 52[56,1] 53[57,1] 54[58,1] 55[59,1] 56[60,1] 57[61,1] 58[62,1] 59[63,1] 60[64,1] 61[65,1] 62[66,1] 63[67,1] 64[68,1] 65[69,1] 66[70,1] 67[71,1] 68[72,1] 69[73,1] 70[74,1] 71[75,1] 72[76,1] 73[77,1] 74[78,1] 75[79,1] 76[80,1] 77[81,1] 78[82,1] 79[83,1] 80[84,1] 81[85,1] 82[86,1] 83[87,1] 84[88,1] 85[89,1] 86[90,1] 87[91,1] 88[92,1] 89[93,1] 90[94,1] 91[95,1] 92[96,1] 93[97,1] 94[98,1] 95[99,1] 96[100,1] 97[101,1] 98[102,1] 99[103,1] 100[104,1] 101[105,1] 102[106,1] 103[107,1] 104[108,1] 105[109,1] 106[110,1] 107[111,1] 108[112,1] 109[113,1] 110[114,1] 111[115,1] 112[116,1] 113[117,1] 114[118,1] 115[119,1] 116[120,1] 117[121,1] 118[122,1] 119[123,1] 120[124,1] 121[125,1] 122[126,1] 123[127,1] 124[128,1] 125[129,1] 126[130,1] 127[131,1] 133[132,1] 134[133,1] 135[134,1] 136[135,1] 137[136,1] 138[137,1] 139[138,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 134 135 136 137 138 139
;; live  kill	 14 [lr]
;; rd  in  	(10)
3, 6, 9, 12, 13, 15, 16, 18, 29, 30
;; rd  gen 	(8)
0, 132, 133, 134, 135, 136, 137, 138
;; rd  kill	(13)
0, 1, 2, 3, 17, 18, 132, 133, 134, 135, 136, 137, 138

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 init/initramfs.c:78 (set (reg/v/f:SI 135 [ filename ])
        (reg:SI 0 r0 [ filename ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 init/initramfs.c:78 (set (reg/v:SI 136 [ mtime ])
        (reg:SI 1 r1 [ mtime ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 init/initramfs.c:81 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 <variable>.tv_sec+0 S4 A64])
        (reg/v:SI 136 [ mtime ])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/initramfs.c:82 (set (reg:SI 137)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/initramfs.c:82 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 <variable>.tv_nsec+0 S4 A32])
        (reg:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 10 9 12 2 init/initramfs.c:83 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.tv_sec+0 S4 A64])
        (reg/v:SI 136 [ mtime ])) 167 {*arm_movsi_insn} (nil))

(insn 12 10 13 2 init/initramfs.c:84 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.tv_nsec+0 S4 A32])
        (reg:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 13 12 14 2 init/initramfs.c:86 (set (reg/f:SI 139)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 14 13 15 2 init/initramfs.c:86 (set (reg:SI 0 r0)
        (const_int -100 [0xffffffffffffff9c])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 init/initramfs.c:86 (set (reg:SI 1 r1)
        (reg/v/f:SI 135 [ filename ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 init/initramfs.c:86 (set (reg:SI 2 r2)
        (reg/f:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))

(insn 17 16 18 2 init/initramfs.c:86 (set (reg:SI 3 r3)
        (const_int 256 [0x100])) 167 {*arm_movsi_insn} (nil))

(call_insn 18 17 30 2 init/initramfs.c:86 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_utimes") [flags 0x41] <function_decl 0x10c9bf80 do_utimes>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 30 18 0 2 init/initramfs.c:87 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(16)
0, 6, 9, 12, 13, 15, 16, 29, 30, 132, 133, 134, 135, 136, 137, 138


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 11.
deleting insn with uid = 19.
deleting insn with uid = 20.
deleting insn with uid = 24.
ending the processing of deferred insns

;; Function do_symlink (do_symlink)[0:1330] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)

In insn 7, replacing
 (reg/f:SI 136)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 7 not profitable

In insn 8, replacing
 (reg/f:SI 136)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 8 not profitable

In insn 18, replacing
 (subreg:QI (reg:SI 147) 0)
 with (const_int 0 [0x0])
Changes to insn 18 not profitable

In insn 19, replacing
 (mem:QI (reg/f:SI 146) [0 S1 A8])
 with (mem:QI (plus:SI (reg:SI 145)
            (const_int 2 [0x2])) [0 S1 A8])
Changed insn 19
deferring rescan insn with uid = 19.
deferring rescan insn with uid = 19.

In insn 19, replacing
 (subreg:QI (reg:SI 147) 0)
 with (const_int 0 [0x0])
Changes to insn 19 not recognized
 Setting REG_EQUAL note

In insn 21, replacing
 (reg:SI 147)
 with (const_int 0 [0x0])
Changes to insn 21 not profitable

In insn 23, replacing
 (reg/f:SI 136)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 23 not profitable

In insn 25, replacing
 (reg/f:SI 136)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 25 not profitable

In insn 34, replacing
 (reg/f:SI 136)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 34 not profitable

In insn 35, replacing
 (reg/f:SI 136)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 35 not profitable

In insn 36, replacing
 (reg/f:SI 136)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 36 not profitable

In insn 41, replacing
 (reg/f:SI 136)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 41 not profitable

In insn 42, replacing
 (reg/f:SI 136)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 42 not profitable

In insn 46, replacing
 (reg/f:SI 136)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 46 not profitable

In insn 48, replacing
 (reg:SI 162)
 with (const_int 3 [0x3])
Changes to insn 48 not recognized
 Setting REG_EQUAL note

In insn 49, replacing
 (reg/f:SI 136)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 49 not profitable

In insn 51, replacing
 (reg:SI 164)
 with (const_int 7 [0x7])
Changes to insn 51 not recognized
 Setting REG_EQUAL note

In insn 52, replacing
 (reg:SI 147)
 with (const_int 0 [0x0])
Changes to insn 52 not profitable

In insn 56, replacing
 (reg:SI 147)
 with (const_int 0 [0x0])
Changes to insn 56 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 52.
deferring deletion of insn with uid = 49.
deferring deletion of insn with uid = 46.
deferring deletion of insn with uid = 42.
deferring deletion of insn with uid = 41.
deferring deletion of insn with uid = 36.
deferring deletion of insn with uid = 35.
deferring deletion of insn with uid = 34.
deferring deletion of insn with uid = 25.
deferring deletion of insn with uid = 23.
deferring deletion of insn with uid = 18.
deferring deletion of insn with uid = 16.
deferring deletion of insn with uid = 13.
deferring deletion of insn with uid = 8.
deferring deletion of insn with uid = 7.
Deleted 15 trivially dead insns

Number of successful forward propagations: 1



do_symlink

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={10d,6u} r1={9d,4u} r2={6d,1u} r3={5d} r11={1d,2u} r12={5d} r13={1d,6u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={1d,2u} r26={1d,1u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,2u} r134={1d,2u} r135={1d} r136={1d,23u} r137={1d} r138={1d} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d} r144={1d,1u} r145={1d,2u} r146={1d} r147={1d,5u} r148={1d} r149={1d} r150={1d} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d} r157={1d} r158={1d} r159={1d} r160={1d} r161={1d} r162={1d,1u} r163={1d} r164={1d,1u} 
;;    total ref usage 589{520d,69u,0e} in 35{31 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487
0[0,10] 1[10,9] 2[19,6] 3[25,5] 11[30,1] 12[31,5] 13[36,1] 14[37,5] 15[42,4] 16[46,4] 17[50,4] 18[54,4] 19[58,4] 20[62,4] 21[66,4] 22[70,4] 23[74,4] 24[78,4] 25[82,1] 26[83,1] 27[84,4] 28[88,4] 29[92,4] 30[96,4] 31[100,4] 32[104,4] 33[108,4] 34[112,4] 35[116,4] 36[120,4] 37[124,4] 38[128,4] 39[132,4] 40[136,4] 41[140,4] 42[144,4] 43[148,4] 44[152,4] 45[156,4] 46[160,4] 47[164,4] 48[168,4] 49[172,4] 50[176,4] 51[180,4] 52[184,4] 53[188,4] 54[192,4] 55[196,4] 56[200,4] 57[204,4] 58[208,4] 59[212,4] 60[216,4] 61[220,4] 62[224,4] 63[228,4] 64[232,4] 65[236,4] 66[240,4] 67[244,4] 68[248,4] 69[252,4] 70[256,4] 71[260,4] 72[264,4] 73[268,4] 74[272,4] 75[276,4] 76[280,4] 77[284,4] 78[288,4] 79[292,4] 80[296,4] 81[300,4] 82[304,4] 83[308,4] 84[312,4] 85[316,4] 86[320,4] 87[324,4] 88[328,4] 89[332,4] 90[336,4] 91[340,4] 92[344,4] 93[348,4] 94[352,4] 95[356,4] 96[360,4] 97[364,4] 98[368,4] 99[372,4] 100[376,4] 101[380,4] 102[384,4] 103[388,4] 104[392,4] 105[396,4] 106[400,4] 107[404,4] 108[408,4] 109[412,4] 110[416,4] 111[420,4] 112[424,4] 113[428,4] 114[432,4] 115[436,4] 116[440,4] 117[444,4] 118[448,4] 119[452,4] 120[456,4] 121[460,4] 122[464,4] 123[468,4] 124[472,4] 125[476,4] 126[480,4] 127[484,4] 133[488,1] 134[489,1] 135[490,1] 136[491,1] 137[492,1] 138[493,1] 139[494,1] 140[495,1] 141[496,1] 142[497,1] 143[498,1] 144[499,1] 145[500,1] 146[501,1] 147[502,1] 148[503,1] 149[504,1] 150[505,1] 151[506,1] 152[507,1] 153[508,1] 154[509,1] 155[510,1] 156[511,1] 157[512,1] 158[513,1] 159[514,1] 160[515,1] 161[516,1] 162[517,1] 163[518,1] 164[519,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164
;; live  kill	 14 [lr]
;; rd  in  	(10)
9, 18, 24, 29, 30, 35, 36, 41, 82, 83
;; rd  gen 	(33)
0, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519
;; rd  kill	(47)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 37, 38, 39, 40, 41, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/initramfs.c:356 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 9 2 init/initramfs.c:356 (set (reg/f:SI 134 [ collected.393 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 6 10 2 init/initramfs.c:356 (set (reg:SI 140 [ name_len ])
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 96 [0x60])) [0 name_len+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/initramfs.c:356 (set (reg:SI 139)
        (plus:SI (reg:SI 140 [ name_len ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 11 10 12 2 init/initramfs.c:356 (set (reg:SI 141)
        (and:SI (reg:SI 139)
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (nil))

(insn 12 11 14 2 init/initramfs.c:356 (set (reg:SI 142 [ body_len ])
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 12 15 2 init/initramfs.c:356 (set (reg:SI 144)
        (plus:SI (reg/f:SI 134 [ collected.393 ])
            (reg:SI 141))) 4 {*arm_addsi3} (nil))

(insn 15 14 17 2 init/initramfs.c:356 (set (reg:SI 145)
        (plus:SI (reg:SI 144)
            (reg:SI 142 [ body_len ]))) 4 {*arm_addsi3} (nil))

(insn 17 15 19 2 init/initramfs.c:356 (set (reg:SI 147)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 19 17 20 2 init/initramfs.c:356 (set (mem:QI (plus:SI (reg:SI 145)
                (const_int 2 [0x2])) [0 S1 A8])
        (subreg:QI (reg:SI 147) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 20 19 21 2 init/initramfs.c:357 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ collected.393 ])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 2 init/initramfs.c:357 (set (reg:SI 1 r1)
        (reg:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 22 21 24 2 init/initramfs.c:357 (parallel [
            (call (mem:SI (symbol_ref:SI ("clean_path") [flags 0x3] <function_decl 0x114ad300 clean_path>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 24 22 26 2 init/initramfs.c:358 (set (reg/f:SI 133 [ collected.674 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 24 27 2 init/initramfs.c:358 (set (reg:SI 152 [ name_len ])
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 96 [0x60])) [0 name_len+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 2 init/initramfs.c:358 (set (reg:SI 151)
        (plus:SI (reg:SI 152 [ name_len ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 28 27 29 2 init/initramfs.c:358 (set (reg:SI 153)
        (and:SI (reg:SI 151)
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (nil))

(insn 29 28 30 2 init/initramfs.c:358 (set (reg:SI 154)
        (plus:SI (reg:SI 153)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (nil))

(insn 30 29 31 2 init/initramfs.c:358 (set (reg:SI 155)
        (plus:SI (reg/f:SI 133 [ collected.674 ])
            (reg:SI 154))) 4 {*arm_addsi3} (nil))

(insn 31 30 32 2 init/initramfs.c:358 (set (reg:SI 0 r0)
        (reg:SI 155)) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 init/initramfs.c:358 (set (reg:SI 1 r1)
        (reg/f:SI 133 [ collected.674 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 33 32 37 2 init/initramfs.c:358 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_symlink") [flags 0x41] <function_decl 0x11458c80 sys_symlink>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 37 33 38 2 init/initramfs.c:359 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 2 init/initramfs.c:359 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 100 [0x64])) [0 uid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 init/initramfs.c:359 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 104 [0x68])) [0 gid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 40 39 43 2 init/initramfs.c:359 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_lchown") [flags 0x41] <function_decl 0x1145eb00 sys_lchown>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 43 40 44 2 init/initramfs.c:360 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 2 init/initramfs.c:360 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 108 [0x6c])) [0 mtime+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 45 44 47 2 init/initramfs.c:360 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_utime") [flags 0x3] <function_decl 0x11487700 do_utime>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 47 45 48 2 init/initramfs.c:361 (set (reg:SI 162)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 50 2 init/initramfs.c:361 (set (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))

(insn 50 48 51 2 init/initramfs.c:362 (set (reg:SI 164)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 56 2 init/initramfs.c:362 (set (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
        (reg:SI 164)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 7 [0x7])
        (nil)))

(insn 56 51 62 2 init/initramfs.c:364 (set (reg/i:SI 0 r0)
        (reg:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 62 56 0 2 init/initramfs.c:364 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(41)
0, 18, 24, 29, 30, 35, 36, 82, 83, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 8.
deleting insn with uid = 13.
deleting insn with uid = 16.
deleting insn with uid = 18.
deleting insn with uid = 23.
deleting insn with uid = 25.
deleting insn with uid = 34.
deleting insn with uid = 35.
deleting insn with uid = 36.
deleting insn with uid = 41.
deleting insn with uid = 42.
deleting insn with uid = 46.
deleting insn with uid = 49.
deleting insn with uid = 52.
verify found no changes in insn with uid = 19.
ending the processing of deferred insns

;; Function unpack_to_rootfs (unpack_to_rootfs)[0:1333] (unlikely executed)

Disambiguating loop 1 with multiple latches
Merged latch edges of loop 1
changing bb of uid 299
  unscanned insn
changing bb of uid 226
  from 27 to 32
changing bb of uid 227
  from 27 to 32
changing bb of uid 228
  from 27 to 32
changing bb of uid 229
  from 27 to 32
changing bb of uid 230
  from 27 to 32
changing bb of uid 231
  from 27 to 32
changing bb of uid 232
  from 27 to 32
changing bb of uid 233
  from 27 to 32
changing bb of uid 234
  from 27 to 32
changing bb of uid 235
  from 27 to 32
changing bb of uid 236
  from 27 to 32
changing bb of uid 237
  from 27 to 32
changing bb of uid 238
  from 27 to 32
Fallthru edge 6->32 redirected to 32
;; 4 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 32 28 29 30 31
;;
;; Loop 2
;;  header 30, latch 29
;;  depth 1, outer 0
;;  nodes: 30 29
;;
;; Loop 1
;;  header 32, latch 27
;;  depth 1, outer 0
;;  nodes: 32 27 13 26 11 10 9 8 7 23 24 25 16 20 21 15 19 17 22 18 14 12
;;
;; Loop 3
;;  header 10, latch 10
;;  depth 2, outer 1
;;  nodes: 10
;; 2 succs { 5 3 }
;; 3 succs { 5 4 }
;; 4 succs { 5 6 }
;; 5 succs { }
;; 6 succs { 32 }
;; 7 succs { 8 12 }
;; 8 succs { 9 14 }
;; 9 succs { 10 }
;; 10 succs { 10 11 }
;; 11 succs { 27 }
;; 12 succs { 13 14 }
;; 13 succs { 27 }
;; 14 succs { 15 18 }
;; 15 succs { 16 23 }
;; 16 succs { 17 23 }
;; 17 succs { 23 }
;; 18 succs { 19 21 }
;; 19 succs { 20 23 }
;; 20 succs { 23 }
;; 21 succs { 22 23 }
;; 22 succs { 23 }
;; 23 succs { 24 26 }
;; 24 succs { 25 26 }
;; 25 succs { 26 }
;; 26 succs { 27 }
;; 27 succs { 32 }
;; 32 succs { 7 28 }
;; 28 succs { 30 }
;; 29 succs { 30 }
;; 30 succs { 29 31 }
;; 31 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 33 n_edges 48 count 63 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 33 n_edges 48 count 86 (  2.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 33 n_edges 48 count 86 (  2.6)

In insn 18, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)
Changes to insn 18 not profitable

In insn 23, replacing
 (reg/f:SI 157)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 23 not profitable

In insn 27, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)
Changes to insn 27 not profitable

In insn 33, replacing
 (reg/f:SI 157)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 33 not profitable

In insn 35, replacing
 (reg/f:SI 157)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 35 not profitable

In insn 40, replacing
 (reg/f:SI 157)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 40 not profitable

In insn 50, replacing
 (reg/f:SI 166)
 with (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1151e780>)
Changes to insn 50 not profitable

In insn 55, replacing
 (reg/f:SI 157)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 55 not profitable

In insn 57, replacing
 (reg:SI 168)
 with (const_int 0 [0x0])
Changes to insn 57 not recognized
 Setting REG_EQUAL note

In insn 58, replacing
 (reg/f:SI 157)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 58 not profitable

In insn 60, replacing
 (reg:DI 170)
 with (const_int 0 [0x0])
Changes to insn 60 not recognized
 Setting REG_EQUAL note

In insn 61, replacing
 (reg/f:SI 157)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 61 not profitable

In insn 62, replacing
 (reg:SI 168)
 with (const_int 0 [0x0])
Changes to insn 62 not profitable

In insn 63, replacing
 (reg:SI 168)
 with (const_int 0 [0x0])
Changes to insn 63 not recognized
 Setting REG_EQUAL note

In insn 67, replacing
 (reg/f:SI 229)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 67 not profitable

In insn 74, replacing
 (and:DI (reg/v:DI 145 [ saved_offset ])
        (reg:DI 175))
 with (and:DI (reg/v:DI 145 [ saved_offset ])
        (const_int 3 [0x3]))
Changes to insn 74 not recognized
 Setting REG_EQUAL note

In insn 80, replacing
 (reg/f:SI 229)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 80 not profitable

In insn 83, replacing
 (reg/f:SI 229)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 83 not profitable

In insn 85, replacing
 (reg/f:SI 229)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 85 not profitable

In insn 89, replacing
 (reg/f:SI 181)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 89 not profitable

In insn 93, replacing
 (plus:SI (reg/f:SI 181)
        (reg:SI 185))
 with (plus:SI (reg:SI 185)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Changes to insn 93 not recognized
 Setting REG_EQUAL note

In insn 116, replacing
 (reg/f:SI 229)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 116 not profitable

In insn 118, replacing
 (plus:DI (reg/v:DI 145 [ saved_offset ])
        (reg:DI 192))
 with (plus:DI (reg/v:DI 145 [ saved_offset ])
        (const_int 1 [0x1]))
Changes to insn 118 not recognized
 Setting REG_EQUAL note

In insn 126, replacing
 (reg:DI 195)
 with (const_int 0 [0x0])
Changes to insn 126 not recognized
 Setting REG_EQUAL note

In insn 139, replacing
 (reg:SI 198)
 with (const_int 0 [0x0])
Changes to insn 139 not recognized
 Setting REG_EQUAL note

In insn 141, replacing
 (reg/f:SI 199)
 with (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
Changes to insn 141 not recognized
 Setting REG_EQUAL note

In insn 143, replacing
 (reg/f:SI 200)
 with (symbol_ref:SI ("error") [flags 0x3] <function_decl 0x11487300 error>)
Changes to insn 143 not recognized
 Setting REG_EQUAL note

In insn 146, replacing
 (reg:SI 198)
 with (const_int 0 [0x0])
Changes to insn 146 not profitable

In insn 147, replacing
 (reg/f:SI 197)
 with (symbol_ref:SI ("flush_buffer") [flags 0x3] <function_decl 0x114ad800 flush_buffer>)
Changes to insn 147 not profitable

In insn 153, replacing
 (reg/f:SI 194)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 153 not profitable

In insn 158, replacing
 (reg/f:SI 194)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 158 not profitable

In insn 160, replacing
 (reg/f:SI 204)
 with (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x115a92d0>)
Changes to insn 160 not recognized
 Setting REG_EQUAL note

In insn 169, replacing
 (reg/f:SI 194)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 169 not profitable

In insn 174, replacing
 (reg/f:SI 194)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 174 not profitable

In insn 175, replacing
 (plus:SI (reg/f:SI 194)
        (const_int 120 [0x78]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 120 [0x78])))
Changes to insn 175 not profitable

In insn 179, replacing
 (reg/f:SI 209)
 with (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x114fc3c0>)
Changes to insn 179 not profitable

In insn 182, replacing
 (reg/f:SI 194)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 182 not profitable

In insn 183, replacing
 (reg/f:SI 194)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 183 not profitable

In insn 190, replacing
 (reg/f:SI 194)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 190 not profitable

In insn 195, replacing
 (reg/f:SI 194)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 195 not profitable

In insn 197, replacing
 (reg/f:SI 216)
 with (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)
Changes to insn 197 not recognized
 Setting REG_EQUAL note

In insn 205, replacing
 (reg/f:SI 217)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 205 not profitable

In insn 210, replacing
 (reg/f:SI 217)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 210 not profitable

In insn 212, replacing
 (reg/f:SI 222)
 with (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)
Changes to insn 212 not recognized
 Setting REG_EQUAL note

In insn 234, replacing
 (subreg:SI (reg:QI 227) 0)
 with (reg:SI 228)
Changed insn 234
deferring rescan insn with uid = 234.

In insn 234, replacing
 (subreg:SI (reg:QI 230) 0)
 with (reg:SI 232)
Changed insn 234
deferring rescan insn with uid = 234.

In insn 252, replacing
 (reg:SI 237)
 with (const_int 1048832 [0x100100])
Changes to insn 252 not recognized
 Setting REG_EQUAL note

In insn 254, replacing
 (reg:SI 238)
 with (const_int 2097664 [0x200200])
Changes to insn 254 not recognized
 Setting REG_EQUAL note

In insn 270, replacing
 (plus:SI (reg/f:SI 239)
        (const_int 184 [0xb8]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 184 [0xb8])))
Changes to insn 270 not profitable


try_optimize_cfg iteration 1

Fallthru edge 11->28 redirected to 28
Fallthru edge 13->28 redirected to 28
merging block 27 into block 26
deferring deletion of insn with uid = 223.
changing bb of uid 224
deferring deletion of insn with uid = 224.
Merged blocks 26 and 27.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

deferring deletion of insn with uid = 285.
deferring deletion of insn with uid = 283.
deferring deletion of insn with uid = 280.
deferring deletion of insn with uid = 277.
deferring deletion of insn with uid = 274.
deferring deletion of insn with uid = 263.
deferring deletion of insn with uid = 243.
deferring deletion of insn with uid = 240.
deferring deletion of insn with uid = 233.
deferring deletion of insn with uid = 228.
deferring deletion of insn with uid = 210.
deferring deletion of insn with uid = 205.
deferring deletion of insn with uid = 195.
deferring deletion of insn with uid = 190.
deferring deletion of insn with uid = 184.
deferring deletion of insn with uid = 183.
deferring deletion of insn with uid = 182.
deferring deletion of insn with uid = 174.
deferring deletion of insn with uid = 169.
deferring deletion of insn with uid = 158.
deferring deletion of insn with uid = 153.
deferring deletion of insn with uid = 127.
deferring deletion of insn with uid = 116.
deferring deletion of insn with uid = 102.
deferring deletion of insn with uid = 91.
deferring deletion of insn with uid = 89.
deferring deletion of insn with uid = 85.
deferring deletion of insn with uid = 83.
deferring deletion of insn with uid = 81.
deferring deletion of insn with uid = 80.
deferring deletion of insn with uid = 67.
deferring deletion of insn with uid = 62.
deferring deletion of insn with uid = 61.
deferring deletion of insn with uid = 58.
deferring deletion of insn with uid = 55.
deferring deletion of insn with uid = 40.
deferring deletion of insn with uid = 35.
deferring deletion of insn with uid = 33.
deferring deletion of insn with uid = 32.
deferring deletion of insn with uid = 27.
deferring deletion of insn with uid = 23.
deferring deletion of insn with uid = 18.
Deleted 42 trivially dead insns

Number of successful forward propagations: 2



unpack_to_rootfs

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={29d,22u} r1={22d,8u} r2={18d,3u} r3={17d,2u} r11={1d,31u} r12={15d} r13={1d,48u} r14={15d,1u} r15={14d} r16={14d} r17={14d} r18={14d} r19={14d} r20={14d} r21={14d} r22={14d} r23={14d} r24={35d,19u} r25={1d,33u,1d} r26={1d,30u} r27={14d} r28={14d} r29={14d} r30={14d} r31={14d} r32={14d} r33={14d} r34={14d} r35={14d} r36={14d} r37={14d} r38={14d} r39={14d} r40={14d} r41={14d} r42={14d} r43={14d} r44={14d} r45={14d} r46={14d} r47={14d} r48={14d} r49={14d} r50={14d} r51={14d} r52={14d} r53={14d} r54={14d} r55={14d} r56={14d} r57={14d} r58={14d} r59={14d} r60={14d} r61={14d} r62={14d} r63={14d} r64={14d} r65={14d} r66={14d} r67={14d} r68={14d} r69={14d} r70={14d} r71={14d} r72={14d} r73={14d} r74={14d} r75={14d} r76={14d} r77={14d} r78={14d} r79={14d} r80={14d} r81={14d} r82={14d} r83={14d} r84={14d} r85={14d} r86={14d} r87={14d} r88={14d} r89={14d} r90={14d} r91={14d} r92={14d} r93={14d} r94={14d} r95={14d} r96={14d} r97={14d} r98={14d} r99={14d} r100={14d} r101={14d} r102={14d} r103={14d} r104={14d} r105={14d} r106={14d} r107={14d} r108={14d} r109={14d} r110={14d} r111={14d} r112={14d} r113={14d} r114={14d} r115={14d} r116={14d} r117={14d} r118={14d} r119={14d} r120={14d} r121={14d} r122={14d} r123={14d} r124={14d} r125={14d} r126={14d} r127={14d} r133={1d} r134={2d,3u} r135={2d,10u} r136={1d} r137={1d,2u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r144={1d,1u} r145={1d,3u} r146={1d,2u} r147={1d,1u} r148={1d,3u} r149={1d,2u} r150={1d} r151={1d,2u} r152={1d} r153={1d} r154={4d,7u} r155={4d,9u} r156={1d,5u} r157={1d,15u} r158={1d} r159={1d} r160={1d} r161={1d} r162={1d} r163={1d,1u} r164={1d} r165={1d,1u} r166={1d,1u} r167={1d} r168={1d,3u} r169={1d} r170={1d,1u} r171={1d} r172={1d} r173={1d} r174={1d,2u} r175={1d,1u} r176={2d,4u} r177={1d} r178={1d} r179={1d} r180={1d} r181={1d,5u} r182={1d} r183={1d,1u} r184={1d} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d} r190={1d,1u} r191={1d} r192={1d,1u} r193={1d,1u} r194={1d,16u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,2u} r199={1d,1u} r200={1d,1u} r201={1d} r202={1d,1u} r203={1d} r204={1d,1u} r205={1d} r206={1d,1u} r207={1d} r208={1d,3u} r209={1d,1u} r210={1d} r211={1d} r212={1d} r213={1d} r214={1d,1u} r215={1d} r216={1d,1u} r217={1d,5u} r218={1d,1u} r219={1d} r220={1d,1u} r221={1d} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d} r228={1d,1u} r229={1d,13u} r230={1d} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d} r237={1d,1u} r238={1d,1u} r239={1d,9u} r240={1d,1u} r241={1d} r242={1d} r243={1d} r245={1d} r246={1d,2u} 
;;    total ref usage 2195{1817d,377u,1e} in 180{166 regular + 14 call} insns.
;; Reaching defs:

  sparse invalidated 	24
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694
0[0,29] 1[29,22] 2[51,18] 3[69,17] 11[86,1] 12[87,15] 13[102,1] 14[103,15] 15[118,14] 16[132,14] 17[146,14] 18[160,14] 19[174,14] 20[188,14] 21[202,14] 22[216,14] 23[230,14] 24[244,35] 25[279,1] 26[280,1] 27[281,14] 28[295,14] 29[309,14] 30[323,14] 31[337,14] 32[351,14] 33[365,14] 34[379,14] 35[393,14] 36[407,14] 37[421,14] 38[435,14] 39[449,14] 40[463,14] 41[477,14] 42[491,14] 43[505,14] 44[519,14] 45[533,14] 46[547,14] 47[561,14] 48[575,14] 49[589,14] 50[603,14] 51[617,14] 52[631,14] 53[645,14] 54[659,14] 55[673,14] 56[687,14] 57[701,14] 58[715,14] 59[729,14] 60[743,14] 61[757,14] 62[771,14] 63[785,14] 64[799,14] 65[813,14] 66[827,14] 67[841,14] 68[855,14] 69[869,14] 70[883,14] 71[897,14] 72[911,14] 73[925,14] 74[939,14] 75[953,14] 76[967,14] 77[981,14] 78[995,14] 79[1009,14] 80[1023,14] 81[1037,14] 82[1051,14] 83[1065,14] 84[1079,14] 85[1093,14] 86[1107,14] 87[1121,14] 88[1135,14] 89[1149,14] 90[1163,14] 91[1177,14] 92[1191,14] 93[1205,14] 94[1219,14] 95[1233,14] 96[1247,14] 97[1261,14] 98[1275,14] 99[1289,14] 100[1303,14] 101[1317,14] 102[1331,14] 103[1345,14] 104[1359,14] 105[1373,14] 106[1387,14] 107[1401,14] 108[1415,14] 109[1429,14] 110[1443,14] 111[1457,14] 112[1471,14] 113[1485,14] 114[1499,14] 115[1513,14] 116[1527,14] 117[1541,14] 118[1555,14] 119[1569,14] 120[1583,14] 121[1597,14] 122[1611,14] 123[1625,14] 124[1639,14] 125[1653,14] 126[1667,14] 127[1681,14] 133[1695,1] 134[1696,2] 135[1698,2] 136[1700,1] 137[1701,1] 138[1702,1] 139[1703,1] 140[1704,1] 141[1705,1] 142[1706,1] 143[1707,1] 144[1708,1] 145[1709,1] 146[1710,1] 147[1711,1] 148[1712,1] 149[1713,1] 150[1714,1] 151[1715,1] 152[1716,1] 153[1717,1] 154[1718,4] 155[1722,4] 156[1726,1] 157[1727,1] 158[1728,1] 159[1729,1] 160[1730,1] 161[1731,1] 162[1732,1] 163[1733,1] 164[1734,1] 165[1735,1] 166[1736,1] 167[1737,1] 168[1738,1] 169[1739,1] 170[1740,1] 171[1741,1] 172[1742,1] 173[1743,1] 174[1744,1] 175[1745,1] 176[1746,2] 177[1748,1] 178[1749,1] 179[1750,1] 180[1751,1] 181[1752,1] 182[1753,1] 183[1754,1] 184[1755,1] 185[1756,1] 186[1757,1] 187[1758,1] 188[1759,1] 189[1760,1] 190[1761,1] 191[1762,1] 192[1763,1] 193[1764,1] 194[1765,1] 195[1766,1] 196[1767,1] 197[1768,1] 198[1769,1] 199[1770,1] 200[1771,1] 201[1772,1] 202[1773,1] 203[1774,1] 204[1775,1] 205[1776,1] 206[1777,1] 207[1778,1] 208[1779,1] 209[1780,1] 210[1781,1] 211[1782,1] 212[1783,1] 213[1784,1] 214[1785,1] 215[1786,1] 216[1787,1] 217[1788,1] 218[1789,1] 219[1790,1] 220[1791,1] 221[1792,1] 222[1793,1] 223[1794,1] 224[1795,1] 225[1796,1] 226[1797,1] 227[1798,1] 228[1799,1] 229[1800,1] 230[1801,1] 231[1802,1] 232[1803,1] 233[1804,1] 234[1805,1] 235[1806,1] 236[1807,1] 237[1808,1] 238[1809,1] 239[1810,1] 240[1811,1] 241[1812,1] 242[1813,1] 243[1814,1] 245[1815,1] 246[1816,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142 143 144 152 154 155 156 157 158 159 160 161 162 163
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 142 143 144 152 154 155 156 157 158 159 160 161 162 163
;; live  kill	 14 [lr]
;; rd  in  	(10)
28, 50, 68, 85, 86, 101, 102, 117, 279, 280
;; rd  gen 	(16)
24, 275, 1706, 1707, 1708, 1716, 1721, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733
;; rd  kill	(64)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 1706, 1707, 1708, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 init/initramfs.c:415 (set (reg/v/f:SI 154 [ buf ])
        (reg:SI 0 r0 [ buf ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 init/initramfs.c:415 (set (reg/v:SI 155 [ len ])
        (reg:SI 1 r1 [ len ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 9 2 ("found") NOTE_INSN_DELETED_LABEL 66)

(insn 9 7 10 2 include/linux/slab_def.h:122 (set (reg/f:SI 156)
        (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 156)
                (const_int 28 [0x1c])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 12 11 13 2 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x10efa480 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 13 12 14 2 include/linux/slab_def.h:122 (set (reg/v/f:SI 144 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 init/initramfs.c:421 (set (reg/f:SI 157)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 init/initramfs.c:421 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 4 [0x4])) [0 header_buf+0 S4 A32])
        (reg/v/f:SI 144 [ ret ])) 167 {*arm_movsi_insn} (nil))

(note 16 15 19 2 ("found") NOTE_INSN_DELETED_LABEL 67)

(insn 19 16 20 2 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 156)
                (const_int 92 [0x5c])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 2 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 21 20 22 2 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x10efa480 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 22 21 24 2 include/linux/slab_def.h:122 (set (reg/v/f:SI 143 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 24 22 25 2 init/initramfs.c:422 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32])
        (reg/v/f:SI 143 [ ret ])) 167 {*arm_movsi_insn} (nil))

(note 25 24 28 2 ("found") NOTE_INSN_DELETED_LABEL 68)

(insn 28 25 29 2 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 156)
                (const_int 84 [0x54])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 2 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 30 29 31 2 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x10efa480 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 31 30 34 2 include/linux/slab_def.h:122 (set (reg/v/f:SI 142 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 34 31 36 2 init/initramfs.c:423 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 116 [0x74])) [0 name_buf+0 S4 A32])
        (reg/v/f:SI 142 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 36 34 37 2 init/initramfs.c:425 (set (reg/f:SI 163 [ header_buf ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 4 [0x4])) [0 header_buf+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 2 init/initramfs.c:425 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 163 [ header_buf ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 38 37 39 2 init/initramfs.c:425 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; rd  out 	(24)
24, 50, 68, 85, 86, 101, 102, 275, 279, 280, 1706, 1707, 1708, 1716, 1721, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733


;; Succ edge  5 [0.0%] 
;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 24 [cc] 164 165
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; live  gen 	 24 [cc] 164 165
;; live  kill	
;; rd  in  	(24)
24, 50, 68, 85, 86, 101, 102, 275, 279, 280, 1706, 1707, 1708, 1716, 1721, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733
;; rd  gen 	(3)
274, 1734, 1735
;; rd  kill	(2)
1734, 1735

;; Pred edge  2 [100.0%]  (fallthru)
(note 39 38 41 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 41 39 42 3 init/initramfs.c:425 discrim 1 (set (reg/f:SI 165 [ symlink_buf ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 3 init/initramfs.c:425 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 165 [ symlink_buf ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 43 42 44 3 init/initramfs.c:425 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; rd  out 	(26)
24, 50, 68, 85, 86, 101, 102, 274, 279, 280, 1706, 1707, 1708, 1716, 1721, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735


;; Succ edge  5 [0.0%] 
;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(26)
24, 50, 68, 85, 86, 101, 102, 274, 279, 280, 1706, 1707, 1708, 1716, 1721, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735
;; rd  gen 	(1)
244
;; rd  kill	(0)


;; Pred edge  3 [100.0%]  (fallthru)
(note 44 43 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 4 init/initramfs.c:425 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 142 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 46 45 47 4 init/initramfs.c:425 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 157
;; rd  out 	(26)
24, 50, 68, 85, 86, 101, 102, 244, 279, 280, 1706, 1707, 1708, 1716, 1721, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735


;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 2 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 166
;; live  kill	 14 [lr]
;; rd  in  	(28)
24, 50, 68, 85, 86, 101, 102, 244, 274, 275, 279, 280, 1706, 1707, 1708, 1716, 1721, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735
;; rd  gen 	(1)
1736
;; rd  kill	(16)
103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 1736

;; Pred edge  2 [0.0%] 
;; Pred edge  3 [0.0%] 
;; Pred edge  4 [0.0%]  (fallthru)
(code_label 47 46 48 5 69 "" [2 uses])

(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 5 init/initramfs.c:426 (set (reg/f:SI 166)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1151e780>)) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 5 init/initramfs.c:426 (set (reg:SI 0 r0)
        (reg/f:SI 166)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1151e780>)
        (nil)))

(call_insn 51 50 53 5 init/initramfs.c:426 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a86f00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 5 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(29)
24, 50, 68, 85, 86, 101, 102, 244, 274, 275, 279, 280, 1706, 1707, 1708, 1716, 1721, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736



;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 167 168 169 170 171 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 157
;; live  gen 	 167 168 169 170 171 172
;; live  kill	
;; rd  in  	(26)
24, 50, 68, 85, 86, 101, 102, 244, 279, 280, 1706, 1707, 1708, 1716, 1721, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735
;; rd  gen 	(6)
1737, 1738, 1739, 1740, 1741, 1742
;; rd  kill	(6)
1737, 1738, 1739, 1740, 1741, 1742

;; Pred edge  4 [100.0%] 
(code_label 53 51 54 6 70 "" [1 uses])

(note 54 53 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 56 54 57 6 init/initramfs.c:428 (set (reg:SI 168)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 59 6 init/initramfs.c:428 (set (mem/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 59 57 60 6 init/initramfs.c:429 (set (reg:DI 170)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 60 59 63 6 init/initramfs.c:429 (set (mem/c/i:DI (plus:SI (reg/f:SI 157)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 170)) 163 {*arm_movdi} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 63 60 225 6 init/initramfs.c:430 (set (mem/f/c/i:SI (reg/f:SI 157) [0 message+0 S4 A32])
        (reg:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 6 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; rd  out 	(32)
24, 50, 68, 85, 86, 101, 102, 244, 279, 280, 1706, 1707, 1708, 1716, 1721, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 28) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 229
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 229
;; lr  def 	 24 [cc] 145 151 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 229
;; live  gen 	 24 [cc] 145 151 173
;; live  kill	
;; rd  in  	(114)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 252, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(4)
272, 1709, 1715, 1743
;; rd  kill	(3)
1709, 1715, 1743

;; Pred edge  28 [91.0%] 
(code_label 225 63 66 7 79 "" [1 uses])

(note 66 225 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 68 66 69 7 init/initramfs.c:432 (set (reg/v:DI 145 [ saved_offset ])
        (mem/c/i:DI (plus:SI (reg/f:SI 229)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 69 68 70 7 init/initramfs.c:433 (set (reg:SI 151 [ D.26144 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 154 [ buf ]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 70 69 71 7 init/initramfs.c:433 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151 [ D.26144 ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 71 70 72 7 init/initramfs.c:433 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 7 -> ( 8 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 151 154 155 229
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 151 154 155 229
;; rd  out 	(114)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 272, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  12 [72.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u80(11){ }u81(13){ }u82(25){ }u83(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 229
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 24 [cc] 174 175 176
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 229
;; live  gen 	 24 [cc] 174 175 176
;; live  kill	
;; rd  in  	(114)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 272, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(4)
271, 1744, 1745, 1746
;; rd  kill	(4)
1744, 1745, 1746, 1747

;; Pred edge  7 [28.0%]  (fallthru)
(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 8 init/initramfs.c:433 discrim 1 (set (reg:DI 175)
        (const_int 3 [0x3])) 163 {*arm_movdi} (nil))

(insn 74 73 75 8 init/initramfs.c:433 discrim 1 (set (reg:DI 174)
        (and:DI (reg/v:DI 145 [ saved_offset ])
            (reg:DI 175))) 64 {anddi3} (expr_list:REG_EQUAL (and:DI (reg/v:DI 145 [ saved_offset ])
            (const_int 3 [0x3]))
        (nil)))

(insn 75 74 76 8 init/initramfs.c:433 discrim 1 (set (reg:SI 176)
        (subreg:SI (reg:DI 174) 0)) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 8 init/initramfs.c:433 discrim 1 (set (reg:SI 176)
        (ior:SI (reg:SI 176)
            (subreg:SI (reg:DI 174) 4))) 89 {*arm_iorsi3} (nil))

(insn 77 76 78 8 init/initramfs.c:433 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 78 77 79 8 init/initramfs.c:433 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 8 -> ( 9 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 176 229
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 176 229
;; rd  out 	(114)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 271, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  9 [0.0%]  (fallthru)
;; Succ edge  14 [100.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u91(11){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 176 229
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 176 229
;; lr  def 	 177 178 179 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 176 229
;; live  gen 	 177 178 179 180
;; live  kill	
;; rd  in  	(114)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 271, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(4)
1748, 1749, 1750, 1751
;; rd  kill	(4)
1748, 1749, 1750, 1751

;; Pred edge  8 [0.0%]  (fallthru)
(note 79 78 82 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 82 79 84 9 init/initramfs.c:434 (set (mem/c/i:SI (plus:SI (reg/f:SI 229)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 176)) 167 {*arm_movsi_insn} (nil))

(insn 84 82 86 9 init/initramfs.c:379 (set (mem/c/i:SI (plus:SI (reg/f:SI 229)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg/v:SI 155 [ len ])) 167 {*arm_movsi_insn} (nil))

(insn 86 84 98 9 init/initramfs.c:380 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 229)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg/v/f:SI 154 [ buf ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; rd  out 	(114)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 271, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u105(11){ }u106(13){ }u107(25){ }u108(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 181 182 183 184 185 186 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; live  gen 	 0 [r0] 24 [cc] 140 181 182 183 184 185 186 187 188
;; live  kill	 14 [lr]
;; rd  in  	(115)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 269, 271, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(11)
21, 269, 1704, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759
;; rd  kill	(53)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 1704, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [86.0%]  (dfs_back)
(code_label 98 86 87 10 74 "" [1 uses])

(note 87 98 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 90 10 init/initramfs.c:382 discrim 1 (set (reg/f:SI 181)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 90 88 92 10 init/initramfs.c:382 discrim 1 (set (reg:SI 183 [ state ])
        (mem/c/i:SI (plus:SI (reg/f:SI 181)
                (const_int 32 [0x20])) [0 state+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 92 90 93 10 init/initramfs.c:382 discrim 1 (set (reg:SI 185)
        (ashift:SI (reg:SI 183 [ state ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 93 92 94 10 init/initramfs.c:382 discrim 1 (set (reg:SI 186)
        (plus:SI (reg/f:SI 181)
            (reg:SI 185))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 185)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
        (nil)))

(insn 94 93 95 10 init/initramfs.c:382 discrim 1 (set (reg/f:SI 187)
        (plus:SI (reg:SI 186)
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (nil))

(insn 95 94 96 10 init/initramfs.c:382 discrim 1 (set (reg/f:SI 188)
        (mem/s/f/j:SI (reg/f:SI 187) [0 actions S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 96 95 97 10 init/initramfs.c:382 discrim 1 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 188) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (nil)
    (nil))

(insn 97 96 99 10 init/initramfs.c:382 discrim 1 (set (reg:SI 140 [ D.26370 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 99 97 100 10 init/initramfs.c:382 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.26370 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 100 99 101 10 init/initramfs.c:382 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))
;; End of basic block 10 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 181
;; rd  out 	(110)
21, 50, 68, 85, 86, 101, 102, 269, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  10 [86.0%]  (dfs_back)
;; Succ edge  11 [14.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 181
;; lr  def 	 141 154 155 189 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 181
;; live  gen 	 141 154 155 189 190
;; live  kill	
;; rd  in  	(110)
21, 50, 68, 85, 86, 101, 102, 269, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(5)
1705, 1720, 1724, 1760, 1761
;; rd  kill	(11)
1705, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1760, 1761

;; Pred edge  10 [14.0%]  (fallthru)
(note 101 100 103 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 103 101 104 11 init/initramfs.c:384 (set (reg:SI 190 [ count ])
        (mem/c/i:SI (plus:SI (reg/f:SI 181)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 104 103 105 11 init/initramfs.c:384 (set (reg:SI 141 [ D.26367 ])
        (minus:SI (reg/v:SI 155 [ len ])
            (reg:SI 190 [ count ]))) 28 {*arm_subsi3_insn} (nil))

(insn 105 104 106 11 init/initramfs.c:436 (set (reg/v/f:SI 154 [ buf ])
        (plus:SI (reg/v/f:SI 154 [ buf ])
            (reg:SI 141 [ D.26367 ]))) 4 {*arm_addsi3} (nil))

(insn 106 105 109 11 init/initramfs.c:437 (set (reg/v:SI 155 [ len ])
        (minus:SI (reg/v:SI 155 [ len ])
            (reg:SI 141 [ D.26367 ]))) 28 {*arm_subsi3_insn} (nil))
;; End of basic block 11 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; rd  out 	(104)
21, 50, 68, 85, 86, 101, 102, 269, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1720, 1724, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u133(11){ }u134(13){ }u135(25){ }u136(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 151 154 155 229
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 151 154 155 229
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(114)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 272, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(1)
268
;; rd  kill	(0)


;; Pred edge  7 [72.0%] 
(code_label 109 106 110 12 72 "" [1 uses])

(note 110 109 111 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 12 init/initramfs.c:440 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151 [ D.26144 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 112 111 113 12 init/initramfs.c:440 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 140 [0x8c])
        (nil)))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 229
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 229
;; rd  out 	(114)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 268, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  13 [98.6%]  (fallthru)
;; Succ edge  14 [1.4%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u139(11){ }u140(13){ }u141(25){ }u142(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 229
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 229
;; lr  def 	 24 [cc] 154 155 191 192 193
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 229
;; live  gen 	 154 155 191 192 193
;; live  kill	 24 [cc]
;; rd  in  	(114)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 268, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(5)
1719, 1723, 1762, 1763, 1764
;; rd  kill	(11)
1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1762, 1763, 1764

;; Pred edge  12 [98.6%]  (fallthru)
(note 113 112 114 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 115 13 init/initramfs.c:441 (set (reg/v/f:SI 154 [ buf ])
        (plus:SI (reg/v/f:SI 154 [ buf ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 115 114 117 13 init/initramfs.c:442 (set (reg/v:SI 155 [ len ])
        (plus:SI (reg/v:SI 155 [ len ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 117 115 118 13 init/initramfs.c:443 (set (reg:DI 192)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 118 117 119 13 init/initramfs.c:443 (parallel [
            (set (reg:DI 193)
                (plus:DI (reg/v:DI 145 [ saved_offset ])
                    (reg:DI 192)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_EQUAL (plus:DI (reg/v:DI 145 [ saved_offset ])
            (const_int 1 [0x1]))
        (nil)))

(insn 119 118 122 13 init/initramfs.c:443 (set (mem/c/i:DI (plus:SI (reg/f:SI 229)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 193)) 163 {*arm_movdi} (nil))
;; End of basic block 13 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; rd  out 	(107)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1719, 1723, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 12 8) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u150(11){ }u151(13){ }u152(25){ }u153(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146 150 194 195 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 146 150 194 195 196
;; live  kill	 14 [lr]
;; rd  in  	(115)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 268, 271, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(7)
19, 265, 1710, 1714, 1765, 1766, 1767
;; rd  kill	(49)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 1710, 1714, 1765, 1766, 1767

;; Pred edge  12 [1.4%] 
;; Pred edge  8 [100.0%] 
(code_label 122 119 123 14 73 "" [2 uses])

(note 123 122 124 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 125 14 init/initramfs.c:446 (set (reg/f:SI 194)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 125 124 126 14 init/initramfs.c:446 (set (reg:DI 195)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 126 125 128 14 init/initramfs.c:446 (set (mem/c/i:DI (plus:SI (reg/f:SI 194)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 195)) 163 {*arm_movdi} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 128 126 129 14 init/initramfs.c:447 (set (reg/f:SI 196)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 129 128 130 14 init/initramfs.c:447 (set (reg:SI 0 r0)
        (reg/v/f:SI 154 [ buf ])) 167 {*arm_movsi_insn} (nil))

(insn 130 129 131 14 init/initramfs.c:447 (set (reg:SI 1 r1)
        (reg/v:SI 155 [ len ])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 14 init/initramfs.c:447 (set (reg:SI 2 r2)
        (reg/f:SI 196)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))

(call_insn 132 131 133 14 init/initramfs.c:447 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("decompress_method") [flags 0x41] <function_decl 0x114ad900 decompress_method>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 133 132 134 14 init/initramfs.c:447 (set (reg/v/f:SI 146 [ decompress ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 134 133 135 14 init/initramfs.c:448 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 146 [ decompress ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 135 134 136 14 init/initramfs.c:448 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 163)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 14 -> ( 15 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 154 155 194
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 154 155 194
;; rd  out 	(110)
19, 50, 68, 85, 86, 101, 102, 265, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  15 [69.8%]  (fallthru)
;; Succ edge  18 [30.2%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u169(11){ }u170(13){ }u171(25){ }u172(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 154 155 194
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 154 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 197 198 199 200
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 154 155 194
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 147 197 198 199 200
;; live  kill	 14 [lr]
;; rd  in  	(110)
19, 50, 68, 85, 86, 101, 102, 265, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(7)
17, 263, 1711, 1768, 1769, 1770, 1771
;; rd  kill	(49)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 1711, 1768, 1769, 1770, 1771

;; Pred edge  14 [69.8%]  (fallthru)
(note 136 135 137 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 137 136 138 15 init/initramfs.c:449 (set (reg/f:SI 197)
        (symbol_ref:SI ("flush_buffer") [flags 0x3] <function_decl 0x114ad800 flush_buffer>)) 167 {*arm_movsi_insn} (nil))

(insn 138 137 139 15 init/initramfs.c:449 (set (reg:SI 198)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 140 15 init/initramfs.c:449 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 140 139 141 15 init/initramfs.c:449 (set (reg/f:SI 199)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 141 140 142 15 init/initramfs.c:449 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 199)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 142 141 143 15 init/initramfs.c:449 (set (reg/f:SI 200)
        (symbol_ref:SI ("error") [flags 0x3] <function_decl 0x11487300 error>)) 167 {*arm_movsi_insn} (nil))

(insn 143 142 144 15 init/initramfs.c:449 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("error") [flags 0x3] <function_decl 0x11487300 error>)
        (nil)))

(insn 144 143 145 15 init/initramfs.c:449 (set (reg:SI 0 r0)
        (reg/v/f:SI 154 [ buf ])) 167 {*arm_movsi_insn} (nil))

(insn 145 144 146 15 init/initramfs.c:449 (set (reg:SI 1 r1)
        (reg/v:SI 155 [ len ])) 167 {*arm_movsi_insn} (nil))

(insn 146 145 147 15 init/initramfs.c:449 (set (reg:SI 2 r2)
        (reg:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 147 146 148 15 init/initramfs.c:449 (set (reg:SI 3 r3)
        (reg/f:SI 197)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("flush_buffer") [flags 0x3] <function_decl 0x114ad800 flush_buffer>)
        (nil)))

(call_insn 148 147 149 15 init/initramfs.c:449 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/v/f:SI 146 [ decompress ]) [0 S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 149 148 150 15 init/initramfs.c:449 (set (reg/v:SI 147 [ res ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 150 149 151 15 init/initramfs.c:451 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ res ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 151 150 152 15 init/initramfs.c:451 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 198)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 15 -> ( 16 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; rd  out 	(110)
17, 50, 68, 85, 86, 101, 102, 263, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  16 [0.0%]  (fallthru)
;; Succ edge  23 [100.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u192(11){ }u193(13){ }u194(25){ }u195(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 194
;; lr  def 	 24 [cc] 201 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; live  gen 	 24 [cc] 201 202
;; live  kill	
;; rd  in  	(110)
17, 50, 68, 85, 86, 101, 102, 263, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(3)
262, 1772, 1773
;; rd  kill	(2)
1772, 1773

;; Pred edge  15 [0.0%]  (fallthru)
(note 152 151 154 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 154 152 155 16 init/initramfs.c:15 (set (reg/f:SI 202 [ message ])
        (mem/f/c/i:SI (reg/f:SI 194) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 155 154 156 16 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 202 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 156 155 157 16 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 198)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 16 -> ( 17 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; rd  out 	(110)
17, 50, 68, 85, 86, 101, 102, 262, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  17 [15.0%]  (fallthru)
;; Succ edge  23 [85.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u200(11){ }u201(13){ }u202(25){ }u203(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 194
;; lr  def 	 203 204
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; live  gen 	 203 204
;; live  kill	
;; rd  in  	(110)
17, 50, 68, 85, 86, 101, 102, 262, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(2)
1774, 1775
;; rd  kill	(2)
1774, 1775

;; Pred edge  16 [15.0%]  (fallthru)
(note 157 156 159 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 159 157 160 17 init/initramfs.c:16 (set (reg/f:SI 204)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x115a92d0>)) 167 {*arm_movsi_insn} (nil))

(insn 160 159 163 17 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 194) [0 message+0 S4 A32])
        (reg/f:SI 204)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x115a92d0>)
        (nil)))
;; End of basic block 17 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; rd  out 	(110)
17, 50, 68, 85, 86, 101, 102, 262, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u207(11){ }u208(13){ }u209(25){ }u210(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; live  gen 	 24 [cc] 149
;; live  kill	
;; rd  in  	(110)
19, 50, 68, 85, 86, 101, 102, 265, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(2)
261, 1713
;; rd  kill	(1)
1713

;; Pred edge  14 [30.2%] 
(code_label 163 160 164 18 75 "" [1 uses])

(note 164 163 165 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 165 164 166 18 init/initramfs.c:453 (set (reg/f:SI 149 [ compress_name.420 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 compress_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 166 165 167 18 init/initramfs.c:453 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 149 [ compress_name.420 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 167 166 168 18 init/initramfs.c:453 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 188)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 18 -> ( 19 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 194
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 194
;; rd  out 	(110)
19, 50, 68, 85, 86, 101, 102, 261, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  19 [100.0%]  (fallthru)
;; Succ edge  21 [0.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u214(11){ }u215(13){ }u216(25){ }u217(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 194
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 194
;; lr  def 	 24 [cc] 205 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 194
;; live  gen 	 24 [cc] 205 206
;; live  kill	
;; rd  in  	(110)
19, 50, 68, 85, 86, 101, 102, 261, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(3)
260, 1776, 1777
;; rd  kill	(2)
1776, 1777

;; Pred edge  18 [100.0%]  (fallthru)
(note 168 167 170 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 170 168 171 19 init/initramfs.c:454 (set (reg/f:SI 206 [ message ])
        (mem/f/c/i:SI (reg/f:SI 194) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 171 170 172 19 init/initramfs.c:454 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 206 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 172 171 173 19 init/initramfs.c:454 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 198)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9328 [0x2470])
        (nil)))
;; End of basic block 19 -> ( 20 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 194
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 194
;; rd  out 	(110)
19, 50, 68, 85, 86, 101, 102, 260, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  20 [6.7%]  (fallthru)
;; Succ edge  23 [93.3%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u222(11){ }u223(13){ }u224(25){ }u225(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 194
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 194
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 207 208 209 210 211 212
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 194
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 207 208 209 210 211 212
;; live  kill	 14 [lr]
;; rd  in  	(110)
19, 50, 68, 85, 86, 101, 102, 260, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(7)
15, 1778, 1779, 1780, 1781, 1782, 1783
;; rd  kill	(50)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 1778, 1779, 1780, 1781, 1782, 1783

;; Pred edge  19 [6.7%]  (fallthru)
(note 173 172 175 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 175 173 176 20 init/initramfs.c:455 (set (reg/f:SI 208)
        (plus:SI (reg/f:SI 194)
            (const_int 120 [0x78]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 120 [0x78])))
        (nil)))

(insn 176 175 177 20 init/initramfs.c:455 (set (reg/f:SI 209)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x114fc3c0>)) 167 {*arm_movsi_insn} (nil))

(insn 177 176 178 20 init/initramfs.c:455 (set (reg:SI 0 r0)
        (reg/f:SI 208)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 120 [0x78])))
        (nil)))

(insn 178 177 179 20 init/initramfs.c:455 (set (reg:SI 1 r1)
        (const_int 64 [0x40])) 167 {*arm_movsi_insn} (nil))

(insn 179 178 180 20 init/initramfs.c:455 (set (reg:SI 2 r2)
        (reg/f:SI 209)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x114fc3c0>)
        (nil)))

(insn 180 179 181 20 init/initramfs.c:455 (set (reg:SI 3 r3)
        (reg/f:SI 149 [ compress_name.420 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 181 180 185 20 init/initramfs.c:455 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("snprintf") [flags 0x41] <function_decl 0x5115e680 snprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 185 181 188 20 init/initramfs.c:458 (set (mem/f/c/i:SI (reg/f:SI 194) [0 message+0 S4 A32])
        (reg/f:SI 208)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; rd  out 	(110)
15, 50, 68, 85, 86, 101, 102, 260, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u241(11){ }u242(13){ }u243(25){ }u244(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 194
;; lr  def 	 24 [cc] 213 214
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; live  gen 	 24 [cc] 213 214
;; live  kill	
;; rd  in  	(110)
19, 50, 68, 85, 86, 101, 102, 261, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(3)
258, 1784, 1785
;; rd  kill	(2)
1784, 1785

;; Pred edge  18 [0.0%] 
(code_label 188 185 189 21 77 "" [1 uses])

(note 189 188 191 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 191 189 192 21 init/initramfs.c:15 (set (reg/f:SI 214 [ message ])
        (mem/f/c/i:SI (reg/f:SI 194) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 21 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 214 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 193 192 194 21 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 198)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; rd  out 	(110)
19, 50, 68, 85, 86, 101, 102, 258, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  22 [15.0%]  (fallthru)
;; Succ edge  23 [85.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u249(11){ }u250(13){ }u251(25){ }u252(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 194
;; lr  def 	 215 216
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 194
;; live  gen 	 215 216
;; live  kill	
;; rd  in  	(110)
19, 50, 68, 85, 86, 101, 102, 258, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(2)
1786, 1787
;; rd  kill	(2)
1786, 1787

;; Pred edge  21 [15.0%]  (fallthru)
(note 194 193 196 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 196 194 197 22 init/initramfs.c:16 (set (reg/f:SI 216)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 22 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 194) [0 message+0 S4 A32])
        (reg/f:SI 216)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)
        (nil)))
;; End of basic block 22 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; rd  out 	(110)
19, 50, 68, 85, 86, 101, 102, 258, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 16 20 21 15 19 17 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u256(11){ }u257(13){ }u258(25){ }u259(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 217 218
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; live  gen 	 24 [cc] 217 218
;; live  kill	
;; rd  in  	(115)
15, 17, 19, 50, 68, 85, 86, 101, 102, 258, 260, 262, 263, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(3)
257, 1788, 1789
;; rd  kill	(2)
1788, 1789

;; Pred edge  16 [85.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  21 [85.0%] 
;; Pred edge  15 [100.0%] 
;; Pred edge  19 [93.3%] 
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 198 197 199 23 76 "" [4 uses])

(note 199 198 200 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 201 23 init/initramfs.c:462 (set (reg/f:SI 217)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 201 200 202 23 init/initramfs.c:462 (set (reg:SI 218 [ state ])
        (mem/c/i:SI (plus:SI (reg/f:SI 217)
                (const_int 32 [0x20])) [0 state+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 202 201 203 23 init/initramfs.c:462 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 218 [ state ])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 203 202 204 23 init/initramfs.c:462 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 23 -> ( 24 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 217
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 217
;; rd  out 	(112)
15, 17, 19, 50, 68, 85, 86, 101, 102, 257, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  24 [0.0%]  (fallthru)
;; Succ edge  26 [100.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u263(11){ }u264(13){ }u265(25){ }u266(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 217
;; lr  def 	 24 [cc] 219 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 217
;; live  gen 	 24 [cc] 219 220
;; live  kill	
;; rd  in  	(112)
15, 17, 19, 50, 68, 85, 86, 101, 102, 257, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(3)
256, 1790, 1791
;; rd  kill	(2)
1790, 1791

;; Pred edge  23 [0.0%]  (fallthru)
(note 204 203 206 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 206 204 207 24 init/initramfs.c:15 (set (reg/f:SI 220 [ message ])
        (mem/f/c/i:SI (reg/f:SI 217) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 207 206 208 24 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 220 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 208 207 209 24 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 217
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 217
;; rd  out 	(112)
15, 17, 19, 50, 68, 85, 86, 101, 102, 256, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  25 [15.0%]  (fallthru)
;; Succ edge  26 [85.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u271(11){ }u272(13){ }u273(25){ }u274(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 217
;; lr  def 	 221 222
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 217
;; live  gen 	 221 222
;; live  kill	
;; rd  in  	(112)
15, 17, 19, 50, 68, 85, 86, 101, 102, 256, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(2)
1792, 1793
;; rd  kill	(2)
1792, 1793

;; Pred edge  24 [15.0%]  (fallthru)
(note 209 208 211 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 211 209 212 25 init/initramfs.c:16 (set (reg/f:SI 222)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)) 167 {*arm_movsi_insn} (nil))

(insn 212 211 213 25 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 217) [0 message+0 S4 A32])
        (reg/f:SI 222)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)
        (nil)))
;; End of basic block 25 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; rd  out 	(112)
15, 17, 19, 50, 68, 85, 86, 101, 102, 256, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 23 24 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u278(11){ }u279(13){ }u280(25){ }u281(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; lr  def 	 24 [cc] 148 154 155 223 224 225 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155
;; live  gen 	 148 154 155 223 224 225 226
;; live  kill	 24 [cc]
;; rd  in  	(113)
15, 17, 19, 50, 68, 85, 86, 101, 102, 256, 257, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(7)
1712, 1718, 1722, 1794, 1795, 1796, 1797
;; rd  kill	(13)
1712, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1794, 1795, 1796, 1797

;; Pred edge  23 [100.0%] 
;; Pred edge  24 [85.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 213 212 214 26 78 "" [2 uses])

(note 214 213 215 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 215 214 216 26 init/initramfs.c:464 (set (reg/f:SI 223)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 216 215 217 26 init/initramfs.c:464 (set (reg:SI 148 [ my_inptr.423 ])
        (mem/c/i:SI (reg/f:SI 223) [0 my_inptr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 217 216 218 26 init/initramfs.c:464 (set (reg/f:SI 224)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 218 217 219 26 init/initramfs.c:464 (set (reg:DI 225 [ my_inptr.423 ])
        (zero_extend:DI (reg:SI 148 [ my_inptr.423 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 219 218 220 26 init/initramfs.c:464 (parallel [
            (set (reg:DI 226)
                (plus:DI (reg:DI 225 [ my_inptr.423 ])
                    (reg/v:DI 145 [ saved_offset ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 220 219 221 26 init/initramfs.c:464 (set (mem/c/i:DI (plus:SI (reg/f:SI 224)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 226)) 163 {*arm_movdi} (nil))

(insn 221 220 222 26 init/initramfs.c:465 (set (reg/v/f:SI 154 [ buf ])
        (plus:SI (reg/v/f:SI 154 [ buf ])
            (reg:SI 148 [ my_inptr.423 ]))) 4 {*arm_addsi3} (nil))

(insn 222 221 299 26 init/initramfs.c:466 (set (reg/v:SI 155 [ len ])
        (minus:SI (reg/v:SI 155 [ len ])
            (reg:SI 148 [ my_inptr.423 ]))) 28 {*arm_subsi3_insn} (nil))
;; End of basic block 26 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; rd  out 	(105)
15, 17, 19, 50, 68, 85, 86, 101, 102, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1722, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 26 6 11 13) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u296(11){ }u297(13){ }u298(25){ }u299(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 24 [cc] 227 228 229 230 231 232 233 234 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155
;; live  gen 	 24 [cc] 227 228 229 230 231 232 233 234 235
;; live  kill	
;; rd  in  	(115)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 244, 269, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(10)
252, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  kill	(9)
1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806

;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
(note 299 222 226 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 226 299 227 28 init/initramfs.c:431 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 155 [ len ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 227 226 229 28 init/initramfs.c:431 discrim 1 (set (reg:SI 228)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 229 227 230 28 init/initramfs.c:431 discrim 1 (set (reg/f:SI 229)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 230 229 231 28 init/initramfs.c:431 discrim 1 (set (reg/f:SI 231 [ message ])
        (mem/f/c/i:SI (reg/f:SI 229) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 231 230 232 28 init/initramfs.c:431 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 231 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 232 231 234 28 init/initramfs.c:431 discrim 1 (set (reg:SI 232)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 234 232 235 28 init/initramfs.c:431 discrim 1 (set (reg:SI 233)
        (and:SI (reg:SI 228)
            (reg:SI 232))) 67 {*arm_andsi3_insn} (nil))

(insn 235 234 236 28 init/initramfs.c:431 discrim 1 (set (reg:QI 234)
        (subreg:QI (reg:SI 233) 0)) 178 {*arm_movqi_insn} (nil))

(insn 236 235 237 28 init/initramfs.c:431 discrim 1 (set (reg:SI 235)
        (zero_extend:SI (reg:QI 234))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 237 236 238 28 init/initramfs.c:431 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 235)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 238 237 239 28 init/initramfs.c:431 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 225)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 28 -> ( 7 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 229
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 229
;; rd  out 	(114)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 252, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806


;; Succ edge  7 [91.0%] 
;; Succ edge  29 [9.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u313(11){ }u314(13){ }u315(25){ }u316(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 229
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 229
;; lr  def 	 134 135 136 236
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 229
;; live  gen 	 134 135 136 236
;; live  kill	
;; rd  in  	(114)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 252, 279, 280, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806
;; rd  gen 	(4)
1697, 1698, 1700, 1807
;; rd  kill	(6)
1696, 1697, 1698, 1699, 1700, 1807

;; Pred edge  28 [9.0%]  (fallthru)
(note 239 238 241 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 241 239 242 29 init/initramfs.c:110 (set (reg/v/f:SI 135 [ de ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 229)
                (const_int 184 [0xb8])) [0 dir_list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 242 241 268 29 init/initramfs.c:110 (set (reg/v/f:SI 134 [ de.751 ])
        (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 29 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; rd  out 	(118)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 252, 279, 280, 1697, 1698, 1700, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u321(11){ }u322(13){ }u323(25){ }u324(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 137 138 139 237 238
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 0 [r0] 1 [r1] 133 134 135 137 138 139 237 238
;; live  kill	 14 [lr]
;; rd  in  	(128)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 248, 279, 280, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811
;; rd  gen 	(8)
1695, 1696, 1699, 1701, 1702, 1703, 1808, 1809
;; rd  kill	(25)
103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 1695, 1696, 1697, 1698, 1699, 1701, 1702, 1703, 1808, 1809

;; Pred edge  31 [0.0%] 
(code_label 268 242 246 30 81 "" [1 uses])

(note 246 268 247 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 247 246 248 30 include/linux/list.h:106 (set (reg/f:SI 139 [ D.26385 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 248 247 249 30 include/linux/list.h:106 (set (reg/f:SI 138 [ D.26386 ])
        (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 249 248 250 30 include/linux/list.h:88 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 138 [ D.26386 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/f:SI 139 [ D.26385 ])) 167 {*arm_movsi_insn} (nil))

(insn 250 249 251 30 include/linux/list.h:89 (set (mem/s/f/j:SI (reg/f:SI 139 [ D.26385 ]) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 138 [ D.26386 ])) 167 {*arm_movsi_insn} (nil))

(insn 251 250 252 30 include/linux/list.h:107 (set (reg:SI 237)
        (const_int 1048832 [0x100100])) 167 {*arm_movsi_insn} (nil))

(insn 252 251 253 30 include/linux/list.h:107 (set (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32])
        (reg:SI 237)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1048832 [0x100100])
        (nil)))

(insn 253 252 254 30 include/linux/list.h:108 (set (reg:SI 238)
        (const_int 2097664 [0x200200])) 167 {*arm_movsi_insn} (nil))

(insn 254 253 255 30 include/linux/list.h:108 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg:SI 238)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 2097664 [0x200200])
        (nil)))

(insn 255 254 256 30 init/initramfs.c:112 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 256 255 257 30 init/initramfs.c:112 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                (const_int 12 [0xc])) [0 <variable>.mtime+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 257 256 258 30 init/initramfs.c:112 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_utime") [flags 0x3] <function_decl 0x11487700 do_utime>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 258 257 259 30 init/initramfs.c:113 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 259 258 260 30 init/initramfs.c:113 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 260 259 261 30 init/initramfs.c:114 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ de ])) 167 {*arm_movsi_insn} (nil))

(call_insn 261 260 262 30 init/initramfs.c:114 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 262 261 264 30 init/initramfs.c:110 discrim 2 (set (reg/v/f:SI 137 [ __mptr ])
        (mem/s/f/j:SI (reg/v/f:SI 134 [ de.751 ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 264 262 265 30 init/initramfs.c:110 discrim 2 (set (reg/v/f:SI 135 [ de ])
        (reg/v/f:SI 134 [ de.751 ])) 167 {*arm_movsi_insn} (nil))

(insn 265 264 266 30 init/initramfs.c:110 discrim 2 (set (reg/v/f:SI 134 [ de.751 ])
        (reg/v/f:SI 137 [ __mptr ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 30 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; rd  out 	(126)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 248, 279, 280, 1695, 1696, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811


;; Succ edge  31 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 29 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u350(11){ }u351(13){ }u352(25){ }u353(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 239 240
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 24 [cc] 239 240
;; live  kill	
;; rd  in  	(129)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 248, 252, 279, 280, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811
;; rd  gen 	(3)
248, 1810, 1811
;; rd  kill	(2)
1810, 1811

;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  30 [100.0%]  (fallthru,dfs_back)
(code_label 266 265 267 31 80 "" [0 uses])

(note 267 266 269 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 269 267 270 31 init/initramfs.c:110 (set (reg/f:SI 239)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 270 269 271 31 init/initramfs.c:110 (set (reg/f:SI 240)
        (plus:SI (reg/f:SI 239)
            (const_int 184 [0xb8]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 184 [0xb8])))
        (nil)))

(insn 271 270 272 31 init/initramfs.c:110 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ de ])
            (reg/f:SI 240))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 272 271 273 31 init/initramfs.c:110 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 268)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 31 -> ( 30 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 239
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 239
;; rd  out 	(128)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 248, 279, 280, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811


;; Succ edge  30 [0.0%] 
;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u358(11){ }u359(13){ }u360(25){ }u361(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 239
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 239
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 153 241 242 243 245 246
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 239
;; live  gen 	 0 [r0] 153 241 242 243 245 246
;; live  kill	 14 [lr]
;; rd  in  	(128)
15, 17, 19, 21, 24, 50, 68, 85, 86, 101, 102, 248, 279, 280, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811
;; rd  gen 	(7)
0, 1717, 1812, 1813, 1814, 1815, 1816
;; rd  kill	(50)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 1717, 1812, 1813, 1814, 1815, 1816

;; Pred edge  31 [100.0%]  (fallthru)
(note 273 272 275 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 275 273 276 32 init/initramfs.c:469 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 239)
                (const_int 116 [0x74])) [0 name_buf+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 276 275 278 32 init/initramfs.c:469 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 278 276 279 32 init/initramfs.c:470 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 239)
                (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 279 278 281 32 init/initramfs.c:470 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 281 279 282 32 init/initramfs.c:471 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 239)
                (const_int 4 [0x4])) [0 header_buf+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 282 281 284 32 init/initramfs.c:471 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 284 282 289 32 init/initramfs.c:473 (set (reg/f:SI 246 [ message ])
        (mem/f/c/i:SI (reg/f:SI 239) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 289 284 295 32 init/initramfs.c:473 (set (reg/i:SI 0 r0)
        (reg/f:SI 246 [ message ])) 167 {*arm_movsi_insn} (nil))

(insn 295 289 0 32 init/initramfs.c:473 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 32 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(130)
0, 50, 68, 85, 86, 101, 102, 248, 279, 280, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 18.
deleting insn with uid = 23.
deleting insn with uid = 27.
deleting insn with uid = 32.
deleting insn with uid = 33.
deleting insn with uid = 35.
deleting insn with uid = 40.
deleting insn with uid = 55.
deleting insn with uid = 58.
deleting insn with uid = 61.
deleting insn with uid = 62.
deleting insn with uid = 67.
deleting insn with uid = 80.
deleting insn with uid = 81.
deleting insn with uid = 83.
deleting insn with uid = 85.
deleting insn with uid = 89.
deleting insn with uid = 91.
deleting insn with uid = 102.
deleting insn with uid = 116.
deleting insn with uid = 127.
deleting insn with uid = 153.
deleting insn with uid = 158.
deleting insn with uid = 169.
deleting insn with uid = 174.
deleting insn with uid = 182.
deleting insn with uid = 183.
deleting insn with uid = 184.
deleting insn with uid = 190.
deleting insn with uid = 195.
deleting insn with uid = 205.
deleting insn with uid = 210.
deleting insn with uid = 223.
deleting insn with uid = 224.
deleting insn with uid = 228.
deleting insn with uid = 233.
deleting insn with uid = 240.
deleting insn with uid = 243.
deleting insn with uid = 263.
deleting insn with uid = 274.
deleting insn with uid = 277.
deleting insn with uid = 280.
deleting insn with uid = 283.
deleting insn with uid = 285.
rescanning insn with uid = 234.
deleting insn with uid = 234.
ending the processing of deferred insns

;; Function do_copy (do_copy)[0:1329] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 8 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)

In insn 7, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 7 not profitable

In insn 12, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 12 not profitable

In insn 13, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 13 not profitable

In insn 18, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 18 not profitable

In insn 21, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 21 not profitable

In insn 22, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 22 not profitable

In insn 26, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 26 not profitable

In insn 29, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 29 not profitable

In insn 31, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 31 not profitable

In insn 32, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 32 not profitable

In insn 36, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 36 not profitable

In insn 38, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 38 not profitable

In insn 42, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 42 not profitable

In insn 43, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 43 not profitable

In insn 47, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 47 not profitable

In insn 49, replacing
 (reg:SI 162)
 with (const_int 3 [0x3])
Changes to insn 49 not recognized
 Setting REG_EQUAL note

In insn 55, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 55 not profitable

In insn 56, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 56 not profitable

In insn 61, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 61 not profitable

In insn 63, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 63 not profitable

In insn 64, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 64 not profitable

In insn 68, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 68 not profitable

In insn 69, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 69 not profitable

In insn 73, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 73 not profitable

In insn 75, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 75 not profitable

In insn 79, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 79 not profitable

In insn 81, replacing
 (reg:SI 180)
 with (const_int 0 [0x0])
Changes to insn 81 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 85.
deferring deletion of insn with uid = 79.
deferring deletion of insn with uid = 75.
deferring deletion of insn with uid = 73.
deferring deletion of insn with uid = 69.
deferring deletion of insn with uid = 68.
deferring deletion of insn with uid = 64.
deferring deletion of insn with uid = 63.
deferring deletion of insn with uid = 61.
deferring deletion of insn with uid = 56.
deferring deletion of insn with uid = 55.
deferring deletion of insn with uid = 47.
deferring deletion of insn with uid = 43.
deferring deletion of insn with uid = 42.
deferring deletion of insn with uid = 38.
deferring deletion of insn with uid = 36.
deferring deletion of insn with uid = 32.
deferring deletion of insn with uid = 31.
deferring deletion of insn with uid = 29.
deferring deletion of insn with uid = 26.
deferring deletion of insn with uid = 22.
deferring deletion of insn with uid = 21.
deferring deletion of insn with uid = 18.
deferring deletion of insn with uid = 13.
deferring deletion of insn with uid = 12.
deferring deletion of insn with uid = 7.
Deleted 26 trivially dead insns

Number of successful forward propagations: 0



do_copy

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={12d,7u} r1={9d,3u} r2={8d,2u} r3={6d} r11={1d,5u} r12={6d} r13={1d,10u} r14={6d,1u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={8d,1u} r25={1d,5u} r26={1d,4u} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} r133={1d,3u} r134={1d,3u} r135={2d,2u} r136={1d,2u} r137={1d,2u} r138={1d} r139={1d,51u} r140={1d} r141={1d} r142={1d} r143={1d} r144={1d} r145={1d} r146={1d} r147={1d} r148={1d} r149={1d} r150={1d,1u} r151={1d,1u} r152={1d} r153={1d,1u} r154={1d} r155={1d,1u} r156={1d,1u} r157={1d} r158={1d} r159={1d,1u} r160={1d,1u} r161={1d} r162={1d,1u} r163={1d} r164={1d} r165={1d} r166={1d} r167={1d} r168={1d,1u} r169={1d,1u} r170={1d} r171={1d} r172={1d,1u} r173={1d,1u} r174={1d} r175={1d,1u} r176={1d} r177={1d,1u} r178={1d,1u} r179={1d} r180={1d,1u} 
;;    total ref usage 775{658d,117u,0e} in 50{45 regular + 5 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 36, 37, 38, 39, 40, 41, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608
0[0,12] 1[12,9] 2[21,8] 3[29,6] 11[35,1] 12[36,6] 13[42,1] 14[43,6] 15[49,5] 16[54,5] 17[59,5] 18[64,5] 19[69,5] 20[74,5] 21[79,5] 22[84,5] 23[89,5] 24[94,8] 25[102,1] 26[103,1] 27[104,5] 28[109,5] 29[114,5] 30[119,5] 31[124,5] 32[129,5] 33[134,5] 34[139,5] 35[144,5] 36[149,5] 37[154,5] 38[159,5] 39[164,5] 40[169,5] 41[174,5] 42[179,5] 43[184,5] 44[189,5] 45[194,5] 46[199,5] 47[204,5] 48[209,5] 49[214,5] 50[219,5] 51[224,5] 52[229,5] 53[234,5] 54[239,5] 55[244,5] 56[249,5] 57[254,5] 58[259,5] 59[264,5] 60[269,5] 61[274,5] 62[279,5] 63[284,5] 64[289,5] 65[294,5] 66[299,5] 67[304,5] 68[309,5] 69[314,5] 70[319,5] 71[324,5] 72[329,5] 73[334,5] 74[339,5] 75[344,5] 76[349,5] 77[354,5] 78[359,5] 79[364,5] 80[369,5] 81[374,5] 82[379,5] 83[384,5] 84[389,5] 85[394,5] 86[399,5] 87[404,5] 88[409,5] 89[414,5] 90[419,5] 91[424,5] 92[429,5] 93[434,5] 94[439,5] 95[444,5] 96[449,5] 97[454,5] 98[459,5] 99[464,5] 100[469,5] 101[474,5] 102[479,5] 103[484,5] 104[489,5] 105[494,5] 106[499,5] 107[504,5] 108[509,5] 109[514,5] 110[519,5] 111[524,5] 112[529,5] 113[534,5] 114[539,5] 115[544,5] 116[549,5] 117[554,5] 118[559,5] 119[564,5] 120[569,5] 121[574,5] 122[579,5] 123[584,5] 124[589,5] 125[594,5] 126[599,5] 127[604,5] 133[609,1] 134[610,1] 135[611,2] 136[613,1] 137[614,1] 138[615,1] 139[616,1] 140[617,1] 141[618,1] 142[619,1] 143[620,1] 144[621,1] 145[622,1] 146[623,1] 147[624,1] 148[625,1] 149[626,1] 150[627,1] 151[628,1] 152[629,1] 153[630,1] 154[631,1] 155[632,1] 156[633,1] 157[634,1] 158[635,1] 159[636,1] 160[637,1] 161[638,1] 162[639,1] 163[640,1] 164[641,1] 165[642,1] 166[643,1] 167[644,1] 168[645,1] 169[646,1] 170[647,1] 171[648,1] 172[649,1] 173[650,1] 174[651,1] 175[652,1] 176[653,1] 177[654,1] 178[655,1] 179[656,1] 180[657,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 139 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 139 140
;; live  kill	
;; rd  in  	(10)
11, 20, 28, 34, 35, 41, 42, 48, 102, 103
;; rd  gen 	(5)
101, 613, 614, 616, 617
;; rd  kill	(12)
94, 95, 96, 97, 98, 99, 100, 101, 613, 614, 616, 617

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/initramfs.c:338 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 8 2 init/initramfs.c:338 (set (reg:SI 137 [ count.385 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 6 9 2 init/initramfs.c:338 (set (reg:SI 136 [ body_len.386 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/initramfs.c:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ count.385 ])
            (reg:SI 136 [ body_len.386 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 init/initramfs.c:338 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9997 [0x270d])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 139
;; rd  out 	(15)
11, 20, 28, 34, 35, 41, 42, 48, 101, 102, 103, 613, 614, 616, 617


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 134 135 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162
;; live  kill	 14 [lr] 24 [cc]
;; rd  in  	(15)
11, 20, 28, 34, 35, 41, 42, 48, 101, 102, 103, 613, 614, 616, 617
;; rd  gen 	(24)
610, 612, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639
;; rd  kill	(39)
43, 44, 45, 46, 47, 48, 94, 95, 96, 97, 98, 99, 100, 101, 610, 611, 612, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639

;; Pred edge  2 [0.0%]  (fallthru)
(note 11 10 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 11 15 3 init/initramfs.c:339 (set (reg:SI 0 r0)
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 192 [0xc0])) [0 wfd+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 3 init/initramfs.c:339 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 init/initramfs.c:339 (set (reg:SI 2 r2)
        (reg:SI 136 [ body_len.386 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 17 16 19 3 init/initramfs.c:339 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_write") [flags 0x41] <function_decl 0x11464900 sys_write>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 19 17 20 3 init/initramfs.c:340 (set (reg:SI 0 r0)
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 192 [0xc0])) [0 wfd+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 23 3 init/initramfs.c:340 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_close") [flags 0x41] <function_decl 0x1145e900 sys_close>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 23 20 24 3 init/initramfs.c:341 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 196 [0xc4])) [0 vcollected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 3 init/initramfs.c:341 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 108 [0x6c])) [0 mtime+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 25 24 27 3 init/initramfs.c:341 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_utime") [flags 0x3] <function_decl 0x11487700 do_utime>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 27 25 28 3 init/initramfs.c:342 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 196 [0xc4])) [0 vcollected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 28 27 30 3 init/initramfs.c:342 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 30 28 33 3 init/initramfs.c:343 (set (reg:SI 134 [ body_len.779 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 33 30 34 3 init/initramfs.c:172 (set (reg/f:SI 150 [ victim ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 3 init/initramfs.c:172 (set (reg:SI 151)
        (plus:SI (reg/f:SI 150 [ victim ])
            (reg:SI 134 [ body_len.779 ]))) 4 {*arm_addsi3} (nil))

(insn 35 34 37 3 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 151)) 167 {*arm_movsi_insn} (nil))

(insn 37 35 39 3 init/initramfs.c:173 (set (reg:DI 153 [ body_len.779 ])
        (zero_extend:DI (reg:SI 134 [ body_len.779 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 39 37 40 3 init/initramfs.c:173 (set (reg:DI 155 [ this_header ])
        (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 40 39 41 3 init/initramfs.c:173 (parallel [
            (set (reg:DI 156)
                (plus:DI (reg:DI 153 [ body_len.779 ])
                    (reg:DI 155 [ this_header ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 41 40 44 3 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 156)) 163 {*arm_movdi} (nil))

(insn 44 41 45 3 init/initramfs.c:174 (set (reg:SI 159 [ count ])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 3 init/initramfs.c:174 (set (reg:SI 160)
        (minus:SI (reg:SI 159 [ count ])
            (reg:SI 134 [ body_len.779 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 46 45 48 3 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 160)) 167 {*arm_movsi_insn} (nil))

(insn 48 46 49 3 init/initramfs.c:344 (set (reg:SI 162)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 3 init/initramfs.c:344 (set (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))

(insn 50 49 53 3 init/initramfs.c:345 (set (reg:SI 135 [ D.26039 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; rd  out 	(37)
11, 20, 28, 34, 35, 41, 42, 102, 103, 610, 612, 613, 614, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u65(11){ }u66(13){ }u67(25){ }u68(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 135 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180
;; live  kill	 14 [lr] 24 [cc]
;; rd  in  	(15)
11, 20, 28, 34, 35, 41, 42, 48, 101, 102, 103, 613, 614, 616, 617
;; rd  gen 	(21)
6, 609, 611, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657
;; rd  kill	(47)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 43, 44, 45, 46, 47, 48, 94, 95, 96, 97, 98, 99, 100, 101, 609, 611, 612, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657

;; Pred edge  2 [100.0%] 
(code_label 53 50 54 4 88 "" [1 uses])

(note 54 53 57 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 57 54 58 4 init/initramfs.c:347 (set (reg:SI 0 r0)
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 192 [0xc0])) [0 wfd+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 58 57 59 4 init/initramfs.c:347 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 4 init/initramfs.c:347 (set (reg:SI 2 r2)
        (reg:SI 137 [ count.385 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 60 59 62 4 init/initramfs.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_write") [flags 0x41] <function_decl 0x11464900 sys_write>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 62 60 65 4 init/initramfs.c:348 (set (reg:SI 133 [ count.784 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 65 62 66 4 init/initramfs.c:348 (set (reg:SI 168 [ body_len ])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 4 init/initramfs.c:348 (set (reg:SI 169)
        (minus:SI (reg:SI 168 [ body_len ])
            (reg:SI 133 [ count.784 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 67 66 70 4 init/initramfs.c:348 (set (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
        (reg:SI 169)) 167 {*arm_movsi_insn} (nil))

(insn 70 67 71 4 init/initramfs.c:172 (set (reg/f:SI 172 [ victim ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 4 init/initramfs.c:172 (set (reg:SI 173)
        (plus:SI (reg/f:SI 172 [ victim ])
            (reg:SI 133 [ count.784 ]))) 4 {*arm_addsi3} (nil))

(insn 72 71 74 4 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 173)) 167 {*arm_movsi_insn} (nil))

(insn 74 72 76 4 init/initramfs.c:173 (set (reg:DI 175 [ count.784 ])
        (zero_extend:DI (reg:SI 133 [ count.784 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 76 74 77 4 init/initramfs.c:173 (set (reg:DI 177 [ this_header ])
        (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 77 76 78 4 init/initramfs.c:173 (parallel [
            (set (reg:DI 178)
                (plus:DI (reg:DI 175 [ count.784 ])
                    (reg:DI 177 [ this_header ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 78 77 80 4 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 178)) 163 {*arm_movdi} (nil))

(insn 80 78 81 4 init/initramfs.c:174 (set (reg:SI 180)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 4 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 180)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 82 81 83 4 init/initramfs.c:350 (set (reg:SI 135 [ D.26039 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; rd  out 	(33)
6, 20, 28, 34, 35, 41, 42, 102, 103, 609, 611, 613, 614, 616, 617, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u105(11){ }u106(13){ }u107(25){ }u108(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 138
;; live  kill	
;; rd  in  	(58)
6, 11, 20, 28, 34, 35, 41, 42, 102, 103, 609, 610, 611, 612, 613, 614, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657
;; rd  gen 	(2)
0, 615
;; rd  kill	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 615

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 83 82 84 5 89 "" [0 uses])

(note 84 83 89 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 89 84 95 5 init/initramfs.c:352 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ D.26039 ])) 167 {*arm_movsi_insn} (nil))

(insn 95 89 0 5 init/initramfs.c:352 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(58)
0, 20, 28, 34, 35, 41, 42, 102, 103, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 12.
deleting insn with uid = 13.
deleting insn with uid = 18.
deleting insn with uid = 21.
deleting insn with uid = 22.
deleting insn with uid = 26.
deleting insn with uid = 29.
deleting insn with uid = 31.
deleting insn with uid = 32.
deleting insn with uid = 36.
deleting insn with uid = 38.
deleting insn with uid = 42.
deleting insn with uid = 43.
deleting insn with uid = 47.
deleting insn with uid = 55.
deleting insn with uid = 56.
deleting insn with uid = 61.
deleting insn with uid = 63.
deleting insn with uid = 64.
deleting insn with uid = 68.
deleting insn with uid = 69.
deleting insn with uid = 73.
deleting insn with uid = 75.
deleting insn with uid = 79.
deleting insn with uid = 85.
ending the processing of deferred insns

;; Function maybe_link (maybe_link)[0:1326] (unlikely executed)

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
;;
;; Loop 1
;;  header 12, latch 11
;;  depth 1, outer 0
;;  nodes: 12 11 5 6 7 8
;; 2 succs { 4 3 }
;; 3 succs { 17 }
;; 4 succs { 12 }
;; 5 succs { 11 6 }
;; 6 succs { 11 7 }
;; 7 succs { 11 8 }
;; 8 succs { 11 9 }
;; 9 succs { 16 10 }
;; 10 succs { 17 }
;; 11 succs { 12 }
;; 12 succs { 5 13 }
;; 13 succs { 14 15 }
;; 14 succs { }
;; 15 succs { 17 }
;; 16 succs { 17 }
;; 17 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 18 n_edges 24 count 36 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 18 n_edges 24 count 35 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 18 n_edges 24 count 35 (  1.9)

In insn 15, replacing
 (reg/f:SI 147)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 15 not profitable

In insn 17, replacing
 (reg/f:SI 147)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 17 not profitable

In insn 19, replacing
 (reg/f:SI 147)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 19 not profitable

In insn 21, replacing
 (reg/f:SI 147)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 21 not profitable

In insn 23, replacing
 (reg/f:SI 147)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 23 not profitable

In insn 29, replacing
 (reg/f:SI 147)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 29 not profitable

In insn 30, replacing
 (plus:SI (reg/f:SI 147)
        (const_int 220 [0xdc]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 220 [0xdc])))
Changes to insn 30 not profitable

In insn 52, replacing
 (subreg:SI (reg:HI 164 [ <variable>.mode ]) 0)
 with (reg:SI 165 [ <variable>.mode ])
Changed insn 52
deferring rescan insn with uid = 52.

In insn 90, replacing
 (reg/f:SI 171)
 with (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x115c7780>)
Changes to insn 90 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 114.
deferring deletion of insn with uid = 103.
deferring deletion of insn with uid = 85.
deferring deletion of insn with uid = 51.
deferring deletion of insn with uid = 29.
deferring deletion of insn with uid = 23.
deferring deletion of insn with uid = 21.
deferring deletion of insn with uid = 19.
deferring deletion of insn with uid = 17.
deferring deletion of insn with uid = 15.
Deleted 10 trivially dead insns

Number of successful forward propagations: 1



maybe_link

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,8u} r1={8d,3u} r2={5d} r3={5d} r11={1d,17u} r12={5d} r13={1d,21u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={12d,8u} r25={1d,17u} r26={1d,16u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,10u} r134={2d,2u} r135={1d} r136={1d,2u} r137={1d,1u} r138={1d,9u} r139={1d,1u} r140={4d,2u} r141={1d,2u} r142={1d,2u} r143={1d,3u} r144={1d,3u} r145={1d,3u} r146={1d} r147={1d,13u} r148={1d,1u} r149={1d} r150={1d} r151={1d} r152={1d} r153={1d} r154={1d,1u} r155={1d,1u} r156={1d} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d} 
;;    total ref usage 701{539d,162u,0e} in 70{66 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493
0[0,10] 1[10,8] 2[18,5] 3[23,5] 11[28,1] 12[29,5] 13[34,1] 14[35,5] 15[40,4] 16[44,4] 17[48,4] 18[52,4] 19[56,4] 20[60,4] 21[64,4] 22[68,4] 23[72,4] 24[76,12] 25[88,1] 26[89,1] 27[90,4] 28[94,4] 29[98,4] 30[102,4] 31[106,4] 32[110,4] 33[114,4] 34[118,4] 35[122,4] 36[126,4] 37[130,4] 38[134,4] 39[138,4] 40[142,4] 41[146,4] 42[150,4] 43[154,4] 44[158,4] 45[162,4] 46[166,4] 47[170,4] 48[174,4] 49[178,4] 50[182,4] 51[186,4] 52[190,4] 53[194,4] 54[198,4] 55[202,4] 56[206,4] 57[210,4] 58[214,4] 59[218,4] 60[222,4] 61[226,4] 62[230,4] 63[234,4] 64[238,4] 65[242,4] 66[246,4] 67[250,4] 68[254,4] 69[258,4] 70[262,4] 71[266,4] 72[270,4] 73[274,4] 74[278,4] 75[282,4] 76[286,4] 77[290,4] 78[294,4] 79[298,4] 80[302,4] 81[306,4] 82[310,4] 83[314,4] 84[318,4] 85[322,4] 86[326,4] 87[330,4] 88[334,4] 89[338,4] 90[342,4] 91[346,4] 92[350,4] 93[354,4] 94[358,4] 95[362,4] 96[366,4] 97[370,4] 98[374,4] 99[378,4] 100[382,4] 101[386,4] 102[390,4] 103[394,4] 104[398,4] 105[402,4] 106[406,4] 107[410,4] 108[414,4] 109[418,4] 110[422,4] 111[426,4] 112[430,4] 113[434,4] 114[438,4] 115[442,4] 116[446,4] 117[450,4] 118[454,4] 119[458,4] 120[462,4] 121[466,4] 122[470,4] 123[474,4] 124[478,4] 125[482,4] 126[486,4] 127[490,4] 133[494,1] 134[495,2] 135[497,1] 136[498,1] 137[499,1] 138[500,1] 139[501,1] 140[502,4] 141[506,1] 142[507,1] 143[508,1] 144[509,1] 145[510,1] 146[511,1] 147[512,1] 148[513,1] 149[514,1] 150[515,1] 151[516,1] 152[517,1] 153[518,1] 154[519,1] 155[520,1] 156[521,1] 157[522,1] 158[523,1] 159[524,1] 160[525,1] 161[526,1] 162[527,1] 163[528,1] 164[529,1] 165[530,1] 166[531,1] 167[532,1] 168[533,1] 169[534,1] 170[535,1] 171[536,1] 172[537,1] 173[538,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 147 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 147 148
;; live  kill	
;; rd  in  	(10)
9, 17, 22, 27, 28, 33, 34, 39, 88, 89
;; rd  gen 	(3)
87, 512, 513
;; rd  kill	(14)
76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 512, 513

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/initramfs.c:271 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 init/initramfs.c:271 (set (reg:SI 148 [ nlink ])
        (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 200 [0xc8])) [0 nlink+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/initramfs.c:271 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148 [ nlink ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 init/initramfs.c:271 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; rd  out 	(13)
9, 17, 22, 27, 28, 33, 34, 39, 87, 88, 89, 512, 513


;; Succ edge  4 [0.0%] 
;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 140
;; live  kill	
;; rd  in  	(13)
9, 17, 22, 27, 28, 33, 34, 39, 87, 88, 89, 512, 513
;; rd  gen 	(1)
505
;; rd  kill	(4)
502, 503, 504, 505

;; Pred edge  2 [100.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 13 3 init/initramfs.c:276 (set (reg:SI 140 [ D.25953 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; rd  out 	(14)
9, 17, 22, 27, 28, 33, 34, 39, 87, 88, 89, 505, 512, 513


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 134 136 137 141 142 143 144 145 149 150 151 152 153 154 155 156 157 158 159 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 134 136 137 141 142 143 144 145 149 150 151 152 153 154 155 156 157 158 159 160
;; live  kill	
;; rd  in  	(13)
9, 17, 22, 27, 28, 33, 34, 39, 87, 88, 89, 512, 513
;; rd  gen 	(20)
496, 498, 499, 506, 507, 508, 509, 510, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525
;; rd  kill	(21)
495, 496, 498, 499, 506, 507, 508, 509, 510, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525

;; Pred edge  2 [0.0%] 
(code_label 13 10 14 4 94 "" [1 uses])

(note 14 13 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 14 18 4 init/initramfs.c:272 (set (reg:SI 145 [ major.364 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 204 [0xcc])) [0 major+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 18 16 20 4 init/initramfs.c:272 (set (reg:SI 144 [ minor.366 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 208 [0xd0])) [0 minor+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 18 22 4 init/initramfs.c:272 (set (reg:SI 143 [ ino.368 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 212 [0xd4])) [0 ino+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 20 24 4 init/initramfs.c:272 (set (reg:SI 142 [ mode.369 ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 147)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 24 22 25 4 init/initramfs.c:272 (set (reg/f:SI 141 [ collected.370 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 4 init/initramfs.c:32 (set (reg:SI 154)
        (plus:SI (reg:SI 143 [ ino.368 ])
            (reg:SI 144 [ minor.366 ]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 4 init/initramfs.c:32 (set (reg:SI 155)
        (ashift:SI (reg:SI 145 [ major.364 ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 27 26 28 4 init/initramfs.c:32 (set (reg/v:SI 136 [ tmp ])
        (plus:SI (reg:SI 154)
            (reg:SI 155))) 4 {*arm_addsi3} (nil))

(insn 28 27 30 4 init/initramfs.c:33 (set (reg:SI 137 [ D.26460 ])
        (lshiftrt:SI (reg/v:SI 136 [ tmp ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 30 28 31 4 init/initramfs.c:41 (set (reg/f:SI 157)
        (plus:SI (reg/f:SI 147)
            (const_int 220 [0xdc]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 220 [0xdc])))
        (nil)))

(insn 31 30 32 4 init/initramfs.c:41 (set (reg:SI 158)
        (plus:SI (reg:SI 137 [ D.26460 ])
            (reg/v:SI 136 [ tmp ]))) 4 {*arm_addsi3} (nil))

(insn 32 31 33 4 init/initramfs.c:41 (set (reg:SI 159)
        (and:SI (reg:SI 158)
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 33 32 34 4 init/initramfs.c:41 (set (reg:SI 160)
        (ashift:SI (reg:SI 159)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 34 33 75 4 init/initramfs.c:41 (set (reg/v/f:SI 134 [ p ])
        (plus:SI (reg/f:SI 157)
            (reg:SI 160))) 4 {*arm_addsi3} (nil))
;; End of basic block 4 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141 142 143 144 145
;; rd  out 	(33)
9, 17, 22, 27, 28, 33, 34, 39, 87, 88, 89, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 143
;; lr  def 	 24 [cc] 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  gen 	 24 [cc] 161
;; live  kill	
;; rd  in  	(43)
9, 17, 22, 27, 28, 33, 34, 39, 80, 88, 89, 494, 495, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533
;; rd  gen 	(2)
86, 526
;; rd  kill	(13)
76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 526

;; Pred edge  12 [95.5%] 
(code_label 75 34 37 5 99 "" [1 uses])

(note 37 75 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 init/initramfs.c:42 (set (reg:SI 161 [ <variable>.ino ])
        (mem/s/j:SI (reg/f:SI 133 [ D.26472 ]) [0 <variable>.ino+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 5 init/initramfs.c:42 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ <variable>.ino ])
            (reg:SI 143 [ ino.368 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 41 5 init/initramfs.c:42 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 5 -> ( 11 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; rd  out 	(43)
9, 17, 22, 27, 28, 33, 34, 39, 86, 88, 89, 494, 495, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533


;; Succ edge  11 [72.0%] 
;; Succ edge  6 [28.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144
;; lr  def 	 24 [cc] 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  gen 	 24 [cc] 162
;; live  kill	
;; rd  in  	(43)
9, 17, 22, 27, 28, 33, 34, 39, 86, 88, 89, 494, 495, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533
;; rd  gen 	(2)
85, 527
;; rd  kill	(13)
76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 527

;; Pred edge  5 [28.0%]  (fallthru)
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 6 init/initramfs.c:44 (set (reg:SI 162 [ <variable>.minor ])
        (mem/s/j:SI (plus:SI (reg/f:SI 133 [ D.26472 ])
                (const_int 4 [0x4])) [0 <variable>.minor+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 6 init/initramfs.c:44 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162 [ <variable>.minor ])
            (reg:SI 144 [ minor.366 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 44 43 45 6 init/initramfs.c:44 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 6 -> ( 11 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; rd  out 	(43)
9, 17, 22, 27, 28, 33, 34, 39, 85, 88, 89, 494, 495, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533


;; Succ edge  11 [72.0%] 
;; Succ edge  7 [28.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 145
;; lr  def 	 24 [cc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  gen 	 24 [cc] 163
;; live  kill	
;; rd  in  	(43)
9, 17, 22, 27, 28, 33, 34, 39, 85, 88, 89, 494, 495, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533
;; rd  gen 	(2)
84, 528
;; rd  kill	(13)
76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 528

;; Pred edge  6 [28.0%]  (fallthru)
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 7 init/initramfs.c:46 (set (reg:SI 163 [ <variable>.major ])
        (mem/s/j:SI (plus:SI (reg/f:SI 133 [ D.26472 ])
                (const_int 8 [0x8])) [0 <variable>.major+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 7 init/initramfs.c:46 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ <variable>.major ])
            (reg:SI 145 [ major.364 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 48 47 49 7 init/initramfs.c:46 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 7 -> ( 11 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; rd  out 	(43)
9, 17, 22, 27, 28, 33, 34, 39, 84, 88, 89, 494, 495, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533


;; Succ edge  11 [72.0%] 
;; Succ edge  8 [28.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 142
;; lr  def 	 24 [cc] 164 165 166 167 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  gen 	 24 [cc] 164 165 166 167 168
;; live  kill	
;; rd  in  	(43)
9, 17, 22, 27, 28, 33, 34, 39, 84, 88, 89, 494, 495, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533
;; rd  gen 	(6)
83, 529, 530, 531, 532, 533
;; rd  kill	(17)
76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 529, 530, 531, 532, 533

;; Pred edge  7 [28.0%]  (fallthru)
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 52 8 init/initramfs.c:48 (set (reg:SI 165 [ <variable>.mode ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/f:SI 133 [ D.26472 ])
                    (const_int 12 [0xc])) [0 <variable>.mode+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 52 50 53 8 init/initramfs.c:48 (set (reg:SI 166)
        (xor:SI (reg:SI 142 [ mode.369 ])
            (reg:SI 165 [ <variable>.mode ]))) 96 {*arm_xorsi3} (nil))

(insn 53 52 54 8 init/initramfs.c:48 (set (reg:SI 167)
        (zero_extend:SI (subreg:HI (reg:SI 166) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 54 53 55 8 init/initramfs.c:48 (set (reg:SI 168)
        (and:SI (reg:SI 167)
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(insn 55 54 56 8 init/initramfs.c:48 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 56 55 57 8 init/initramfs.c:48 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 11 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; rd  out 	(43)
9, 17, 22, 27, 28, 33, 34, 39, 83, 88, 89, 494, 495, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533


;; Succ edge  11 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 139 169
;; live  kill	 14 [lr]
;; rd  in  	(43)
9, 17, 22, 27, 28, 33, 34, 39, 83, 88, 89, 494, 495, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533
;; rd  gen 	(4)
7, 81, 501, 534
;; rd  kill	(29)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 35, 36, 37, 38, 39, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 501, 534

;; Pred edge  8 [50.0%]  (fallthru)
(note 57 56 58 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 9 init/initramfs.c:274 (set (reg/f:SI 169)
        (plus:SI (reg/f:SI 133 [ D.26472 ])
            (const_int 20 [0x14]))) 4 {*arm_addsi3} (nil))

(insn 59 58 60 9 init/initramfs.c:274 (set (reg:SI 0 r0)
        (reg/f:SI 169)) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 9 init/initramfs.c:274 (set (reg:SI 1 r1)
        (reg/f:SI 141 [ collected.370 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 61 60 62 9 init/initramfs.c:274 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_link") [flags 0x41] <function_decl 0x11458c00 sys_link>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 62 61 63 9 init/initramfs.c:274 (set (reg:SI 139 [ D.25955 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 9 init/initramfs.c:274 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.25955 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 64 63 65 9 init/initramfs.c:274 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
        (nil)))
;; End of basic block 9 -> ( 16 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(44)
7, 17, 22, 27, 28, 33, 34, 81, 88, 89, 494, 495, 496, 498, 499, 501, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534


;; Succ edge  16 [27.0%] 
;; Succ edge  10 [73.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u88(11){ }u89(13){ }u90(25){ }u91(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 140
;; live  kill	
;; rd  in  	(44)
7, 17, 22, 27, 28, 33, 34, 81, 88, 89, 494, 495, 496, 498, 499, 501, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;; rd  gen 	(1)
504
;; rd  kill	(4)
502, 503, 504, 505

;; Pred edge  9 [73.0%]  (fallthru)
(note 65 64 66 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 69 10 init/initramfs.c:274 discrim 2 (set (reg:SI 140 [ D.25953 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; rd  out 	(45)
7, 17, 22, 27, 28, 33, 34, 81, 88, 89, 494, 495, 496, 498, 499, 501, 504, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(11){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  gen 	 134
;; live  kill	
;; rd  in  	(46)
9, 17, 22, 27, 28, 33, 34, 39, 83, 84, 85, 86, 88, 89, 494, 495, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533
;; rd  gen 	(1)
495
;; rd  kill	(2)
495, 496

;; Pred edge  5 [72.0%] 
;; Pred edge  6 [72.0%] 
;; Pred edge  7 [72.0%] 
;; Pred edge  8 [50.0%] 
(code_label 69 66 70 11 97 "" [4 uses])

(note 70 69 71 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 11 init/initramfs.c:41 (set (reg/v/f:SI 134 [ p ])
        (plus:SI (reg/f:SI 133 [ D.26472 ])
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141 142 143 144 145
;; rd  out 	(45)
9, 17, 22, 27, 28, 33, 34, 39, 83, 84, 85, 86, 88, 89, 494, 495, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u97(11){ }u98(13){ }u99(25){ }u100(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141 142 143 144 145
;; live  gen 	 24 [cc] 133
;; live  kill	
;; rd  in  	(47)
9, 17, 22, 27, 28, 33, 34, 39, 83, 84, 85, 86, 87, 88, 89, 494, 495, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533
;; rd  gen 	(2)
80, 494
;; rd  kill	(13)
76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 494

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
(code_label 72 71 73 12 96 "" [0 uses])

(note 73 72 74 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 76 12 init/initramfs.c:41 discrim 1 (set (reg/f:SI 133 [ D.26472 ])
        (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 76 74 77 12 init/initramfs.c:41 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ D.26472 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 77 76 79 12 init/initramfs.c:41 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 12 -> ( 5 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 141 142 143 144 145
;; rd  out 	(43)
9, 17, 22, 27, 28, 33, 34, 39, 80, 88, 89, 494, 495, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533


;; Succ edge  5 [95.5%] 
;; Succ edge  13 [4.5%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 138 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 141 142 143 144 145
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 135 138 170
;; live  kill	 14 [lr]
;; rd  in  	(43)
9, 17, 22, 27, 28, 33, 34, 39, 80, 88, 89, 494, 495, 496, 498, 499, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533
;; rd  gen 	(5)
5, 76, 497, 500, 535
;; rd  kill	(30)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 35, 36, 37, 38, 39, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 497, 500, 535

;; Pred edge  12 [4.5%]  (fallthru)
(note 79 77 78 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 78 79 80 13 ("found") NOTE_INSN_DELETED_LABEL 100)

(insn 80 78 81 13 include/linux/slab_def.h:122 (set (reg/f:SI 170)
        (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 13 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 170)
                (const_int 84 [0x54])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 13 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 83 82 84 13 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x10efa480 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 84 83 86 13 include/linux/slab_def.h:122 (set (reg/v/f:SI 138 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 86 84 87 13 init/initramfs.c:53 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 138 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 87 86 88 13 init/initramfs.c:53 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 141 142 143 144 145
;; rd  out 	(45)
5, 17, 22, 27, 28, 33, 34, 76, 88, 89, 494, 495, 496, 497, 498, 499, 500, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 535


;; Succ edge  14 [0.0%]  (fallthru)
;; Succ edge  15 [100.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 171
;; live  kill	 14 [lr]
;; rd  in  	(45)
5, 17, 22, 27, 28, 33, 34, 76, 88, 89, 494, 495, 496, 497, 498, 499, 500, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 535
;; rd  gen 	(1)
536
;; rd  kill	(6)
35, 36, 37, 38, 39, 536

;; Pred edge  13 [0.0%]  (fallthru)
(note 88 87 89 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 14 init/initramfs.c:54 (set (reg/f:SI 171)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x115c7780>)) 167 {*arm_movsi_insn} (nil))

(insn 90 89 91 14 init/initramfs.c:54 (set (reg:SI 0 r0)
        (reg/f:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x115c7780>)
        (nil)))

(call_insn 91 90 93 14 init/initramfs.c:54 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a86f00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 14 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(46)
5, 17, 22, 27, 28, 33, 34, 76, 88, 89, 494, 495, 496, 497, 498, 499, 500, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 535, 536



;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 141 142 143 144 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 172 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 141 142 143 144 145
;; live  gen 	 0 [r0] 1 [r1] 140 172 173
;; live  kill	 14 [lr]
;; rd  in  	(45)
5, 17, 22, 27, 28, 33, 34, 76, 88, 89, 494, 495, 496, 497, 498, 499, 500, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 535
;; rd  gen 	(4)
1, 502, 537, 538
;; rd  kill	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 35, 36, 37, 38, 39, 502, 503, 504, 505, 537, 538

;; Pred edge  13 [100.0%] 
(code_label 93 91 94 15 101 "" [1 uses])

(note 94 93 95 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 15 init/initramfs.c:55 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ ret ])
                (const_int 8 [0x8])) [0 <variable>.major+0 S4 A32])
        (reg:SI 145 [ major.364 ])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 15 init/initramfs.c:56 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ ret ])
                (const_int 4 [0x4])) [0 <variable>.minor+0 S4 A32])
        (reg:SI 144 [ minor.366 ])) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 15 init/initramfs.c:57 (set (mem/s/j:SI (reg/v/f:SI 138 [ ret ]) [0 <variable>.ino+0 S4 A32])
        (reg:SI 143 [ ino.368 ])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 15 init/initramfs.c:58 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 138 [ ret ])
                (const_int 12 [0xc])) [0 <variable>.mode+0 S2 A32])
        (subreg/s/u:HI (reg:SI 142 [ mode.369 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 99 98 100 15 init/initramfs.c:59 (set (reg/f:SI 172)
        (plus:SI (reg/v/f:SI 138 [ ret ])
            (const_int 20 [0x14]))) 4 {*arm_addsi3} (nil))

(insn 100 99 101 15 init/initramfs.c:59 (set (reg:SI 0 r0)
        (reg/f:SI 172)) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 15 init/initramfs.c:59 (set (reg:SI 1 r1)
        (reg/f:SI 141 [ collected.370 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 102 101 104 15 init/initramfs.c:59 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x51157780 strcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 104 102 105 15 init/initramfs.c:60 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 138 [ ret ])
                (const_int 16 [0x10])) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 133 [ D.26472 ])) 167 {*arm_movsi_insn} (nil))

(insn 105 104 106 15 init/initramfs.c:61 (set (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32])
        (reg/v/f:SI 138 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 109 15 init/initramfs.c:276 (set (reg:SI 140 [ D.25953 ])
        (reg/f:SI 133 [ D.26472 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 15 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; rd  out 	(48)
1, 17, 22, 27, 28, 33, 34, 76, 88, 89, 494, 495, 496, 497, 498, 499, 500, 502, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 535, 537, 538


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u147(11){ }u148(13){ }u149(25){ }u150(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 140
;; live  kill	
;; rd  in  	(44)
7, 17, 22, 27, 28, 33, 34, 81, 88, 89, 494, 495, 496, 498, 499, 501, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534
;; rd  gen 	(1)
503
;; rd  kill	(4)
502, 503, 504, 505

;; Pred edge  9 [27.0%] 
(code_label 109 106 110 16 98 "" [1 uses])

(note 110 109 111 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 16 init/initramfs.c:274 discrim 1 (set (reg:SI 140 [ D.25953 ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; rd  out 	(45)
7, 17, 22, 27, 28, 33, 34, 81, 88, 89, 494, 495, 496, 498, 499, 501, 503, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 10 15 3 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u151(11){ }u152(13){ }u153(25){ }u154(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 146
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  gen 	 0 [r0] 146
;; live  kill	
;; rd  in  	(58)
1, 7, 9, 17, 22, 27, 28, 33, 34, 39, 76, 81, 87, 88, 89, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 537, 538
;; rd  gen 	(2)
0, 511
;; rd  kill	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 511

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 112 111 113 17 95 "" [0 uses])

(note 113 112 118 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 118 113 124 17 init/initramfs.c:277 (set (reg/i:SI 0 r0)
        (reg:SI 140 [ D.25953 ])) 167 {*arm_movsi_insn} (nil))

(insn 124 118 0 17 init/initramfs.c:277 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 17 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(57)
0, 17, 22, 27, 28, 33, 34, 39, 76, 81, 87, 88, 89, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 537, 538


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 15.
deleting insn with uid = 17.
deleting insn with uid = 19.
deleting insn with uid = 21.
deleting insn with uid = 23.
deleting insn with uid = 29.
deleting insn with uid = 51.
deleting insn with uid = 85.
deleting insn with uid = 103.
deleting insn with uid = 114.
rescanning insn with uid = 52.
deleting insn with uid = 52.
ending the processing of deferred insns

;; Function do_name (do_name)[0:1328] (unlikely executed)

Disambiguating loop 1 with multiple latches
Merged latch edges of loop 1
changing bb of uid 285
  unscanned insn
changing bb of uid 64
  from 5 to 26
changing bb of uid 65
  from 5 to 26
changing bb of uid 66
  from 5 to 26
changing bb of uid 68
  from 5 to 26
changing bb of uid 69
  from 5 to 26
Fallthru edge 3->26 redirected to 26
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 26 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
;;
;; Loop 1
;;  header 26, latch 5
;;  depth 1, outer 0
;;  nodes: 26 5 6 4
;; 2 succs { 3 7 }
;; 3 succs { 26 }
;; 4 succs { 5 }
;; 5 succs { 26 }
;; 26 succs { 4 6 }
;; 6 succs { 5 25 }
;; 7 succs { 8 16 }
;; 8 succs { 9 25 }
;; 9 succs { 10 11 }
;; 10 succs { 12 }
;; 11 succs { 12 }
;; 12 succs { 13 25 }
;; 13 succs { 14 15 }
;; 14 succs { 15 }
;; 15 succs { 25 }
;; 16 succs { 17 20 }
;; 17 succs { 18 19 }
;; 18 succs { }
;; 19 succs { 25 }
;; 20 succs { 23 21 }
;; 21 succs { 23 22 }
;; 22 succs { 23 25 }
;; 23 succs { 24 25 }
;; 24 succs { 25 }
;; 25 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 27 n_edges 39 count 46 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 27 n_edges 39 count 54 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 27 n_edges 39 count 54 (    2)

In insn 37, replacing
 (reg:SI 184)
 with (const_int 3 [0x3])
Changes to insn 37 not recognized
 Setting REG_EQUAL note

In insn 38, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 38 not profitable

In insn 40, replacing
 (reg:SI 186)
 with (const_int 7 [0x7])
Changes to insn 40 not recognized
 Setting REG_EQUAL note

In insn 41, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 41 not profitable

In insn 45, replacing
 (reg/f:SI 188)
 with (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114dc5a0>)
Changes to insn 45 not profitable

In insn 56, replacing
 (reg/f:SI 193)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 56 not profitable

In insn 65, replacing
 (plus:SI (reg/f:SI 193)
        (const_int 220 [0xdc]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 220 [0xdc])))
Changes to insn 65 not profitable

In insn 79, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 79 not profitable

In insn 84, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 84 not profitable

In insn 107, replacing
 (reg/f:SI 198)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 107 not profitable

In insn 114, replacing
 (reg/f:SI 198)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 114 not profitable

In insn 119, replacing
 (reg/f:SI 198)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 119 not profitable

In insn 120, replacing
 (reg/f:SI 198)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 120 not profitable

In insn 125, replacing
 (reg/f:SI 198)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 125 not profitable

In insn 126, replacing
 (reg/f:SI 198)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 126 not profitable

In insn 131, replacing
 (reg/f:SI 198)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 131 not profitable

In insn 136, replacing
 (reg/f:SI 198)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 136 not profitable

In insn 147, replacing
 (reg/f:SI 209)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 147 not profitable

In insn 149, replacing
 (reg/f:SI 209)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 149 not profitable

In insn 151, replacing
 (reg:SI 212)
 with (const_int 5 [0x5])
Changes to insn 151 not recognized
 Setting REG_EQUAL note

In insn 159, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 159 not profitable

In insn 163, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 163 not profitable

In insn 164, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 164 not profitable

In insn 165, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 165 not profitable

In insn 170, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 170 not profitable

In insn 171, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 171 not profitable

In insn 176, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 176 not profitable

In insn 178, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 178 not profitable

In insn 192, replacing
 (reg/f:SI 223)
 with (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11532800>)
Changes to insn 192 not profitable

In insn 206, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 206 not profitable

In insn 210, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 210 not profitable

In insn 211, replacing
 (plus:SI (reg/f:SI 183)
        (const_int 184 [0xb8]))
 with (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 184 [0xb8])))
Changes to insn 211 not profitable

In insn 213, replacing
 (reg/f:SI 183)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 213 not profitable

In insn 225, replacing
 (subreg:SI (reg:QI 228) 0)
 with (reg:SI 229)
Changed insn 225
deferring rescan insn with uid = 225.

In insn 225, replacing
 (subreg:SI (reg:QI 230) 0)
 with (reg:SI 231)
Changed insn 225
deferring rescan insn with uid = 225.

In insn 244, replacing
 (reg/f:SI 235)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 244 not profitable

In insn 246, replacing
 (reg/f:SI 235)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 246 not profitable

In insn 251, replacing
 (reg/f:SI 235)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 251 not profitable

In insn 252, replacing
 (reg/f:SI 235)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 252 not profitable

In insn 253, replacing
 (reg/f:SI 235)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 253 not profitable

In insn 258, replacing
 (reg/f:SI 235)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 258 not profitable

In insn 259, replacing
 (reg/f:SI 235)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 259 not profitable

In insn 264, replacing
 (reg/f:SI 235)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 264 not profitable

In insn 265, replacing
 (reg/f:SI 235)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 265 not profitable

In insn 275, replacing
 (reg:SI 182 [ <result> ])
 with (const_int 0 [0x0])
Changes to insn 275 not profitable


try_optimize_cfg iteration 1

Fallthru edge 4->6 redirected to 6
deferring rescan insn with uid = 73.
Edge 7->5 redirected to 6


try_optimize_cfg iteration 2

Deleting block 5.
deferring deletion of insn with uid = 62.
deferring deletion of insn with uid = 63.
deleting block 5


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 265.
deferring deletion of insn with uid = 264.
deferring deletion of insn with uid = 259.
deferring deletion of insn with uid = 258.
deferring deletion of insn with uid = 253.
deferring deletion of insn with uid = 252.
deferring deletion of insn with uid = 251.
deferring deletion of insn with uid = 246.
deferring deletion of insn with uid = 244.
deferring deletion of insn with uid = 224.
deferring deletion of insn with uid = 221.
deferring deletion of insn with uid = 213.
deferring deletion of insn with uid = 210.
deferring deletion of insn with uid = 206.
deferring deletion of insn with uid = 197.
deferring deletion of insn with uid = 187.
deferring deletion of insn with uid = 178.
deferring deletion of insn with uid = 176.
deferring deletion of insn with uid = 171.
deferring deletion of insn with uid = 170.
deferring deletion of insn with uid = 165.
deferring deletion of insn with uid = 164.
deferring deletion of insn with uid = 163.
deferring deletion of insn with uid = 159.
deferring deletion of insn with uid = 149.
deferring deletion of insn with uid = 147.
deferring deletion of insn with uid = 136.
deferring deletion of insn with uid = 131.
deferring deletion of insn with uid = 126.
deferring deletion of insn with uid = 125.
deferring deletion of insn with uid = 121.
deferring deletion of insn with uid = 120.
deferring deletion of insn with uid = 119.
deferring deletion of insn with uid = 114.
deferring deletion of insn with uid = 107.
deferring deletion of insn with uid = 84.
deferring deletion of insn with uid = 79.
deferring deletion of insn with uid = 57.
deferring deletion of insn with uid = 56.
deferring deletion of insn with uid = 48.
deferring deletion of insn with uid = 41.
deferring deletion of insn with uid = 38.
Deleted 42 trivially dead insns

Number of successful forward propagations: 2



do_name

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={40d,28u} r1={37d,16u} r2={26d,5u} r3={21d} r11={1d,25u} r12={21d} r13={1d,45u} r14={21d,1u} r15={20d} r16={20d} r17={20d} r18={20d} r19={20d} r20={20d} r21={20d} r22={20d} r23={20d} r24={36d,16u} r25={1d,25u} r26={1d,24u} r27={20d} r28={20d} r29={20d} r30={20d} r31={20d} r32={20d} r33={20d} r34={20d} r35={20d} r36={20d} r37={20d} r38={20d} r39={20d} r40={20d} r41={20d} r42={20d} r43={20d} r44={20d} r45={20d} r46={20d} r47={20d} r48={20d} r49={20d} r50={20d} r51={20d} r52={20d} r53={20d} r54={20d} r55={20d} r56={20d} r57={20d} r58={20d} r59={20d} r60={20d} r61={20d} r62={20d} r63={20d} r64={20d} r65={20d} r66={20d} r67={20d} r68={20d} r69={20d} r70={20d} r71={20d} r72={20d} r73={20d} r74={20d} r75={20d} r76={20d} r77={20d} r78={20d} r79={20d} r80={20d} r81={20d} r82={20d} r83={20d} r84={20d} r85={20d} r86={20d} r87={20d} r88={20d} r89={20d} r90={20d} r91={20d} r92={20d} r93={20d} r94={20d} r95={20d} r96={20d} r97={20d} r98={20d} r99={20d} r100={20d} r101={20d} r102={20d} r103={20d} r104={20d} r105={20d} r106={20d} r107={20d} r108={20d} r109={20d} r110={20d} r111={20d} r112={20d} r113={20d} r114={20d} r115={20d} r116={20d} r117={20d} r118={20d} r119={20d} r120={20d} r121={20d} r122={20d} r123={20d} r124={20d} r125={20d} r126={20d} r127={20d} r163={1d,1u} r164={2d,4u} r165={1d} r166={1d,1u} r167={1d} r168={1d,13u} r169={1d,2u} r170={1d,3u} r171={2d,1u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,2u} r177={1d,2u} r178={1d,6u} r179={1d,2u} r180={1d} r181={1d,2u} r182={1d,1u} r183={1d,31u} r184={1d,1u} r185={1d} r186={1d,1u} r187={1d} r188={1d,1u} r189={1d,3u} r190={1d} r191={1d} r192={1d,1u} r193={1d,2u} r194={1d,3u} r195={1d} r196={1d,1u} r197={1d} r198={1d,17u} r199={1d} r200={1d,1u} r201={1d} r202={1d} r203={1d} r204={1d} r205={1d} r206={1d,1u} r207={1d} r208={1d} r209={1d,5u} r210={1d} r211={1d} r212={1d,1u} r213={1d} r214={1d} r215={1d} r216={1d} r217={1d} r218={1d} r219={1d,1u} r220={1d} r221={1d} r222={1d,1u} r223={1d,1u} r224={1d} r225={1d} r226={1d,1u} r227={1d} r228={1d} r229={1d,1u} r230={1d} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,19u} r236={1d} r237={1d,1u} r238={1d} r239={1d} r240={1d} r241={1d} r242={1d} r243={1d} r244={1d,1u} r245={1d} r246={1d} 
;;    total ref usage 2821{2492d,329u,0e} in 149{129 regular + 20 call} insns.
;; Reaching defs:

  sparse invalidated 	0, 1, 24
  dense invalidated 	77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405
0[0,40] 1[40,37] 2[77,26] 3[103,21] 11[124,1] 12[125,21] 13[146,1] 14[147,21] 15[168,20] 16[188,20] 17[208,20] 18[228,20] 19[248,20] 20[268,20] 21[288,20] 22[308,20] 23[328,20] 24[348,36] 25[384,1] 26[385,1] 27[386,20] 28[406,20] 29[426,20] 30[446,20] 31[466,20] 32[486,20] 33[506,20] 34[526,20] 35[546,20] 36[566,20] 37[586,20] 38[606,20] 39[626,20] 40[646,20] 41[666,20] 42[686,20] 43[706,20] 44[726,20] 45[746,20] 46[766,20] 47[786,20] 48[806,20] 49[826,20] 50[846,20] 51[866,20] 52[886,20] 53[906,20] 54[926,20] 55[946,20] 56[966,20] 57[986,20] 58[1006,20] 59[1026,20] 60[1046,20] 61[1066,20] 62[1086,20] 63[1106,20] 64[1126,20] 65[1146,20] 66[1166,20] 67[1186,20] 68[1206,20] 69[1226,20] 70[1246,20] 71[1266,20] 72[1286,20] 73[1306,20] 74[1326,20] 75[1346,20] 76[1366,20] 77[1386,20] 78[1406,20] 79[1426,20] 80[1446,20] 81[1466,20] 82[1486,20] 83[1506,20] 84[1526,20] 85[1546,20] 86[1566,20] 87[1586,20] 88[1606,20] 89[1626,20] 90[1646,20] 91[1666,20] 92[1686,20] 93[1706,20] 94[1726,20] 95[1746,20] 96[1766,20] 97[1786,20] 98[1806,20] 99[1826,20] 100[1846,20] 101[1866,20] 102[1886,20] 103[1906,20] 104[1926,20] 105[1946,20] 106[1966,20] 107[1986,20] 108[2006,20] 109[2026,20] 110[2046,20] 111[2066,20] 112[2086,20] 113[2106,20] 114[2126,20] 115[2146,20] 116[2166,20] 117[2186,20] 118[2206,20] 119[2226,20] 120[2246,20] 121[2266,20] 122[2286,20] 123[2306,20] 124[2326,20] 125[2346,20] 126[2366,20] 127[2386,20] 163[2406,1] 164[2407,2] 165[2409,1] 166[2410,1] 167[2411,1] 168[2412,1] 169[2413,1] 170[2414,1] 171[2415,2] 172[2417,1] 173[2418,1] 174[2419,1] 175[2420,1] 176[2421,1] 177[2422,1] 178[2423,1] 179[2424,1] 180[2425,1] 181[2426,1] 182[2427,1] 183[2428,1] 184[2429,1] 185[2430,1] 186[2431,1] 187[2432,1] 188[2433,1] 189[2434,1] 190[2435,1] 191[2436,1] 192[2437,1] 193[2438,1] 194[2439,1] 195[2440,1] 196[2441,1] 197[2442,1] 198[2443,1] 199[2444,1] 200[2445,1] 201[2446,1] 202[2447,1] 203[2448,1] 204[2449,1] 205[2450,1] 206[2451,1] 207[2452,1] 208[2453,1] 209[2454,1] 210[2455,1] 211[2456,1] 212[2457,1] 213[2458,1] 214[2459,1] 215[2460,1] 216[2461,1] 217[2462,1] 218[2463,1] 219[2464,1] 220[2465,1] 221[2466,1] 222[2467,1] 223[2468,1] 224[2469,1] 225[2470,1] 226[2471,1] 227[2472,1] 228[2473,1] 229[2474,1] 230[2475,1] 231[2476,1] 232[2477,1] 233[2478,1] 234[2479,1] 235[2480,1] 236[2481,1] 237[2482,1] 238[2483,1] 239[2484,1] 240[2485,1] 241[2486,1] 242[2487,1] 243[2488,1] 244[2489,1] 245[2490,1] 246[2491,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 180 181 183 184 185 186 187 188 189
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 180 181 183 184 185 186 187 188 189
;; live  kill	 14 [lr]
;; rd  in  	(10)
39, 76, 102, 123, 124, 145, 146, 167, 384, 385
;; rd  gen 	(11)
37, 349, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434
;; rd  kill	(30)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 33 0 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 32 33 35 2 NOTE_INSN_FUNCTION_BEG)

(insn 35 32 36 2 init/initramfs.c:295 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 2 init/initramfs.c:295 (set (reg:SI 184)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 39 2 init/initramfs.c:295 (set (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 184)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))

(insn 39 37 40 2 init/initramfs.c:296 (set (reg:SI 186)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 42 2 init/initramfs.c:296 (set (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
        (reg:SI 186)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 7 [0x7])
        (nil)))

(insn 42 40 43 2 init/initramfs.c:297 (set (reg/f:SI 181 [ collected.373 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 2 init/initramfs.c:297 (set (reg/f:SI 188)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114dc5a0>)) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 2 init/initramfs.c:297 (set (reg:SI 0 r0)
        (reg/f:SI 181 [ collected.373 ])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 2 init/initramfs.c:297 (set (reg:SI 1 r1)
        (reg/f:SI 188)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114dc5a0>)
        (nil)))

(call_insn/i 46 45 47 2 init/initramfs.c:297 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 47 46 49 2 init/initramfs.c:297 (set (reg:SI 189)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 49 47 50 2 init/initramfs.c:297 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 189)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 50 49 51 2 init/initramfs.c:297 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
        (nil)))
;; End of basic block 2 -> ( 3 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 181 183 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 183 189
;; rd  out 	(19)
37, 76, 102, 123, 124, 145, 146, 349, 384, 385, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434


;; Succ edge  3 [66.7%]  (fallthru)
;; Succ edge  8 [33.3%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 189
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 189
;; live  gen 	 164
;; live  kill	
;; rd  in  	(19)
37, 76, 102, 123, 124, 145, 146, 349, 384, 385, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434
;; rd  gen 	(1)
2407
;; rd  kill	(2)
2407, 2408

;; Pred edge  2 [66.7%]  (fallthru)
(note 51 50 52 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 67 3 init/initramfs.c:297 (set (reg:SI 164 [ ivtmp.840 ])
        (reg:SI 189)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 3 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; rd  out 	(20)
37, 76, 102, 123, 124, 145, 146, 349, 384, 385, 2407, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170 193 194
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170 193 194
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 190 191 192
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170 193 194
;; live  gen 	 0 [r0] 190 191 192
;; live  kill	 14 [lr]
;; rd  in  	(27)
37, 76, 102, 123, 124, 145, 146, 381, 384, 385, 2407, 2408, 2414, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439
;; rd  gen 	(3)
2435, 2436, 2437
;; rd  kill	(24)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 2435, 2436, 2437

;; Pred edge  6 [91.0%] 
(code_label 67 52 55 4 108 "" [1 uses])

(note 55 67 58 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 58 55 59 4 init/initramfs.c:71 (set (reg/f:SI 192 [ <variable>.next ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 170 [ D.26478 ])
                (const_int 16 [0x10])) [0 <variable>.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 4 init/initramfs.c:71 (set (mem/f:SI (plus:SI (reg/f:SI 194)
                (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32])
        (reg/f:SI 192 [ <variable>.next ])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 4 init/initramfs.c:72 (set (reg:SI 0 r0)
        (reg/f:SI 170 [ D.26478 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 61 60 286 4 init/initramfs.c:72 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; rd  out 	(27)
37, 76, 102, 123, 124, 145, 146, 381, 384, 385, 2407, 2408, 2414, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439


;; Succ edge  6 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 7 3 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(11){ }u43(13){ }u44(25){ }u45(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 24 [cc] 170 193 194
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; live  gen 	 24 [cc] 170 193 194
;; live  kill	
;; rd  in  	(29)
37, 76, 102, 123, 124, 145, 146, 349, 380, 381, 384, 385, 2407, 2408, 2414, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439
;; rd  gen 	(4)
381, 2414, 2438, 2439
;; rd  kill	(3)
2414, 2438, 2439

;; Pred edge  7 [96.9%]  (dfs_back)
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(code_label 286 61 285 6 119 "" [1 uses])

(note 285 286 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 64 285 65 6 init/initramfs.c:69 discrim 1 (set (reg/f:SI 193)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 6 init/initramfs.c:69 discrim 1 (set (reg/f:SI 194)
        (plus:SI (reg/f:SI 193)
            (const_int 220 [0xdc]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 220 [0xdc])))
        (nil)))

(insn 66 65 68 6 init/initramfs.c:69 discrim 1 (set (reg/f:SI 170 [ D.26478 ])
        (mem/f:SI (plus:SI (reg/f:SI 194)
                (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 68 66 69 6 init/initramfs.c:69 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 170 [ D.26478 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 69 68 70 6 init/initramfs.c:69 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 6 -> ( 4 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 193 194
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170 193 194
;; rd  out 	(27)
37, 76, 102, 123, 124, 145, 146, 381, 384, 385, 2407, 2408, 2414, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439


;; Succ edge  4 [91.0%] 
;; Succ edge  7 [9.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 24 [cc] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; live  gen 	 24 [cc] 164
;; live  kill	
;; rd  in  	(27)
37, 76, 102, 123, 124, 145, 146, 381, 384, 385, 2407, 2408, 2414, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439
;; rd  gen 	(2)
380, 2408
;; rd  kill	(2)
2407, 2408

;; Pred edge  6 [9.0%]  (fallthru)
(note 70 69 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 7 init/initramfs.c:69 discrim 1 (set (reg:SI 164 [ ivtmp.840 ])
        (plus:SI (reg:SI 164 [ ivtmp.840 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 72 71 73 7 init/initramfs.c:68 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164 [ ivtmp.840 ])
            (const_int 128 [0x80]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 73 72 77 7 init/initramfs.c:68 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 286)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9688 [0x25d8])
        (nil)))
;; End of basic block 7 -> ( 6 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; rd  out 	(26)
37, 76, 102, 123, 124, 145, 146, 380, 384, 385, 2408, 2414, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439


;; Succ edge  6 [96.9%]  (dfs_back)
;; Succ edge  26 [3.1%]  (fallthru)

;; Start of basic block ( 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 183
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 183
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 178 179 195 196 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 183
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 178 179 195 196 197
;; live  kill	 14 [lr]
;; rd  in  	(19)
37, 76, 102, 123, 124, 145, 146, 349, 384, 385, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434
;; rd  gen 	(6)
378, 2423, 2424, 2440, 2441, 2442
;; rd  kill	(26)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 2423, 2424, 2440, 2441, 2442

;; Pred edge  2 [33.3%] 
(code_label 77 73 78 8 106 "" [1 uses])

(note 78 77 80 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 80 78 81 8 init/initramfs.c:301 (set (reg:SI 196 [ mode ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 81 80 82 8 init/initramfs.c:301 (set (reg:SI 0 r0)
        (reg/f:SI 181 [ collected.373 ])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 8 init/initramfs.c:301 (set (reg:SI 1 r1)
        (reg:SI 196 [ mode ])) 167 {*arm_movsi_insn} (nil))

(call_insn 83 82 85 8 init/initramfs.c:301 (parallel [
            (call (mem:SI (symbol_ref:SI ("clean_path") [flags 0x3] <function_decl 0x114ad300 clean_path>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 85 83 86 8 init/initramfs.c:302 (set (reg:SI 179 [ D.25990 ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 86 85 87 8 init/initramfs.c:302 (set (reg:SI 178 [ D.25991 ])
        (and:SI (reg:SI 179 [ D.25990 ])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(insn 87 86 88 8 init/initramfs.c:302 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ D.25991 ])
            (const_int 32768 [0x8000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 88 87 89 8 init/initramfs.c:302 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 154)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 8 -> ( 9 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178 179 183
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 179 183
;; rd  out 	(24)
37, 76, 102, 123, 124, 145, 146, 378, 384, 385, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442


;; Succ edge  9 [0.0%]  (fallthru)
;; Succ edge  17 [100.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 172
;; live  kill	 14 [lr]
;; rd  in  	(24)
37, 76, 102, 123, 124, 145, 146, 378, 384, 385, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442
;; rd  gen 	(3)
32, 376, 2417
;; rd  kill	(22)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 2417

;; Pred edge  8 [0.0%]  (fallthru)
(note 89 88 90 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(call_insn 90 89 91 9 init/initramfs.c:303 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("maybe_link") [flags 0x3] <function_decl 0x114ad200 maybe_link>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 91 90 92 9 init/initramfs.c:303 (set (reg/v:SI 172 [ ml ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 9 init/initramfs.c:304 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 172 [ ml ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 93 92 94 9 init/initramfs.c:304 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 269)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1912 [0x778])
        (nil)))
;; End of basic block 9 -> ( 10 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 172
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; rd  out 	(25)
32, 76, 102, 123, 124, 145, 146, 376, 384, 385, 2417, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442


;; Succ edge  10 [80.9%]  (fallthru)
;; Succ edge  26 [19.1%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u82(11){ }u83(13){ }u84(25){ }u85(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(25)
32, 76, 102, 123, 124, 145, 146, 376, 384, 385, 2417, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442
;; rd  gen 	(1)
375
;; rd  kill	(0)


;; Pred edge  9 [80.9%]  (fallthru)
(note 94 93 95 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 10 init/initramfs.c:306 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 172 [ ml ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 96 95 97 10 init/initramfs.c:306 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 101)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(25)
32, 76, 102, 123, 124, 145, 146, 375, 384, 385, 2417, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442


;; Succ edge  11 [72.0%]  (fallthru)
;; Succ edge  12 [28.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u88(11){ }u89(13){ }u90(25){ }u91(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 171
;; live  kill	
;; rd  in  	(25)
32, 76, 102, 123, 124, 145, 146, 375, 384, 385, 2417, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442
;; rd  gen 	(1)
2416
;; rd  kill	(2)
2415, 2416

;; Pred edge  10 [72.0%]  (fallthru)
(note 97 96 98 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 101 11 init/initramfs.c:307 (set (reg/v:SI 171 [ openflags ])
        (const_int 577 [0x241])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171
;; rd  out 	(26)
32, 76, 102, 123, 124, 145, 146, 375, 384, 385, 2416, 2417, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u92(11){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 171
;; live  kill	
;; rd  in  	(25)
32, 76, 102, 123, 124, 145, 146, 375, 384, 385, 2417, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442
;; rd  gen 	(1)
2415
;; rd  kill	(2)
2415, 2416

;; Pred edge  10 [28.0%] 
(code_label 101 98 102 12 111 "" [1 uses])

(note 102 101 103 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 12 init/initramfs.c:305 (set (reg/v:SI 171 [ openflags ])
        (const_int 65 [0x41])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171
;; rd  out 	(26)
32, 76, 102, 123, 124, 145, 146, 375, 384, 385, 2415, 2417, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 177 198 199 200 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 177 198 199 200 201
;; live  kill	 14 [lr]
;; rd  in  	(27)
32, 76, 102, 123, 124, 145, 146, 375, 384, 385, 2415, 2416, 2417, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442
;; rd  gen 	(7)
30, 373, 2422, 2443, 2444, 2445, 2446
;; rd  kill	(26)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 2422, 2443, 2444, 2445, 2446

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 104 103 105 13 112 "" [0 uses])

(note 105 104 106 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 108 13 init/initramfs.c:308 (set (reg/f:SI 198)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 108 106 109 13 init/initramfs.c:308 (set (reg:SI 200 [ mode ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 198)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 109 108 110 13 init/initramfs.c:308 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 198)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 13 init/initramfs.c:308 (set (reg:SI 1 r1)
        (reg/v:SI 171 [ openflags ])) 167 {*arm_movsi_insn} (nil))

(insn 111 110 112 13 init/initramfs.c:308 (set (reg:SI 2 r2)
        (reg:SI 200 [ mode ])) 167 {*arm_movsi_insn} (nil))

(call_insn 112 111 113 13 init/initramfs.c:308 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_open") [flags 0x41] <function_decl 0x1145e880 sys_open>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 113 112 115 13 init/initramfs.c:308 (set (reg:SI 177 [ wfd.376 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 115 113 116 13 init/initramfs.c:308 (set (mem/c/i:SI (plus:SI (reg/f:SI 198)
                (const_int 192 [0xc0])) [0 wfd+0 S4 A32])
        (reg:SI 177 [ wfd.376 ])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 13 init/initramfs.c:310 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177 [ wfd.376 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 117 116 118 13 init/initramfs.c:310 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 269)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3666 [0xe52])
        (nil)))
;; End of basic block 13 -> ( 14 26)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 198
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 198
;; rd  out 	(32)
30, 76, 102, 123, 124, 145, 146, 373, 384, 385, 2415, 2416, 2417, 2422, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2443, 2444, 2445, 2446


;; Succ edge  14 [63.3%]  (fallthru)
;; Succ edge  26 [36.7%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u115(11){ }u116(13){ }u117(25){ }u118(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 198
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 198
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 176 202 203 204 205 206 207
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 198
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 176 202 203 204 205 206 207
;; live  kill	 14 [lr]
;; rd  in  	(32)
30, 76, 102, 123, 124, 145, 146, 373, 384, 385, 2415, 2416, 2417, 2422, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2443, 2444, 2445, 2446
;; rd  gen 	(9)
28, 370, 2421, 2447, 2448, 2449, 2450, 2451, 2452
;; rd  kill	(28)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 2421, 2447, 2448, 2449, 2450, 2451, 2452

;; Pred edge  13 [63.3%]  (fallthru)
(note 118 117 122 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 122 118 123 14 init/initramfs.c:311 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 198)
                (const_int 100 [0x64])) [0 uid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 124 14 init/initramfs.c:311 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 198)
                (const_int 104 [0x68])) [0 gid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 124 123 127 14 init/initramfs.c:311 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_fchown") [flags 0x41] <function_decl 0x1145eb80 sys_fchown>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 127 124 128 14 init/initramfs.c:312 (set (reg:SI 206 [ mode ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 198)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 128 127 129 14 init/initramfs.c:312 (set (reg:SI 0 r0)
        (mem/c/i:SI (plus:SI (reg/f:SI 198)
                (const_int 192 [0xc0])) [0 wfd+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 14 init/initramfs.c:312 (set (reg:SI 1 r1)
        (reg:SI 206 [ mode ])) 167 {*arm_movsi_insn} (nil))

(call_insn 130 129 132 14 init/initramfs.c:312 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_fchmod") [flags 0x41] <function_decl 0x11458e80 sys_fchmod>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 132 130 133 14 init/initramfs.c:313 (set (reg:SI 176 [ body_len.381 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 198)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 133 132 134 14 init/initramfs.c:313 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176 [ body_len.381 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 134 133 135 14 init/initramfs.c:313 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 140)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 198
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 198
;; rd  out 	(39)
28, 76, 102, 123, 124, 145, 146, 370, 384, 385, 2415, 2416, 2417, 2421, 2422, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452


;; Succ edge  15 [39.0%]  (fallthru)
;; Succ edge  16 [61.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u140(11){ }u141(13){ }u142(25){ }u143(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 198
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 198
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 198
;; live  gen 	 0 [r0] 1 [r1] 208
;; live  kill	 14 [lr]
;; rd  in  	(39)
28, 76, 102, 123, 124, 145, 146, 370, 384, 385, 2415, 2416, 2417, 2421, 2422, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452
;; rd  gen 	(2)
27, 2453
;; rd  kill	(22)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 2453

;; Pred edge  14 [39.0%]  (fallthru)
(note 135 134 137 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 137 135 138 15 init/initramfs.c:314 (set (reg:SI 0 r0)
        (mem/c/i:SI (plus:SI (reg/f:SI 198)
                (const_int 192 [0xc0])) [0 wfd+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 138 137 139 15 init/initramfs.c:314 (set (reg:SI 1 r1)
        (reg:SI 176 [ body_len.381 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 139 138 140 15 init/initramfs.c:314 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_ftruncate") [flags 0x41] <function_decl 0x11452500 sys_ftruncate>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(40)
27, 76, 102, 123, 124, 145, 146, 370, 384, 385, 2415, 2416, 2417, 2421, 2422, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u150(11){ }u151(13){ }u152(25){ }u153(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 175 209 210 211 212
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 175 209 210 211 212
;; live  kill	 14 [lr]
;; rd  in  	(41)
27, 28, 76, 102, 123, 124, 145, 146, 370, 384, 385, 2415, 2416, 2417, 2421, 2422, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453
;; rd  gen 	(6)
25, 2420, 2454, 2455, 2456, 2457
;; rd  kill	(26)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 2420, 2454, 2455, 2456, 2457

;; Pred edge  14 [61.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 140 139 141 16 113 "" [1 uses])

(note 141 140 142 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 16 init/initramfs.c:315 (set (reg/f:SI 209)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 143 142 144 16 init/initramfs.c:315 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 209)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 144 143 145 16 init/initramfs.c:315 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 145 144 146 16 init/initramfs.c:315 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kstrdup") [flags 0x41] <function_decl 0x10b92580 kstrdup>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 146 145 148 16 init/initramfs.c:315 (set (reg/f:SI 175 [ vcollected.382 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 148 146 150 16 init/initramfs.c:315 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 209)
                (const_int 196 [0xc4])) [0 vcollected+0 S4 A32])
        (reg/f:SI 175 [ vcollected.382 ])) 167 {*arm_movsi_insn} (nil))

(insn 150 148 151 16 init/initramfs.c:316 (set (reg:SI 212)
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))

(insn 151 150 154 16 init/initramfs.c:316 (set (mem/c/i:SI (plus:SI (reg/f:SI 209)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 212)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 5 [0x5])
        (nil)))
;; End of basic block 16 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(45)
25, 76, 102, 123, 124, 145, 146, 370, 384, 385, 2415, 2416, 2417, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178 179 183
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 179 183
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(24)
37, 76, 102, 123, 124, 145, 146, 378, 384, 385, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442
;; rd  gen 	(1)
367
;; rd  kill	(0)


;; Pred edge  8 [100.0%] 
(code_label 154 151 155 17 110 "" [1 uses])

(note 155 154 156 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 156 155 157 17 init/initramfs.c:319 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ D.25991 ])
            (const_int 16384 [0x4000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 157 156 158 17 init/initramfs.c:319 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 217)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 17 -> ( 18 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178 179 183
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 179 183
;; rd  out 	(24)
37, 76, 102, 123, 124, 145, 146, 367, 384, 385, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442


;; Succ edge  18 [0.0%]  (fallthru)
;; Succ edge  21 [100.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u171(11){ }u172(13){ }u173(25){ }u174(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 179 183
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 179 183
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 167 168 174 213 214 215 216 217 218 219 220 221 222
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 179 183
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 163 167 168 174 213 214 215 216 217 218 219 220 221 222
;; live  kill	 14 [lr]
;; rd  in  	(24)
37, 76, 102, 123, 124, 145, 146, 367, 384, 385, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442
;; rd  gen 	(16)
20, 348, 2406, 2411, 2412, 2419, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467
;; rd  kill	(35)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 2406, 2411, 2412, 2419, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467

;; Pred edge  17 [0.0%]  (fallthru)
(note 158 157 160 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 160 158 161 18 init/initramfs.c:320 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 161 160 162 18 init/initramfs.c:320 (set (reg:SI 1 r1)
        (reg:SI 179 [ D.25990 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 162 161 166 18 init/initramfs.c:320 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_mkdir") [flags 0x41] <function_decl 0x11464c80 sys_mkdir>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 166 162 167 18 init/initramfs.c:321 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 167 166 168 18 init/initramfs.c:321 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 100 [0x64])) [0 uid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 168 167 169 18 init/initramfs.c:321 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 104 [0x68])) [0 gid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 169 168 172 18 init/initramfs.c:321 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_chown") [flags 0x41] <function_decl 0x1145ea80 sys_chown>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 172 169 173 18 init/initramfs.c:322 (set (reg:SI 219 [ mode ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 173 172 174 18 init/initramfs.c:322 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 174 173 175 18 init/initramfs.c:322 (set (reg:SI 1 r1)
        (reg:SI 219 [ mode ])) 167 {*arm_movsi_insn} (nil))

(call_insn 175 174 177 18 init/initramfs.c:322 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_chmod") [flags 0x41] <function_decl 0x11458e00 sys_chmod>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 177 175 179 18 init/initramfs.c:323 (set (reg/f:SI 163 [ collected.860 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 179 177 180 18 init/initramfs.c:323 (set (reg:SI 174 [ mtime.383 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 108 [0x6c])) [0 mtime+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 180 179 182 18 ("found") NOTE_INSN_DELETED_LABEL 115)

(insn 182 180 183 18 include/linux/slab_def.h:122 (set (reg/f:SI 222)
        (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)) 167 {*arm_movsi_insn} (nil))

(insn 183 182 184 18 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 222)
                (const_int 4 [0x4])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 184 183 185 18 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 185 184 186 18 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x10efa480 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 186 185 188 18 include/linux/slab_def.h:122 (set (reg/v/f:SI 168 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 188 186 189 18 init/initramfs.c:99 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 168 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 189 188 190 18 init/initramfs.c:99 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 195)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 168 174 183
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 168 174 183
;; rd  out 	(38)
20, 76, 102, 123, 124, 145, 146, 348, 384, 385, 2406, 2411, 2412, 2419, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467


;; Succ edge  19 [0.0%]  (fallthru)
;; Succ edge  20 [100.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 223
;; live  kill	 14 [lr]
;; rd  in  	(38)
20, 76, 102, 123, 124, 145, 146, 348, 384, 385, 2406, 2411, 2412, 2419, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467
;; rd  gen 	(1)
2468
;; rd  kill	(22)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 2468

;; Pred edge  18 [0.0%]  (fallthru)
(note 190 189 191 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 191 190 192 19 init/initramfs.c:100 (set (reg/f:SI 223)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11532800>)) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 19 init/initramfs.c:100 (set (reg:SI 0 r0)
        (reg/f:SI 223)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11532800>)
        (nil)))

(call_insn 193 192 195 19 init/initramfs.c:100 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a86f00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 19 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(39)
20, 76, 102, 123, 124, 145, 146, 348, 384, 385, 2406, 2411, 2412, 2419, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468



;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 168 174 183
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 168 174 183
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 165 166 169 224 225 226 227
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 168 174 183
;; live  gen 	 0 [r0] 1 [r1] 165 166 169 224 225 226 227
;; live  kill	 14 [lr]
;; rd  in  	(38)
20, 76, 102, 123, 124, 145, 146, 348, 384, 385, 2406, 2411, 2412, 2419, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467
;; rd  gen 	(8)
16, 2409, 2410, 2413, 2469, 2470, 2471, 2472
;; rd  kill	(28)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 2409, 2410, 2413, 2469, 2470, 2471, 2472

;; Pred edge  18 [100.0%] 
(code_label 195 193 196 20 116 "" [1 uses])

(note 196 195 198 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 198 196 199 20 include/linux/list.h:26 (set (mem/s/f/j:SI (reg/v/f:SI 168 [ ret ]) [0 <variable>.list.next+0 S4 A32])
        (reg/v/f:SI 168 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 199 198 200 20 include/linux/list.h:27 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 168 [ ret ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg/v/f:SI 168 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 200 199 201 20 init/initramfs.c:102 (set (reg:SI 0 r0)
        (reg/f:SI 163 [ collected.860 ])) 167 {*arm_movsi_insn} (nil))

(insn 201 200 202 20 init/initramfs.c:102 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 202 201 203 20 init/initramfs.c:102 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kstrdup") [flags 0x41] <function_decl 0x10b92580 kstrdup>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 203 202 204 20 init/initramfs.c:102 (set (reg/f:SI 166 [ D.26491 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 204 203 205 20 init/initramfs.c:102 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 168 [ ret ])
                (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])
        (reg/f:SI 166 [ D.26491 ])) 167 {*arm_movsi_insn} (nil))

(insn 205 204 207 20 init/initramfs.c:103 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 168 [ ret ])
                (const_int 12 [0xc])) [0 <variable>.mtime+0 S4 A32])
        (reg:SI 174 [ mtime.383 ])) 167 {*arm_movsi_insn} (nil))

(insn 207 205 208 20 include/linux/list.h:62 (set (reg/f:SI 169 [ D.26490 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 183)
                (const_int 184 [0xb8])) [0 dir_list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 208 207 209 20 include/linux/list.h:41 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 169 [ D.26490 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/v/f:SI 168 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 209 208 211 20 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 168 [ ret ]) [0 <variable>.list.next+0 S4 A32])
        (reg/f:SI 169 [ D.26490 ])) 167 {*arm_movsi_insn} (nil))

(insn 211 209 212 20 include/linux/list.h:43 (set (reg/f:SI 226)
        (plus:SI (reg/f:SI 183)
            (const_int 184 [0xb8]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 184 [0xb8])))
        (nil)))

(insn 212 211 214 20 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 168 [ ret ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg/f:SI 226)) 167 {*arm_movsi_insn} (nil))

(insn 214 212 217 20 include/linux/list.h:44 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 183)
                (const_int 184 [0xb8])) [0 dir_list.next+0 S4 A32])
        (reg/v/f:SI 168 [ ret ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(45)
16, 76, 102, 123, 124, 145, 146, 348, 384, 385, 2406, 2409, 2410, 2411, 2412, 2413, 2419, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2469, 2470, 2471, 2472


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u249(11){ }u250(13){ }u251(25){ }u252(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc] 228 229 230 231 232 233 234
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; live  gen 	 24 [cc] 228 229 230 231 232 233 234
;; live  kill	
;; rd  in  	(24)
37, 76, 102, 123, 124, 145, 146, 367, 384, 385, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442
;; rd  gen 	(8)
358, 2473, 2474, 2475, 2476, 2477, 2478, 2479
;; rd  kill	(7)
2473, 2474, 2475, 2476, 2477, 2478, 2479

;; Pred edge  17 [100.0%] 
(code_label 217 214 218 21 114 "" [1 uses])

(note 218 217 219 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 21 init/initramfs.c:324 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ D.25991 ])
            (const_int 8192 [0x2000]))) 219 {*arm_cmpsi_insn} (nil))

(insn 220 219 222 21 init/initramfs.c:324 (set (reg:SI 229)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 222 220 223 21 init/initramfs.c:324 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ D.25991 ])
            (const_int 24576 [0x6000]))) 219 {*arm_cmpsi_insn} (nil))

(insn 223 222 225 21 init/initramfs.c:324 (set (reg:SI 231)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 225 223 226 21 init/initramfs.c:324 (set (reg:SI 232)
        (ior:SI (reg:SI 229)
            (reg:SI 231))) 89 {*arm_iorsi3} (nil))

(insn 226 225 227 21 init/initramfs.c:324 (set (reg:QI 233)
        (subreg:QI (reg:SI 232) 0)) 178 {*arm_movqi_insn} (nil))

(insn 227 226 228 21 init/initramfs.c:324 (set (reg:SI 234)
        (zero_extend:SI (reg:QI 233))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 228 227 229 21 init/initramfs.c:324 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 234)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 229 228 230 21 init/initramfs.c:324 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 236)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 21 -> ( 24 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; rd  out 	(31)
37, 76, 102, 123, 124, 145, 146, 358, 384, 385, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2473, 2474, 2475, 2476, 2477, 2478, 2479


;; Succ edge  24 [0.0%] 
;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u265(11){ }u266(13){ }u267(25){ }u268(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(31)
37, 76, 102, 123, 124, 145, 146, 358, 384, 385, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2473, 2474, 2475, 2476, 2477, 2478, 2479
;; rd  gen 	(1)
357
;; rd  kill	(0)


;; Pred edge  21 [100.0%]  (fallthru)
(note 230 229 231 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 231 230 232 22 init/initramfs.c:324 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ D.25991 ])
            (const_int 4096 [0x1000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 232 231 233 22 init/initramfs.c:324 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 236)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 22 -> ( 24 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; rd  out 	(31)
37, 76, 102, 123, 124, 145, 146, 357, 384, 385, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2473, 2474, 2475, 2476, 2477, 2478, 2479


;; Succ edge  24 [0.0%] 
;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u271(11){ }u272(13){ }u273(25){ }u274(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(31)
37, 76, 102, 123, 124, 145, 146, 357, 384, 385, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2473, 2474, 2475, 2476, 2477, 2478, 2479
;; rd  gen 	(1)
356
;; rd  kill	(0)


;; Pred edge  22 [100.0%]  (fallthru)
(note 233 232 234 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 234 233 235 23 init/initramfs.c:324 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ D.25991 ])
            (const_int 49152 [0xc000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 235 234 236 23 init/initramfs.c:324 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 269)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 23 -> ( 24 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(31)
37, 76, 102, 123, 124, 145, 146, 356, 384, 385, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2473, 2474, 2475, 2476, 2477, 2478, 2479


;; Succ edge  24 [0.0%]  (fallthru)
;; Succ edge  26 [100.0%] 

;; Start of basic block ( 21 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u277(11){ }u278(13){ }u279(25){ }u280(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 173
;; live  kill	 14 [lr]
;; rd  in  	(33)
37, 76, 102, 123, 124, 145, 146, 356, 357, 358, 384, 385, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2473, 2474, 2475, 2476, 2477, 2478, 2479
;; rd  gen 	(3)
15, 354, 2418
;; rd  kill	(22)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 2418

;; Pred edge  21 [0.0%] 
;; Pred edge  22 [0.0%] 
;; Pred edge  23 [0.0%]  (fallthru)
(code_label 236 235 237 24 117 "" [2 uses])

(note 237 236 238 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(call_insn 238 237 239 24 init/initramfs.c:326 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("maybe_link") [flags 0x3] <function_decl 0x114ad200 maybe_link>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 239 238 240 24 init/initramfs.c:326 (set (reg:SI 173 [ D.26023 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 240 239 241 24 init/initramfs.c:326 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173 [ D.26023 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 241 240 242 24 init/initramfs.c:326 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 269)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(32)
15, 76, 102, 123, 124, 145, 146, 354, 384, 385, 2418, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2473, 2474, 2475, 2476, 2477, 2478, 2479


;; Succ edge  25 [0.0%]  (fallthru)
;; Succ edge  26 [100.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u285(11){ }u286(13){ }u287(25){ }u288(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 235 236 237 238 239 240 241 242 243 244 245 246
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 235 236 237 238 239 240 241 242 243 244 245 246
;; live  kill	 14 [lr]
;; rd  in  	(32)
15, 76, 102, 123, 124, 145, 146, 354, 384, 385, 2418, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2473, 2474, 2475, 2476, 2477, 2478, 2479
;; rd  gen 	(13)
10, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491
;; rd  kill	(33)
147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491

;; Pred edge  24 [0.0%]  (fallthru)
(note 242 241 243 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 245 25 init/initramfs.c:327 (set (reg/f:SI 235)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 245 243 247 25 init/initramfs.c:327 (set (reg:SI 237 [ mode ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 235)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 247 245 248 25 init/initramfs.c:327 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 248 247 249 25 init/initramfs.c:327 (set (reg:SI 1 r1)
        (reg:SI 237 [ mode ])) 167 {*arm_movsi_insn} (nil))

(insn 249 248 250 25 init/initramfs.c:327 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 348 [0x15c])) [0 rdev+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 250 249 254 25 init/initramfs.c:327 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_mknod") [flags 0x41] <function_decl 0x11458b80 sys_mknod>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 254 250 255 25 init/initramfs.c:328 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 25 init/initramfs.c:328 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 100 [0x64])) [0 uid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 256 255 257 25 init/initramfs.c:328 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 104 [0x68])) [0 gid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 257 256 260 25 init/initramfs.c:328 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_chown") [flags 0x41] <function_decl 0x1145ea80 sys_chown>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 260 257 261 25 init/initramfs.c:329 (set (reg:SI 244 [ mode ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 235)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 261 260 262 25 init/initramfs.c:329 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 262 261 263 25 init/initramfs.c:329 (set (reg:SI 1 r1)
        (reg:SI 244 [ mode ])) 167 {*arm_movsi_insn} (nil))

(call_insn 263 262 266 25 init/initramfs.c:329 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_chmod") [flags 0x41] <function_decl 0x11458e00 sys_chmod>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 266 263 267 25 init/initramfs.c:330 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 267 266 268 25 init/initramfs.c:330 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 108 [0x6c])) [0 mtime+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 268 267 269 25 init/initramfs.c:330 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_utime") [flags 0x3] <function_decl 0x11487700 do_utime>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 25 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(44)
10, 76, 102, 123, 124, 145, 146, 354, 384, 385, 2418, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2440, 2441, 2442, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 23 20 13 16 9 25 24 7) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u324(11){ }u325(13){ }u326(25){ }u327(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 182
;; live  kill	
;; rd  in  	(105)
10, 15, 16, 25, 30, 32, 37, 76, 102, 123, 124, 145, 146, 348, 354, 356, 370, 373, 376, 380, 384, 385, 2406, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491
;; rd  gen 	(2)
9, 2427
;; rd  kill	(1)
2427

;; Pred edge  23 [100.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  13 [36.7%] 
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  9 [19.1%] 
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%] 
;; Pred edge  7 [3.1%]  (fallthru)
(code_label 269 268 270 26 109 "" [4 uses])

(note 270 269 271 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 271 270 275 26 init/initramfs.c:334 (set (reg:SI 182 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 275 271 281 26 init/initramfs.c:334 (set (reg/i:SI 0 r0)
        (reg:SI 182 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 281 275 0 26 init/initramfs.c:334 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 26 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(100)
9, 76, 102, 123, 124, 145, 146, 348, 354, 356, 370, 373, 376, 380, 384, 385, 2406, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 38.
deleting insn with uid = 41.
deleting insn with uid = 48.
deleting insn with uid = 56.
deleting insn with uid = 57.
deleting insn with uid = 62.
deleting insn with uid = 63.
deleting insn with uid = 79.
deleting insn with uid = 84.
deleting insn with uid = 107.
deleting insn with uid = 114.
deleting insn with uid = 119.
deleting insn with uid = 120.
deleting insn with uid = 121.
deleting insn with uid = 125.
deleting insn with uid = 126.
deleting insn with uid = 131.
deleting insn with uid = 136.
deleting insn with uid = 147.
deleting insn with uid = 149.
deleting insn with uid = 159.
deleting insn with uid = 163.
deleting insn with uid = 164.
deleting insn with uid = 165.
deleting insn with uid = 170.
deleting insn with uid = 171.
deleting insn with uid = 176.
deleting insn with uid = 178.
deleting insn with uid = 187.
deleting insn with uid = 197.
deleting insn with uid = 206.
deleting insn with uid = 210.
deleting insn with uid = 213.
deleting insn with uid = 221.
deleting insn with uid = 224.
deleting insn with uid = 244.
deleting insn with uid = 246.
deleting insn with uid = 251.
deleting insn with uid = 252.
deleting insn with uid = 253.
deleting insn with uid = 258.
deleting insn with uid = 259.
deleting insn with uid = 264.
deleting insn with uid = 265.
verify found no changes in insn with uid = 73.
rescanning insn with uid = 225.
deleting insn with uid = 225.
ending the processing of deferred insns

;; Function do_collect (do_collect)[0:1322] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 9 (  1.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)

In insn 7, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 7 not profitable

In insn 10, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 10 not profitable

In insn 12, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 12 not profitable

In insn 22, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 22 not profitable

In insn 23, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 23 not profitable

In insn 27, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 27 not profitable

In insn 29, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 29 not profitable

In insn 33, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 33 not profitable

In insn 34, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 34 not profitable

In insn 38, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 38 not profitable

In insn 39, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 39 not profitable

In insn 43, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 43 not profitable

In insn 46, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 46 not profitable

In insn 56, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 56 not profitable

In insn 57, replacing
 (reg/f:SI 138)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 57 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 63.
deferring deletion of insn with uid = 57.
deferring deletion of insn with uid = 56.
deferring deletion of insn with uid = 46.
deferring deletion of insn with uid = 43.
deferring deletion of insn with uid = 39.
deferring deletion of insn with uid = 38.
deferring deletion of insn with uid = 34.
deferring deletion of insn with uid = 33.
deferring deletion of insn with uid = 29.
deferring deletion of insn with uid = 27.
deferring deletion of insn with uid = 23.
deferring deletion of insn with uid = 22.
deferring deletion of insn with uid = 16.
deferring deletion of insn with uid = 15.
deferring deletion of insn with uid = 14.
deferring deletion of insn with uid = 12.
deferring deletion of insn with uid = 10.
deferring deletion of insn with uid = 7.
Deleted 19 trivially dead insns

Number of successful forward propagations: 0



do_collect

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,3u} r1={3d,1u} r2={3d,1u} r3={2d} r11={1d,5u} r12={2d} r13={1d,6u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={4d,1u} r25={1d,5u} r26={1d,4u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,7u} r134={1d,1u} r135={2d,2u} r136={1d,3u} r137={1d} r138={1d,31u} r139={1d} r140={1d,1u} r141={1d} r142={1d,2u} r143={1d} r144={1d,2u} r145={1d} r146={1d} r147={1d} r149={1d} r150={1d} r151={1d,1u} r152={1d,1u} r153={1d} r154={1d,1u} r155={1d} r156={1d,1u} r157={1d,1u} r158={1d} r159={1d} r160={1d,1u} r161={1d,1u} r162={1d} r163={1d} r164={1d,1u} r165={1d,1u} r166={1d} r167={1d,1u} r168={1d} r169={1d} r170={1d} r171={1d,1u} 
;;    total ref usage 260{173d,87u,0e} in 34{33 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133
0[0,4] 1[4,3] 2[7,3] 3[10,2] 11[12,1] 12[13,2] 13[15,1] 14[16,2] 15[18,1] 16[19,1] 17[20,1] 18[21,1] 19[22,1] 20[23,1] 21[24,1] 22[25,1] 23[26,1] 24[27,4] 25[31,1] 26[32,1] 27[33,1] 28[34,1] 29[35,1] 30[36,1] 31[37,1] 32[38,1] 33[39,1] 34[40,1] 35[41,1] 36[42,1] 37[43,1] 38[44,1] 39[45,1] 40[46,1] 41[47,1] 42[48,1] 43[49,1] 44[50,1] 45[51,1] 46[52,1] 47[53,1] 48[54,1] 49[55,1] 50[56,1] 51[57,1] 52[58,1] 53[59,1] 54[60,1] 55[61,1] 56[62,1] 57[63,1] 58[64,1] 59[65,1] 60[66,1] 61[67,1] 62[68,1] 63[69,1] 64[70,1] 65[71,1] 66[72,1] 67[73,1] 68[74,1] 69[75,1] 70[76,1] 71[77,1] 72[78,1] 73[79,1] 74[80,1] 75[81,1] 76[82,1] 77[83,1] 78[84,1] 79[85,1] 80[86,1] 81[87,1] 82[88,1] 83[89,1] 84[90,1] 85[91,1] 86[92,1] 87[93,1] 88[94,1] 89[95,1] 90[96,1] 91[97,1] 92[98,1] 93[99,1] 94[100,1] 95[101,1] 96[102,1] 97[103,1] 98[104,1] 99[105,1] 100[106,1] 101[107,1] 102[108,1] 103[109,1] 104[110,1] 105[111,1] 106[112,1] 107[113,1] 108[114,1] 109[115,1] 110[116,1] 111[117,1] 112[118,1] 113[119,1] 114[120,1] 115[121,1] 116[122,1] 117[123,1] 118[124,1] 119[125,1] 120[126,1] 121[127,1] 122[128,1] 123[129,1] 124[130,1] 125[131,1] 126[132,1] 127[133,1] 133[134,1] 134[135,1] 135[136,2] 136[138,1] 137[139,1] 138[140,1] 139[141,1] 140[142,1] 141[143,1] 142[144,1] 143[145,1] 144[146,1] 145[147,1] 146[148,1] 147[149,1] 149[150,1] 150[151,1] 151[152,1] 152[153,1] 153[154,1] 154[155,1] 155[156,1] 156[157,1] 157[158,1] 158[159,1] 159[160,1] 160[161,1] 161[162,1] 162[163,1] 163[164,1] 164[165,1] 165[166,1] 166[167,1] 167[168,1] 168[169,1] 169[170,1] 170[171,1] 171[172,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 136 138 139 140 141 142 143 144 145 146 147 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 133 134 136 138 139 140 141 142 143 144 145 146 147 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168
;; live  kill	 14 [lr] 24 [cc]
;; rd  in  	(10)
3, 6, 9, 11, 12, 14, 15, 17, 31, 32
;; rd  gen 	(35)
2, 27, 134, 135, 138, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169
;; rd  kill	(43)
0, 1, 2, 3, 16, 17, 27, 28, 29, 30, 134, 135, 138, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/initramfs.c:206 (set (reg/f:SI 138)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 8 2 init/initramfs.c:206 (set (reg/v:SI 134 [ n ])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 6 9 2 init/initramfs.c:206 (set (reg:SI 140 [ count ])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 11 2 init/initramfs.c:206 (parallel [
            (set (reg/v:SI 133 [ n.896 ])
                (umin:SI (reg/v:SI 134 [ n ])
                    (reg:SI 140 [ count ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (nil))

(insn 11 9 13 2 init/initramfs.c:209 (set (reg/f:SI 142 [ collect ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 11 17 2 init/initramfs.c:209 (set (reg/f:SI 144 [ victim ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 17 13 18 2 init/initramfs.c:209 (set (reg:SI 0 r0)
        (reg/f:SI 142 [ collect ])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 init/initramfs.c:209 (set (reg:SI 1 r1)
        (reg/f:SI 144 [ victim ])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 2 init/initramfs.c:209 (set (reg:SI 2 r2)
        (reg/v:SI 133 [ n.896 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 24 2 init/initramfs.c:209 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1150cc00 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 24 20 25 2 init/initramfs.c:172 (set (reg/f:SI 151 [ victim ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 init/initramfs.c:172 (set (reg:SI 152)
        (plus:SI (reg/f:SI 151 [ victim ])
            (reg/v:SI 133 [ n.896 ]))) 4 {*arm_addsi3} (nil))

(insn 26 25 28 2 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 152)) 167 {*arm_movsi_insn} (nil))

(insn 28 26 30 2 init/initramfs.c:173 (set (reg:DI 154 [ n.896 ])
        (zero_extend:DI (reg/v:SI 133 [ n.896 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 30 28 31 2 init/initramfs.c:173 (set (reg:DI 156 [ this_header ])
        (mem/c/i:DI (plus:SI (reg/f:SI 138)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 31 30 32 2 init/initramfs.c:173 (parallel [
            (set (reg:DI 157)
                (plus:DI (reg:DI 154 [ n.896 ])
                    (reg:DI 156 [ this_header ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 32 31 35 2 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 138)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 157)) 163 {*arm_movdi} (nil))

(insn 35 32 36 2 init/initramfs.c:174 (set (reg:SI 160 [ count ])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 2 init/initramfs.c:174 (set (reg:SI 161)
        (minus:SI (reg:SI 160 [ count ])
            (reg/v:SI 133 [ n.896 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 37 36 40 2 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 161)) 167 {*arm_movsi_insn} (nil))

(insn 40 37 41 2 init/initramfs.c:211 (set (reg/f:SI 164 [ collect ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 2 init/initramfs.c:211 (set (reg:SI 165)
        (plus:SI (reg/f:SI 164 [ collect ])
            (reg/v:SI 133 [ n.896 ]))) 4 {*arm_addsi3} (nil))

(insn 42 41 44 2 init/initramfs.c:211 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])
        (reg:SI 165)) 167 {*arm_movsi_insn} (nil))

(insn 44 42 45 2 init/initramfs.c:212 (set (reg:SI 167 [ remains ])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 47 2 init/initramfs.c:212 (set (reg:SI 136 [ remains.342 ])
        (minus:SI (reg:SI 167 [ remains ])
            (reg/v:SI 133 [ n.896 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 47 45 48 2 init/initramfs.c:212 (set (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])
        (reg:SI 136 [ remains.342 ])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 2 init/initramfs.c:212 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ remains.342 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 49 48 50 2 init/initramfs.c:212 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138
;; rd  out 	(43)
2, 6, 9, 11, 12, 14, 15, 27, 31, 32, 134, 135, 138, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 135
;; live  kill	
;; rd  in  	(43)
2, 6, 9, 11, 12, 14, 15, 27, 31, 32, 134, 135, 138, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169
;; rd  gen 	(1)
137
;; rd  kill	(2)
136, 137

;; Pred edge  2 [39.0%]  (fallthru)
(note 50 49 51 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 54 3 init/initramfs.c:213 (set (reg:SI 135 [ D.25859 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; rd  out 	(44)
2, 6, 9, 11, 12, 14, 15, 27, 31, 32, 134, 135, 137, 138, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u65(11){ }u66(13){ }u67(25){ }u68(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138
;; lr  def 	 135 169 170 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138
;; live  gen 	 135 169 170 171
;; live  kill	
;; rd  in  	(43)
2, 6, 9, 11, 12, 14, 15, 27, 31, 32, 134, 135, 138, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169
;; rd  gen 	(4)
136, 170, 171, 172
;; rd  kill	(5)
136, 137, 170, 171, 172

;; Pred edge  2 [61.0%] 
(code_label 54 51 55 4 127 "" [1 uses])

(note 55 54 58 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 58 55 59 4 init/initramfs.c:214 (set (reg:SI 171 [ next_state ])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 4 init/initramfs.c:214 (set (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 171 [ next_state ])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 4 init/initramfs.c:215 (set (reg:SI 135 [ D.25859 ])
        (reg:SI 136 [ remains.342 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; rd  out 	(47)
2, 6, 9, 11, 12, 14, 15, 27, 31, 32, 134, 135, 136, 138, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 137
;; live  kill	
;; rd  in  	(48)
2, 6, 9, 11, 12, 14, 15, 27, 31, 32, 134, 135, 136, 137, 138, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172
;; rd  gen 	(2)
0, 139
;; rd  kill	(5)
0, 1, 2, 3, 139

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 61 60 62 5 128 "" [0 uses])

(note 62 61 67 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 67 62 73 5 init/initramfs.c:216 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ D.25859 ])) 167 {*arm_movsi_insn} (nil))

(insn 73 67 0 5 init/initramfs.c:216 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(49)
0, 6, 9, 11, 12, 14, 15, 27, 31, 32, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 10.
deleting insn with uid = 12.
deleting insn with uid = 14.
deleting insn with uid = 15.
deleting insn with uid = 16.
deleting insn with uid = 22.
deleting insn with uid = 23.
deleting insn with uid = 27.
deleting insn with uid = 29.
deleting insn with uid = 33.
deleting insn with uid = 34.
deleting insn with uid = 38.
deleting insn with uid = 39.
deleting insn with uid = 43.
deleting insn with uid = 46.
deleting insn with uid = 56.
deleting insn with uid = 57.
deleting insn with uid = 63.
ending the processing of deferred insns

;; Function do_header (do_header)[0:1323] (unlikely executed)

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;;
;; Loop 1
;;  header 9, latch 9
;;  depth 1, outer 0
;;  nodes: 9
;; 2 succs { 3 5 }
;; 3 succs { 4 19 }
;; 4 succs { 21 }
;; 5 succs { 6 8 }
;; 6 succs { 7 19 }
;; 7 succs { 21 }
;; 8 succs { 9 }
;; 9 succs { 9 10 }
;; 10 succs { 20 11 }
;; 11 succs { 12 14 }
;; 12 succs { 20 13 }
;; 13 succs { 21 }
;; 14 succs { 16 15 }
;; 15 succs { 16 20 }
;; 16 succs { 17 18 }
;; 17 succs { 21 }
;; 18 succs { 21 }
;; 19 succs { 21 }
;; 20 succs { 21 }
;; 21 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 32 count 40 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 32 count 42 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 32 count 42 (  1.9)

In insn 11, replacing
 (reg/f:SI 157)
 with (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11536380>)
Changes to insn 11 not profitable

In insn 19, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 19 not profitable

In insn 24, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 24 not profitable

In insn 26, replacing
 (reg/f:SI 162)
 with (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11527b90>)
Changes to insn 26 not recognized
 Setting REG_EQUAL note

In insn 34, replacing
 (reg/f:SI 163)
 with (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1153c020>)
Changes to insn 34 not profitable

In insn 42, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 42 not profitable

In insn 47, replacing
 (reg/f:SI 156)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 47 not profitable

In insn 49, replacing
 (reg/f:SI 168)
 with (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x114f9ed0>)
Changes to insn 49 not recognized
 Setting REG_EQUAL note

In insn 67, replacing
 (reg:SI 174)
 with (const_int 8 [0x8])
Changes to insn 67 not profitable

In insn 89, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 89 not profitable

In insn 91, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 91 not profitable

In insn 94, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 94 not profitable

In insn 97, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 97 not profitable

In insn 100, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 100 not profitable

In insn 104, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 104 not profitable

In insn 106, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 106 not profitable

In insn 109, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 109 not profitable

In insn 118, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 118 not profitable

In insn 128, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 128 not profitable

In insn 134, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 134 not profitable

In insn 137, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 137 not profitable

In insn 140, replacing
 (plus:DI (reg:DI 213 [ body_len.320 ])
        (reg:DI 215))
 with (plus:DI (reg:DI 213 [ body_len.320 ])
        (const_int 3 [0x3]))
Changes to insn 140 not recognized
 Setting REG_EQUAL note

In insn 143, replacing
 (and:DI (reg:DI 216)
        (reg:DI 217))
 with (and:DI (reg:DI 216)
        (const_int -4 [0xfffffffffffffffc]))
Changes to insn 143 not recognized
 Setting REG_EQUAL note

In insn 145, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 145 not profitable

In insn 147, replacing
 (reg:SI 220)
 with (const_int 3 [0x3])
Changes to insn 147 not recognized
 Setting REG_EQUAL note

In insn 150, replacing
 (compare:CC (reg:SI 221)
        (reg:SI 222))
 with (compare:CC (reg:SI 221)
        (const_int 4095 [0xfff]))
Changes to insn 150 not recognized
 Setting REG_EQUAL note

In insn 160, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 160 not profitable

In insn 162, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 162 not profitable

In insn 164, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 164 not profitable

In insn 166, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 166 not profitable

In insn 170, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 170 not profitable

In insn 172, replacing
 (reg:SI 230)
 with (const_int 6 [0x6])
Changes to insn 172 not recognized
 Setting REG_EQUAL note

In insn 173, replacing
 (reg/f:SI 178)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 173 not profitable

In insn 175, replacing
 (reg:SI 232)
 with (const_int 1 [0x1])
Changes to insn 175 not recognized
 Setting REG_EQUAL note

In insn 190, replacing
 (reg/f:SI 233)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 190 not profitable

In insn 195, replacing
 (reg/f:SI 233)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 195 not profitable

In insn 197, replacing
 (reg/f:SI 233)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 197 not profitable

In insn 199, replacing
 (reg/f:SI 233)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 199 not profitable

In insn 202, replacing
 (reg/f:SI 233)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 202 not profitable

In insn 204, replacing
 (reg/f:SI 233)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 204 not profitable

In insn 207, replacing
 (reg/f:SI 233)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 207 not profitable

In insn 209, replacing
 (reg:SI 243)
 with (const_int 4 [0x4])
Changes to insn 209 not recognized
 Setting REG_EQUAL note

In insn 215, replacing
 (reg/f:SI 233)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 215 not profitable

In insn 217, replacing
 (reg/f:SI 233)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 217 not profitable

In insn 219, replacing
 (reg/f:SI 233)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 219 not profitable

In insn 221, replacing
 (reg/f:SI 233)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 221 not profitable

In insn 223, replacing
 (reg:SI 248)
 with (const_int 4 [0x4])
Changes to insn 223 not recognized
 Setting REG_EQUAL note

In insn 224, replacing
 (reg/f:SI 233)
 with (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
Changes to insn 224 not profitable

In insn 226, replacing
 (reg:SI 250)
 with (const_int 1 [0x1])
Changes to insn 226 not recognized
 Setting REG_EQUAL note


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 240.
deferring deletion of insn with uid = 224.
deferring deletion of insn with uid = 221.
deferring deletion of insn with uid = 219.
deferring deletion of insn with uid = 217.
deferring deletion of insn with uid = 215.
deferring deletion of insn with uid = 207.
deferring deletion of insn with uid = 204.
deferring deletion of insn with uid = 202.
deferring deletion of insn with uid = 199.
deferring deletion of insn with uid = 197.
deferring deletion of insn with uid = 195.
deferring deletion of insn with uid = 190.
deferring deletion of insn with uid = 173.
deferring deletion of insn with uid = 170.
deferring deletion of insn with uid = 166.
deferring deletion of insn with uid = 164.
deferring deletion of insn with uid = 162.
deferring deletion of insn with uid = 160.
deferring deletion of insn with uid = 145.
deferring deletion of insn with uid = 137.
deferring deletion of insn with uid = 134.
deferring deletion of insn with uid = 128.
deferring deletion of insn with uid = 118.
deferring deletion of insn with uid = 109.
deferring deletion of insn with uid = 106.
deferring deletion of insn with uid = 104.
deferring deletion of insn with uid = 100.
deferring deletion of insn with uid = 97.
deferring deletion of insn with uid = 94.
deferring deletion of insn with uid = 91.
deferring deletion of insn with uid = 89.
deferring deletion of insn with uid = 70.
deferring deletion of insn with uid = 63.
deferring deletion of insn with uid = 62.
deferring deletion of insn with uid = 56.
deferring deletion of insn with uid = 55.
deferring deletion of insn with uid = 47.
deferring deletion of insn with uid = 42.
deferring deletion of insn with uid = 38.
deferring deletion of insn with uid = 24.
deferring deletion of insn with uid = 19.
deferring deletion of insn with uid = 15.
Deleted 43 trivially dead insns

Number of successful forward propagations: 0



do_header

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,9u} r1={9d,4u} r2={9d,4u} r3={5d} r11={1d,21u} r12={5d} r13={1d,25u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={18d,11u} r25={1d,36u,4d} r26={1d,20u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r135={2d,3u} r136={1d,2u} r137={1d,2u} r138={1d,1u} r139={1d,2u} r140={1d,5u} r141={1d,3u,1d} r142={1d,3u} r143={1d,1u} r144={2d,3u} r145={1d,2u} r146={1d,2u} r147={1d,2u} r148={1d,2u} r149={1d,5u} r150={1d,2u} r151={1d} r152={7d,2u} r153={1d} r154={1d,3u} r155={1d} r156={1d,9u} r157={1d,1u} r158={1d,2u} r159={1d} r160={1d,1u} r161={1d} r162={1d,1u} r163={1d,1u} r164={1d,6u} r165={1d} r166={1d,1u} r167={1d} r168={1d,1u} r169={1d} r170={1d} r171={1d,4u} r172={1d} r173={1d} r174={1d,1u} r176={1d} r177={1d,1u} r178={1d,39u} r179={1d,1u} r180={1d,1u} r181={1d} r182={1d} r183={1d,1u} r184={1d} r185={1d,1u} r186={1d} r187={1d,1u} r188={1d} r189={1d,1u} r190={1d} r191={1d} r192={1d,1u} r193={1d} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d} r208={1d,1u} r209={1d,1u} r210={1d} r211={1d,1u} r212={1d} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d} r224={1d} r225={1d} r226={1d} r227={1d,1u} r228={1d,1u} r229={1d} r230={1d,1u} r231={1d} r232={1d,1u} r233={1d,25u} r234={1d} r235={1d} r236={1d} r237={1d} r238={1d,1u} r239={1d} r240={1d} r241={1d,1u} r242={1d} r243={1d,1u} r244={1d} r245={1d} r246={1d} r247={1d} r248={1d,1u} r249={1d} r250={1d,1u} 
;;    total ref usage 942{628d,309u,5e} in 152{148 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504
0[0,10] 1[10,9] 2[19,9] 3[28,5] 11[33,1] 12[34,5] 13[39,1] 14[40,5] 15[45,4] 16[49,4] 17[53,4] 18[57,4] 19[61,4] 20[65,4] 21[69,4] 22[73,4] 23[77,4] 24[81,18] 25[99,1] 26[100,1] 27[101,4] 28[105,4] 29[109,4] 30[113,4] 31[117,4] 32[121,4] 33[125,4] 34[129,4] 35[133,4] 36[137,4] 37[141,4] 38[145,4] 39[149,4] 40[153,4] 41[157,4] 42[161,4] 43[165,4] 44[169,4] 45[173,4] 46[177,4] 47[181,4] 48[185,4] 49[189,4] 50[193,4] 51[197,4] 52[201,4] 53[205,4] 54[209,4] 55[213,4] 56[217,4] 57[221,4] 58[225,4] 59[229,4] 60[233,4] 61[237,4] 62[241,4] 63[245,4] 64[249,4] 65[253,4] 66[257,4] 67[261,4] 68[265,4] 69[269,4] 70[273,4] 71[277,4] 72[281,4] 73[285,4] 74[289,4] 75[293,4] 76[297,4] 77[301,4] 78[305,4] 79[309,4] 80[313,4] 81[317,4] 82[321,4] 83[325,4] 84[329,4] 85[333,4] 86[337,4] 87[341,4] 88[345,4] 89[349,4] 90[353,4] 91[357,4] 92[361,4] 93[365,4] 94[369,4] 95[373,4] 96[377,4] 97[381,4] 98[385,4] 99[389,4] 100[393,4] 101[397,4] 102[401,4] 103[405,4] 104[409,4] 105[413,4] 106[417,4] 107[421,4] 108[425,4] 109[429,4] 110[433,4] 111[437,4] 112[441,4] 113[445,4] 114[449,4] 115[453,4] 116[457,4] 117[461,4] 118[465,4] 119[469,4] 120[473,4] 121[477,4] 122[481,4] 123[485,4] 124[489,4] 125[493,4] 126[497,4] 127[501,4] 135[505,2] 136[507,1] 137[508,1] 138[509,1] 139[510,1] 140[511,1] 141[512,1] 142[513,1] 143[514,1] 144[515,2] 145[517,1] 146[518,1] 147[519,1] 148[520,1] 149[521,1] 150[522,1] 151[523,1] 152[524,7] 153[531,1] 154[532,1] 155[533,1] 156[534,1] 157[535,1] 158[536,1] 159[537,1] 160[538,1] 161[539,1] 162[540,1] 163[541,1] 164[542,1] 165[543,1] 166[544,1] 167[545,1] 168[546,1] 169[547,1] 170[548,1] 171[549,1] 172[550,1] 173[551,1] 174[552,1] 176[553,1] 177[554,1] 178[555,1] 179[556,1] 180[557,1] 181[558,1] 182[559,1] 183[560,1] 184[561,1] 185[562,1] 186[563,1] 187[564,1] 188[565,1] 189[566,1] 190[567,1] 191[568,1] 192[569,1] 193[570,1] 194[571,1] 195[572,1] 196[573,1] 197[574,1] 198[575,1] 199[576,1] 200[577,1] 201[578,1] 202[579,1] 203[580,1] 204[581,1] 205[582,1] 206[583,1] 207[584,1] 208[585,1] 209[586,1] 210[587,1] 211[588,1] 212[589,1] 213[590,1] 214[591,1] 215[592,1] 216[593,1] 217[594,1] 218[595,1] 219[596,1] 220[597,1] 221[598,1] 222[599,1] 223[600,1] 224[601,1] 225[602,1] 226[603,1] 227[604,1] 228[605,1] 229[606,1] 230[607,1] 231[608,1] 232[609,1] 233[610,1] 234[611,1] 235[612,1] 236[613,1] 237[614,1] 238[615,1] 239[616,1] 240[617,1] 241[618,1] 242[619,1] 243[620,1] 244[621,1] 245[622,1] 246[623,1] 247[624,1] 248[625,1] 249[626,1] 250[627,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 153 154 156 157 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 153 154 156 157 158
;; live  kill	 14 [lr]
;; rd  in  	(10)
9, 18, 27, 32, 33, 38, 39, 44, 99, 100
;; rd  gen 	(7)
7, 82, 531, 532, 534, 535, 536
;; rd  kill	(38)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 40, 41, 42, 43, 44, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 531, 532, 534, 535, 536

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 init/initramfs.c:220 (set (reg/f:SI 156)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/initramfs.c:220 (set (reg/f:SI 154 [ collected.344 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/initramfs.c:220 (set (reg/f:SI 157)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11536380>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/initramfs.c:220 (set (reg:SI 0 r0)
        (reg/f:SI 154 [ collected.344 ])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 init/initramfs.c:220 (set (reg:SI 1 r1)
        (reg/f:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11536380>)
        (nil)))

(insn 12 11 13 2 init/initramfs.c:220 (set (reg:SI 2 r2)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 13 12 14 2 init/initramfs.c:220 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcmp") [flags 0x41] <function_decl 0x51154b80 memcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 14 13 16 2 init/initramfs.c:220 (set (reg:SI 158)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 16 14 17 2 init/initramfs.c:220 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 17 16 18 2 init/initramfs.c:220 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156
;; rd  out 	(15)
7, 18, 27, 32, 33, 38, 39, 82, 99, 100, 531, 532, 534, 535, 536


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 24 [cc] 159 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; live  gen 	 24 [cc] 159 160
;; live  kill	
;; rd  in  	(15)
7, 18, 27, 32, 33, 38, 39, 82, 99, 100, 531, 532, 534, 535, 536
;; rd  gen 	(3)
97, 537, 538
;; rd  kill	(20)
81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 537, 538

;; Pred edge  2 [0.0%]  (fallthru)
(note 18 17 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 18 21 3 init/initramfs.c:15 (set (reg/f:SI 160 [ message ])
        (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 3 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 160 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 22 21 23 3 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 3 -> ( 4 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; rd  out 	(17)
7, 18, 27, 32, 33, 38, 39, 97, 99, 100, 531, 532, 534, 535, 536, 537, 538


;; Succ edge  4 [15.0%]  (fallthru)
;; Succ edge  19 [85.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 152 161 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; live  gen 	 152 161 162
;; live  kill	
;; rd  in  	(17)
7, 18, 27, 32, 33, 38, 39, 97, 99, 100, 531, 532, 534, 535, 536, 537, 538
;; rd  gen 	(3)
530, 539, 540
;; rd  kill	(9)
524, 525, 526, 527, 528, 529, 530, 539, 540

;; Pred edge  3 [15.0%]  (fallthru)
(note 23 22 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 23 26 4 init/initramfs.c:16 (set (reg/f:SI 162)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11527b90>)) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 4 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])
        (reg/f:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11527b90>)
        (nil)))

(insn 27 26 30 4 init/initramfs.c:222 (set (reg:SI 152 [ D.25868 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; rd  out 	(20)
7, 18, 27, 32, 33, 38, 39, 97, 99, 100, 530, 531, 532, 534, 535, 536, 537, 538, 539, 540


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(11){ }u31(13){ }u32(25){ }u33(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 151 163 164
;; live  kill	 14 [lr]
;; rd  in  	(15)
7, 18, 27, 32, 33, 38, 39, 82, 99, 100, 531, 532, 534, 535, 536
;; rd  gen 	(5)
5, 81, 523, 541, 542
;; rd  kill	(36)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 40, 41, 42, 43, 44, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 523, 541, 542

;; Pred edge  2 [100.0%] 
(code_label 30 27 31 5 133 "" [1 uses])

(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 5 init/initramfs.c:224 (set (reg/f:SI 163)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1153c020>)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 init/initramfs.c:224 (set (reg:SI 0 r0)
        (reg/f:SI 154 [ collected.344 ])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 5 init/initramfs.c:224 (set (reg:SI 1 r1)
        (reg/f:SI 163)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1153c020>)
        (nil)))

(insn 35 34 36 5 init/initramfs.c:224 (set (reg:SI 2 r2)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 36 35 37 5 init/initramfs.c:224 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcmp") [flags 0x41] <function_decl 0x51154b80 memcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 37 36 39 5 init/initramfs.c:224 (set (reg:SI 164)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 39 37 40 5 init/initramfs.c:224 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 41 5 init/initramfs.c:224 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154 156 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156 164
;; rd  out 	(18)
5, 18, 27, 32, 33, 38, 39, 81, 99, 100, 523, 531, 532, 534, 535, 536, 541, 542


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 24 [cc] 165 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; live  gen 	 24 [cc] 165 166
;; live  kill	
;; rd  in  	(18)
5, 18, 27, 32, 33, 38, 39, 81, 99, 100, 523, 531, 532, 534, 535, 536, 541, 542
;; rd  gen 	(3)
95, 543, 544
;; rd  kill	(20)
81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 543, 544

;; Pred edge  5 [50.0%]  (fallthru)
(note 41 40 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 43 41 44 6 init/initramfs.c:15 (set (reg/f:SI 166 [ message ])
        (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 6 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 166 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 45 44 46 6 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 6 -> ( 7 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; rd  out 	(20)
5, 18, 27, 32, 33, 38, 39, 95, 99, 100, 523, 531, 532, 534, 535, 536, 541, 542, 543, 544


;; Succ edge  7 [15.0%]  (fallthru)
;; Succ edge  19 [85.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 152 167 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; live  gen 	 152 167 168
;; live  kill	
;; rd  in  	(20)
5, 18, 27, 32, 33, 38, 39, 95, 99, 100, 523, 531, 532, 534, 535, 536, 541, 542, 543, 544
;; rd  gen 	(3)
529, 545, 546
;; rd  kill	(9)
524, 525, 526, 527, 528, 529, 530, 545, 546

;; Pred edge  6 [15.0%]  (fallthru)
(note 46 45 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 48 46 49 7 init/initramfs.c:16 (set (reg/f:SI 168)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x114f9ed0>)) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 7 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])
        (reg/f:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x114f9ed0>)
        (nil)))

(insn 50 49 53 7 init/initramfs.c:226 (set (reg:SI 152 [ D.25868 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; rd  out 	(23)
5, 18, 27, 32, 33, 38, 39, 95, 99, 100, 523, 529, 531, 532, 534, 535, 536, 541, 542, 543, 544, 545, 546


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 164
;; lr  def 	 135 144 169 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 164
;; live  gen 	 135 144 169 170
;; live  kill	
;; rd  in  	(18)
5, 18, 27, 32, 33, 38, 39, 81, 99, 100, 523, 531, 532, 534, 535, 536, 541, 542
;; rd  gen 	(4)
505, 516, 547, 548
;; rd  kill	(6)
505, 506, 515, 516, 547, 548

;; Pred edge  5 [50.0%] 
(code_label 53 50 54 8 136 "" [1 uses])

(note 54 53 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 57 54 58 8 init/initramfs.c:135 (set (mem/s/j:QI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 buf+8 S1 A32])
        (subreg:QI (reg:SI 164) 0)) 178 {*arm_movqi_insn} (nil))

(insn 58 57 59 8 init/initramfs.c:136 (set (reg/v/f:SI 144 [ s ])
        (plus:SI (reg/f:SI 154 [ collected.344 ])
            (const_int 6 [0x6]))) 4 {*arm_addsi3} (nil))

(insn 59 58 80 8 init/initramfs.c:136 (set (reg:SI 135 [ ivtmp.931 ])
        (reg:SI 164)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144
;; rd  out 	(22)
5, 18, 27, 32, 33, 38, 39, 81, 99, 100, 505, 516, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u69(11){ }u70(13){ }u71(25){ }u72(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 138 144 171 172 173 174 176 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 135 138 144 171 172 173 174 176 177
;; live  kill	 14 [lr]
;; rd  in  	(33)
3, 5, 18, 27, 32, 33, 38, 39, 81, 92, 99, 100, 505, 506, 509, 515, 516, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554
;; rd  gen 	(11)
3, 92, 506, 509, 515, 549, 550, 551, 552, 553, 554
;; rd  kill	(44)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 40, 41, 42, 43, 44, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 505, 506, 509, 515, 516, 549, 550, 551, 552, 553, 554

;; Pred edge  9 [91.7%]  (dfs_back)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 80 59 60 9 137 "" [1 uses])

(note 60 80 61 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 64 9 init/initramfs.c:137 (set (reg/f:SI 171)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 64 61 65 9 init/initramfs.c:137 (set (reg:SI 174)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 9 init/initramfs.c:137 (set (reg:SI 0 r0)
        (reg/f:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))

(insn 66 65 67 9 init/initramfs.c:137 (set (reg:SI 1 r1)
        (reg/v/f:SI 144 [ s ])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 9 init/initramfs.c:137 (set (reg:SI 2 r2)
        (reg:SI 174)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(call_insn 68 67 71 9 init/initramfs.c:137 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1150cc00 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 71 68 72 9 init/initramfs.c:138 (set (reg:SI 0 r0)
        (reg/f:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))

(insn 72 71 73 9 init/initramfs.c:138 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 9 init/initramfs.c:138 (set (reg:SI 2 r2)
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))

(call_insn 74 73 75 9 init/initramfs.c:138 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("simple_strtoul") [flags 0x41] <function_decl 0x10aa5680 simple_strtoul>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 75 74 76 9 init/initramfs.c:138 (set (reg:SI 138 [ D.26544 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 9 init/initramfs.c:138 (set (reg/f:SI 177)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -60 [0xffffffffffffffc4]))) 4 {*arm_addsi3} (nil))

(insn 77 76 78 9 init/initramfs.c:138 (set (mem/s/j:SI (plus:SI (reg/f:SI 177)
                (reg:SI 135 [ ivtmp.931 ])) [0 parsed S4 A32])
        (reg:SI 138 [ D.26544 ])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 79 9 init/initramfs.c:136 discrim 2 (set (reg/v/f:SI 144 [ s ])
        (plus:SI (reg/v/f:SI 144 [ s ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 79 78 81 9 init/initramfs.c:136 discrim 2 (set (reg:SI 135 [ ivtmp.931 ])
        (plus:SI (reg:SI 135 [ ivtmp.931 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 81 79 82 9 init/initramfs.c:136 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ ivtmp.931 ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 82 81 83 9 init/initramfs.c:136 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9167 [0x23cf])
        (nil)))
;; End of basic block 9 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144
;; rd  out 	(29)
3, 18, 27, 32, 33, 38, 39, 92, 99, 100, 506, 509, 515, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554


;; Succ edge  9 [91.7%]  (dfs_back)
;; Succ edge  10 [8.3%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u102(11){ }u103(13){ }u104(25){ }u105(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140 141 142 143 148 149 150 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140 141 142 143 148 149 150 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222
;; live  kill	 24 [cc]
;; rd  in  	(29)
3, 18, 27, 32, 33, 38, 39, 92, 99, 100, 506, 509, 515, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554
;; rd  gen 	(54)
88, 510, 511, 512, 513, 514, 520, 521, 522, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599
;; rd  kill	(71)
81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 510, 511, 512, 513, 514, 520, 521, 522, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599

;; Pred edge  9 [8.3%]  (fallthru)
(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 85 10 init/initramfs.c:140 (set (reg/f:SI 178)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 10 init/initramfs.c:140 (set (reg:SI 179 [ parsed ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -60 [0xffffffffffffffc4])) [0 parsed+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 10 init/initramfs.c:140 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 212 [0xd4])) [0 ino+0 S4 A32])
        (reg:SI 179 [ parsed ])) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 10 init/initramfs.c:141 (set (reg:SI 180 [ parsed+4 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -56 [0xffffffffffffffc8])) [0 parsed+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 88 87 90 10 init/initramfs.c:141 (set (reg:SI 139 [ mode.315 ])
        (zero_extend:SI (subreg:HI (reg:SI 180 [ parsed+4 ]) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 90 88 92 10 init/initramfs.c:141 (set (mem/c/i:HI (plus:SI (reg/f:SI 178)
                (const_int 216 [0xd8])) [0 mode+0 S2 A16])
        (subreg/s/u:HI (reg:SI 139 [ mode.315 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 92 90 93 10 init/initramfs.c:142 (set (reg:SI 183 [ parsed+8 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -52 [0xffffffffffffffcc])) [0 parsed+8 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 93 92 95 10 init/initramfs.c:142 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 100 [0x64])) [0 uid+0 S4 A32])
        (reg:SI 183 [ parsed+8 ])) 167 {*arm_movsi_insn} (nil))

(insn 95 93 96 10 init/initramfs.c:143 (set (reg:SI 185 [ parsed+12 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 parsed+12 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 98 10 init/initramfs.c:143 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 104 [0x68])) [0 gid+0 S4 A32])
        (reg:SI 185 [ parsed+12 ])) 167 {*arm_movsi_insn} (nil))

(insn 98 96 99 10 init/initramfs.c:144 (set (reg:SI 187 [ parsed+16 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -44 [0xffffffffffffffd4])) [0 parsed+16 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 99 98 101 10 init/initramfs.c:144 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 200 [0xc8])) [0 nlink+0 S4 A32])
        (reg:SI 187 [ parsed+16 ])) 167 {*arm_movsi_insn} (nil))

(insn 101 99 102 10 init/initramfs.c:145 (set (reg:SI 189 [ parsed+20 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 parsed+20 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 102 101 103 10 init/initramfs.c:145 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 108 [0x6c])) [0 mtime+0 S4 A32])
        (reg:SI 189 [ parsed+20 ])) 167 {*arm_movsi_insn} (nil))

(insn 103 102 105 10 init/initramfs.c:146 (set (reg:SI 140 [ body_len.320 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -36 [0xffffffffffffffdc])) [0 parsed+24 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 105 103 107 10 init/initramfs.c:146 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
        (reg:SI 140 [ body_len.320 ])) 167 {*arm_movsi_insn} (nil))

(insn 107 105 108 10 init/initramfs.c:147 (set (reg:SI 192 [ parsed+28 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 parsed+28 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 110 10 init/initramfs.c:147 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 204 [0xcc])) [0 major+0 S4 A32])
        (reg:SI 192 [ parsed+28 ])) 167 {*arm_movsi_insn} (nil))

(insn 110 108 111 10 init/initramfs.c:148 (set (reg:SI 194 [ parsed+32 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -28 [0xffffffffffffffe4])) [0 parsed+32 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 111 110 112 10 init/initramfs.c:148 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 208 [0xd0])) [0 minor+0 S4 A32])
        (reg:SI 194 [ parsed+32 ])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 10 init/initramfs.c:149 (set (reg:SI 196 [ parsed+36 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 113 112 114 10 init/initramfs.c:149 (set (reg:SI 195)
        (ashift:SI (reg:SI 196 [ parsed+36 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 114 113 115 10 init/initramfs.c:149 (set (reg:SI 197 [ parsed+40 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 115 114 116 10 init/initramfs.c:149 (set (reg:SI 141 [ D.26529 ])
        (ior:SI (reg:SI 195)
            (reg:SI 197 [ parsed+40 ]))) 89 {*arm_iorsi3} (nil))

(insn 116 115 117 10 include/linux/kdev_t.h:44 (set (reg:SI 198)
        (and:SI (reg:SI 141 [ D.26529 ])
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 117 116 119 10 include/linux/kdev_t.h:44 (set (reg/v:SI 143 [ minor ])
        (and:SI (reg:SI 198)
            (const_int -15728641 [0xffffffffff0fffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 141 [ D.26529 ])
            (const_int 1048575 [0xfffff]))
        (nil)))

(insn 119 117 120 10 init/initramfs.c:149 (set (reg:SI 200)
        (lshiftrt:SI (reg:SI 141 [ D.26529 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 120 119 121 10 init/initramfs.c:149 (set (reg:SI 201)
        (ashift:SI (reg:SI 200)
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 121 120 122 10 init/initramfs.c:149 (set (reg:SI 202)
        (and:SI (reg:SI 141 [ D.26529 ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (nil))

(insn 122 121 123 10 init/initramfs.c:149 (set (reg:SI 203)
        (ior:SI (reg:SI 201)
            (reg:SI 202))) 89 {*arm_iorsi3} (nil))

(insn 123 122 124 10 init/initramfs.c:149 (set (reg:SI 204)
        (and:SI (reg/v:SI 143 [ minor ])
            (const_int -256 [0xffffffffffffff00]))) 67 {*arm_andsi3_insn} (nil))

(insn 124 123 125 10 init/initramfs.c:149 (set (reg:SI 205)
        (ashift:SI (reg:SI 204)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 125 124 126 10 init/initramfs.c:149 (set (reg:SI 206)
        (ior:SI (reg:SI 203)
            (reg:SI 205))) 89 {*arm_iorsi3} (nil))

(insn 126 125 127 10 init/initramfs.c:149 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 348 [0x15c])) [0 rdev+0 S4 A32])
        (reg:SI 206)) 167 {*arm_movsi_insn} (nil))

(insn 127 126 129 10 init/initramfs.c:150 (set (reg:SI 142 [ name_len.324 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 parsed+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 129 127 130 10 init/initramfs.c:150 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 96 [0x60])) [0 name_len+0 S4 A32])
        (reg:SI 142 [ name_len.324 ])) 167 {*arm_movsi_insn} (nil))

(insn 130 129 131 10 init/initramfs.c:229 (set (reg:SI 208)
        (plus:SI (reg:SI 142 [ name_len.324 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 131 130 132 10 init/initramfs.c:229 (set (reg:SI 150 [ D.25875 ])
        (and:SI (reg:SI 208)
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (nil))

(insn 132 131 133 10 init/initramfs.c:229 (set (reg:SI 149 [ D.25876 ])
        (plus:SI (reg:SI 150 [ D.25875 ])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (nil))

(insn 133 132 135 10 init/initramfs.c:229 (set (reg:DI 209 [ D.25876 ])
        (zero_extend:DI (reg:SI 149 [ D.25876 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 135 133 136 10 init/initramfs.c:229 (set (reg:DI 211 [ this_header ])
        (mem/c/i:DI (plus:SI (reg/f:SI 178)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 136 135 138 10 init/initramfs.c:229 (parallel [
            (set (reg:DI 148 [ D.25878 ])
                (plus:DI (reg:DI 209 [ D.25876 ])
                    (reg:DI 211 [ this_header ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 138 136 139 10 init/initramfs.c:230 (set (reg:DI 213 [ body_len.320 ])
        (zero_extend:DI (reg:SI 140 [ body_len.320 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 139 138 140 10 init/initramfs.c:230 (set (reg:DI 215)
        (const_int 3 [0x3])) 163 {*arm_movdi} (nil))

(insn 140 139 141 10 init/initramfs.c:230 (parallel [
            (set (reg:DI 214)
                (plus:DI (reg:DI 213 [ body_len.320 ])
                    (reg:DI 215)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_EQUAL (plus:DI (reg:DI 213 [ body_len.320 ])
            (const_int 3 [0x3]))
        (nil)))

(insn 141 140 142 10 init/initramfs.c:230 (parallel [
            (set (reg:DI 216)
                (plus:DI (reg:DI 214)
                    (reg:DI 148 [ D.25878 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 142 141 143 10 init/initramfs.c:230 (set (reg:DI 217)
        (const_int -4 [0xfffffffffffffffc])) 163 {*arm_movdi} (nil))

(insn 143 142 144 10 init/initramfs.c:230 (set (reg:DI 218)
        (and:DI (reg:DI 216)
            (reg:DI 217))) 64 {anddi3} (expr_list:REG_EQUAL (and:DI (reg:DI 216)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))

(insn 144 143 146 10 init/initramfs.c:230 (set (mem/c/i:DI (plus:SI (reg/f:SI 178)
                (const_int 48 [0x30])) [0 next_header+0 S8 A64])
        (reg:DI 218)) 163 {*arm_movdi} (nil))

(insn 146 144 147 10 init/initramfs.c:231 (set (reg:SI 220)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 147 146 148 10 init/initramfs.c:231 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 220)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))

(insn 148 147 149 10 init/initramfs.c:232 (set (reg:SI 221)
        (plus:SI (reg:SI 142 [ name_len.324 ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 149 148 150 10 init/initramfs.c:232 (set (reg:SI 222)
        (const_int 4095 [0xfff])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 151 10 init/initramfs.c:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 221)
            (reg:SI 222))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg:SI 221)
            (const_int 4095 [0xfff]))
        (nil)))

(jump_insn 151 150 152 10 init/initramfs.c:232 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 235)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 10 -> ( 20 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 148 149 150 178
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 148 149 150 178
;; rd  out 	(82)
3, 18, 27, 32, 33, 38, 39, 88, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599


;; Succ edge  20 [39.0%] 
;; Succ edge  11 [61.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u191(11){ }u192(13){ }u193(25){ }u194(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 148 149 150 178
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 148 149 150 178
;; live  gen 	 24 [cc] 147
;; live  kill	
;; rd  in  	(82)
3, 18, 27, 32, 33, 38, 39, 88, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599
;; rd  gen 	(2)
87, 519
;; rd  kill	(19)
81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 519

;; Pred edge  10 [61.0%]  (fallthru)
(note 152 151 153 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 11 init/initramfs.c:234 (set (reg:SI 147 [ D.25890 ])
        (and:SI (reg:SI 139 [ mode.315 ])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(insn 154 153 155 11 init/initramfs.c:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.25890 ])
            (const_int 40960 [0xa000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 155 154 156 11 init/initramfs.c:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 11 -> ( 12 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 147 148 149 150 178
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 150 178
;; rd  out 	(83)
3, 18, 27, 32, 33, 38, 39, 87, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 519, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  14 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u198(11){ }u199(13){ }u200(25){ }u201(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 150 178
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 150 178
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(83)
3, 18, 27, 32, 33, 38, 39, 87, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 519, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599
;; rd  gen 	(1)
86
;; rd  kill	(18)
81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98

;; Pred edge  11 [28.0%]  (fallthru)
(note 156 155 157 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 157 156 158 12 init/initramfs.c:235 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ body_len.320 ])
            (const_int 4096 [0x1000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 158 157 159 12 init/initramfs.c:235 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 235)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 20 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 150 178
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 150 178
;; rd  out 	(83)
3, 18, 27, 32, 33, 38, 39, 86, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 519, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599


;; Succ edge  20 [50.0%] 
;; Succ edge  13 [50.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u204(11){ }u205(13){ }u206(25){ }u207(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 150 178
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 150 178
;; lr  def 	 146 152 223 224 225 226 227 228 229 230 231 232
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 150 178
;; live  gen 	 146 152 223 224 225 226 227 228 229 230 231 232
;; live  kill	
;; rd  in  	(83)
3, 18, 27, 32, 33, 38, 39, 86, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 519, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599
;; rd  gen 	(12)
518, 528, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609
;; rd  kill	(18)
518, 524, 525, 526, 527, 528, 529, 530, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609

;; Pred edge  12 [50.0%]  (fallthru)
(note 159 158 161 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 161 159 163 13 init/initramfs.c:237 (set (reg/f:SI 146 [ symlink_buf.352 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 163 161 165 13 init/initramfs.c:237 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])
        (reg/f:SI 146 [ symlink_buf.352 ])) 167 {*arm_movsi_insn} (nil))

(insn 165 163 167 13 init/initramfs.c:237 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])
        (reg/f:SI 146 [ symlink_buf.352 ])) 167 {*arm_movsi_insn} (nil))

(insn 167 165 168 13 init/initramfs.c:238 (set (reg:SI 227)
        (plus:SI (reg:SI 140 [ body_len.320 ])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (nil))

(insn 168 167 169 13 init/initramfs.c:238 (set (reg:SI 228)
        (plus:SI (reg:SI 227)
            (reg:SI 150 [ D.25875 ]))) 4 {*arm_addsi3} (nil))

(insn 169 168 171 13 init/initramfs.c:238 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (nil))

(insn 171 169 172 13 init/initramfs.c:239 (set (reg:SI 230)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 172 171 174 13 init/initramfs.c:239 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
        (reg:SI 230)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 6 [0x6])
        (nil)))

(insn 174 172 175 13 init/initramfs.c:240 (set (reg:SI 232)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 13 init/initramfs.c:240 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 232)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 176 175 179 13 init/initramfs.c:241 (set (reg:SI 152 [ D.25868 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; rd  out 	(95)
3, 18, 27, 32, 33, 38, 39, 86, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 518, 519, 520, 521, 522, 523, 528, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u228(11){ }u229(13){ }u230(25){ }u231(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 147 148 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(83)
3, 18, 27, 32, 33, 38, 39, 87, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 519, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599
;; rd  gen 	(1)
85
;; rd  kill	(18)
81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98

;; Pred edge  11 [72.0%] 
(code_label 179 176 180 14 139 "" [1 uses])

(note 180 179 181 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 14 init/initramfs.c:243 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.25890 ])
            (const_int 32768 [0x8000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 182 181 183 14 init/initramfs.c:243 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 14 -> ( 16 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 148 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148 149
;; rd  out 	(83)
3, 18, 27, 32, 33, 38, 39, 85, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 519, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599


;; Succ edge  16 [0.0%] 
;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u234(11){ }u235(13){ }u236(25){ }u237(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 148 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148 149
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(83)
3, 18, 27, 32, 33, 38, 39, 85, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 519, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599
;; rd  gen 	(1)
84
;; rd  kill	(18)
81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98

;; Pred edge  14 [100.0%]  (fallthru)
(note 183 182 184 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 184 183 185 15 init/initramfs.c:243 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ body_len.320 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 185 184 186 15 init/initramfs.c:243 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 235)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 15 -> ( 16 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149
;; rd  out 	(83)
3, 18, 27, 32, 33, 38, 39, 84, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 519, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599


;; Succ edge  16 [0.0%]  (fallthru)
;; Succ edge  20 [100.0%] 

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u240(11){ }u241(13){ }u242(25){ }u243(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc] 136 145 233 234
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149
;; live  gen 	 24 [cc] 136 145 233 234
;; live  kill	
;; rd  in  	(84)
3, 18, 27, 32, 33, 38, 39, 84, 85, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 519, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599
;; rd  gen 	(5)
83, 507, 517, 610, 611
;; rd  kill	(22)
81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 507, 517, 610, 611

;; Pred edge  14 [0.0%] 
;; Pred edge  15 [0.0%]  (fallthru)
(code_label 186 185 187 16 140 "" [1 uses])

(note 187 186 188 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 189 16 init/initramfs.c:244 (set (reg/f:SI 233)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 189 188 191 16 init/initramfs.c:244 (set (reg/f:SI 145 [ name_buf.354 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 116 [0x74])) [0 name_buf+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 191 189 192 16 init/initramfs.c:184 (set (reg:SI 136 [ count.331 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 16 init/initramfs.c:184 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ count.331 ])
            (reg:SI 149 [ D.25876 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 193 192 194 16 init/initramfs.c:184 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 145 148 149 233
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 148 149 233
;; rd  out 	(87)
3, 18, 27, 32, 33, 38, 39, 83, 99, 100, 506, 507, 509, 510, 511, 512, 513, 514, 515, 517, 519, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 610, 611


;; Succ edge  17 [0.0%]  (fallthru)
;; Succ edge  18 [100.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u250(11){ }u251(13){ }u252(25){ }u253(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 148 149 233
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 233
;; lr  def 	 137 152 235 236 237 238 239 240 241 242 243
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 233
;; live  gen 	 137 152 235 236 237 238 239 240 241 242 243
;; live  kill	
;; rd  in  	(87)
3, 18, 27, 32, 33, 38, 39, 83, 99, 100, 506, 507, 509, 510, 511, 512, 513, 514, 515, 517, 519, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 610, 611
;; rd  gen 	(11)
508, 527, 612, 613, 614, 615, 616, 617, 618, 619, 620
;; rd  kill	(17)
508, 524, 525, 526, 527, 528, 529, 530, 612, 613, 614, 615, 616, 617, 618, 619, 620

;; Pred edge  16 [0.0%]  (fallthru)
(note 194 193 196 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 196 194 198 17 init/initramfs.c:185 (set (reg/f:SI 137 [ victim.332 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 198 196 200 17 init/initramfs.c:185 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])
        (reg/f:SI 137 [ victim.332 ])) 167 {*arm_movsi_insn} (nil))

(insn 200 198 201 17 init/initramfs.c:172 (set (reg:SI 238)
        (plus:SI (reg/f:SI 137 [ victim.332 ])
            (reg:SI 149 [ D.25876 ]))) 4 {*arm_addsi3} (nil))

(insn 201 200 203 17 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 238)) 167 {*arm_movsi_insn} (nil))

(insn 203 201 205 17 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 233)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 148 [ D.25878 ])) 163 {*arm_movdi} (nil))

(insn 205 203 206 17 init/initramfs.c:174 (set (reg:SI 241)
        (minus:SI (reg:SI 136 [ count.331 ])
            (reg:SI 149 [ D.25876 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 206 205 208 17 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 241)) 167 {*arm_movsi_insn} (nil))

(insn 208 206 209 17 init/initramfs.c:187 (set (reg:SI 243)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 209 208 210 17 init/initramfs.c:187 (set (mem/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 243)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(insn 210 209 213 17 init/initramfs.c:245 (set (reg:SI 152 [ D.25868 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; rd  out 	(98)
3, 18, 27, 32, 33, 38, 39, 83, 99, 100, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 517, 519, 520, 521, 522, 523, 527, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u275(11){ }u276(13){ }u277(25){ }u278(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 149 233
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 233
;; lr  def 	 152 244 245 246 247 248 249 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 233
;; live  gen 	 152 244 245 246 247 248 249 250
;; live  kill	
;; rd  in  	(87)
3, 18, 27, 32, 33, 38, 39, 83, 99, 100, 506, 507, 509, 510, 511, 512, 513, 514, 515, 517, 519, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 610, 611
;; rd  gen 	(8)
526, 621, 622, 623, 624, 625, 626, 627
;; rd  kill	(14)
524, 525, 526, 527, 528, 529, 530, 621, 622, 623, 624, 625, 626, 627

;; Pred edge  16 [100.0%] 
(code_label 213 210 214 18 141 "" [1 uses])

(note 214 213 216 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 216 214 218 18 init/initramfs.c:189 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])
        (reg/f:SI 145 [ name_buf.354 ])) 167 {*arm_movsi_insn} (nil))

(insn 218 216 220 18 init/initramfs.c:189 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])
        (reg/f:SI 145 [ name_buf.354 ])) 167 {*arm_movsi_insn} (nil))

(insn 220 218 222 18 init/initramfs.c:190 (set (mem/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])
        (reg:SI 149 [ D.25876 ])) 167 {*arm_movsi_insn} (nil))

(insn 222 220 223 18 init/initramfs.c:191 (set (reg:SI 248)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 223 222 225 18 init/initramfs.c:191 (set (mem/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
        (reg:SI 248)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(insn 225 223 226 18 init/initramfs.c:192 (set (reg:SI 250)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 226 225 227 18 init/initramfs.c:192 (set (mem/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 250)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 227 226 230 18 init/initramfs.c:245 (set (reg:SI 152 [ D.25868 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; rd  out 	(95)
3, 18, 27, 32, 33, 38, 39, 83, 99, 100, 506, 507, 509, 510, 511, 512, 513, 514, 515, 517, 519, 520, 521, 522, 523, 526, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 610, 611, 621, 622, 623, 624, 625, 626, 627


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 3 6) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u294(11){ }u295(13){ }u296(25){ }u297(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 152
;; live  kill	
;; rd  in  	(24)
5, 7, 18, 27, 32, 33, 38, 39, 95, 97, 99, 100, 523, 531, 532, 534, 535, 536, 537, 538, 541, 542, 543, 544
;; rd  gen 	(1)
525
;; rd  kill	(7)
524, 525, 526, 527, 528, 529, 530

;; Pred edge  3 [85.0%] 
;; Pred edge  6 [85.0%] 
(code_label 230 227 231 19 134 "" [2 uses])

(note 231 230 232 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 232 231 235 19 init/initramfs.c:222 (set (reg:SI 152 [ D.25868 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; rd  out 	(25)
5, 7, 18, 27, 32, 33, 38, 39, 95, 97, 99, 100, 523, 525, 531, 532, 534, 535, 536, 537, 538, 541, 542, 543, 544


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 12 10 15) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u298(11){ }u299(13){ }u300(25){ }u301(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 152
;; live  kill	
;; rd  in  	(85)
3, 18, 27, 32, 33, 38, 39, 84, 86, 88, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 519, 520, 521, 522, 523, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599
;; rd  gen 	(1)
524
;; rd  kill	(7)
524, 525, 526, 527, 528, 529, 530

;; Pred edge  12 [50.0%] 
;; Pred edge  10 [39.0%] 
;; Pred edge  15 [100.0%] 
(code_label 235 232 236 20 138 "" [3 uses])

(note 236 235 237 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 237 236 238 20 init/initramfs.c:233 (set (reg:SI 152 [ D.25868 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; rd  out 	(86)
3, 18, 27, 32, 33, 38, 39, 84, 86, 88, 99, 100, 506, 509, 510, 511, 512, 513, 514, 515, 519, 520, 521, 522, 523, 524, 531, 532, 534, 535, 536, 541, 542, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20 19 18 13 17 4 7) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u302(11){ }u303(13){ }u304(25){ }u305(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 155
;; live  kill	
;; rd  in  	(137)
3, 5, 7, 18, 27, 32, 33, 38, 39, 83, 84, 86, 88, 95, 97, 99, 100, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627
;; rd  gen 	(2)
0, 533
;; rd  kill	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 533

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 238 237 239 21 135 "" [0 uses])

(note 239 238 244 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 244 239 250 21 init/initramfs.c:246 (set (reg/i:SI 0 r0)
        (reg:SI 152 [ D.25868 ])) 167 {*arm_movsi_insn} (nil))

(insn 250 244 0 21 init/initramfs.c:246 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 21 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(136)
0, 18, 27, 32, 33, 38, 39, 83, 84, 86, 88, 95, 97, 99, 100, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 15.
deleting insn with uid = 19.
deleting insn with uid = 24.
deleting insn with uid = 38.
deleting insn with uid = 42.
deleting insn with uid = 47.
deleting insn with uid = 55.
deleting insn with uid = 56.
deleting insn with uid = 62.
deleting insn with uid = 63.
deleting insn with uid = 70.
deleting insn with uid = 89.
deleting insn with uid = 91.
deleting insn with uid = 94.
deleting insn with uid = 97.
deleting insn with uid = 100.
deleting insn with uid = 104.
deleting insn with uid = 106.
deleting insn with uid = 109.
deleting insn with uid = 118.
deleting insn with uid = 128.
deleting insn with uid = 134.
deleting insn with uid = 137.
deleting insn with uid = 145.
deleting insn with uid = 160.
deleting insn with uid = 162.
deleting insn with uid = 164.
deleting insn with uid = 166.
deleting insn with uid = 170.
deleting insn with uid = 173.
deleting insn with uid = 190.
deleting insn with uid = 195.
deleting insn with uid = 197.
deleting insn with uid = 199.
deleting insn with uid = 202.
deleting insn with uid = 204.
deleting insn with uid = 207.
deleting insn with uid = 215.
deleting insn with uid = 217.
deleting insn with uid = 219.
deleting insn with uid = 221.
deleting insn with uid = 224.
deleting insn with uid = 240.
ending the processing of deferred insns

;; Function populate_rootfs (populate_rootfs)[0:1338] (unlikely executed)

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 3 4 }
;; 3 succs { }
;; 4 succs { 5 10 }
;; 5 succs { 6 7 }
;; 6 succs { 7 }
;; 7 succs { 9 8 }
;; 8 succs { 9 }
;; 9 succs { 10 }
;; 10 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 13 count 18 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 13 count 20 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 13 count 20 (  1.8)

In insn 7, replacing
 (reg/f:SI 137)
 with (symbol_ref:SI ("__initramfs_start") [flags 0xc0] <var_decl 0x114d2120 __initramfs_start>)
Changes to insn 7 not profitable

In insn 25, replacing
 (reg/f:SI 141)
 with (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x1153ef80>)
Changes to insn 25 not profitable

In insn 27, replacing
 (reg/f:SI 139)
 with (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>)
Changes to insn 27 not profitable

In insn 40, replacing
 (reg/f:SI 146)
 with (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x1163ce00>)
Changes to insn 40 not profitable

In insn 59, replacing
 (reg:SI 152)
 with (const_int 0 [0x0])
Changes to insn 59 not recognized
 Setting REG_EQUAL note

In insn 61, replacing
 (reg:SI 152)
 with (const_int 0 [0x0])
Changes to insn 61 not profitable

In insn 62, replacing
 (reg:SI 152)
 with (const_int 0 [0x0])
Changes to insn 62 not recognized
 Setting REG_EQUAL note

In insn 69, replacing
 (reg:SI 136 [ <result> ])
 with (const_int 0 [0x0])
Changes to insn 69 not profitable


try_optimize_cfg iteration 1

deferring deletion of insn with uid = 61.
deferring deletion of insn with uid = 27.
deferring deletion of insn with uid = 14.
Deleted 3 trivially dead insns

Number of successful forward propagations: 0



populate_rootfs

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={14d,11u} r1={11d,4u} r2={7d} r3={7d} r11={1d,10u} r12={7d} r13={1d,16u} r14={7d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={10d,4u} r25={1d,10u} r26={1d,9u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={1d,2u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,3u} r140={1d,1u} r141={1d,1u} r142={1d} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,3u} r153={1d,1u} r154={1d} 
;;    total ref usage 840{749d,91u,0e} in 47{41 regular + 6 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726
0[0,14] 1[14,11] 2[25,7] 3[32,7] 11[39,1] 12[40,7] 13[47,1] 14[48,7] 15[55,6] 16[61,6] 17[67,6] 18[73,6] 19[79,6] 20[85,6] 21[91,6] 22[97,6] 23[103,6] 24[109,10] 25[119,1] 26[120,1] 27[121,6] 28[127,6] 29[133,6] 30[139,6] 31[145,6] 32[151,6] 33[157,6] 34[163,6] 35[169,6] 36[175,6] 37[181,6] 38[187,6] 39[193,6] 40[199,6] 41[205,6] 42[211,6] 43[217,6] 44[223,6] 45[229,6] 46[235,6] 47[241,6] 48[247,6] 49[253,6] 50[259,6] 51[265,6] 52[271,6] 53[277,6] 54[283,6] 55[289,6] 56[295,6] 57[301,6] 58[307,6] 59[313,6] 60[319,6] 61[325,6] 62[331,6] 63[337,6] 64[343,6] 65[349,6] 66[355,6] 67[361,6] 68[367,6] 69[373,6] 70[379,6] 71[385,6] 72[391,6] 73[397,6] 74[403,6] 75[409,6] 76[415,6] 77[421,6] 78[427,6] 79[433,6] 80[439,6] 81[445,6] 82[451,6] 83[457,6] 84[463,6] 85[469,6] 86[475,6] 87[481,6] 88[487,6] 89[493,6] 90[499,6] 91[505,6] 92[511,6] 93[517,6] 94[523,6] 95[529,6] 96[535,6] 97[541,6] 98[547,6] 99[553,6] 100[559,6] 101[565,6] 102[571,6] 103[577,6] 104[583,6] 105[589,6] 106[595,6] 107[601,6] 108[607,6] 109[613,6] 110[619,6] 111[625,6] 112[631,6] 113[637,6] 114[643,6] 115[649,6] 116[655,6] 117[661,6] 118[667,6] 119[673,6] 120[679,6] 121[685,6] 122[691,6] 123[697,6] 124[703,6] 125[709,6] 126[715,6] 127[721,6] 133[727,1] 134[728,1] 135[729,1] 136[730,1] 137[731,1] 138[732,1] 139[733,1] 140[734,1] 141[735,1] 142[736,1] 143[737,1] 144[738,1] 145[739,1] 146[740,1] 147[741,1] 148[742,1] 149[743,1] 150[744,1] 151[745,1] 152[746,1] 153[747,1] 154[748,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 137 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 135 137 138
;; live  kill	 14 [lr]
;; rd  in  	(10)
13, 24, 31, 38, 39, 46, 47, 54, 119, 120
;; rd  gen 	(5)
11, 117, 729, 731, 732
;; rd  kill	(34)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 48, 49, 50, 51, 52, 53, 54, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 729, 731, 732

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/initramfs.c:574 (set (reg/f:SI 137)
        (symbol_ref:SI ("__initramfs_start") [flags 0xc0] <var_decl 0x114d2120 __initramfs_start>)) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 init/initramfs.c:574 (set (reg/f:SI 138)
        (symbol_ref:SI ("__initramfs_size") [flags 0xc0] <var_decl 0x114d2180 __initramfs_size>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/initramfs.c:574 (set (reg:SI 0 r0)
        (reg/f:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__initramfs_start") [flags 0xc0] <var_decl 0x114d2120 __initramfs_start>)
        (nil)))

(insn 8 7 9 2 init/initramfs.c:574 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 138) [0 __initramfs_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 9 8 10 2 init/initramfs.c:574 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unpack_to_rootfs") [flags 0x3] <function_decl 0x114ad980 unpack_to_rootfs>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 10 9 11 2 init/initramfs.c:574 (set (reg/v/f:SI 135 [ err ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 init/initramfs.c:575 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 2 init/initramfs.c:575 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(13)
11, 24, 31, 38, 39, 46, 47, 117, 119, 120, 729, 731, 732


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]
;; rd  in  	(13)
11, 24, 31, 38, 39, 46, 47, 117, 119, 120, 729, 731, 732
;; rd  gen 	(0)

;; rd  kill	(7)
48, 49, 50, 51, 52, 53, 54

;; Pred edge  2 [0.0%]  (fallthru)
(note 13 12 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 15 13 17 3 init/initramfs.c:576 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a86f00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(13)
11, 24, 31, 38, 39, 46, 47, 117, 119, 120, 729, 731, 732



;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	
;; rd  in  	(13)
11, 24, 31, 38, 39, 46, 47, 117, 119, 120, 729, 731, 732
;; rd  gen 	(3)
115, 733, 734
;; rd  kill	(12)
109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 733, 734

;; Pred edge  2 [100.0%] 
(code_label 17 15 18 4 149 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 init/initramfs.c:577 (set (reg/f:SI 139)
        (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>)) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 4 init/initramfs.c:577 (set (reg:SI 140 [ initrd_start ])
        (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 4 init/initramfs.c:577 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ initrd_start ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 22 21 23 4 init/initramfs.c:577 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 4 -> ( 5 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; rd  out 	(15)
11, 24, 31, 38, 39, 46, 47, 115, 119, 120, 729, 731, 732, 733, 734


;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  10 [100.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 141 142 143 144 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134 141 142 143 144 145
;; live  kill	 14 [lr]
;; rd  in  	(15)
11, 24, 31, 38, 39, 46, 47, 115, 119, 120, 729, 731, 732, 733, 734
;; rd  gen 	(9)
6, 112, 727, 728, 735, 736, 737, 738, 739
;; rd  kill	(38)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 48, 49, 50, 51, 52, 53, 54, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 727, 728, 735, 736, 737, 738, 739

;; Pred edge  4 [0.0%]  (fallthru)
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 5 init/initramfs.c:601 (set (reg/f:SI 141)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x1153ef80>)) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 5 init/initramfs.c:601 (set (reg:SI 0 r0)
        (reg/f:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x1153ef80>)
        (nil)))

(call_insn 26 25 28 5 init/initramfs.c:601 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a86380 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 28 26 29 5 init/initramfs.c:602 (set (reg:SI 134 [ initrd_start.956 ])
        (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 5 init/initramfs.c:602 (set (reg/f:SI 143)
        (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 5 init/initramfs.c:602 (set (reg:SI 145 [ initrd_end ])
        (mem/c/i:SI (reg/f:SI 143) [0 initrd_end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 5 init/initramfs.c:602 (set (reg:SI 144)
        (minus:SI (reg:SI 145 [ initrd_end ])
            (reg:SI 134 [ initrd_start.956 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 32 31 33 5 init/initramfs.c:602 (set (reg:SI 0 r0)
        (reg:SI 134 [ initrd_start.956 ])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 init/initramfs.c:602 (set (reg:SI 1 r1)
        (reg:SI 144)) 167 {*arm_movsi_insn} (nil))

(call_insn 34 33 35 5 init/initramfs.c:602 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unpack_to_rootfs") [flags 0x3] <function_decl 0x114ad980 unpack_to_rootfs>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 35 34 36 5 init/initramfs.c:602 (set (reg/v/f:SI 133 [ err.957 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 5 init/initramfs.c:604 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 133 [ err.957 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 37 36 38 5 init/initramfs.c:604 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; rd  out 	(22)
6, 24, 31, 38, 39, 46, 47, 112, 119, 120, 727, 728, 729, 731, 732, 733, 734, 735, 736, 737, 738, 739


;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(11){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	 0 [r0] 1 [r1] 146
;; live  kill	 14 [lr]
;; rd  in  	(22)
6, 24, 31, 38, 39, 46, 47, 112, 119, 120, 727, 728, 729, 731, 732, 733, 734, 735, 736, 737, 738, 739
;; rd  gen 	(2)
4, 740
;; rd  kill	(22)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 48, 49, 50, 51, 52, 53, 54, 740

;; Pred edge  5 [0.0%]  (fallthru)
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 6 init/initramfs.c:605 (set (reg/f:SI 146)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x1163ce00>)) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 6 init/initramfs.c:605 (set (reg:SI 0 r0)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x1163ce00>)
        (nil)))

(insn 41 40 42 6 init/initramfs.c:605 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ err.957 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 42 41 43 6 init/initramfs.c:605 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a86380 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(23)
4, 24, 31, 38, 39, 46, 47, 112, 119, 120, 727, 728, 729, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 147 148
;; live  kill	
;; rd  in  	(24)
4, 6, 24, 31, 38, 39, 46, 47, 112, 119, 120, 727, 728, 729, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740
;; rd  gen 	(3)
110, 741, 742
;; rd  kill	(12)
109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 741, 742

;; Pred edge  5 [100.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 43 42 44 7 151 "" [1 uses])

(note 44 43 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 7 init/initramfs.c:497 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 7 init/initramfs.c:497 (set (reg:SI 148 [ do_retain_initrd ])
        (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 88 [0x58])) [0 do_retain_initrd+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 7 init/initramfs.c:497 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148 [ do_retain_initrd ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 48 47 49 7 init/initramfs.c:497 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 7 -> ( 9 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(26)
4, 6, 24, 31, 38, 39, 46, 47, 110, 119, 120, 727, 728, 729, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742


;; Succ edge  9 [71.0%] 
;; Succ edge  8 [29.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 149 150
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 149 150
;; live  kill	 14 [lr]
;; rd  in  	(26)
4, 6, 24, 31, 38, 39, 46, 47, 110, 119, 120, 727, 728, 729, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742
;; rd  gen 	(2)
743, 744
;; rd  kill	(9)
48, 49, 50, 51, 52, 53, 54, 743, 744

;; Pred edge  7 [29.0%]  (fallthru)
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 8 init/initramfs.c:517 (set (reg/f:SI 149)
        (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>)) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 8 init/initramfs.c:517 (set (reg/f:SI 150)
        (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>)) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 8 init/initramfs.c:517 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 149) [0 initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 8 init/initramfs.c:517 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 150) [0 initrd_end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 54 53 55 8 init/initramfs.c:517 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_initrd_mem") [flags 0x41] <function_decl 0x114adb80 free_initrd_mem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(28)
4, 6, 24, 31, 38, 39, 46, 47, 110, 119, 120, 727, 728, 729, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 151 152 153 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 151 152 153 154
;; live  kill	
;; rd  in  	(28)
4, 6, 24, 31, 38, 39, 46, 47, 110, 119, 120, 727, 728, 729, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744
;; rd  gen 	(4)
745, 746, 747, 748
;; rd  kill	(4)
745, 746, 747, 748

;; Pred edge  7 [71.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 55 54 56 9 152 ("skip") [1 uses])

(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 9 init/initramfs.c:519 (set (reg/f:SI 151)
        (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>)) 167 {*arm_movsi_insn} (nil))

(insn 58 57 59 9 init/initramfs.c:519 (set (reg:SI 152)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 9 init/initramfs.c:519 (set (mem/c/i:SI (reg/f:SI 151) [0 initrd_start+0 S4 A32])
        (reg:SI 152)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 60 59 62 9 init/initramfs.c:520 (set (reg/f:SI 153)
        (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>)) 167 {*arm_movsi_insn} (nil))

(insn 62 60 63 9 init/initramfs.c:520 (set (mem/c/i:SI (reg/f:SI 153) [0 initrd_end+0 S4 A32])
        (reg:SI 152)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(32)
4, 6, 24, 31, 38, 39, 46, 47, 110, 119, 120, 727, 728, 729, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 4 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u80(11){ }u81(13){ }u82(25){ }u83(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 136
;; live  kill	
;; rd  in  	(34)
4, 6, 11, 24, 31, 38, 39, 46, 47, 110, 115, 119, 120, 727, 728, 729, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748
;; rd  gen 	(2)
1, 730
;; rd  kill	(15)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 730

;; Pred edge  4 [100.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 63 62 64 10 150 "" [1 uses])

(note 64 63 65 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 69 10 init/initramfs.c:610 (set (reg:SI 136 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 69 65 75 10 init/initramfs.c:610 (set (reg/i:SI 0 r0)
        (reg:SI 136 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 75 69 0 10 init/initramfs.c:610 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(33)
1, 24, 31, 38, 39, 46, 47, 110, 115, 119, 120, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 14.
deleting insn with uid = 27.
deleting insn with uid = 61.
ending the processing of deferred insns
