module mod10_counter(input clk,rst,
                     output reg [3:0] count);
  always@(posedge clk or posedge rst)begin
    if(!rst)
      count<=0;
    else if(count==9)
      count<=0;
    else
      count<=count+1;
  end
endmodule