/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb 12 15:15:53 2015
 *                 Full Compile MD5 Checksum  ca339b82db08da0250a17ca09932699d
 *                     (minus title and desc)
 *                 MD5 Checksum               502556bfbdc2f4341f93db8b4326b3ab
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_MCIF_INTR2_H__
#define BCHP_MCIF_INTR2_H__

/***************************************************************************
 *MCIF_INTR2 - MCIF Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_MCIF_INTR2_CPU_STATUS               0x0040ab00 /* [RO] CPU interrupt Status Register */
#define BCHP_MCIF_INTR2_CPU_SET                  0x0040ab04 /* [WO] CPU interrupt Set Register */
#define BCHP_MCIF_INTR2_CPU_CLEAR                0x0040ab08 /* [WO] CPU interrupt Clear Register */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS          0x0040ab0c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_MCIF_INTR2_CPU_MASK_SET             0x0040ab10 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR           0x0040ab14 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_MCIF_INTR2_PCI_STATUS               0x0040ab18 /* [RO] PCI interrupt Status Register */
#define BCHP_MCIF_INTR2_PCI_SET                  0x0040ab1c /* [WO] PCI interrupt Set Register */
#define BCHP_MCIF_INTR2_PCI_CLEAR                0x0040ab20 /* [WO] PCI interrupt Clear Register */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS          0x0040ab24 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_MCIF_INTR2_PCI_MASK_SET             0x0040ab28 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR           0x0040ab2c /* [WO] PCI interrupt Mask Clear Register */
#define BCHP_MCIF_INTR2_SCPU_STATUS              0x0040ab30 /* [RO] SCPU interrupt Status Register */
#define BCHP_MCIF_INTR2_SCPU_SET                 0x0040ab34 /* [WO] SCPU interrupt Set Register */
#define BCHP_MCIF_INTR2_SCPU_CLEAR               0x0040ab38 /* [WO] SCPU interrupt Clear Register */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS         0x0040ab3c /* [RO] SCPU interrupt Mask Status Register */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET            0x0040ab40 /* [WO] SCPU interrupt Mask Set Register */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR          0x0040ab44 /* [WO] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_STATUS :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved0_MASK                  0xffc00000
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved0_SHIFT                 22

/* MCIF_INTR2 :: CPU_STATUS :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_1_MASK              0x00200000
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_1_SHIFT             21
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_1_DEFAULT           0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_1_MASK               0x00100000
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_1_SHIFT              20
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_1_MASK               0x00080000
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_1_SHIFT              19
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_1_MASK               0x00040000
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_1_SHIFT              18
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_1_MASK               0x00020000
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_1_SHIFT              17
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_1_MASK                  0x00010000
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_1_SHIFT                 16
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_1_MASK                  0x00008000
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_1_SHIFT                 15
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_1_MASK                 0x00004000
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_1_SHIFT                14
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_1_MASK                 0x00002000
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_1_SHIFT                13
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_1_MASK                  0x00001000
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_1_SHIFT                 12
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_1_MASK                  0x00000800
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_1_SHIFT                 11
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_MASK                0x00000400
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_SHIFT               10
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_DEFAULT             0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_INTR_MASK            0x00000200
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_INTR_SHIFT           9
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_INTR_DEFAULT         0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_INTR_MASK            0x00000100
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_INTR_SHIFT           8
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_INTR_DEFAULT         0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_INTR_MASK            0x00000080
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_INTR_SHIFT           7
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_INTR_DEFAULT         0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_INTR_MASK            0x00000040
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_INTR_SHIFT           6
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_INTR_DEFAULT         0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_INTR_MASK               0x00000020
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_INTR_SHIFT              5
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_INTR_MASK               0x00000010
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_INTR_SHIFT              4
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_INTR_MASK              0x00000008
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_INTR_SHIFT             3
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_INTR_DEFAULT           0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_INTR_MASK              0x00000004
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_INTR_SHIFT             2
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_INTR_DEFAULT           0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_INTR_MASK               0x00000002
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_INTR_SHIFT              1
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_INTR_MASK               0x00000001
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_INTR_SHIFT              0
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_INTR_DEFAULT            0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_SET :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_CPU_SET_reserved0_MASK                     0xffc00000
#define BCHP_MCIF_INTR2_CPU_SET_reserved0_SHIFT                    22

/* MCIF_INTR2 :: CPU_SET :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_1_MASK                 0x00200000
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_1_SHIFT                21
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: CPU_SET :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_1_MASK                  0x00100000
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_1_SHIFT                 20
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_SET :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_1_MASK                  0x00080000
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_1_SHIFT                 19
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_SET :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_1_MASK                  0x00040000
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_1_SHIFT                 18
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_SET :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_1_MASK                  0x00020000
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_1_SHIFT                 17
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_SET :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_1_MASK                     0x00010000
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_1_SHIFT                    16
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_1_DEFAULT                  0x00000000

/* MCIF_INTR2 :: CPU_SET :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_1_MASK                     0x00008000
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_1_SHIFT                    15
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_1_DEFAULT                  0x00000000

/* MCIF_INTR2 :: CPU_SET :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_1_MASK                    0x00004000
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_1_SHIFT                   14
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_1_DEFAULT                 0x00000000

/* MCIF_INTR2 :: CPU_SET :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_1_MASK                    0x00002000
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_1_SHIFT                   13
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_1_DEFAULT                 0x00000000

/* MCIF_INTR2 :: CPU_SET :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_1_MASK                     0x00001000
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_1_SHIFT                    12
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_1_DEFAULT                  0x00000000

/* MCIF_INTR2 :: CPU_SET :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_1_MASK                     0x00000800
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_1_SHIFT                    11
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_1_DEFAULT                  0x00000000

/* MCIF_INTR2 :: CPU_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_MASK                   0x00000400
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_SHIFT                  10
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_DEFAULT                0x00000000

/* MCIF_INTR2 :: CPU_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_INTR_MASK               0x00000200
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_INTR_SHIFT              9
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_INTR_MASK               0x00000100
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_INTR_SHIFT              8
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_INTR_MASK               0x00000080
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_INTR_SHIFT              7
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_INTR_MASK               0x00000040
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_INTR_SHIFT              6
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_INTR_MASK                  0x00000020
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_INTR_SHIFT                 5
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_INTR_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_INTR_MASK                  0x00000010
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_INTR_SHIFT                 4
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_INTR_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_INTR_MASK                 0x00000008
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_INTR_SHIFT                3
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_INTR_DEFAULT              0x00000000

/* MCIF_INTR2 :: CPU_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_INTR_MASK                 0x00000004
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_INTR_SHIFT                2
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_INTR_DEFAULT              0x00000000

/* MCIF_INTR2 :: CPU_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_INTR_MASK                  0x00000002
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_INTR_SHIFT                 1
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_INTR_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_INTR_MASK                  0x00000001
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_INTR_SHIFT                 0
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_INTR_DEFAULT               0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_CLEAR :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved0_MASK                   0xffc00000
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved0_SHIFT                  22

/* MCIF_INTR2 :: CPU_CLEAR :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_1_MASK               0x00200000
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_1_SHIFT              21
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_1_MASK                0x00100000
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_1_SHIFT               20
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_1_DEFAULT             0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_1_MASK                0x00080000
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_1_SHIFT               19
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_1_DEFAULT             0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_1_MASK                0x00040000
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_1_SHIFT               18
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_1_DEFAULT             0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_1_MASK                0x00020000
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_1_SHIFT               17
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_1_DEFAULT             0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_1_MASK                   0x00010000
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_1_SHIFT                  16
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_1_DEFAULT                0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_1_MASK                   0x00008000
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_1_SHIFT                  15
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_1_DEFAULT                0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_1_MASK                  0x00004000
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_1_SHIFT                 14
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_1_MASK                  0x00002000
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_1_SHIFT                 13
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_1_MASK                   0x00001000
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_1_SHIFT                  12
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_1_DEFAULT                0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_1_MASK                   0x00000800
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_1_SHIFT                  11
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_1_DEFAULT                0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_MASK                 0x00000400
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_SHIFT                10
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_DEFAULT              0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_INTR_MASK             0x00000200
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_INTR_SHIFT            9
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_INTR_DEFAULT          0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_INTR_MASK             0x00000100
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_INTR_SHIFT            8
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_INTR_DEFAULT          0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_INTR_MASK             0x00000080
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_INTR_SHIFT            7
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_INTR_DEFAULT          0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_INTR_MASK             0x00000040
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_INTR_SHIFT            6
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_INTR_DEFAULT          0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_INTR_MASK                0x00000020
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_INTR_SHIFT               5
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_INTR_DEFAULT             0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_INTR_MASK                0x00000010
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_INTR_SHIFT               4
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_INTR_DEFAULT             0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_INTR_MASK               0x00000008
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_INTR_SHIFT              3
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_INTR_MASK               0x00000004
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_INTR_SHIFT              2
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_INTR_MASK                0x00000002
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_INTR_SHIFT               1
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_INTR_DEFAULT             0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_INTR_MASK                0x00000001
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_INTR_SHIFT               0
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_INTR_DEFAULT             0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved0_MASK             0xffc00000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            22

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_1_MASK         0x00200000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_1_SHIFT        21
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_1_DEFAULT      0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_1_MASK          0x00100000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_1_SHIFT         20
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_1_MASK          0x00080000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_1_SHIFT         19
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_1_MASK          0x00040000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_1_SHIFT         18
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_1_MASK          0x00020000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_1_SHIFT         17
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_1_MASK             0x00010000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_1_SHIFT            16
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_1_MASK             0x00008000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_1_SHIFT            15
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_1_MASK            0x00004000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_1_SHIFT           14
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_1_MASK            0x00002000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_1_SHIFT           13
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_1_MASK             0x00001000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_1_SHIFT            12
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_1_MASK             0x00000800
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_1_SHIFT            11
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_MASK           0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_SHIFT          10
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_DEFAULT        0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_INTR_MASK       0x00000200
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_INTR_SHIFT      9
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_INTR_DEFAULT    0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_INTR_MASK       0x00000100
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_INTR_SHIFT      8
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_INTR_DEFAULT    0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_INTR_MASK       0x00000080
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_INTR_SHIFT      7
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_INTR_DEFAULT    0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_INTR_MASK       0x00000040
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_INTR_SHIFT      6
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_INTR_DEFAULT    0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_INTR_MASK          0x00000020
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_INTR_SHIFT         5
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_INTR_MASK          0x00000010
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_INTR_SHIFT         4
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_INTR_MASK         0x00000008
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_INTR_SHIFT        3
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_INTR_DEFAULT      0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_INTR_MASK         0x00000004
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_INTR_SHIFT        2
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_INTR_DEFAULT      0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_INTR_MASK          0x00000002
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_INTR_SHIFT         1
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_INTR_MASK          0x00000001
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_INTR_SHIFT         0
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_INTR_DEFAULT       0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_SET :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved0_MASK                0xffc00000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved0_SHIFT               22

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_1_MASK            0x00200000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_1_SHIFT           21
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_1_MASK             0x00100000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_1_SHIFT            20
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_1_MASK             0x00080000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_1_SHIFT            19
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_1_MASK             0x00040000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_1_SHIFT            18
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_1_MASK             0x00020000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_1_SHIFT            17
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_1_MASK                0x00010000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_1_SHIFT               16
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_1_DEFAULT             0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_1_MASK                0x00008000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_1_SHIFT               15
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_1_DEFAULT             0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_1_MASK               0x00004000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_1_SHIFT              14
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_1_DEFAULT            0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_1_MASK               0x00002000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_1_SHIFT              13
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_1_DEFAULT            0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_1_MASK                0x00001000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_1_SHIFT               12
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_1_DEFAULT             0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_1_MASK                0x00000800
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_1_SHIFT               11
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_1_DEFAULT             0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_MASK              0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_SHIFT             10
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_DEFAULT           0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_INTR_MASK          0x00000200
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_INTR_SHIFT         9
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_INTR_MASK          0x00000100
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_INTR_SHIFT         8
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_INTR_MASK          0x00000080
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_INTR_SHIFT         7
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_INTR_MASK          0x00000040
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_INTR_SHIFT         6
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_INTR_MASK             0x00000020
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_INTR_SHIFT            5
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_INTR_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_INTR_MASK             0x00000010
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_INTR_SHIFT            4
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_INTR_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_INTR_MASK            0x00000008
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_INTR_SHIFT           3
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_INTR_DEFAULT         0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_INTR_MASK            0x00000004
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_INTR_SHIFT           2
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_INTR_DEFAULT         0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_INTR_MASK             0x00000002
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_INTR_SHIFT            1
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_INTR_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_INTR_MASK             0x00000001
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_INTR_SHIFT            0
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_INTR_DEFAULT          0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0xffc00000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             22

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_1_MASK          0x00200000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_1_SHIFT         21
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_1_MASK           0x00100000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_1_SHIFT          20
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_1_DEFAULT        0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_1_MASK           0x00080000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_1_SHIFT          19
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_1_DEFAULT        0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_1_MASK           0x00040000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_1_SHIFT          18
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_1_DEFAULT        0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_1_MASK           0x00020000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_1_SHIFT          17
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_1_DEFAULT        0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_1_MASK              0x00010000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_1_SHIFT             16
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_1_DEFAULT           0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_1_MASK              0x00008000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_1_SHIFT             15
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_1_DEFAULT           0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_1_MASK             0x00004000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_1_SHIFT            14
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_1_MASK             0x00002000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_1_SHIFT            13
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_1_MASK              0x00001000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_1_SHIFT             12
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_1_DEFAULT           0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_1_MASK              0x00000800
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_1_SHIFT             11
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_1_DEFAULT           0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_MASK            0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_SHIFT           10
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_DEFAULT         0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_INTR_MASK        0x00000200
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_INTR_SHIFT       9
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_INTR_DEFAULT     0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_INTR_MASK        0x00000100
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_INTR_SHIFT       8
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_INTR_DEFAULT     0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_INTR_MASK        0x00000080
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_INTR_SHIFT       7
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_INTR_DEFAULT     0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_INTR_MASK        0x00000040
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_INTR_SHIFT       6
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_INTR_DEFAULT     0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_INTR_MASK           0x00000020
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_INTR_SHIFT          5
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_INTR_DEFAULT        0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_INTR_MASK           0x00000010
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_INTR_SHIFT          4
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_INTR_DEFAULT        0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_INTR_MASK          0x00000008
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_INTR_SHIFT         3
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_INTR_MASK          0x00000004
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_INTR_SHIFT         2
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_INTR_MASK           0x00000002
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_INTR_SHIFT          1
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_INTR_DEFAULT        0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_INTR_MASK           0x00000001
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_INTR_SHIFT          0
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_INTR_DEFAULT        0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_STATUS :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved0_MASK                  0xffc00000
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved0_SHIFT                 22

/* MCIF_INTR2 :: PCI_STATUS :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_1_MASK              0x00200000
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_1_SHIFT             21
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_1_DEFAULT           0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_1_MASK               0x00100000
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_1_SHIFT              20
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_1_MASK               0x00080000
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_1_SHIFT              19
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_1_MASK               0x00040000
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_1_SHIFT              18
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_1_MASK               0x00020000
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_1_SHIFT              17
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_1_MASK                  0x00010000
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_1_SHIFT                 16
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_1_MASK                  0x00008000
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_1_SHIFT                 15
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_1_MASK                 0x00004000
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_1_SHIFT                14
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_1_MASK                 0x00002000
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_1_SHIFT                13
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_1_MASK                  0x00001000
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_1_SHIFT                 12
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_1_MASK                  0x00000800
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_1_SHIFT                 11
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_MASK                0x00000400
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_SHIFT               10
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_DEFAULT             0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_INTR_MASK            0x00000200
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_INTR_SHIFT           9
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_INTR_DEFAULT         0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_INTR_MASK            0x00000100
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_INTR_SHIFT           8
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_INTR_DEFAULT         0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_INTR_MASK            0x00000080
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_INTR_SHIFT           7
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_INTR_DEFAULT         0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_INTR_MASK            0x00000040
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_INTR_SHIFT           6
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_INTR_DEFAULT         0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_INTR_MASK               0x00000020
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_INTR_SHIFT              5
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_INTR_MASK               0x00000010
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_INTR_SHIFT              4
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_INTR_MASK              0x00000008
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_INTR_SHIFT             3
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_INTR_DEFAULT           0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_INTR_MASK              0x00000004
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_INTR_SHIFT             2
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_INTR_DEFAULT           0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_INTR_MASK               0x00000002
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_INTR_SHIFT              1
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_INTR_MASK               0x00000001
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_INTR_SHIFT              0
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_INTR_DEFAULT            0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_SET :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_PCI_SET_reserved0_MASK                     0xffc00000
#define BCHP_MCIF_INTR2_PCI_SET_reserved0_SHIFT                    22

/* MCIF_INTR2 :: PCI_SET :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_1_MASK                 0x00200000
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_1_SHIFT                21
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: PCI_SET :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_1_MASK                  0x00100000
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_1_SHIFT                 20
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_SET :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_1_MASK                  0x00080000
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_1_SHIFT                 19
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_SET :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_1_MASK                  0x00040000
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_1_SHIFT                 18
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_SET :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_1_MASK                  0x00020000
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_1_SHIFT                 17
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_SET :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_1_MASK                     0x00010000
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_1_SHIFT                    16
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_1_DEFAULT                  0x00000000

/* MCIF_INTR2 :: PCI_SET :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_1_MASK                     0x00008000
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_1_SHIFT                    15
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_1_DEFAULT                  0x00000000

/* MCIF_INTR2 :: PCI_SET :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_1_MASK                    0x00004000
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_1_SHIFT                   14
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_1_DEFAULT                 0x00000000

/* MCIF_INTR2 :: PCI_SET :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_1_MASK                    0x00002000
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_1_SHIFT                   13
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_1_DEFAULT                 0x00000000

/* MCIF_INTR2 :: PCI_SET :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_1_MASK                     0x00001000
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_1_SHIFT                    12
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_1_DEFAULT                  0x00000000

/* MCIF_INTR2 :: PCI_SET :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_1_MASK                     0x00000800
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_1_SHIFT                    11
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_1_DEFAULT                  0x00000000

/* MCIF_INTR2 :: PCI_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_MASK                   0x00000400
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_SHIFT                  10
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_DEFAULT                0x00000000

/* MCIF_INTR2 :: PCI_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_INTR_MASK               0x00000200
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_INTR_SHIFT              9
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_INTR_MASK               0x00000100
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_INTR_SHIFT              8
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_INTR_MASK               0x00000080
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_INTR_SHIFT              7
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_INTR_MASK               0x00000040
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_INTR_SHIFT              6
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_INTR_MASK                  0x00000020
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_INTR_SHIFT                 5
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_INTR_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_INTR_MASK                  0x00000010
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_INTR_SHIFT                 4
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_INTR_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_INTR_MASK                 0x00000008
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_INTR_SHIFT                3
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_INTR_DEFAULT              0x00000000

/* MCIF_INTR2 :: PCI_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_INTR_MASK                 0x00000004
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_INTR_SHIFT                2
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_INTR_DEFAULT              0x00000000

/* MCIF_INTR2 :: PCI_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_INTR_MASK                  0x00000002
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_INTR_SHIFT                 1
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_INTR_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_INTR_MASK                  0x00000001
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_INTR_SHIFT                 0
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_INTR_DEFAULT               0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_CLEAR :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved0_MASK                   0xffc00000
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved0_SHIFT                  22

/* MCIF_INTR2 :: PCI_CLEAR :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_1_MASK               0x00200000
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_1_SHIFT              21
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_1_MASK                0x00100000
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_1_SHIFT               20
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_1_DEFAULT             0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_1_MASK                0x00080000
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_1_SHIFT               19
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_1_DEFAULT             0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_1_MASK                0x00040000
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_1_SHIFT               18
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_1_DEFAULT             0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_1_MASK                0x00020000
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_1_SHIFT               17
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_1_DEFAULT             0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_1_MASK                   0x00010000
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_1_SHIFT                  16
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_1_DEFAULT                0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_1_MASK                   0x00008000
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_1_SHIFT                  15
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_1_DEFAULT                0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_1_MASK                  0x00004000
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_1_SHIFT                 14
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_1_MASK                  0x00002000
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_1_SHIFT                 13
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_1_MASK                   0x00001000
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_1_SHIFT                  12
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_1_DEFAULT                0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_1_MASK                   0x00000800
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_1_SHIFT                  11
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_1_DEFAULT                0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_MASK                 0x00000400
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_SHIFT                10
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_DEFAULT              0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_INTR_MASK             0x00000200
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_INTR_SHIFT            9
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_INTR_DEFAULT          0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_INTR_MASK             0x00000100
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_INTR_SHIFT            8
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_INTR_DEFAULT          0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_INTR_MASK             0x00000080
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_INTR_SHIFT            7
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_INTR_DEFAULT          0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_INTR_MASK             0x00000040
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_INTR_SHIFT            6
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_INTR_DEFAULT          0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_INTR_MASK                0x00000020
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_INTR_SHIFT               5
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_INTR_DEFAULT             0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_INTR_MASK                0x00000010
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_INTR_SHIFT               4
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_INTR_DEFAULT             0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_INTR_MASK               0x00000008
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_INTR_SHIFT              3
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_INTR_MASK               0x00000004
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_INTR_SHIFT              2
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_INTR_MASK                0x00000002
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_INTR_SHIFT               1
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_INTR_DEFAULT             0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_INTR_MASK                0x00000001
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_INTR_SHIFT               0
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_INTR_DEFAULT             0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved0_MASK             0xffc00000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            22

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_1_MASK         0x00200000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_1_SHIFT        21
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_1_DEFAULT      0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_1_MASK          0x00100000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_1_SHIFT         20
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_1_MASK          0x00080000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_1_SHIFT         19
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_1_MASK          0x00040000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_1_SHIFT         18
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_1_MASK          0x00020000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_1_SHIFT         17
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_1_MASK             0x00010000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_1_SHIFT            16
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_1_MASK             0x00008000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_1_SHIFT            15
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_1_MASK            0x00004000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_1_SHIFT           14
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_1_MASK            0x00002000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_1_SHIFT           13
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_1_MASK             0x00001000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_1_SHIFT            12
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_1_MASK             0x00000800
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_1_SHIFT            11
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_MASK           0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_SHIFT          10
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_DEFAULT        0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_INTR_MASK       0x00000200
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_INTR_SHIFT      9
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_INTR_DEFAULT    0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_INTR_MASK       0x00000100
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_INTR_SHIFT      8
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_INTR_DEFAULT    0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_INTR_MASK       0x00000080
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_INTR_SHIFT      7
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_INTR_DEFAULT    0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_INTR_MASK       0x00000040
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_INTR_SHIFT      6
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_INTR_DEFAULT    0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_INTR_MASK          0x00000020
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_INTR_SHIFT         5
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_INTR_MASK          0x00000010
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_INTR_SHIFT         4
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_INTR_MASK         0x00000008
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_INTR_SHIFT        3
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_INTR_DEFAULT      0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_INTR_MASK         0x00000004
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_INTR_SHIFT        2
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_INTR_DEFAULT      0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_INTR_MASK          0x00000002
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_INTR_SHIFT         1
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_INTR_MASK          0x00000001
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_INTR_SHIFT         0
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_INTR_DEFAULT       0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_SET :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved0_MASK                0xffc00000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved0_SHIFT               22

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_1_MASK            0x00200000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_1_SHIFT           21
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_1_MASK             0x00100000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_1_SHIFT            20
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_1_MASK             0x00080000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_1_SHIFT            19
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_1_MASK             0x00040000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_1_SHIFT            18
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_1_MASK             0x00020000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_1_SHIFT            17
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_1_MASK                0x00010000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_1_SHIFT               16
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_1_DEFAULT             0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_1_MASK                0x00008000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_1_SHIFT               15
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_1_DEFAULT             0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_1_MASK               0x00004000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_1_SHIFT              14
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_1_DEFAULT            0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_1_MASK               0x00002000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_1_SHIFT              13
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_1_DEFAULT            0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_1_MASK                0x00001000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_1_SHIFT               12
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_1_DEFAULT             0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_1_MASK                0x00000800
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_1_SHIFT               11
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_1_DEFAULT             0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_MASK              0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_SHIFT             10
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_DEFAULT           0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_INTR_MASK          0x00000200
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_INTR_SHIFT         9
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_INTR_MASK          0x00000100
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_INTR_SHIFT         8
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_INTR_MASK          0x00000080
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_INTR_SHIFT         7
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_INTR_MASK          0x00000040
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_INTR_SHIFT         6
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_INTR_MASK             0x00000020
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_INTR_SHIFT            5
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_INTR_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_INTR_MASK             0x00000010
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_INTR_SHIFT            4
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_INTR_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_INTR_MASK            0x00000008
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_INTR_SHIFT           3
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_INTR_DEFAULT         0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_INTR_MASK            0x00000004
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_INTR_SHIFT           2
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_INTR_DEFAULT         0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_INTR_MASK             0x00000002
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_INTR_SHIFT            1
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_INTR_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_INTR_MASK             0x00000001
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_INTR_SHIFT            0
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_INTR_DEFAULT          0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0xffc00000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             22

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_1_MASK          0x00200000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_1_SHIFT         21
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_1_MASK           0x00100000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_1_SHIFT          20
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_1_DEFAULT        0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_1_MASK           0x00080000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_1_SHIFT          19
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_1_DEFAULT        0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_1_MASK           0x00040000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_1_SHIFT          18
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_1_DEFAULT        0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_1_MASK           0x00020000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_1_SHIFT          17
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_1_DEFAULT        0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_1_MASK              0x00010000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_1_SHIFT             16
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_1_DEFAULT           0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_1_MASK              0x00008000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_1_SHIFT             15
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_1_DEFAULT           0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_1_MASK             0x00004000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_1_SHIFT            14
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_1_MASK             0x00002000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_1_SHIFT            13
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_1_MASK              0x00001000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_1_SHIFT             12
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_1_DEFAULT           0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_1_MASK              0x00000800
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_1_SHIFT             11
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_1_DEFAULT           0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_MASK            0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_SHIFT           10
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_DEFAULT         0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_INTR_MASK        0x00000200
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_INTR_SHIFT       9
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_INTR_DEFAULT     0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_INTR_MASK        0x00000100
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_INTR_SHIFT       8
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_INTR_DEFAULT     0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_INTR_MASK        0x00000080
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_INTR_SHIFT       7
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_INTR_DEFAULT     0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_INTR_MASK        0x00000040
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_INTR_SHIFT       6
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_INTR_DEFAULT     0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_INTR_MASK           0x00000020
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_INTR_SHIFT          5
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_INTR_DEFAULT        0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_INTR_MASK           0x00000010
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_INTR_SHIFT          4
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_INTR_DEFAULT        0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_INTR_MASK          0x00000008
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_INTR_SHIFT         3
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_INTR_MASK          0x00000004
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_INTR_SHIFT         2
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_INTR_MASK           0x00000002
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_INTR_SHIFT          1
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_INTR_DEFAULT        0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_INTR_MASK           0x00000001
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_INTR_SHIFT          0
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_INTR_DEFAULT        0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: SCPU_STATUS :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_reserved0_MASK                 0xffc00000
#define BCHP_MCIF_INTR2_SCPU_STATUS_reserved0_SHIFT                22

/* MCIF_INTR2 :: SCPU_STATUS :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_ALL_DONE_1_MASK             0x00200000
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_ALL_DONE_1_SHIFT            21
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_ALL_DONE_1_DEFAULT          0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MEM_RDY_1_MASK              0x00100000
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MEM_RDY_1_SHIFT             20
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MEM_RDY_1_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_HW_ER_1_MASK              0x00080000
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_HW_ER_1_SHIFT             19
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_HW_ER_1_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_FIFO_OF_1_MASK              0x00040000
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_FIFO_OF_1_SHIFT             18
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_FIFO_OF_1_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_FIFO_UF_1_MASK              0x00020000
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_FIFO_UF_1_SHIFT             17
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_FIFO_UF_1_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_ER_1_MASK                 0x00010000
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_ER_1_SHIFT                16
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_ER_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_CARD_ER_1_MASK                 0x00008000
#define BCHP_MCIF_INTR2_SCPU_STATUS_CARD_ER_1_SHIFT                15
#define BCHP_MCIF_INTR2_SCPU_STATUS_CARD_ER_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_MWPKT_1_MASK                0x00004000
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_MWPKT_1_SHIFT               14
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_MWPKT_1_DEFAULT             0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MRPKT_1_MASK                0x00002000
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MRPKT_1_SHIFT               13
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MRPKT_1_DEFAULT             0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_DONE_1_MASK                 0x00001000
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_DONE_1_SHIFT                12
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_DONE_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_DONE_1_MASK                 0x00000800
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_DONE_1_SHIFT                11
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_DONE_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_ALL_DONE_MASK               0x00000400
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_ALL_DONE_SHIFT              10
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_ALL_DONE_DEFAULT            0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MEM_RDY_INTR_MASK           0x00000200
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MEM_RDY_INTR_SHIFT          9
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MEM_RDY_INTR_DEFAULT        0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_HW_ER_INTR_MASK           0x00000100
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_HW_ER_INTR_SHIFT          8
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_HW_ER_INTR_DEFAULT        0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_FIFO_OF_INTR_MASK           0x00000080
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_FIFO_OF_INTR_SHIFT          7
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_FIFO_OF_INTR_DEFAULT        0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_FIFO_UF_INTR_MASK           0x00000040
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_FIFO_UF_INTR_SHIFT          6
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_FIFO_UF_INTR_DEFAULT        0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_ER_INTR_MASK              0x00000020
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_ER_INTR_SHIFT             5
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_ER_INTR_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_CARD_ER_INTR_MASK              0x00000010
#define BCHP_MCIF_INTR2_SCPU_STATUS_CARD_ER_INTR_SHIFT             4
#define BCHP_MCIF_INTR2_SCPU_STATUS_CARD_ER_INTR_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_MWPKT_INTR_MASK             0x00000008
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_MWPKT_INTR_SHIFT            3
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_MWPKT_INTR_DEFAULT          0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MRPKT_INTR_MASK             0x00000004
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MRPKT_INTR_SHIFT            2
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MRPKT_INTR_DEFAULT          0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_DONE_INTR_MASK              0x00000002
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_DONE_INTR_SHIFT             1
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_DONE_INTR_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_DONE_INTR_MASK              0x00000001
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_DONE_INTR_SHIFT             0
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_DONE_INTR_DEFAULT           0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: SCPU_SET :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_SCPU_SET_reserved0_MASK                    0xffc00000
#define BCHP_MCIF_INTR2_SCPU_SET_reserved0_SHIFT                   22

/* MCIF_INTR2 :: SCPU_SET :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_SCPU_SET_RX_ALL_DONE_1_MASK                0x00200000
#define BCHP_MCIF_INTR2_SCPU_SET_RX_ALL_DONE_1_SHIFT               21
#define BCHP_MCIF_INTR2_SCPU_SET_RX_ALL_DONE_1_DEFAULT             0x00000000

/* MCIF_INTR2 :: SCPU_SET :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MEM_RDY_1_MASK                 0x00100000
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MEM_RDY_1_SHIFT                20
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MEM_RDY_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_SET :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_HW_ER_1_MASK                 0x00080000
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_HW_ER_1_SHIFT                19
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_HW_ER_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_SET :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_SCPU_SET_RX_FIFO_OF_1_MASK                 0x00040000
#define BCHP_MCIF_INTR2_SCPU_SET_RX_FIFO_OF_1_SHIFT                18
#define BCHP_MCIF_INTR2_SCPU_SET_RX_FIFO_OF_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_SET :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_SCPU_SET_TX_FIFO_UF_1_MASK                 0x00020000
#define BCHP_MCIF_INTR2_SCPU_SET_TX_FIFO_UF_1_SHIFT                17
#define BCHP_MCIF_INTR2_SCPU_SET_TX_FIFO_UF_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_SET :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_ER_1_MASK                    0x00010000
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_ER_1_SHIFT                   16
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_ER_1_DEFAULT                 0x00000000

/* MCIF_INTR2 :: SCPU_SET :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_SCPU_SET_CARD_ER_1_MASK                    0x00008000
#define BCHP_MCIF_INTR2_SCPU_SET_CARD_ER_1_SHIFT                   15
#define BCHP_MCIF_INTR2_SCPU_SET_CARD_ER_1_DEFAULT                 0x00000000

/* MCIF_INTR2 :: SCPU_SET :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_SCPU_SET_RX_MWPKT_1_MASK                   0x00004000
#define BCHP_MCIF_INTR2_SCPU_SET_RX_MWPKT_1_SHIFT                  14
#define BCHP_MCIF_INTR2_SCPU_SET_RX_MWPKT_1_DEFAULT                0x00000000

/* MCIF_INTR2 :: SCPU_SET :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MRPKT_1_MASK                   0x00002000
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MRPKT_1_SHIFT                  13
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MRPKT_1_DEFAULT                0x00000000

/* MCIF_INTR2 :: SCPU_SET :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_SCPU_SET_RX_DONE_1_MASK                    0x00001000
#define BCHP_MCIF_INTR2_SCPU_SET_RX_DONE_1_SHIFT                   12
#define BCHP_MCIF_INTR2_SCPU_SET_RX_DONE_1_DEFAULT                 0x00000000

/* MCIF_INTR2 :: SCPU_SET :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_SCPU_SET_TX_DONE_1_MASK                    0x00000800
#define BCHP_MCIF_INTR2_SCPU_SET_TX_DONE_1_SHIFT                   11
#define BCHP_MCIF_INTR2_SCPU_SET_TX_DONE_1_DEFAULT                 0x00000000

/* MCIF_INTR2 :: SCPU_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_SCPU_SET_RX_ALL_DONE_MASK                  0x00000400
#define BCHP_MCIF_INTR2_SCPU_SET_RX_ALL_DONE_SHIFT                 10
#define BCHP_MCIF_INTR2_SCPU_SET_RX_ALL_DONE_DEFAULT               0x00000000

/* MCIF_INTR2 :: SCPU_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MEM_RDY_INTR_MASK              0x00000200
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MEM_RDY_INTR_SHIFT             9
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MEM_RDY_INTR_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_HW_ER_INTR_MASK              0x00000100
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_HW_ER_INTR_SHIFT             8
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_HW_ER_INTR_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_SCPU_SET_RX_FIFO_OF_INTR_MASK              0x00000080
#define BCHP_MCIF_INTR2_SCPU_SET_RX_FIFO_OF_INTR_SHIFT             7
#define BCHP_MCIF_INTR2_SCPU_SET_RX_FIFO_OF_INTR_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_SCPU_SET_TX_FIFO_UF_INTR_MASK              0x00000040
#define BCHP_MCIF_INTR2_SCPU_SET_TX_FIFO_UF_INTR_SHIFT             6
#define BCHP_MCIF_INTR2_SCPU_SET_TX_FIFO_UF_INTR_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_ER_INTR_MASK                 0x00000020
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_ER_INTR_SHIFT                5
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_ER_INTR_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_SCPU_SET_CARD_ER_INTR_MASK                 0x00000010
#define BCHP_MCIF_INTR2_SCPU_SET_CARD_ER_INTR_SHIFT                4
#define BCHP_MCIF_INTR2_SCPU_SET_CARD_ER_INTR_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_SCPU_SET_RX_MWPKT_INTR_MASK                0x00000008
#define BCHP_MCIF_INTR2_SCPU_SET_RX_MWPKT_INTR_SHIFT               3
#define BCHP_MCIF_INTR2_SCPU_SET_RX_MWPKT_INTR_DEFAULT             0x00000000

/* MCIF_INTR2 :: SCPU_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MRPKT_INTR_MASK                0x00000004
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MRPKT_INTR_SHIFT               2
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MRPKT_INTR_DEFAULT             0x00000000

/* MCIF_INTR2 :: SCPU_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_SCPU_SET_RX_DONE_INTR_MASK                 0x00000002
#define BCHP_MCIF_INTR2_SCPU_SET_RX_DONE_INTR_SHIFT                1
#define BCHP_MCIF_INTR2_SCPU_SET_RX_DONE_INTR_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_SCPU_SET_TX_DONE_INTR_MASK                 0x00000001
#define BCHP_MCIF_INTR2_SCPU_SET_TX_DONE_INTR_SHIFT                0
#define BCHP_MCIF_INTR2_SCPU_SET_TX_DONE_INTR_DEFAULT              0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: SCPU_CLEAR :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_reserved0_MASK                  0xffc00000
#define BCHP_MCIF_INTR2_SCPU_CLEAR_reserved0_SHIFT                 22

/* MCIF_INTR2 :: SCPU_CLEAR :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_ALL_DONE_1_MASK              0x00200000
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_ALL_DONE_1_SHIFT             21
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_ALL_DONE_1_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MEM_RDY_1_MASK               0x00100000
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MEM_RDY_1_SHIFT              20
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MEM_RDY_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_HW_ER_1_MASK               0x00080000
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_HW_ER_1_SHIFT              19
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_HW_ER_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_FIFO_OF_1_MASK               0x00040000
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_FIFO_OF_1_SHIFT              18
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_FIFO_OF_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_FIFO_UF_1_MASK               0x00020000
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_FIFO_UF_1_SHIFT              17
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_FIFO_UF_1_DEFAULT            0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_ER_1_MASK                  0x00010000
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_ER_1_SHIFT                 16
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_ER_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_CARD_ER_1_MASK                  0x00008000
#define BCHP_MCIF_INTR2_SCPU_CLEAR_CARD_ER_1_SHIFT                 15
#define BCHP_MCIF_INTR2_SCPU_CLEAR_CARD_ER_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_MWPKT_1_MASK                 0x00004000
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_MWPKT_1_SHIFT                14
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_MWPKT_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MRPKT_1_MASK                 0x00002000
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MRPKT_1_SHIFT                13
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MRPKT_1_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_DONE_1_MASK                  0x00001000
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_DONE_1_SHIFT                 12
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_DONE_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_DONE_1_MASK                  0x00000800
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_DONE_1_SHIFT                 11
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_DONE_1_DEFAULT               0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_ALL_DONE_MASK                0x00000400
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_ALL_DONE_SHIFT               10
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_ALL_DONE_DEFAULT             0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MEM_RDY_INTR_MASK            0x00000200
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MEM_RDY_INTR_SHIFT           9
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MEM_RDY_INTR_DEFAULT         0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_HW_ER_INTR_MASK            0x00000100
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_HW_ER_INTR_SHIFT           8
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_HW_ER_INTR_DEFAULT         0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_FIFO_OF_INTR_MASK            0x00000080
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_FIFO_OF_INTR_SHIFT           7
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_FIFO_OF_INTR_DEFAULT         0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_FIFO_UF_INTR_MASK            0x00000040
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_FIFO_UF_INTR_SHIFT           6
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_FIFO_UF_INTR_DEFAULT         0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_ER_INTR_MASK               0x00000020
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_ER_INTR_SHIFT              5
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_ER_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_CARD_ER_INTR_MASK               0x00000010
#define BCHP_MCIF_INTR2_SCPU_CLEAR_CARD_ER_INTR_SHIFT              4
#define BCHP_MCIF_INTR2_SCPU_CLEAR_CARD_ER_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_MWPKT_INTR_MASK              0x00000008
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_MWPKT_INTR_SHIFT             3
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_MWPKT_INTR_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MRPKT_INTR_MASK              0x00000004
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MRPKT_INTR_SHIFT             2
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MRPKT_INTR_DEFAULT           0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_DONE_INTR_MASK               0x00000002
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_DONE_INTR_SHIFT              1
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_DONE_INTR_DEFAULT            0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_DONE_INTR_MASK               0x00000001
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_DONE_INTR_SHIFT              0
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_DONE_INTR_DEFAULT            0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: SCPU_MASK_STATUS :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_reserved0_MASK            0xffc00000
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_reserved0_SHIFT           22

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_ALL_DONE_1_MASK        0x00200000
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_ALL_DONE_1_SHIFT       21
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_ALL_DONE_1_DEFAULT     0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MEM_RDY_1_MASK         0x00100000
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MEM_RDY_1_SHIFT        20
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MEM_RDY_1_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_HW_ER_1_MASK         0x00080000
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_HW_ER_1_SHIFT        19
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_HW_ER_1_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_FIFO_OF_1_MASK         0x00040000
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_FIFO_OF_1_SHIFT        18
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_FIFO_OF_1_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_FIFO_UF_1_MASK         0x00020000
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_FIFO_UF_1_SHIFT        17
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_FIFO_UF_1_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_ER_1_MASK            0x00010000
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_ER_1_SHIFT           16
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_ER_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_CARD_ER_1_MASK            0x00008000
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_CARD_ER_1_SHIFT           15
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_CARD_ER_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_MWPKT_1_MASK           0x00004000
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_MWPKT_1_SHIFT          14
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_MWPKT_1_DEFAULT        0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MRPKT_1_MASK           0x00002000
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MRPKT_1_SHIFT          13
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MRPKT_1_DEFAULT        0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_DONE_1_MASK            0x00001000
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_DONE_1_SHIFT           12
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_DONE_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_DONE_1_MASK            0x00000800
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_DONE_1_SHIFT           11
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_DONE_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_ALL_DONE_MASK          0x00000400
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_ALL_DONE_SHIFT         10
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_ALL_DONE_DEFAULT       0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MEM_RDY_INTR_MASK      0x00000200
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MEM_RDY_INTR_SHIFT     9
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MEM_RDY_INTR_DEFAULT   0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_HW_ER_INTR_MASK      0x00000100
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_HW_ER_INTR_SHIFT     8
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_HW_ER_INTR_DEFAULT   0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_FIFO_OF_INTR_MASK      0x00000080
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_FIFO_OF_INTR_SHIFT     7
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_FIFO_OF_INTR_DEFAULT   0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_FIFO_UF_INTR_MASK      0x00000040
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_FIFO_UF_INTR_SHIFT     6
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_FIFO_UF_INTR_DEFAULT   0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_ER_INTR_MASK         0x00000020
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_ER_INTR_SHIFT        5
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_ER_INTR_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_CARD_ER_INTR_MASK         0x00000010
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_CARD_ER_INTR_SHIFT        4
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_CARD_ER_INTR_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_MWPKT_INTR_MASK        0x00000008
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_MWPKT_INTR_SHIFT       3
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_MWPKT_INTR_DEFAULT     0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MRPKT_INTR_MASK        0x00000004
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MRPKT_INTR_SHIFT       2
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MRPKT_INTR_DEFAULT     0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_DONE_INTR_MASK         0x00000002
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_DONE_INTR_SHIFT        1
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_DONE_INTR_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_DONE_INTR_MASK         0x00000001
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_DONE_INTR_SHIFT        0
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_DONE_INTR_DEFAULT      0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: SCPU_MASK_SET :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_reserved0_MASK               0xffc00000
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_reserved0_SHIFT              22

/* MCIF_INTR2 :: SCPU_MASK_SET :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_ALL_DONE_1_MASK           0x00200000
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_ALL_DONE_1_SHIFT          21
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_ALL_DONE_1_DEFAULT        0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MEM_RDY_1_MASK            0x00100000
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MEM_RDY_1_SHIFT           20
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MEM_RDY_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_HW_ER_1_MASK            0x00080000
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_HW_ER_1_SHIFT           19
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_HW_ER_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_FIFO_OF_1_MASK            0x00040000
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_FIFO_OF_1_SHIFT           18
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_FIFO_OF_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_FIFO_UF_1_MASK            0x00020000
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_FIFO_UF_1_SHIFT           17
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_FIFO_UF_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_ER_1_MASK               0x00010000
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_ER_1_SHIFT              16
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_ER_1_DEFAULT            0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_CARD_ER_1_MASK               0x00008000
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_CARD_ER_1_SHIFT              15
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_CARD_ER_1_DEFAULT            0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_MWPKT_1_MASK              0x00004000
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_MWPKT_1_SHIFT             14
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_MWPKT_1_DEFAULT           0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MRPKT_1_MASK              0x00002000
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MRPKT_1_SHIFT             13
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MRPKT_1_DEFAULT           0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_DONE_1_MASK               0x00001000
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_DONE_1_SHIFT              12
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_DONE_1_DEFAULT            0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_DONE_1_MASK               0x00000800
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_DONE_1_SHIFT              11
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_DONE_1_DEFAULT            0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_ALL_DONE_MASK             0x00000400
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_ALL_DONE_SHIFT            10
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_ALL_DONE_DEFAULT          0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MEM_RDY_INTR_MASK         0x00000200
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MEM_RDY_INTR_SHIFT        9
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MEM_RDY_INTR_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_HW_ER_INTR_MASK         0x00000100
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_HW_ER_INTR_SHIFT        8
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_HW_ER_INTR_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_FIFO_OF_INTR_MASK         0x00000080
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_FIFO_OF_INTR_SHIFT        7
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_FIFO_OF_INTR_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_FIFO_UF_INTR_MASK         0x00000040
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_FIFO_UF_INTR_SHIFT        6
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_FIFO_UF_INTR_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_ER_INTR_MASK            0x00000020
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_ER_INTR_SHIFT           5
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_ER_INTR_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_CARD_ER_INTR_MASK            0x00000010
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_CARD_ER_INTR_SHIFT           4
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_CARD_ER_INTR_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_MWPKT_INTR_MASK           0x00000008
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_MWPKT_INTR_SHIFT          3
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_MWPKT_INTR_DEFAULT        0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MRPKT_INTR_MASK           0x00000004
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MRPKT_INTR_SHIFT          2
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MRPKT_INTR_DEFAULT        0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_DONE_INTR_MASK            0x00000002
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_DONE_INTR_SHIFT           1
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_DONE_INTR_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_DONE_INTR_MASK            0x00000001
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_DONE_INTR_SHIFT           0
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_DONE_INTR_DEFAULT         0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_reserved0_MASK             0xffc00000
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_reserved0_SHIFT            22

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: RX_ALL_DONE_1 [21:21] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_ALL_DONE_1_MASK         0x00200000
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_ALL_DONE_1_SHIFT        21
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_ALL_DONE_1_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: TX_MEM_RDY_1 [20:20] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MEM_RDY_1_MASK          0x00100000
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MEM_RDY_1_SHIFT         20
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MEM_RDY_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: HOST_HW_ER_1 [19:19] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_HW_ER_1_MASK          0x00080000
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_HW_ER_1_SHIFT         19
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_HW_ER_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: RX_FIFO_OF_1 [18:18] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_FIFO_OF_1_MASK          0x00040000
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_FIFO_OF_1_SHIFT         18
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_FIFO_OF_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: TX_FIFO_UF_1 [17:17] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_FIFO_UF_1_MASK          0x00020000
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_FIFO_UF_1_SHIFT         17
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_FIFO_UF_1_DEFAULT       0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: HOST_ER_1 [16:16] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_ER_1_MASK             0x00010000
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_ER_1_SHIFT            16
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_ER_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: CARD_ER_1 [15:15] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_CARD_ER_1_MASK             0x00008000
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_CARD_ER_1_SHIFT            15
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_CARD_ER_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: RX_MWPKT_1 [14:14] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_MWPKT_1_MASK            0x00004000
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_MWPKT_1_SHIFT           14
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_MWPKT_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: TX_MRPKT_1 [13:13] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MRPKT_1_MASK            0x00002000
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MRPKT_1_SHIFT           13
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MRPKT_1_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: RX_DONE_1 [12:12] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_DONE_1_MASK             0x00001000
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_DONE_1_SHIFT            12
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_DONE_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: TX_DONE_1 [11:11] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_DONE_1_MASK             0x00000800
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_DONE_1_SHIFT            11
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_DONE_1_DEFAULT          0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_ALL_DONE_MASK           0x00000400
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_ALL_DONE_SHIFT          10
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_ALL_DONE_DEFAULT        0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: TX_MEM_RDY_INTR [09:09] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MEM_RDY_INTR_MASK       0x00000200
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MEM_RDY_INTR_SHIFT      9
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MEM_RDY_INTR_DEFAULT    0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: HOST_HW_ER_INTR [08:08] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_HW_ER_INTR_MASK       0x00000100
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_HW_ER_INTR_SHIFT      8
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_HW_ER_INTR_DEFAULT    0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: RX_FIFO_OF_INTR [07:07] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_FIFO_OF_INTR_MASK       0x00000080
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_FIFO_OF_INTR_SHIFT      7
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_FIFO_OF_INTR_DEFAULT    0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: TX_FIFO_UF_INTR [06:06] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_FIFO_UF_INTR_MASK       0x00000040
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_FIFO_UF_INTR_SHIFT      6
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_FIFO_UF_INTR_DEFAULT    0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: HOST_ER_INTR [05:05] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_ER_INTR_MASK          0x00000020
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_ER_INTR_SHIFT         5
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_ER_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: CARD_ER_INTR [04:04] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_CARD_ER_INTR_MASK          0x00000010
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_CARD_ER_INTR_SHIFT         4
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_CARD_ER_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: RX_MWPKT_INTR [03:03] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_MWPKT_INTR_MASK         0x00000008
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_MWPKT_INTR_SHIFT        3
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_MWPKT_INTR_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: TX_MRPKT_INTR [02:02] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MRPKT_INTR_MASK         0x00000004
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MRPKT_INTR_SHIFT        2
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MRPKT_INTR_DEFAULT      0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: RX_DONE_INTR [01:01] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_DONE_INTR_MASK          0x00000002
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_DONE_INTR_SHIFT         1
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_DONE_INTR_DEFAULT       0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: TX_DONE_INTR [00:00] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_DONE_INTR_MASK          0x00000001
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_DONE_INTR_SHIFT         0
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_DONE_INTR_DEFAULT       0x00000001

#endif /* #ifndef BCHP_MCIF_INTR2_H__ */

/* End of File */
