
*** Running vivado
    with args -log PC_SF.vds -m64 -mode batch -messageDb vivado.pb -notrace -source PC_SF.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source PC_SF.tcl -notrace
Command: synth_design -top PC_SF -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 266.430 ; gain = 52.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PC_SF' [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v:2]
	Parameter EXPONENT_WIDTH bound to: 8 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 23 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Conv_PU' [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:2]
	Parameter EXPONENT_WIDTH bound to: 8 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 23 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpMul' [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_mul.v:3]
	Parameter EXPONENT_WIDTH bound to: 8 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fpMul' (1#1) [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_mul.v:3]
INFO: [Synth 8-638] synthesizing module 'fp_add_2' [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:1]
	Parameter EXPONENT_WIDTH bound to: 8 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fp_add_2' (2#1) [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:1]
WARNING: [Synth 8-350] instance 'ADDRs' of module 'fp_add_2' requires 7 connections, but only 6 given [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:118]
WARNING: [Synth 8-350] instance 'ADDRs' of module 'fp_add_2' requires 7 connections, but only 6 given [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:118]
WARNING: [Synth 8-350] instance 'ADDRs' of module 'fp_add_2' requires 7 connections, but only 6 given [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:118]
WARNING: [Synth 8-350] instance 'ADDRs' of module 'fp_add_2' requires 7 connections, but only 6 given [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:118]
WARNING: [Synth 8-350] instance 'ADDRs' of module 'fp_add_2' requires 7 connections, but only 6 given [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:118]
WARNING: [Synth 8-350] instance 'ADDRs' of module 'fp_add_2' requires 7 connections, but only 6 given [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:118]
WARNING: [Synth 8-350] instance 'ADDRs' of module 'fp_add_2' requires 7 connections, but only 6 given [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:118]
WARNING: [Synth 8-567] referenced signal 'img_part' should be on the sensitivity list [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:37]
WARNING: [Synth 8-567] referenced signal 'filter' should be on the sensitivity list [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:37]
WARNING: [Synth 8-567] referenced signal 'img_part' should be on the sensitivity list [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:77]
WARNING: [Synth 8-567] referenced signal 'filter' should be on the sensitivity list [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:77]
WARNING: [Synth 8-567] referenced signal 'add_out_tmp' should be on the sensitivity list [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:77]
INFO: [Synth 8-256] done synthesizing module 'Conv_PU' (3#1) [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v:2]
WARNING: [Synth 8-567] referenced signal 'image' should be on the sensitivity list [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v:32]
