

================================================================
== Vitis HLS Report for 'sha3_256_hw'
================================================================
* Date:           Wed Aug  6 15:37:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynq
* Target device:  xa7z010-clg400-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      205|    37274|  2.050 us|  0.373 ms|  206|  37275|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                     |                          |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |               Instance              |          Module          |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_keccak_absorb_once_1_fu_183      |keccak_absorb_once_1      |      119|    37188|  1.190 us|  0.372 ms|  119|  37188|       no|
        |grp_KeccakF1600_StatePermute_fu_194  |KeccakF1600_StatePermute  |       42|       42|  0.420 us|  0.420 us|   42|     42|       no|
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_790_1_VITIS_LOOP_44_1  |       34|       34|         4|          1|          1|    32|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    269|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        9|   -|  13511|  38523|    0|
|Memory           |        4|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      0|    285|    -|
|Register         |        -|   -|    274|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       13|   0|  13785|  39077|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       10|   0|     39|    222|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |               Instance              |          Module          | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |grp_KeccakF1600_StatePermute_fu_194  |KeccakF1600_StatePermute  |        2|   0|  4904|  17136|    0|
    |control_r_s_axi_U                    |control_r_s_axi           |        0|   0|   170|    296|    0|
    |control_s_axi_U                      |control_s_axi             |        0|   0|    74|    104|    0|
    |gmem_m_axi_U                         |gmem_m_axi                |        3|   0|   864|    851|    0|
    |grp_keccak_absorb_once_1_fu_183      |keccak_absorb_once_1      |        4|   0|  7499|  20136|    0|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |Total                                |                          |        9|   0| 13511|  38523|    0|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |s_U    |s_RAM_AUTO_1R1W  |        4|  0|   0|    0|    25|   64|     1|         1600|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                 |        4|  0|   0|    0|    25|   64|     1|         1600|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln790_1_fu_266_p2      |         +|   0|  0|   13|           5|           1|
    |add_ln790_fu_288_p2        |         +|   0|  0|   11|           3|           1|
    |i_1_fu_276_p2              |         +|   0|  0|   13|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |first_iter_0_fu_255_p2     |      icmp|   0|  0|   13|           4|           1|
    |icmp_ln44_fu_282_p2        |      icmp|   0|  0|   13|           4|           5|
    |icmp_ln790_fu_294_p2       |      icmp|   0|  0|   13|           5|           2|
    |lshr_ln46_fu_339_p2        |      lshr|   0|  0|  182|          64|          64|
    |i_fu_247_p3                |    select|   0|  0|    3|           1|           3|
    |select_ln791_fu_239_p3     |    select|   0|  0|    4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  269|          93|          82|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |add_ln7909_fu_114                    |   9|          2|    3|          6|
    |ap_NS_fsm                            |  65|         12|    1|         12|
    |ap_enable_reg_pp0_iter3              |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln448_phi_fu_176_p4  |   9|          2|    1|          2|
    |gmem_0_ARVALID                       |   9|          2|    1|          2|
    |gmem_0_RREADY                        |   9|          2|    1|          2|
    |gmem_blk_n_AW                        |   9|          2|    1|          2|
    |gmem_blk_n_B                         |   9|          2|    1|          2|
    |gmem_blk_n_W                         |   9|          2|    1|          2|
    |i5_fu_106                            |   9|          2|    3|          6|
    |i_17_fu_110                          |   9|          2|    4|          8|
    |icmp_ln448_reg_172                   |   9|          2|    1|          2|
    |indvar_flatten4_fu_102               |   9|          2|    5|         10|
    |s_address0                           |  14|          3|    5|         15|
    |s_address1                           |  14|          3|    5|         15|
    |s_ce0                                |  14|          3|    1|          3|
    |s_ce1                                |  14|          3|    1|          3|
    |s_d0                                 |  14|          3|   64|        192|
    |s_d1                                 |  14|          3|   64|        192|
    |s_we0                                |  14|          3|    1|          3|
    |s_we1                                |  14|          3|    1|          3|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 285|         60|  166|        484|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln7909_fu_114                                 |   3|   0|    3|          0|
    |ap_CS_fsm                                         |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |first_iter_0_reg_399                              |   1|   0|    1|          0|
    |gmem_addr_reg_393                                 |  64|   0|   64|          0|
    |grp_KeccakF1600_StatePermute_fu_194_ap_start_reg  |   1|   0|    1|          0|
    |grp_keccak_absorb_once_1_fu_183_ap_start_reg      |   1|   0|    1|          0|
    |i5_fu_106                                         |   3|   0|    3|          0|
    |i_17_fu_110                                       |   4|   0|    4|          0|
    |icmp_ln448_reg_172                                |   1|   0|    1|          0|
    |icmp_ln44_reg_413                                 |   1|   0|    1|          0|
    |icmp_ln790_reg_418                                |   1|   0|    1|          0|
    |in_r_read_reg_388                                 |  64|   0|   64|          0|
    |indvar_flatten4_fu_102                            |   5|   0|    5|          0|
    |inlen_read_reg_383                                |  32|   0|   32|          0|
    |trunc_ln46_1_reg_422                              |   8|   0|    8|          0|
    |trunc_ln46_reg_408                                |   3|   0|    3|          0|
    |trunc_ln46_reg_408_pp0_iter1_reg                  |   3|   0|    3|          0|
    |u_assign16_fu_118                                 |  64|   0|   64|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 274|   0|  274|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR     |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR     |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    6|       s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    6|       s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|     control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|   sha3_256_hw|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|   sha3_256_hw|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|   sha3_256_hw|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|          gmem|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 6 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten4 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i5 = alloca i32 1"   --->   Operation 16 'alloca' 'i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_17 = alloca i32 1"   --->   Operation 17 'alloca' 'i_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_ln7909 = alloca i32 1"   --->   Operation 18 'alloca' 'add_ln7909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%u_assign16 = alloca i32 1"   --->   Operation 19 'alloca' 'u_assign16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%inlen_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inlen"   --->   Operation 20 'read' 'inlen_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r"   --->   Operation 21 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 22 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%s = alloca i64 1" [../fips202.c:785->../sha3_256.c:10]   --->   Operation 23 'alloca' 's' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %out_r_read" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 24 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 1, i3 %add_ln7909"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_17"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i5"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten4"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 29 [2/2] (7.30ns)   --->   "%call_ln788 = call void @keccak_absorb_once.1, i64 %s, i8 %gmem, i64 %in_r_read, i32 %inlen_read, i64 %KeccakF_RoundConstants" [../fips202.c:788->../sha3_256.c:10]   --->   Operation 29 'call' 'call_ln788' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln788 = call void @keccak_absorb_once.1, i64 %s, i8 %gmem, i64 %in_r_read, i32 %inlen_read, i64 %KeccakF_RoundConstants" [../fips202.c:788->../sha3_256.c:10]   --->   Operation 30 'call' 'call_ln788' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln789 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [../fips202.c:789->../sha3_256.c:10]   --->   Operation 31 'call' 'call_ln789' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 32 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem_addr, i64 32" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 32 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [../sha3_256.c:4]   --->   Operation 33 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_10, i32 0, i32 0, void @empty_14, i32 0, i32 32, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_5, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_5, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inlen"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inlen, void @empty_1, i32 4294967295, i32 4294967295, void @empty_17, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inlen, void @empty_5, i32 4294967295, i32 4294967295, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_7, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln789 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [../fips202.c:789->../sha3_256.c:10]   --->   Operation 44 'call' 'call_ln789' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln0 = br void %store64.exit.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.49>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%icmp_ln448 = phi i1 0, void %entry, i1 %icmp_ln44, void %for.inc.i.i.split" [../fips202.c:44->../fips202.c:792->../sha3_256.c:10]   --->   Operation 46 'phi' 'icmp_ln448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten4_load = load i5 %indvar_flatten4" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 47 'load' 'indvar_flatten4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%i5_load = load i3 %i5" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 48 'load' 'i5_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%i_17_load = load i4 %i_17" [../fips202.c:791->../sha3_256.c:10]   --->   Operation 49 'load' 'i_17_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%add_ln7909_load = load i3 %add_ln7909" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 50 'load' 'add_ln7909_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln791 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_14" [../fips202.c:791->../sha3_256.c:10]   --->   Operation 51 'specpipeline' 'specpipeline_ln791' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln791 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_14" [../fips202.c:791->../sha3_256.c:10]   --->   Operation 52 'specpipeline' 'specpipeline_ln791' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_790_1_VITIS_LOOP_44_1_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.02ns)   --->   "%select_ln791 = select i1 %icmp_ln448, i4 0, i4 %i_17_load" [../fips202.c:791->../sha3_256.c:10]   --->   Operation 55 'select' 'select_ln791' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln791 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_14" [../fips202.c:791->../sha3_256.c:10]   --->   Operation 56 'specpipeline' 'specpipeline_ln791' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.98ns)   --->   "%i = select i1 %icmp_ln448, i3 %add_ln7909_load, i3 %i5_load" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 57 'select' 'i' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (1.73ns)   --->   "%first_iter_0 = icmp_eq  i4 %select_ln791, i4 0" [../fips202.c:791->../sha3_256.c:10]   --->   Operation 58 'icmp' 'first_iter_0' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln790 = zext i3 %i" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 59 'zext' 'zext_ln790' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln790" [../fips202.c:792->../sha3_256.c:10]   --->   Operation 60 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln790_1 = add i5 %indvar_flatten4_load, i5 1" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 61 'add' 'add_ln790_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %first_iter_0, void %for.inc.i.i.split, void %for.first.iter.for.inc.i.i" [../fips202.c:44->../fips202.c:792->../sha3_256.c:10]   --->   Operation 62 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (3.25ns)   --->   "%s_load = load i5 %s_addr" [../fips202.c:792->../sha3_256.c:10]   --->   Operation 63 'load' 's_load' <Predicate = (first_iter_0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i4 %select_ln791" [../fips202.c:46->../fips202.c:792->../sha3_256.c:10]   --->   Operation 64 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.73ns)   --->   "%i_1 = add i4 %select_ln791, i4 1" [../fips202.c:44->../fips202.c:792->../sha3_256.c:10]   --->   Operation 65 'add' 'i_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.73ns)   --->   "%icmp_ln44 = icmp_eq  i4 %i_1, i4 8" [../fips202.c:44->../fips202.c:792->../sha3_256.c:10]   --->   Operation 66 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.65ns)   --->   "%add_ln790 = add i3 %i, i3 1" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 67 'add' 'add_ln790' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.78ns)   --->   "%icmp_ln790 = icmp_eq  i5 %indvar_flatten4_load, i5 31" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 68 'icmp' 'icmp_ln790' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln790 = store i3 %add_ln790, i3 %add_ln7909" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 69 'store' 'store_ln790' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 %i_1, i4 %i_17" [../fips202.c:44->../fips202.c:792->../sha3_256.c:10]   --->   Operation 70 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln790 = store i3 %i, i3 %i5" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 71 'store' 'store_ln790' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln790 = store i5 %add_ln790_1, i5 %indvar_flatten4" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 72 'store' 'store_ln790' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln790 = br i1 %icmp_ln790, void %store64.exit.i, void %pqcrystals_kyber_fips202_ref_sha3_256.exit" [../fips202.c:790->../sha3_256.c:10]   --->   Operation 73 'br' 'br_ln790' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 74 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load = load i5 %s_addr" [../fips202.c:792->../sha3_256.c:10]   --->   Operation 74 'load' 's_load' <Predicate = (first_iter_0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln792 = store i64 %s_load, i64 %u_assign16" [../fips202.c:792->../sha3_256.c:10]   --->   Operation 75 'store' 'store_ln792' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc.i.i.split" [../fips202.c:44->../fips202.c:792->../sha3_256.c:10]   --->   Operation 76 'br' 'br_ln44' <Predicate = (first_iter_0)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.59>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%u_assign16_load = load i64 %u_assign16"   --->   Operation 77 'load' 'u_assign16_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln46, i3 0" [../fips202.c:46->../fips202.c:792->../sha3_256.c:10]   --->   Operation 78 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i6 %shl_ln" [../fips202.c:46->../fips202.c:792->../sha3_256.c:10]   --->   Operation 79 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (4.59ns)   --->   "%lshr_ln46 = lshr i64 %u_assign16_load, i64 %zext_ln46" [../fips202.c:46->../fips202.c:792->../sha3_256.c:10]   --->   Operation 80 'lshr' 'lshr_ln46' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i64 %lshr_ln46" [../fips202.c:46->../fips202.c:792->../sha3_256.c:10]   --->   Operation 81 'trunc' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [../fips202.c:45->../fips202.c:792->../sha3_256.c:10]   --->   Operation 82 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (7.30ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr, i8 %trunc_ln46_1, i1 1" [../fips202.c:46->../fips202.c:792->../sha3_256.c:10]   --->   Operation 83 'write' 'write_ln46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 84 [5/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [../fips202.c:793->../sha3_256.c:10]   --->   Operation 84 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 85 [4/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [../fips202.c:793->../sha3_256.c:10]   --->   Operation 85 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 86 [3/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [../fips202.c:793->../sha3_256.c:10]   --->   Operation 86 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 87 [2/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [../fips202.c:793->../sha3_256.c:10]   --->   Operation 87 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 88 [1/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr" [../fips202.c:793->../sha3_256.c:10]   --->   Operation 88 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln12 = ret" [../sha3_256.c:12]   --->   Operation 89 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten4       (alloca           ) [ 011111111100000]
i5                    (alloca           ) [ 011111111100000]
i_17                  (alloca           ) [ 011111111100000]
add_ln7909            (alloca           ) [ 011111111100000]
u_assign16            (alloca           ) [ 001111111100000]
inlen_read            (read             ) [ 001100000000000]
in_r_read             (read             ) [ 001100000000000]
out_r_read            (read             ) [ 000000000000000]
s                     (alloca           ) [ 001111111100000]
gmem_addr             (getelementptr    ) [ 001111111111111]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
call_ln788            (call             ) [ 000000000000000]
empty                 (writereq         ) [ 000000000000000]
spectopmodule_ln4     (spectopmodule    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
call_ln789            (call             ) [ 000000000000000]
br_ln0                (br               ) [ 000001111100000]
icmp_ln448            (phi              ) [ 000000111100000]
indvar_flatten4_load  (load             ) [ 000000000000000]
i5_load               (load             ) [ 000000000000000]
i_17_load             (load             ) [ 000000000000000]
add_ln7909_load       (load             ) [ 000000000000000]
specpipeline_ln791    (specpipeline     ) [ 000000000000000]
specpipeline_ln791    (specpipeline     ) [ 000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
select_ln791          (select           ) [ 000000000000000]
specpipeline_ln791    (specpipeline     ) [ 000000000000000]
i                     (select           ) [ 000000000000000]
first_iter_0          (icmp             ) [ 000000111100000]
zext_ln790            (zext             ) [ 000000000000000]
s_addr                (getelementptr    ) [ 000000110000000]
add_ln790_1           (add              ) [ 000000000000000]
br_ln44               (br               ) [ 000000000000000]
trunc_ln46            (trunc            ) [ 000000111000000]
i_1                   (add              ) [ 000000000000000]
icmp_ln44             (icmp             ) [ 000001111100000]
add_ln790             (add              ) [ 000000000000000]
icmp_ln790            (icmp             ) [ 000000111100000]
store_ln790           (store            ) [ 000000000000000]
store_ln44            (store            ) [ 000000000000000]
store_ln790           (store            ) [ 000000000000000]
store_ln790           (store            ) [ 000000000000000]
br_ln790              (br               ) [ 000001111100000]
s_load                (load             ) [ 000000000000000]
store_ln792           (store            ) [ 000000000000000]
br_ln44               (br               ) [ 000000000000000]
u_assign16_load       (load             ) [ 000000000000000]
shl_ln                (bitconcatenate   ) [ 000000000000000]
zext_ln46             (zext             ) [ 000000000000000]
lshr_ln46             (lshr             ) [ 000000000000000]
trunc_ln46_1          (trunc            ) [ 000000100100000]
specpipeline_ln45     (specpipeline     ) [ 000000000000000]
write_ln46            (write            ) [ 000000000000000]
empty_29              (writeresp        ) [ 000000000000000]
ret_ln12              (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inlen">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inlen"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb_once.1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_790_1_VITIS_LOOP_44_1_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten4_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten4/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i5_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i5/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_17_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_17/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln7909_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln7909/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="u_assign16_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_assign16/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="s_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="inlen_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inlen_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in_r_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="out_r_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_writeresp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="3"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/4 empty_29/10 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln46_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="8"/>
<pin id="154" dir="0" index="2" bw="8" slack="1"/>
<pin id="155" dir="0" index="3" bw="1" slack="0"/>
<pin id="156" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/9 "/>
</bind>
</comp>

<comp id="160" class="1004" name="s_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/6 "/>
</bind>
</comp>

<comp id="172" class="1005" name="icmp_ln448_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln448 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln448_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln448/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_keccak_absorb_once_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="0" index="3" bw="64" slack="1"/>
<pin id="188" dir="0" index="4" bw="32" slack="1"/>
<pin id="189" dir="0" index="5" bw="64" slack="0"/>
<pin id="190" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln788/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_KeccakF1600_StatePermute_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="64" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln789/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="gmem_addr_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln0_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln0_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="5" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="indvar_flatten4_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="5"/>
<pin id="229" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten4_load/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i5_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="5"/>
<pin id="232" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i5_load/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_17_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="5"/>
<pin id="235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_17_load/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln7909_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="5"/>
<pin id="238" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln7909_load/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln791_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln791/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="0"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="first_iter_0_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_0/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln790_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln790/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln790_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln790_1/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln46_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln44_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln790_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln790/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln790_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="0" index="1" bw="5" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln790/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln790_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="5"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln790/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln44_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="5"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln790_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="5"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln790/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln790_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="5"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln790/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln792_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="6"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln792/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="u_assign16_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="7"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_assign16_load/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="shl_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="2"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln46_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/8 "/>
</bind>
</comp>

<comp id="339" class="1004" name="lshr_ln46_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln46/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln46_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/8 "/>
</bind>
</comp>

<comp id="349" class="1005" name="indvar_flatten4_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten4 "/>
</bind>
</comp>

<comp id="356" class="1005" name="i5_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i5 "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_17_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="370" class="1005" name="add_ln7909_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln7909 "/>
</bind>
</comp>

<comp id="377" class="1005" name="u_assign16_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="6"/>
<pin id="379" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="u_assign16 "/>
</bind>
</comp>

<comp id="383" class="1005" name="inlen_read_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inlen_read "/>
</bind>
</comp>

<comp id="388" class="1005" name="in_r_read_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_r_read "/>
</bind>
</comp>

<comp id="393" class="1005" name="gmem_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="3"/>
<pin id="395" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="399" class="1005" name="first_iter_0_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 "/>
</bind>
</comp>

<comp id="403" class="1005" name="s_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="1"/>
<pin id="405" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="trunc_ln46_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="2"/>
<pin id="410" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="413" class="1005" name="icmp_ln44_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="418" class="1005" name="icmp_ln790_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln790 "/>
</bind>
</comp>

<comp id="422" class="1005" name="trunc_ln46_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="96" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="98" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="159"><net_src comp="100" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="165"><net_src comp="84" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="74" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="183" pin=5"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="138" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="244"><net_src comp="176" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="233" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="176" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="236" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="230" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="239" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="247" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="270"><net_src comp="227" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="86" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="239" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="239" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="88" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="90" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="247" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="227" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="92" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="288" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="276" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="247" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="266" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="166" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="333"><net_src comp="94" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="338"><net_src comp="328" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="325" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="102" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="359"><net_src comp="106" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="366"><net_src comp="110" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="373"><net_src comp="114" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="380"><net_src comp="118" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="386"><net_src comp="126" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="391"><net_src comp="132" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="396"><net_src comp="201" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="402"><net_src comp="255" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="160" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="411"><net_src comp="272" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="416"><net_src comp="282" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="421"><net_src comp="294" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="345" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="151" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 9 10 11 12 13 14 }
 - Input state : 
	Port: sha3_256_hw : gmem | {2 3 }
	Port: sha3_256_hw : out_r | {1 }
	Port: sha3_256_hw : in_r | {1 }
	Port: sha3_256_hw : inlen | {1 }
	Port: sha3_256_hw : KeccakF_RoundConstants | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		select_ln791 : 1
		i : 1
		first_iter_0 : 2
		zext_ln790 : 2
		s_addr : 3
		add_ln790_1 : 1
		br_ln44 : 3
		s_load : 4
		trunc_ln46 : 2
		i_1 : 2
		icmp_ln44 : 3
		add_ln790 : 2
		icmp_ln790 : 1
		store_ln790 : 3
		store_ln44 : 3
		store_ln790 : 2
		store_ln790 : 2
		br_ln790 : 2
	State 7
		store_ln792 : 1
	State 8
		zext_ln46 : 1
		lshr_ln46 : 2
		trunc_ln46_1 : 3
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   call   |   grp_keccak_absorb_once_1_fu_183   |    2    | 31.9225 |   9336  |  18606  |    0    |
|          | grp_KeccakF1600_StatePermute_fu_194 |    0    | 18.1448 |   6605  |  16634  |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   lshr   |           lshr_ln46_fu_339          |    0    |    0    |    0    |   182   |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |         first_iter_0_fu_255         |    0    |    0    |    0    |    13   |    0    |
|   icmp   |           icmp_ln44_fu_282          |    0    |    0    |    0    |    13   |    0    |
|          |          icmp_ln790_fu_294          |    0    |    0    |    0    |    13   |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |          add_ln790_1_fu_266         |    0    |    0    |    0    |    13   |    0    |
|    add   |              i_1_fu_276             |    0    |    0    |    0    |    13   |    0    |
|          |           add_ln790_fu_288          |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|  select  |         select_ln791_fu_239         |    0    |    0    |    0    |    4    |    0    |
|          |               i_fu_247              |    0    |    0    |    0    |    3    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |        inlen_read_read_fu_126       |    0    |    0    |    0    |    0    |    0    |
|   read   |        in_r_read_read_fu_132        |    0    |    0    |    0    |    0    |    0    |
|          |        out_r_read_read_fu_138       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_144        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   write  |       write_ln46_write_fu_151       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   zext   |          zext_ln790_fu_261          |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln46_fu_335          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |          trunc_ln46_fu_272          |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln46_1_fu_345         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|            shl_ln_fu_328            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                     |    2    | 50.0672 |  15941  |  35505  |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
|KeccakF_RoundConstants|    2   |    0   |    0   |    -   |
|           s          |    4   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+
|         Total        |    6   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln7909_reg_370  |    3   |
|  first_iter_0_reg_399 |    1   |
|   gmem_addr_reg_393   |    8   |
|       i5_reg_356      |    3   |
|      i_17_reg_363     |    4   |
|   icmp_ln448_reg_172  |    1   |
|   icmp_ln44_reg_413   |    1   |
|   icmp_ln790_reg_418  |    1   |
|   in_r_read_reg_388   |   64   |
|indvar_flatten4_reg_349|    5   |
|   inlen_read_reg_383  |   32   |
|     s_addr_reg_403    |    5   |
|  trunc_ln46_1_reg_422 |    8   |
|   trunc_ln46_reg_408  |    3   |
|   u_assign16_reg_377  |   64   |
+-----------------------+--------+
|         Total         |   203  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
| grp_writeresp_fu_144 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_166  |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   12   ||  3.176  ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   50   |  15941 |  35505 |    0   |
|   Memory  |    6   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    3   |    0   |    9   |    -   |
|  Register |    -   |    -   |   203  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   53   |  16144 |  35514 |    0   |
+-----------+--------+--------+--------+--------+--------+
