<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6598148 - High performance microprocessor having variable speed system clock - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="High performance microprocessor having variable speed system clock"><meta name="DC.contributor" content="Charles H. Moore" scheme="inventor"><meta name="DC.contributor" content="Russell H. Fish, III" scheme="inventor"><meta name="DC.contributor" content="Patriot Scientific Corporation" scheme="assignee"><meta name="DC.date" content="1998-7-29" scheme="dateSubmitted"><meta name="DC.description" content="A microprocessor integrated circuit including a processing unit disposed upon an integrated circuit substrate is disclosed herein. The processing unit is designed to operate in accordance with a predefined sequence of program instructions stored within an instruction register. A memory, capable of storing information provided by the processing unit and occupying a larger area of the integrated circuit substrate than the processing unit, is also provided within the microprocessor integrated circuit. The memory may be implemented using, for example dynamic or static random-access memory. A variable output frequency system clock, such as generated by a ring oscillator, is also disposed on the integrated circuit substrate."><meta name="DC.date" content="2003-7-22" scheme="issued"><meta name="DC.relation" content="US:4680698" scheme="references"><meta name="DC.relation" content="US:5379438" scheme="references"><meta name="citation_patent_number" content="US:6598148"><meta name="citation_patent_application_number" content="US:09/124,623"><link rel="canonical" href="http://www.google.com/patents/US6598148"/><meta property="og:url" content="http://www.google.com/patents/US6598148"/><meta name="title" content="Patent US6598148 - High performance microprocessor having variable speed system clock"/><meta name="description" content="A microprocessor integrated circuit including a processing unit disposed upon an integrated circuit substrate is disclosed herein. The processing unit is designed to operate in accordance with a predefined sequence of program instructions stored within an instruction register. A memory, capable of storing information provided by the processing unit and occupying a larger area of the integrated circuit substrate than the processing unit, is also provided within the microprocessor integrated circuit. The memory may be implemented using, for example dynamic or static random-access memory. A variable output frequency system clock, such as generated by a ring oscillator, is also disposed on the integrated circuit substrate."/><meta property="og:title" content="Patent US6598148 - High performance microprocessor having variable speed system clock"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("1ojtU9bwIc-vsQTc9oG4CA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("FRA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("1ojtU9bwIc-vsQTc9oG4CA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("FRA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6598148?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6598148"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=pSBhBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6598148&amp;usg=AFQjCNGUt5HVcFBlWKIz0oZJhnJRXMZh5A" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6598148.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6598148.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6598148" style="display:none"><span itemprop="description">A microprocessor integrated circuit including a processing unit disposed upon an integrated circuit substrate is disclosed herein. The processing unit is designed to operate in accordance with a predefined sequence of program instructions stored within an instruction register. A memory, capable of storing...</span><span itemprop="url">http://www.google.com/patents/US6598148?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6598148 - High performance microprocessor having variable speed system clock</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6598148 - High performance microprocessor having variable speed system clock" title="Patent US6598148 - High performance microprocessor having variable speed system clock"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6598148 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/124,623</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jul 22, 2003</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jul 29, 1998</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Aug 3, 1989</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Lapsed</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/DE69033568D1">DE69033568D1</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE69033568T2">DE69033568T2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0497772A1">EP0497772A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0497772A4">EP0497772A4</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0786730A1">EP0786730A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0786730B1">EP0786730B1</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5440749">US5440749</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5530890">US5530890</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5604915">US5604915</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5659703">US5659703</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5784584">US5784584</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5809336">US5809336</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO1991002311A1">WO1991002311A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09124623, </span><span class="patent-bibdata-value">124623, </span><span class="patent-bibdata-value">US 6598148 B1, </span><span class="patent-bibdata-value">US 6598148B1, </span><span class="patent-bibdata-value">US-B1-6598148, </span><span class="patent-bibdata-value">US6598148 B1, </span><span class="patent-bibdata-value">US6598148B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Charles+H.+Moore%22">Charles H. Moore</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Russell+H.+Fish,+III%22">Russell H. Fish, III</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Patriot+Scientific+Corporation%22">Patriot Scientific Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6598148.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6598148.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6598148.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (2),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (69),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (58),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (10)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6598148&usg=AFQjCNGqJPHTO8N3EOyzi6qHaJLo1Q0B7w">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6598148&usg=AFQjCNHQcIqDiGnbtStysqK9Edq4MgEPog">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6598148B1%26KC%3DB1%26FT%3DD&usg=AFQjCNFmGy24tayL-og4DoYdQTTrzOBBQA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55121052" lang="EN" load-source="patent-office">High performance microprocessor having variable speed system clock</invention-title></span><br><span class="patent-number">US 6598148 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50526031" lang="EN" load-source="patent-office"> <div class="abstract">A microprocessor integrated circuit including a processing unit disposed upon an integrated circuit substrate is disclosed herein. The processing unit is designed to operate in accordance with a predefined sequence of program instructions stored within an instruction register. A memory, capable of storing information provided by the processing unit and occupying a larger area of the integrated circuit substrate than the processing unit, is also provided within the microprocessor integrated circuit. The memory may be implemented using, for example dynamic or static random-access memory. A variable output frequency system clock, such as generated by a ring oscillator, is also disposed on the integrated circuit substrate.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(20)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00014.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00014.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00015.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00015.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00016.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00016.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00017.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00017.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00018.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00018.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6598148B1/US06598148-20030722-D00019.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6598148B1/US06598148-20030722-D00019.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(13)</span></span></div><div class="patent-text"><div mxw-id="PCLM8519471" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6598148-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A microprocessor integrated circuit comprising:</div>
      <div class="claim-text">a program-controlled processing unit operative in accordance with a sequence of program instructions; </div>
      <div class="claim-text">a memory coupled to said processing unit and capable of storing information provided by said processing unit; </div>
      <div class="claim-text">a plurality of column latches coupled to the processing unit and the memory, wherein, during a read operation, a row of bits are read from the memory and stored in the column latch; and </div>
      <div class="claim-text">a variable speed system clock having an output coupled to said processing unit; </div>
      <div class="claim-text">said processing unit, said variable speed system clock, said plurality of column latches, and said memory fabricated on a single substrate, said memory using a greater area of said single substrate than said processing unit, said memory further using a majority of a total area of said single substrate. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6598148-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The microprocessor integrated circuit of <claim-ref idref="US-6598148-B1-CLM-00001">claim 1</claim-ref> wherein said memory is dynamic random-access memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6598148-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The microprocessor integrated circuit of <claim-ref idref="US-6598148-B1-CLM-00001">claim 1</claim-ref> wherein said memory is static random-access memory.</div>
    </div>
    </div> <div class="claim"> <div num="4" id="US-6598148-B1-CLM-00004" class="claim">
      <div class="claim-text">4. A microprocessor integrated circuit comprising:</div>
      <div class="claim-text">a processing unit disposed upon an integrated circuit substrate, said processing unit operating in accordance with a predefined sequence of program instructions; </div>
      <div class="claim-text">a memory coupled to said processing unit and capable of storing information provided by said processing unit, said memory occupying a larger area of said integrated circuit substrate than said processing unit said memory further occupying a majority of a total area of said single substrate; and </div>
      <div class="claim-text">a ring oscillator having a variable output frequency, wherein the ring oscillator provides a system clock to the processing unit, the ring oscillator disposed on said integrated circuit substrate. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6598148-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The microprocessor integrated circuit of <claim-ref idref="US-6598148-B1-CLM-00004">claim 4</claim-ref> wherein said memory is dynamic random-access memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6598148-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The microprocessor integrated circuit of <claim-ref idref="US-6598148-B1-CLM-00004">claim 4</claim-ref> wherein said memory is static random-access memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6598148-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The microprocessor integrated circuit of <claim-ref idref="US-6598148-B1-CLM-00004">claim 4</claim-ref> wherein said memory is capable of supporting read and write operations.</div>
    </div>
    </div> <div class="claim"> <div num="8" id="US-6598148-B1-CLM-00008" class="claim">
      <div class="claim-text">8. A microprocessor integrated circuit comprising:</div>
      <div class="claim-text">a processing unit having one or more interface ports for interprocessor communication, said processing unit being disposed on a single substrate; </div>
      <div class="claim-text">a memory disposed upon said substrate and coupled to said processing unit, said memory occupying a greater area of said substrate than said processing unit, said memory further comprising a majority of a total area of said substrate; and </div>
      <div class="claim-text">a ring oscillator having a variable output frequency, wherein the ring oscillator provides a system clock to the processing unit, the ring oscillator disposed on said substrate. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6598148-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The microprocessor integrated circuit of <claim-ref idref="US-6598148-B1-CLM-00008">claim 8</claim-ref> wherein a first of said interface ports includes a column latch, said column latch facilitating serial communication through said first of said interface ports.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6598148-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The microprocessor integrated circuit of <claim-ref idref="US-6598148-B1-CLM-00008">claim 8</claim-ref> further including memory controller means coupled to said memory for performing direct memory access data transfer through said one or more interface ports.</div>
    </div>
    </div> <div class="claim"> <div num="11" id="US-6598148-B1-CLM-00011" class="claim">
      <div class="claim-text">11. A microprocessor computational system comprising:</div>
      <div class="claim-text">a first processing unit disposed upon a first substrate; </div>
      <div class="claim-text">a first memory disposed upon said first substrate and coupled to said first processing unit, said first memory occupying a greater area of said first substrate than said first processing unit, said memory further occupying a majority of a total area of said substrate; </div>
      <div class="claim-text">a ring oscillator having a variable output frequency, wherein the ring oscillator provides a system clock to the processing unit, the ring oscillator disposed on said first substrate; and </div>
      <div class="claim-text">a second processing unit coupled to said first processing unit and configured for interprocessor communication with said first processing unit. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6598148-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The microprocessor computational system of <claim-ref idref="US-6598148-B1-CLM-00011">claim 11</claim-ref> wherein said second processing unit and a second memory are disposed upon a second substrate, said second memory occupying a greater area of said second substrate than said second processing unit said second memory further occupying a majority of a total area of said substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6598148-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The multiprocessor computational system of <claim-ref idref="US-6598148-B1-CLM-00011">claim 11</claim-ref> wherein said first processing unit includes an interface port for establishing said interprocessor communication between an internal register of said first processing unit and second processing unit.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53960291" lang="EN" load-source="patent-office" class="description">
    <p>This application is a divisional of U.S. patent application No. 08/484,918, filed Jun. 7, 1995, now U.S. Pat. No. 5,809,336 which is a divisional of U.S. patent application No. 07/389,334, filed Aug. 3, 1989 now U.S. Pat. No. 5,982,231.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention relates generally to a simplified, reduced instruction set computer (RISC) microprocessor. More particularly, it relates to such a microprocessor which is capable of performance levels of, for example, 20 million instructions per second (MIPS) at a price of, for example, 20 dollars.</p>
    <p>2. Description of the Prior Art</p>
    <p>Since the invention of the microprocessor, improvements in its design have taken two different approaches. In the first approach, a brute force gain in performance has been achieved through the provision of greater numbers of faster transistors in the microprocessor integrated circuit and an instruction set of increased complexity. This approach is exemplified by the Motorola 68000 and Intel 80X86 microprocessor families. The trend in this approach is to larger die sizes and packages, with hundreds of pinouts.</p>
    <p>More recently, it has been perceived that performance gains can be achieved through comparative simplicity, both in the microprocessor integrated circuit itself and in its instruction set. This second approach provides RISC microprocessors, and is exemplified by the Sun SPARC and the Intel 8960 microprocessors. However, even with this approach as conventionally practiced, the packages for the microprocessor are large, in order to accommodate the large number of pinouts that continue to be employed. A need therefore remains for further simplification of high performance microprocessors.</p>
    <p>With conventional high performance microprocessors, fast static memories are required for direct connection to the microprocessors in order to allow memory accesses that are fast enough to keep up with the microprocessors. Slower dynamic random access memories (DRAMs) are used with such microprocessors only in a hierarchical memory arrangement, with the static memories acting as a buffer between the microprocessors and the DRAMs. The necessity to use static memories increases cost of the resulting systems.</p>
    <p>Conventional microprocessors provide direct memory accesses (DMA) for system peripheral units through DMA controllers, which may be located on the microprocessor integrated circuit, or provided separately. Such DMA controllers can provide routine handling of DMA requests and responses, but some processing by the main central processing unit (CPU) of the microprocessor is required.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>Accordingly, it is an object of this invention to provide a microprocessor with a reduced pin count and cost compared to conventional microprocessors.</p>
    <p>It is another object of the invention to provide a high performance microprocessor that can be directly connected to DRAMs without sacrificing microprocessor speed.</p>
    <p>It is a further object of the invention to provide a high performance microprocessor in which DMA does not require use of the main CPU during DMA requests and responses and which provides very rapid DMA response with predictable response times.</p>
    <p>The attainment of these and related objects may be achieved through use of the novel high performance, low cost microprocessor herein disclosed. The microprocessor integrated circuit includes a processing unit disposed upon an integrated circuit substrate. In a preferred implementation the processing unit operates in accordance with a predefined sequence of program instructions stored within an instruction register. A memory, capable of storing information provided by the processing unit and occupying a larger area of the integrated circuit substrate than the processing unit, is also provided within the microprocessor integrated circuit. The memory may be implemented using, for example, dynamic or static random-access memory.</p>
    <p>The attainment of the foregoing and related objects, advantages and features of the invention should be more readily apparent to those skilled in the art, after review of the following more detailed description of the invention, taken together with the drawings, in which:</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is an external, plan view of an integrated circuit package incorporating a microprocessor in accordance with the invention.</p>
    <p>FIG. 2 is a block diagram of a microprocessor in accordance with the invention.</p>
    <p>FIG. 3 is a block diagram of a portion of a data processing system incorporating the microprocessor of FIGS. 1 and 2.</p>
    <p>FIG. 4 is a more detailed block diagram of a portion of the microprocessor shown in FIG. <b>2</b>.</p>
    <p>FIG. 5 is a more detailed block diagram of another portion of the microprocessor shown in FIG. <b>2</b>.</p>
    <p>FIG. 6 is a block diagram of another portion of the data processing system shown in part in FIG. <b>3</b> and incorporating the microprocessor of FIGS. 1-2 and <b>4</b>-<b>5</b>.</p>
    <p>FIGS. 7 and 8 are layout diagrams for the data processing system shown in part in FIGS. 3 and 6.</p>
    <p>FIG. 9 is a layout diagram of a second embodiment of a microprocessor in accordance with the invention in a data processing system on a single integrated circuit.</p>
    <p>FIG. 10 is a more detailed block diagram of a portion of the data processing system of FIGS. 7 and 8.</p>
    <p>FIG. 11 is a timing diagram useful for understanding operation of the system portion shown in FIG. <b>12</b>.</p>
    <p>FIG. 12 is another more detailed block diagram of a further portion of the data processing system of FIGS. 7 and 8.</p>
    <p>FIG. 13 is a more detailed block diagram of a portion of the microprocessor shown in FIG. <b>2</b>.</p>
    <p>FIG. 14 is a more detailed block and schematic diagram of a portion of the system shown in FIGS. <b>3</b> and <b>7</b>-<b>8</b>.</p>
    <p>FIG. 15 is a graph useful for understanding operation of the system portion shown in FIG. <b>14</b>.</p>
    <p>FIG. 16 is a more detailed block diagram showing part of the system portion shown in FIG. <b>4</b>.</p>
    <p>FIG. 17 is a more detailed block diagram of a portion of the microprocessor shown in FIG. <b>2</b>.</p>
    <p>FIG. 18 is a more detailed block diagram of part of the microprocessor portion shown in FIG. <b>17</b>.</p>
    <p>FIG. 19 is a set of waveform diagrams useful for understanding operation of the part of the microprocessor portion shown in FIG. <b>18</b>.</p>
    <p>FIG. 20 is a more detailed block diagram showing another part of the system portion shown in FIG. <b>4</b>.</p>
    <p>FIG. 21 is a more detailed block diagram showing another part of the system portion shown in FIG. <b>4</b>.</p>
    <p>FIGS. 22 and 23 are more detailed block diagrams showing another part of the system portion shown in FIG. <b>4</b>.</p>
    <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p>OVERVIEW</p>
    <p>The microprocessor of this invention is desirably implemented as a 32-bit microprocessor optimized for:</p>
    <p>HIGH EXECUTION SPEED, and</p>
    <p>LOW SYSTEM COST.</p>
    <p>In this embodiment, the microprocessor can be thought of as 20 MIPS for 20 dollars. Important distinguishing features of the microprocessor are:</p>
    <p>Uses low-cost commodity DYNAMIC RAMS to run 20 MIPS</p>
    <p>4 instruction fetch per memory cycle</p>
    <p>On-chip fast page-mode memory management</p>
    <p>Runs fast without external cache</p>
    <p>Requires few interfacing chips</p>
    <p>Crams 32-bit CPU in 44 pin SOJ package</p>
    <p>The instruction set is organized so that most operations can be specified with 8-bit instructions. Two positive products of this philosophy are:</p>
    <p>Programs are smaller,</p>
    <p>Programs can execute much faster.</p>
    <p>The bottleneck in most computer systems is the memory bus. The bus is used to fetch instructions and fetch and store data. The ability to fetch four instructions in a single memory bus cycle significantly increases the bus availability to handle data.</p>
    <p>Turning now to the drawings, more particularly to FIG. 1, there is shown a packaged 32-bit microprocessor <b>50</b> in a 44-pin plastic leadless chip carrier, shown approximately 100 times its actual size of about 0.8 inch on a side. The fact that the microprocessor <b>50</b> is provided as a 44-pin package represents a substantial departure from typical microprocessor packages, which usually have about 200 input/output (I/O) pins. The microprocessor <b>50</b> is rated at 20 million instructions per second (MIPS). Address and data lines <b>52</b>, also labelled D<b>0</b>-D<b>31</b>, are shared for addresses and data without speed penalty as a result of the manner in which the microprocessor <b>50</b> operates, as will be explained below.</p>
    <p>DYNAMIC RAM</p>
    <p>In addition to the low cost 44-pin package, another unusual aspect of the high performance microprocessor <b>50</b> is that it operates directly with dynamic random access memories (DRAMs), as shown by row address strobe (RAS) and column address strobe (CAS) I/O pins <b>54</b>. The other I/O pins for the microprocessor <b>50</b> include VDD pins <b>56</b>, VSS pins <b>58</b>, output enable pin <b>60</b>, write pin <b>62</b>, clock pin <b>64</b> and reset pin <b>66</b>.</p>
    <p>All high speed computers require high speed and expensive memory to keep up. The highest speed static RAM memories cost as much as ten times as much as slower dynamic RAMs. This microprocessor has been optimized to use low-cost dynamic RAM in high-speed page-mode. Page-mode dynamic RAMs offer static RAM performance without the cost penalty. For example, low-cost 85 nsec. dynamic RAMs access at 25 nsec when operated in fast page-mode. Integrated fast page-mode control on the microprocessor chip simplifies system interfacing and results in a faster system.</p>
    <p>Details of the microprocessor <b>50</b> are shown in FIG. <b>2</b>. The microprocessor <b>50</b> includes a main central processing unit (CPU) <b>70</b> and a separate direct memory access (DMA) CPU <b>72</b> in a single integrated circuit making up the microprocessor <b>50</b>. The main CPU <b>70</b> has a first <b>16</b> deep push down stack <b>74</b>, which has a top item register <b>76</b> and a next item register <b>78</b>, respectively connected to provide inputs to an arithmetic logic unit (ALU) <b>80</b> by lines <b>82</b> and <b>84</b>. An output of the ALU <b>80</b> is connected to the top item register <b>76</b> by line <b>86</b>. The output of the top item register at <b>82</b> is also connected by line <b>88</b> to an internal data bus <b>90</b>.</p>
    <p>A loop counter <b>92</b> is connected to a decrementer <b>94</b> by lines <b>96</b> and <b>98</b>. The loop counter <b>92</b> is bidirectionally connected to the internal data bus <b>90</b> by line <b>100</b>. Stack pointer <b>102</b>, return stack pointer <b>104</b>, mode register <b>106</b> and instruction register <b>108</b> are also connected to the internal data bus <b>90</b> by lines <b>110</b>, <b>112</b>, <b>114</b> and <b>116</b>, respectively. The internal data bus <b>90</b> is connected to memory controller <b>118</b> and to gate <b>120</b>. The gate <b>120</b> provides inputs on lines <b>122</b>, <b>124</b>, and <b>126</b> to X register <b>128</b>, program counter <b>130</b> and Y register <b>132</b> of return push down stack <b>134</b>. The X register <b>128</b>, program counter <b>130</b> and Y register <b>132</b> provide outputs to internal address bus <b>136</b> on lines <b>138</b>, <b>140</b> and <b>142</b>. The internal address bus provides inputs to the memory controller <b>118</b> and to an incrementer <b>144</b>. The incrementer <b>144</b> provides inputs to the X register, program counter and Y register via lines <b>146</b>, <b>122</b>, <b>124</b> and <b>126</b>. The DMA CPU <b>72</b> provides inputs to the memory controller <b>118</b> on line <b>148</b>. The memory controller <b>118</b> is connected to a RAM (not shown) by address/data bus <b>151</b> and control lines <b>153</b>.</p>
    <p>FIG. 2 shows that the microprocessor <b>50</b> has a simple architecture. Prior art RISC microprocessors are substantially more complex in design. For example, the SPARC RISC microprocessor has three times the gates of the microprocessor <b>50</b>, and the Intel 8960 RISC microprocessor has 20 times the gates of the microprocessor <b>50</b>. The speed of this microprocessor is in substantial part due to this simplicity. The architecture incorporates push down stacks and register write to achieve this simplicity.</p>
    <p>The microprocessor <b>50</b> incorporates an I/O that has been tuned to make heavy use of resources provided on the integrated circuit chip. On chip latches allow use of the same I/O circuits to handle three different things: column addressing, row addressing and data, with a slight to non-existent speed penalty. This triple bus multiplexing results in fewer buffers to expand, fewer interconnection lines, fewer I/O pins and fewer internal buffers.</p>
    <p>The provision of on-chip DRAM control gives a performance equal to that obtained with the use of static RAMs. As a result, memory is provided at 1/4 the system cost of static RAM used in most RISC systems.</p>
    <p>The microprocessor <b>50</b> fetches 4 instructions per memory cycle; the instructions are in an 8-bit format, and this is a 32-bit microprocessor. System speed is therefore 4 times the memory bus bandwidth. This ability enables the microprocessor to break the Von Neumann bottleneck of the speed of getting the next instruction. This mode of operation is possible because of the use of a push down stack and register array. The push down stack allows the use of implied addresses, rather than the prior art technique of explicit addresses for two sources and a destination.</p>
    <p>Most instructions execute in 20 nanoseconds in the microprocessor <b>50</b>. The microprocessor can therefore execute instructions at 50 peak MIPS without pipeline delays. This is a function of the small number of gates in the microprocessor <b>50</b> and the high degree of parallelism in the architecture of the microprocessor.</p>
    <p>FIG. 3 shows how column and row addresses are multiplexed on lines D<b>8</b>-D<b>14</b> of the microprocessor <b>50</b> for addressing DRAM <b>150</b> from I/O pins <b>52</b>. The DRAM <b>150</b> is one of eight, but only one DRAM <b>150</b> has been shown for clarity. As shown, the lines D<b>11</b>-D<b>18</b> are respectively connected to row address inputs A<b>0</b>-A<b>8</b> of the DRAM <b>150</b>. Additionally, lines D<b>12</b>-D<b>15</b> are connected to the data inputs DQ<b>1</b>-DQ<b>4</b> of the DRAM <b>150</b>. The output enable, write and column address strobe pins <b>54</b> are respectively connected to the output enable, write and column address strobe inputs of the DRAM <b>150</b> by lines <b>152</b>. The row address strobe pin <b>54</b> is connected through row address strobe decode logic <b>154</b> to the row address strobe input of the DRAM <b>150</b> by lines <b>156</b> and <b>158</b>.</p>
    <p>D<b>0</b>-D<b>7</b> pins <b>52</b> (FIG. 1) are idle when the microprocessor <b>50</b> is outputting multiplexed row and column addresses on D<b>11</b>D<b>18</b> pins <b>52</b>. The D<b>0</b>-D<b>7</b> pins <b>52</b> can therefore simultaneously be used for I/O when right justified I/O is desired. Simultaneous addressing and I/O can therefore be carried out.</p>
    <p>FIG. 4 shows how the microprocessor <b>50</b> is able to achieve performance equal to the use of static RAMS with DRAMs through multiple instruction fetch in a single clock cycle and instruction fetch-ahead. Instruction register <b>108</b> receives four 8-bit byte instruction words <b>1</b>-<b>4</b> on 32-bit internal data bus <b>90</b>. The four instruction byte <b>1</b>-<b>4</b> locations of the instruction register <b>108</b> are connected to multiplexer <b>170</b> by busses <b>172</b>, <b>174</b>, <b>176</b> and <b>178</b>, respectively. A microprogram counter <b>180</b> is connected to the multiplexer <b>170</b> by lines <b>182</b>. The multiplexer <b>170</b> is connected to decoder <b>184</b> by bus <b>186</b>. The decoder <b>184</b> provides internal signals to the rest of the microprocessor <b>50</b> on lines <b>188</b>.</p>
    <p>Most significant bits <b>190</b> of each instruction byte <b>1</b>-<b>4</b> location are connected to a 4-input decoder <b>192</b> by lines <b>194</b>. The output of decoder <b>192</b> is connected to memory controller <b>118</b> by line <b>196</b>. Program counter <b>130</b> is connected to memory controller <b>118</b> by internal address bus <b>136</b>, and the instruction register <b>108</b> is connected to the memory controller <b>118</b> by the internal data bus <b>90</b>. Address/data bus <b>198</b> and control bus <b>200</b> are connected to the DRAMS <b>150</b> (FIG. <b>3</b>).</p>
    <p>In operation, when the most significant bits <b>190</b> of remaining instructions <b>1</b>-<b>4</b> are “1” in a clock cycle of the microprocessor <b>50</b>, there are no memory reference instructions in the queue. The output of decoder <b>192</b> on line <b>196</b> requests an instruction fetch ahead by memory controller <b>118</b> without interference with other accesses. While the current instructions in instruction register <b>108</b> are executing, the memory controller <b>118</b> obtains the address of the next set of four instructions from program counter <b>130</b> and obtains that set of instructions. By the time the current set of instructions has completed execution, the next set of instructions is ready for loading into the instruction register.</p>
    <p>Details of the DMA CPU <b>72</b> are provided in FIG. <b>5</b>. Internal data bus <b>90</b> is connected to memory controller <b>118</b> and to DMA instruction register <b>210</b>. The DMA instruction register <b>210</b> is connected to DMA program counter <b>212</b> by bus <b>214</b>, to transfer size counter <b>216</b> by bus <b>218</b> and to timed transfer interval counter <b>220</b> by bus <b>222</b>. The DMA instruction register <b>210</b> is also connected to DMA I/O and RAM address register <b>224</b> by line <b>226</b>. The DMA I/O and RAM address register <b>224</b> is connected to the memory controller <b>118</b> by memory cycle request line <b>228</b> and bus <b>230</b>. The DMA program counter <b>212</b> is connected to the internal address bus <b>136</b> by bus <b>232</b>. The transfer size counter <b>216</b> is connected to a DMA instruction done decrementer <b>234</b> by lines <b>236</b> and <b>238</b>. The decrementer <b>234</b> receives a control input on memory cycle acknowledge line <b>240</b>. When transfer size counter <b>216</b> has completed its count, it provides a control signal to DMA program counter <b>212</b> on line <b>242</b>. Timed transfer interval counter <b>220</b> is connected to decrementer <b>244</b> by lines <b>246</b> and <b>248</b>. The decrementer <b>244</b> receives a control input from a microprocessor system clock on line <b>250</b>.</p>
    <p>The DMA CPU <b>72</b> controls itself and has the ability to fetch and execute instructions. It operates as a co-processor to the main CPU <b>70</b> (FIG. 2) for time specific processing.</p>
    <p>FIG. 6 shows how the microprocessor <b>50</b> is connected to an electrically programmable read only memory (EPROM) <b>260</b> by reconfiguring the data lines <b>52</b> so that some of the data lines <b>52</b> are input lines and some of them are output lines. Data lines <b>52</b> D<b>0</b>-D<b>7</b> provide data to and from corresponding data terminals <b>262</b> of the EPROM <b>260</b>. Data lines <b>52</b> D<b>9</b>-D<b>18</b> provide addresses to address terminals <b>264</b> of the EPROM <b>260</b>. Data lines <b>52</b> D<b>19</b>-D<b>31</b> provide inputs from the microprocessor <b>50</b> to memory and I/O decode logic <b>266</b>. RAS <b>0</b>/<b>1</b> control line <b>268</b> provides a control signal for determining whether the memory and I/O decode logic provides a DRAM RAS output on line <b>270</b> or a column enable output for the EPROM <b>260</b> on line <b>272</b>. Column address strobe terminal <b>60</b> of the microprocessor <b>50</b> provides an output enable signal on line <b>274</b> to the corresponding terminal <b>276</b> of the EPROM <b>260</b>.</p>
    <p>FIGS. 7 and 8 show the front and back of a one card data processing system <b>280</b> incorporating the microprocessor <b>50</b>, MSM514258-10 type DRAMs <b>150</b> totalling 2 megabytes, a Motorola 50 MegaHertz crystal oscillator clock <b>282</b>, I/O circuits <b>284</b> and a 27256 type EPROM <b>260</b>. The I/O circuits <b>284</b> include a 74HC04 type high speed hex inverter circuit <b>286</b>, an IDT39C828 type 10-bit inverting buffer circuit <b>288</b>, an IDT39C822 type 10-bit inverting register circuit <b>290</b>, and two IDT39C823 type 9-bit non-inverting register circuits <b>292</b>. The card <b>280</b> is completed with a MAX12V type DC—DC converter circuit <b>294</b>, 34-pin dual AMP type headers <b>296</b>, a coaxial female power connector <b>298</b>, and a 3-pin AMP right angle header <b>300</b>. The card <b>280</b> is a low cost, imbeddable product that can be incorporated in larger systems or used as an internal development tool.</p>
    <p>The microprocessor <b>50</b> is a very high performance (50 MHz) RISC influenced 32-bit CPU designed to work closely with dynamic RAM. Clock for clock, the microprocessor <b>50</b> approaches the theoretical performance limits possible with a single CPU configuration. Eventually, the microprocessor <b>50</b> and any other processor is limited by the bus bandwidth and the number of bus paths. The critical conduit is between the CPU and memory.</p>
    <p>One solution to the bus bandwidth/bus path problem is to integrate a CPU directly onto the memory chips, giving every memory a direct bus to the CPU. FIG. 9 shows another microprocessor <b>310</b> that is provided integrally with 1 megabit of DRAM <b>311</b> in a single integrated circuit <b>312</b>. Until the present invention, this solution has not been practical, because most high performance CPUs require from 500,000 to 1,000,000 transistors and enormous die sizes just by themselves. The microprocessor <b>310</b> is equivalent to the microprocessor <b>50</b> in FIGS. 1-8. The microprocessors <b>50</b> and <b>310</b> are the most transistor efficient high performance CPUs in existence, requiring fewer than 50,000 transistors for dual processors <b>70</b> and <b>72</b> (FIG. 2) or <b>314</b> and <b>316</b> (less memory). The very high speed of the microprocessors <b>50</b> and <b>310</b> is to a certain extent a function of the small number of active devices. In essence, the less silicon gets in the way, the faster the electrons can get where they are going.</p>
    <p>The microprocessor <b>310</b> is therefore the only CPU suitable for integration on the memory chip die <b>312</b>. Some simple modifications to the basic microprocessor <b>50</b> to take advantage of the proximity to the DRAM array <b>311</b> can also increase the microprocessor <b>50</b> clock speed by 50 percent, and probably more.</p>
    <p>The microprocessor <b>310</b> core on board the DRAM die <b>312</b> provides most of the speed and functionality required for a large group of applications from automotive to peripheral control. However, the integrated CPU <b>310</b>/DRAM <b>311</b> concept has the potential to redefine significantly the way multiprocessor solutions can solve a spectrum of very compute intensive problems. The CPU <b>310</b>/DRAM<b>311</b> combination eliminates the Von Neumann bottleneck by distributing it across numerous CPU/DRAM chips <b>312</b>. The microprocessor <b>310</b> is a particularly good core for multiprocessing, since it was designed with the SDI targeting array in mind, and provisions were made for efficient interprocessor communications.</p>
    <p>Traditional multiprocessor implementations have been very expensive in addition to being unable to exploit fully the available CPU horsepower. Multiprocessor systems have typically been built up from numerous board level or box level computers. The result is usually an immense amount of hardware with corresponding, wiring, power consumption and communications problems. By the time the systems are interconnected, as much as 50 percent of the bus speed has been utilized just getting through the interfaces.</p>
    <p>In addition, multiprocessor system software has been scarce. A multiprocessor system can easily be crippled by an inadequate load-sharing algorithm in the system software, which allows one CPU to do a great deal of work and the others to be idle. Great strides have been made recently in systems software, and even UNIX V.4 may be enhanced to support multiprocessing. Several commercial products from such manufacturers as DUAL Systems and UNISOFT do a credible job on 68030 type microprocessor systems now.</p>
    <p>The microprocessor <b>310</b> architecture eliminates most of the interface friction, since up to <b>64</b> CPU <b>310</b> RAM <b>311</b> processors should be able to intercommunicate without buffers or latches. Each chip <b>312</b> has about 40 MIPS raw speed, because placing the DRAM <b>311</b> next to the CPU <b>310</b> allows the microprocessor <b>310</b> instruction cycle to be cut in half, compared to the microprocessor <b>50</b>. A <b>64</b> chip array of these chips <b>312</b> is more powerful than any other existing computer. Such an array fits on a 3×5 card, cost less than a FAX machine, and draw about the same power as a small television.</p>
    <p>Dramatic changes in price/performance always reshape existing applications and almost always create new ones. The introduction of microprocessors in the mid 1970s created video games, personal computers, automotive computers, electronically controlled appliances, and low cost computer peripherals.</p>
    <p>The integrated circuit <b>312</b> will find applications in all of the above areas, plus create some new ones. A common generic parallel processing algorithm handles convolution/Fast Fourier Transform (FFT)/pattern recognition. Interesting product possibilities using the integrated circuit <b>312</b> include high speed reading machines, real-time speech recognition, spoken language translation, real-time robot vision, a product to identify people by their faces, and an automotive or aviation collision avoidance system.</p>
    <p>A real time processor for enhancing high density television (HDTV) images, or compressing the HDTV information into a smaller bandwidth, would be very feasible. The load sharing in HDTV could be very straightforward. Splitting up the task according to color and frame would require 6, 9 or 12 processors. Practical implementation might require 4 meg RAMs integrated with the microprocessor <b>310</b>.</p>
    <p>The microprocessor <b>310</b> has the following specifications:</p>
    <p>CONTROL LINES</p>
    <p>4—POWER/GROUND</p>
    <p>1—CLOCK</p>
    <p>32—DATA I/O</p>
    <p>4—SYSTEM CONTROL</p>
    <p>EXTERNAL MEMORY FETCH</p>
    <p>EXTERNAL MEMORY FETCH AUTOINCREMENT X</p>
    <p>EXTERNAL MEMORY FETCH AUTOINCREMENT Y</p>
    <p>EXTERNAL MEMORY WRITE</p>
    <p>EXTERNAL MEMORY WRITE AUTOINCREMENT X</p>
    <p>EXTERNAL MEMORY WRITE AUTOINCREMENT Y</p>
    <p>EXTERNAL PROM FETCH</p>
    <p>LOAD ALL X REGISTERS</p>
    <p>LOAD ALL Y REGISTERS</p>
    <p>LOAD ALL PC REGISTERS</p>
    <p>EXCHANGE X AND Y</p>
    <p>INSTRUCTION FETCH</p>
    <p>ADD TO PC</p>
    <p>ADD TO X</p>
    <p>WRITE MAPPING REGISTER</p>
    <p>READ MAPPING REGISTER</p>
    <p>REGISTER CONFIGURATION</p>
    <p>MICROPROCESSOR <b>310</b> CPU <b>316</b> CORE</p>
    <p>COLUMN LATCH<b>1</b> (1024 BITS) 32×32 MUX</p>
    <p>STACK POINTER (16 BITS)</p>
    <p>COLUMN LATCH<b>2</b> (1024 BITS) 32×32 MUX</p>
    <p>RSTACK POINTER (16 BITS)</p>
    <p>PROGRAM COUNTER 32 BITS</p>
    <p>X<b>0</b> REGISTER 32 BITS (ACTIVATED ONLY FOR ON-CHIP ACCESSES)</p>
    <p>Y<b>0</b> REGISTER 32 BITS (ACTIVATED ONLY FOR ON-CHIP ACCESSES)</p>
    <p>LOOP COUNTER 32 BITS</p>
    <p>DMA CPU <b>314</b> CORE</p>
    <p>DMA PROGRAM COUNTER 24 BITS</p>
    <p>INSTRUCTION REGISTER 32 BITS</p>
    <p>I/O &amp; RAM ADDRESS REGISTER 32 BITS</p>
    <p>TRANSFER SIZE COUNTER 12 BITS</p>
    <p>INTERVAL COUNTER 12 BITS</p>
    <p>To offer memory expansion for the basic chip <b>312</b>, an intelligent DRAM can be produced. This chip will be optimized for high speed operation with the integrated circuit <b>312</b> by having three on-chip address registers: Program Counter, X Register and Y register. As a result, to access the intelligent DRAM, no address is required, and a total access cycle could be as short as 10 nsec. Each expansion DRAM would maintain its own copy of the three registers and would be identified by a code specifying its memory address. Incrementing and adding to the three registers will actually take place on the memory chips. A maximum of 64 intelligent DRAM peripherals would allow a large system to be created without sacrificing speed by introducing multiplexers or buffers.</p>
    <p>There are certain differences between the microprocessor <b>310</b> and the microprocessor <b>50</b> that arise from providing the microprocessor <b>310</b> on the same die <b>312</b> with the DRAM <b>311</b>. Integrating the DRAM <b>311</b> allows architectural changes in the microprocessor <b>310</b> logic to take advantage of existing on-chip DRAM <b>311</b> circuitry. Row and column design is inherent in memory architecture. The DRAMs <b>311</b> access random bits in a memory array by first selecting a row of 1024 bits, storing them into a column latch, and then selecting one of the bits as the data to be read or written.</p>
    <p>The time required to access the data is split between the row access and the column access. Selecting data already stored in a column latch is faster than selecting a random bit by at least a factor of six. The microprocessor <b>310</b> takes advantage of this high speed by creating a number of column latches and using them as caches and shift registers. Selecting a new row of information may be thought of as performing a 1024-bit read or write with the resulting immense bus bandwidth.</p>
    <p>1. The microprocessor <b>50</b> treats its 32-bit instruction register <b>108</b> (see FIGS. 2 and 4) as a cache for four 8-bit instructions. Since the DRAM <b>311</b> maintains a 1024-bit latch for the column bits, the microprocessor <b>310</b> treats the column latch as a cache for 128 8-bit instructions. Therefore, the next instruction will almost always be already present in the cache. Long loops within the cache are also possible and more useful than the 4 instruction loops in the microprocessor <b>50</b>.</p>
    <p>2 The microprocessor <b>50</b> uses two 16×32-bit deep register arrays <b>74</b> and <b>134</b> (FIG. 2) for the parameter stack and the return stack. The microprocessor <b>310</b> creates two other 1024-bit column latches to provide the equivalent of two 32×32-bit arrays, which can be accessed twice as fast as a register array.</p>
    <p>3. The microprocessor <b>50</b> has a DMA capability which can be used for I/O to a video shift register. The microprocessor <b>310</b> uses yet another 1024-bit column latch as a long video shift register to drive a CRT display directly. For color displays, three on-chip shift registers could also be used. These shift registers can transfer pixels at a maximum of 100 MHz.</p>
    <p>4. The microprocessor <b>50</b> accesses memory via an external 32-bit bus. Most of the memory <b>311</b> for the microprocessor <b>310</b> is on the same die <b>312</b>. External access to more memory is made using an 8-bit bus. The result is a smaller die, smaller package and lower power consumption than the microprocessor <b>50</b>.</p>
    <p>5. The microprocessor <b>50</b> consumes about a third of its operating power charging and discharging the I/O pins and associated capacitances. The DRAMs <b>150</b> (FIG. 8) connected to the microprocessor <b>50</b> dissipate most of their power in the I/O drivers. A microprocessor <b>310</b> system will consume about one-tenth the power of a microprocessor <b>50</b> system, since having the DRAM <b>311</b> next to the processor <b>310</b> eliminates most of the external capacitances to be charged and discharged.</p>
    <p>6. Multiprocessing means splitting a computing task between numerous processors in order to speed up the solution. The popularity of multiprocessing is limited by the expense of current individual processors as well as the limited interprocessor communications ability. The microprocessor <b>310</b> is an excellent multiprocessor candidate, since the chip <b>312</b> is a monolithic computer complete with memory, rendering it low-cost and physically compact.</p>
    <p>The shift registers implemented with the microprocessor <b>310</b> to perform video output can also be configured as interprocessor communication links. The INMOS transputer attempted a similar strategy, but at much lower speed and without the performance benefits inherent in the microprocessor <b>310</b> column latch architecture. Serial I/O is a prerequisite for many multiprocessor topologies because of the many neighbor processors which communicate. A cube has 6 neighbors. Each neighbor communicates using these lines:</p>
    <p>DATA IN</p>
    <p>CLOCK IN</p>
    <p>READY FOR DATA</p>
    <p>DATA OUT</p>
    <p>DATA READY?</p>
    <p>CLOCK OUT</p>
    <p>A special start up sequence is used to initialize the on-chip DRAM <b>311</b> in each of the processors.</p>
    <p>The microprocessor <b>310</b> column latch architecture allows neighbor processors to deliver information directly to internal registers or even instruction caches of other chips <b>312</b>. This technique is not used with existing processors, because it only improves performance in a tightly coupled DRAM system.</p>
    <p>7. The microprocessor <b>50</b> architecture offers two types of looping structures: LOOP-IF-DONE and MICRO-LOOP. The former takes an 8-bit to 24-bit operand to describe the entry point to the loop address. The latter performs a loop entirely within the 4 instruction queue and the loop entry point is implied as the first instruction in the queue. Loops entirely within the queue run without external instruction fetches and execute up to three times as fast as the long loop construct. The microprocessor <b>310</b> retains both constructs with a few differences. The microprocessor <b>310</b> microloop functions in the same fashion as the microprocessor <b>50</b> operation, except the queue is 1024-bits or 128 8-bit instructions long. The microprocessor <b>310</b> microloop can therefore contain jumps, branches, calls and immediate operations not possible in the 4 8-bit instruction microprocessor <b>50</b> queue.</p>
    <p>Microloops in the microprocessor <b>50</b> can only perform simple block move and compare functions. The larger microprocessor <b>310</b> queue allows entire digital signal processing or floating point algorithms to loop at high speed in the queue.</p>
    <p>The microprocessor <b>50</b> offers four instructions to redirect execution:</p>
    <p>CALL</p>
    <p>BRANCH</p>
    <p>BRANCH-IF-ZERO</p>
    <p>LOOP-IF-NOT-DONE</p>
    <p>These instructions take a variable length address operand 8, 16 or 24 bits long. The microprocessor <b>50</b> next address logic treats the three operands similarly by adding or subtracting them to the current program counter. For the microprocessor <b>310</b>, the 16 and 24-bit operands function in the same manner as the 16 and 24-bit operands in the microprocessor <b>50</b>. The 8-bit class operands are reserved to operate entirely within the instruction queue. Next address decisions can therefore be made quickly, because only 10 bits of addresses are affected, rather than 32. There is no carry or borrow generated past the 10 bits.</p>
    <p>8. The microprocessor <b>310</b> CPU <b>316</b> resides on an already crowded DRAM die <b>312</b>. To keep chip size as small as possible, the DMA processor <b>72</b> of the microprocessor <b>50</b> has been replaced with a more traditional DMA controller <b>314</b>. DMA is used with the microprocessor <b>310</b> to perform the following functions:</p>
    <p>Video output to a CRT</p>
    <p>Multiprocessor serial communications</p>
    <p>8-bit parallel I/O</p>
    <p>The DMA controller <b>314</b> can maintain both serial and parallel transfers simultaneously. The following DMA sources and destinations are supported by the microprocessor <b>310</b>:</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="4"> <colspec colname="offset" colwidth="14pt" align="left"> </colspec> <colspec colname="1" colwidth="84pt" align="left"> </colspec> <colspec colname="2" colwidth="49pt" align="left"> </colspec> <colspec colname="3" colwidth="70pt" align="left"> </colspec> <thead> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="offset" nameend="3" align="center" rowsep="1" class="description-td" colspan="4"> </td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">DESCRIPTION</td>
                <td class="description-td">I/O</td>
                <td class="description-td">LINES</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="offset" nameend="3" align="center" rowsep="1" class="description-td" colspan="4"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">1. Video shift register</td>
                <td class="description-td">OUTPUT</td>
                <td class="description-td">1 to 3</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">2. Multiprocessor serial</td>
                <td class="description-td">BOTH</td>
                <td class="description-td">6 lines/channel</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">3. 8-bit parallel</td>
                <td class="description-td">BOTH</td>
                <td class="description-td">8 data, 4 control</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="offset" nameend="3" align="center" rowsep="1" class="description-td" colspan="4"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>The three sources use separate 1024-bit buffers and separate I/O pins. Therefore, all three may be active simultaneously without interference.</p>
    <p>The microprocessor <b>310</b> can be implemented with either a single multiprocessor serial buffer or separate receive and sending buffers for each channel, allowing simultaneous bidirectional communications with six neighbors simultaneously.</p>
    <p>FIGS. 10 and 11 provide details of the PROM DMA used in the microprocessor <b>50</b>. The microprocessor <b>50</b> executes faster than all but the fastest PROMs. PROMS are used in a microprocessor <b>50</b> system to store program segments and perhaps entire programs. The microprocessor <b>50</b> provides a feature on power-up to allow programs to be loaded from low-cost, slow speed PROMs into high speed DRAM for execution. The logic which performs this function is part of the DMA memory controller <b>118</b>. The operation is similar to DMA, but not identical, since four 8-bit bytes must be assembled on the microprocessor <b>50</b> chip, then written to the DRAM <b>150</b>.</p>
    <p>The microprocessor <b>50</b> directly interfaces to DRAM <b>150</b> over a triple multiplexed data and address bus <b>350</b>, which carries RAS addresses, CAS addresses and data. The EPROM <b>260</b>, on the other hand, is read with non-multiplexed busses. The microprocessor <b>50</b> therefore has a special mode which unmultiplexes the data and address lines to read 8 bits of EPROM data. Four 8-bit bytes are read in this fashion. The multiplexed bus <b>350</b> is turned back on, and the data is written to the DRAM <b>150</b>.</p>
    <p>When the microprocessor <b>50</b> detects a RESET condition, the processor stops the main CPU <b>70</b> and forces a mode <b>0</b> (PROM LOAD) instruction into the DMA CPU <b>72</b> instruction register. The DMA instruction directs the memory controller to read the EPROM <b>260</b> data at 8 times the normal access time for memory. Assuming a 50 MHz microprocessor <b>50</b>, this means an access time of 320 nsec. The instruction also indicates:</p>
    <p>The selection address of the EPROM <b>260</b> to be loaded,</p>
    <p>The number of 32-bit words to transfer,</p>
    <p>The DRAM <b>150</b> address to transfer into.</p>
    <p>The sequence of activities to transfer one 32-bit word from EPROM <b>260</b> to DRAM <b>150</b> are:</p>
    <p>1. RAS goes low at <b>352</b>, latching the EPROM <b>260</b> select information from the high order address bits. The EPROM <b>260</b> is selected.</p>
    <p>2. Twelve address bits (consisting of what is normally DRAM CAS addresses plus two byte select bits are placed on the bus <b>350</b> going to the EPROM <b>260</b> address pins. These signals will remain on the lines until the data from the EPROM <b>260</b> has been read into the microprocessor <b>50</b>. For the first byte, the byte select bits will be binary 00.</p>
    <p>3. CAS goes low at <b>354</b>, enabling the EPROM <b>260</b> data onto the lower 8 bits of the external address/data bus <b>350</b>. NOTE: It is important to recognize that, during this part of the cycle, the lower 8 bits of the external data/address bus are functioning as inputs, but the rest of the bus is still acting as outputs.</p>
    <p>4. The microprocessor <b>50</b> latches these eight least significant bits internally and shifts them 8 bits left to shift them to the next significant byte position.</p>
    <p>5. Steps <b>2</b>, <b>3</b> and <b>4</b> are repeated with byte address <b>01</b>.</p>
    <p>6. Steps <b>2</b>, <b>3</b> and <b>4</b> are repeated with byte address <b>10</b>.</p>
    <p>7. Steps <b>2</b>, <b>3</b> and <b>4</b> are repeated with byte address <b>11</b>.</p>
    <p>8. CAS goes high at <b>356</b>, taking the EPROM <b>260</b> off the data bus.</p>
    <p>9. RAS goes high at <b>358</b>, indicating the end of the EPROM <b>260</b> access.</p>
    <p>10. RAS goes low at <b>360</b>, latching the DRAM select information from the high order address bits. At the same time, the RAS address bits are latched into the DRAM <b>150</b>. The DRAM <b>150</b> is selected.</p>
    <p>11. CAS goes low at <b>362</b>, latching the DRAM <b>150</b> CAS addresses.</p>
    <p>12. The microprocessor <b>50</b> places the previously latched EPROM <b>260</b> 32-bit data onto the external address/data bus <b>350</b>. W goes low at <b>364</b>, writing the 32 bits into the DRAM <b>150</b>.</p>
    <p> <b>13</b>. W goes high at <b>366</b>. CAS goes high at <b>368</b>. The process continues with the next word.</p>
    <p>FIG. 12 shows details of the microprocessor <b>50</b> memory controller <b>118</b>. In operation, bus requests stay present until they are serviced. CPU <b>70</b> requests are prioritized at <b>370</b> in the order of: 1, Parameter Stack; 2, Return Stack; 3, Data Fetch; 4, Instruction Fetch. The resulting CPU request signal and a DMA request signal are supplied as bus requests to bus control <b>372</b>, which provides a bus grant signal at <b>374</b>. Internal address bus <b>136</b> and a DMA counter <b>376</b> provide inputs to a multiplexer <b>378</b>. Either a row address or a column address are provided as an output to multiplexed address bus <b>380</b> as an output from the multiplexer <b>378</b>. The multiplexed address bus <b>380</b> and the internal data bus <b>90</b> provide address and data inputs, respectively, to multiplexer <b>382</b>. Shift register <b>384</b> supplies row address strobe (RAS) <b>1</b> and <b>2</b> control signals to multiplexer <b>386</b> and column address strobe (CAS) <b>1</b> and <b>2</b> control signals to multiplexer <b>388</b> on lines <b>390</b> and <b>392</b>. The shift register <b>384</b> also supplies output enable (OE) and write (W) signals on lines <b>394</b> and <b>396</b> and a control signal on line <b>398</b> to multiplexer <b>382</b>. The shift register <b>384</b> receives a RUN signal on line <b>400</b> to generate a memory cycle and supplies a MEMORY READY signal on line <b>402</b> when an access is complete.</p>
    <p>STACK/REGISTER ARCHITECTURE</p>
    <p>Most microprocessors use on-chip registers for temporary storage of variables. The on-chip registers access data faster than off-chip RAM. A few microprocessors use an on-chip push down stack for temporary storage.</p>
    <p>A stack has the advantage of faster operation compared to on-chip registers by avoiding the necessity to select source and destination registers. (A math or logic operation always uses the top two stack items as source and the top of stack as destination.) The stack's disadvantage is that it makes some operations clumsy. Some compiler activities in particular require on-chip registers for efficiency.</p>
    <p>As shown in FIG. 13, the microprocessor <b>50</b> provides both on-chip registers <b>134</b> and a stack <b>74</b> and reaps the benefits of both.</p>
    <p>BENEFITS:</p>
    <p>1. Stack math and logic is twice as fast as those available on an equivalent register only machine. Most programmers and optimizing compilers can take advantage of this feature.</p>
    <p>2. Sixteen registers are available for on-chip storage of local variables which can transfer to the stack for computation. The accessing of variables is three to four times as fast as available on a strictly stack machine.</p>
    <p>The combined stack <b>74</b>/register <b>134</b> architecture has not been used previously due to inadequate understanding by computer designers of optimizing compilers and the mix of transfer versus math/logic instructions.</p>
    <p>ADAPTIVE MEMORY CONTROLLER</p>
    <p>A microprocessor must be designed to work with small or large memory configurations. As more memory loads are added to the data, address, and control lines, the switching speed of the signals slows down. The microprocessor <b>50</b> multiplexes the address/data bus three ways, so timing between the phases is critical. A traditional approach to the problem allocates a wide margin of time between bus phases so that systems will work with small or large numbers of memory chips connected. A speed compromise of as much as 50% is required.</p>
    <p>As shown in FIG. 14, the microprocessor <b>50</b> uses a feedback technique to allow the processor to adjust memory bus timing to be fast with small loads and slower with large ones. The OUTPUT ENABLE (OE) line <b>152</b> from the microprocessor <b>50</b> is connected to all memories <b>150</b> on the circuit board. The loading on the output enable line <b>152</b> to the microprocessor <b>50</b> is directly related to the number of memories <b>150</b> connected. By monitoring how rapidly OE <b>152</b> goes high after a read, the microprocessor <b>50</b> is able to determine when the data hold time has been satisfied and place the next address on the bus.</p>
    <p>The level of the OE line <b>152</b> is monitored by CMOS input buffer <b>410</b> which generates an internal READY signal on line <b>412</b> to the microprocessor's memory controller. Curves <b>414</b> and <b>416</b> of the FIG. 15 graph show the difference in rise time likely to be encountered from a lightly to heavily loaded memory system. When the OE line <b>152</b> has reached a predetermined level to generate the READY signal, driver <b>418</b> generates an OUTPUT ENABLE signal on OE line <b>152</b>.</p>
    <heading>SKIP WITHIN THE INSTRUCTION CACHE</heading> <p>The microprocessor <b>50</b> fetches four 8-bit instructions each memory cycle and stores them in a 32-bit instruction register <b>108</b>, as shown in FIG. 16. A class of “test and skip” instructions can very rapidly execute a very fast jump operation within the four instruction cache.</p>
    <p>SKIP CONDITIONS:</p>
    <p>Always</p>
    <p>ACC non-zero</p>
    <p>ACC negative</p>
    <p>Carry flag equal logic one</p>
    <p>Never</p>
    <p>ACC equal zero</p>
    <p>ACC positive</p>
    <p>Carry flag equal logic zero</p>
    <p>The SKIP instruction can be located in any of the four byte positions <b>420</b> in the 32-bit instruction register <b>108</b>. If the test is successful, SKIP will jump over the remaining one, two, or three 8-bit instructions in the instruction register <b>108</b> and cause the next four-instruction group to be loaded into the register <b>108</b>.</p>
    <p>As shown, the SKIP operation is implemented by resetting the 2-bit microinstruction counter <b>180</b> to zero on line <b>422</b> and simultaneously latching the next instruction group into the register <b>108</b>. Any instructions following the SKIP in the instruction register are overwritten by the new instructions and not executed.</p>
    <p>The advantage of SKIP is that optimizing compilers and smart programmers can often use it in place of the longer conditional JUMP instruction. SKIP also makes possible microloops which exit when the loop counts down or when the SKIP jumps to the next instruction group. The result is very fast code.</p>
    <p>Other machines (such as the PDP-8 and Data General NOVA) provide the ability to skip a single instruction. The microprocessor <b>50</b> provides the ability to skip up to three instructions.</p>
    <p>MICROLOOP IN THE INSTRUCTION CACHE</p>
    <p>The microprocessor <b>50</b> provides the MICROLOOP instruction to execute repetitively from one to three instructions residing in the instruction register <b>108</b>. The microloop instruction works in conjunction with the LOOP COUNTER <b>92</b> (FIG. 2) connected to the internal data bus <b>90</b>. To execute a microloop, the program stores a count in LOOP COUNTER <b>92</b>. MICROLOOP may be placed in the first, second, third, or last byte <b>420</b> of the instruction register <b>108</b>. If placed in the first position, execution will just create a delay equal to the number stored in LOOP COUNTER <b>92</b> times the machine cycle. If placed in the second, third, or last byte <b>420</b>, when the microloop instruction is executed, it will test the LOOP COUNT for zero. If zero, execution will continue with the next instruction. If not zero, the LOOP COUNTER <b>92</b> is decremented and the 2-bit microinstruction counter is cleared, causing the preceding instructions in the instruction register to be executed again.</p>
    <p>Microloop is useful for block move and search operations. By executing a block move completely out of the instruction register <b>108</b>, the speed of the move is doubled, since all memory cycles are used by the move rather than being shared with instruction fetching. Such a hardware implementation of microloops is much faster than conventional software implementation of a comparable function.</p>
    <p>OPTIMAL CPU CLOCK SCHEME</p>
    <p>The designer of a high speed microprocessor must produce a product which operate over wide temperature ranges, wide voltage swings, and wide variations in semiconductor processing. Temperature, voltage, and process all affect transistor propagation delays. Traditional CPU designs are done so that with the worse case of the three parameters, the circuit will function at the rated clock speed. The result are designs that must be clocked a factor of two slower than their maximum theoretical performance, so they will operate properly in worse case conditions.</p>
    <p>The microprocessor <b>50</b> uses the technique shown in FIGS. 17-19 to generate the system clock and its required phases. Clock circuit <b>430</b> is the familiar “ring oscillator” used to test process performance. The clock is fabricated on the same silicon chip as the rest of the microprocessor <b>50</b>.</p>
    <p>The ring oscillator frequency is determined by the parameters of temperature, voltage, and process. At room temperature, the frequency will be in the neighborhood of 100 MHZ. At 70 degrees Centigrade, the speed will be 50 MHZ. The ring oscillator <b>430</b> is useful as a system clock, with its stages <b>431</b> producing phase <b>0</b>-phase <b>3</b> outputs <b>433</b> shown in FIG. 19, because its performance tracks the parameters which similarly affect all other transistors on the same silicon die. By deriving system timing from the ring oscillator <b>430</b>, CPU <b>70</b> will always execute at the maximum frequency possible, but never too fast. For example, if the processing of a particular die is not good resulting in slow transistors, the latches and gates on the microprocessor <b>50</b> will operate slower than normal. Since the microprocessor <b>50</b> ring oscillator clock <b>430</b> is made from the same transistors on the same die as the latches and gates, it too will operate slower (oscillating at a lower frequency), providing compensation which allows the rest of the chip's logic to operate properly.</p>
    <p>ASYNCHRONOUS/SYNCHRONOUS CPU</p>
    <p>Most microprocessors derive all system timing from a single clock. The disadvantage is that different parts of the system can slow all operations. The microprocessor <b>50</b> provides a dual-clock scheme as shown in FIG. 17, with the CPU <b>70</b> operating asynchronously to I/O interface <b>432</b> forming part of memory controller <b>118</b> (FIG. 2) and the I/O interface <b>432</b> operating synchronously with the external world of memory and I/O devices. The CPU <b>70</b> executes at the fastest speed possible using the adaptive ring counter clock <b>430</b>. Speed may vary by a factor of four depending upon temperature, voltage, and process. The external world must be synchronized to the microprocessor <b>50</b> for operations such as video display updating and disc drive reading and writing. This synchronization is performed by the I/O interface <b>432</b>, speed of which is controlled by a conventional crystal clock <b>434</b>. The interface <b>432</b> processes requests for memory accesses from the microprocessor <b>50</b> and acknowledges the presence of I/O data. The microprocessor <b>50</b> fetches up to four instructions in a single memory cycle and can perform much useful work before requiring another memory access. By decoupling the variable speed of the CPU <b>70</b> from the fixed speed of the I/O interface <b>432</b>, optimum performance can be achieved by each. Recoupling between the CPU <b>70</b> and the interface <b>432</b> is accomplished with handshake signals on lines <b>436</b>, with data/addresses passing on bus <b>90</b>, <b>136</b>.</p>
    <p>ASYNCHRONOUS/SYNCHRONOUS CPU IMBEDDED ON A DRAM CHIP</p>
    <p>System performance is enhanced even more when the DRAM <b>311</b> and CPU <b>314</b> (FIG. 9) are located on the same die. The proximity of the transistors means that DRAM <b>311</b> and CPU <b>314</b> parameters will closely follow each other. At room temperature, not only would the CPU <b>314</b> execute at 100 MHZ, but the DRAM <b>311</b> would access fast enough to keep up. The synchronization performed by the I/O interface <b>432</b> would be for DMA and reading and writing I/O ports. In some systems (such as calculators) no I/O synchronization at all would be required, and the I/O clock would be tied to the ring counter clock.</p>
    <p>VARIABLE WIDTH OPERANDS</p>
    <p>Many microprocessors provide variable width operands. The microprocessor <b>50</b> handles operands of 8, 16, or 24 bits using the same op-code. FIG. 20 shows the 32-bit instruction register <b>108</b> and the 2-bit microinstruction register <b>180</b> which selects the 8-bit instruction. Two classes of microprocessor <b>50</b> instructions can be greater than 8-bits, JUMP class and IMMEDIATE. A JUMP or IMMEDIATE op-code is 8-bits, but the operand can be 8, 16, or 24 bits long. This magic is possible because operands must be right justified in the instruction register. This means that the least significant bit of the operand is always located in the least significant bit of the instruction register. The microinstruction counter <b>180</b> selects which 8-bit instruction to execute. If a JUMP or IMMEDIATE instruction is decoded, the state of the 2-bit microinstruction counter selects the required 8, 16, or 24 bit operand onto the address or data bus. The unselected 8-bit bytes are loaded with zeros by operation of decoder <b>440</b> and gates <b>442</b>. The advantage of this technique is the saving of a number of op-codes required to specify the different operand sizes in other microprocessors.</p>
    <p>TRIPLE STACK CACHE</p>
    <p>Computer performance is directly related to the system memory bandwidth. The faster the memories, the faster the computer. Fast memories are expensive, so techniques have been developed to move a small amount of high-speed memory around to the memory addresses where it is needed. A large amount of slow memory is constantly updated by the fast memory, giving the appearance of a large fast memory array. A common implementation of the technique is known as a high-speed memory cache. The cache may be thought of as fast acting shock absorber smoothing out the bumps in memory access. When more memory is required than the shock can absorb, it bottoms out and slow speed memory is accessed. Most memory operations can be handled by the shock absorber itself. The microprocessor <b>50</b> architecture has the ALU <b>80</b> (FIG. 2) directly coupled to the top two stack locations <b>76</b> and <b>78</b>. The access time of the stack <b>74</b> therefore directly affects the execution speed of the processor. The microprocessor <b>50</b> stack architecture is particularly suitable to a triple cache technique, shown in FIG. 21 which offers the appearance of a large stack memory operating at the speed of on-chip latches <b>450</b>. Latches <b>450</b> are the fastest form of memory device built on the chip, delivering data in as little as 3 nsec. However latches <b>450</b> require large numbers of transistors to construct. On-chip RAM <b>452</b> requires fewer transistors than latches, but is slower by a factor of five (15 nsec access). Off-chip RAM <b>150</b> is the slowest storage of all. The microprocessor <b>50</b> organizes the stack memory hierarchy as three interconnected stacks <b>450</b>, <b>452</b> and <b>454</b>. The latch stack <b>450</b> is the fastest and most frequently used. The on-chip RAM stack <b>452</b> is next. The off-chip RAM stack <b>454</b> is slowest. The stack modulation determines the effective access time of the stack. If a group of stack operations never push or pull more than four consecutive items on the stack, operations will be entirely performed in the 3 nsec latch stack. When the four latches <b>456</b> are filled, the data in the bottom of the latch stack <b>450</b> is written to the top of the on-chip RAM stack <b>452</b>. When the sixteen locations <b>458</b> in the on-chip RAM stack <b>452</b> are filled, the data in the bottom of the on-chip RAM stack <b>452</b> is written to the top of the off-chip RAM stack <b>454</b>. When popping data off a full stack <b>450</b>, four pops will be performed before stack empty line <b>460</b> from the latch stack pointer <b>462</b> transfers data from the on-chip RAM stack <b>452</b>. By waiting for the latch stack <b>450</b> to empty before performing the slower on-chip RAM access, the high effective speed of the latches <b>456</b> are made available to the processor. The same approach is employed with the on-chip RAM stack <b>452</b> and the off-chip RAM stack <b>454</b>.</p>
    <p>POLYNOMIAL GENERATION INSTRUCTION</p>
    <p>Polynomials are useful for error correction, encryption, data compression, and fractal generation. A polynomial is generated by a sequence of shift and exclusive OR operations. Special chips are provided for this purpose in the prior art.</p>
    <p>The microprocessor <b>50</b> is able to generate polynomials at high speed without external hardware by slightly modifying how the ALU <b>80</b> works. As shown in FIG. 22, a polynomial is generated by loading the “order” (also known as the feedback terms) into C Register <b>470</b>. The value thirty one (resulting in 32 iterations) is loaded into DOWN COUNTER <b>472</b>. A register <b>474</b> is loaded with zero. B register <b>476</b> is loaded with the starting polynomial value. When the POLY instruction executes, C register <b>470</b> is exclusively ORed with A register <b>474</b> if the least significant bit of B register <b>476</b> is a one. Otherwise, the contents of the A register <b>474</b> passes through the ALU <b>80</b> unaltered. The combination of A and B is then shifted right (divided by 2) with shifters <b>478</b> and <b>480</b>. The operation automatically repeats the specified number of iterations, and the resulting polynomial is left in A register <b>474</b>.</p>
    <p>FAST MULTIPLY</p>
    <p>Most microprocessors offer a 16×16 or 32×32 bit multiply instruction. Multiply when performed sequentially takes one shift/add per bit, or 32 cycles for 32 bit data. The microprocessor <b>50</b> provides a high speed multiply which allows multiplication by small numbers using only a small number of cycles. FIG. 23 shows the logic used to implement the high speed algorithm. To perform a multiply, the size of the multiplier less one is placed in the DOWN COUNTER <b>472</b>. For a four bit multiplier, the number three would be stored in the DOWN COUNTER <b>472</b>. Zero is loaded into the A register <b>474</b>. The multiplier is written bit reversed into the B Register <b>476</b>. For example, a bit reversed five (binary 0101) would be written into B as 1010. The multiplicand is written into the C register <b>470</b>. Executing the FAST MULT instruction will leave the result in the A Register <b>474</b>, when the count has been completed. The fast multiply instruction is important because many applications scale one number by a much smaller number. The difference in speed between multiplying a 32×32 bit and a 32×4 bit is a factor of 8. If the least significant bit of the multiplier is a “ONE”, the contents of the A register <b>474</b> and the C register <b>470</b> are added. If the least significant bit of the multiplier is a “ZERO”, the contents of the A register are passed through the ALU <b>80</b> unaltered. The output of the ALU <b>80</b> is shifted left by shifter <b>482</b> in each iteration. The contents of the B register <b>476</b> are shifted right by the shifter <b>480</b> in each iteration.</p>
    <p>INSTRUCTION EXECUTION PHILOSOPHY</p>
    <p>The microprocessor <b>50</b> uses high speed D latches in most of the speed critical areas. Slower on-chip RAM is used as secondary storage.</p>
    <p>The microprocessor <b>50</b> philosophy of instruction execution is to create a hierarchy of speed as follows:</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="5"> <colspec colname="offset" colwidth="14pt" align="left"> </colspec> <colspec colname="1" colwidth="112pt" align="left"> </colspec> <colspec colname="2" colwidth="49pt" align="left"> </colspec> <colspec colname="3" colwidth="28pt" align="right"> </colspec> <colspec colname="4" colwidth="14pt" align="left"> </colspec> <thead> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="offset" nameend="4" align="center" rowsep="1" class="description-td" colspan="5"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Logic and D latch transfers</td>
                <td class="description-td"> 1 cycle</td>
                <td class="description-td">20 nsec</td>
                <td class="description-td"> </td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Math</td>
                <td class="description-td"> 2 cycles</td>
                <td class="description-td">40 nsec</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Fetch/store on-chip RAM</td>
                <td class="description-td"> 2 cycles</td>
                <td class="description-td">40 nsec</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Fetch/store in current RAS page</td>
                <td class="description-td"> 4 cycles</td>
                <td class="description-td">80 nsec</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Fetch/store with RAS cycle</td>
                <td class="description-td">11 cycles</td>
                <td class="description-td">220 nsec</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="offset" nameend="4" align="center" rowsep="1" class="description-td" colspan="5"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>With a 50 MHZ clock, many operations can be performed in 20 nsec. and almost everything else in 40 nsec.</p>
    <p>To maximize speed, certain techniques in processor design have been used. They include:</p>
    <p>Eliminating arithmetic operations on addresses,</p>
    <p>Fetching up to four instructions per memory cycle,</p>
    <p>Pipelineless instruction decoding</p>
    <p>Generating results before they are needed,</p>
    <p>Use of three level stack caching.</p>
    <p>PIPELINE PHILOSOPHY</p>
    <p>Computer instructions are usually broken down into sequential pieces, for example: fetch, decode, register read, execute, and store. Each piece will require a single machine cycle. In most Reduced Instruction Set Computer (RISC) chips, instruction require from three to six cycles.</p>
    <p>RISC instructions are very parallel. For example, each of 70 different instructions in the SPARC (SUN Computer's RISC chip) has five cycles. Using a technique called “pipelining”, the different phases of consecutive instructions can be overlapped.</p>
    <p>To understand pipelining, think of building five residential homes. Each home will require in sequence, a foundation, framing, plumbing and wiring, roofing, and interior finish. Assume that each activity takes one week. To build one house will take five weeks.</p>
    <p>But what if you want to build an entire subdivision? You have only one of each work crew, but when the foundation men finish on the first house, you immediately start them on the second one, and so on. At the end of five weeks, the first home is complete, but you also have five foundations. If you have kept the framing, plumbing, roofing, and interior guys all busy, from five weeks on, a new house will be completed each week.</p>
    <p>This is the way a RISC chip like SPARC appears to execute an instruction in a single machine cycle. In reality, a RISC chip is executing one fifth of five instructions each machine cycle. And if five instructions stay in sequence, an instruction will be completed each machine cycle.</p>
    <p>The problems with a pipeline are keeping the pipe full with instructions. Each time an out of sequence instruction such as a BRANCH or CALL occurs, the pipe must be refilled with the next sequence. The resulting dead time to refill the pipeline can become substantial when many IF/THEN/ELSE statements or subroutines are encountered.</p>
    <p>THE PIPELINE APPROACH</p>
    <p>The microprocessor <b>50</b> has no pipeline as such. The approach of this microprocessor to speed is to overlap instruction fetching with execution of the previously fetched instruction(s). Beyond that, over half the instructions (the most common ones) execute entirely in a single machine cycle of 20 nsec. This is possible because:</p>
    <p>1. Instruction decoding resolves in 2.5 nsec.</p>
    <p>2. Incremented/decremented and some math values are calculated before they are needed, requiring only a latching signal to execute.</p>
    <p>3. Slower memory is hidden from high speed operations by high-speed D latches which access in 4 nsec. The disadvantage for this microprocessor is a more complex chip design process. The advantage for the chip user is faster ultimate throughput since pipeline stalls cannot exist. Pipeline synchronization with availability flag bits and other such pipeline handling is not required by this microprocessor.</p>
    <p>For example, in some RISC machines an instruction which tests a status flag may have to wait for up to four cycles for the flag set by the previous instruction to be available to be tested. Hardware and software debugging is also somewhat easier because the user doesn't have to visualize five instructions simultaneously in the pipe.</p>
    <p>OVERLAPPING INSTRUCTION FETCH/EXECUTE</p>
    <p>The slowest procedure the microprocessor <b>50</b> performs is to access memory. Memory is accessed when data is read or written. Memory is also read when instructions are fetched. The microprocessor <b>50</b> is able to hide fetch of the next instruction behind the execution of the previously fetched instruction(s). The microprocessor <b>50</b> fetches instructions in 4-byte instruction groups. An instruction group may contain from one to four instructions. The amount of time required to execute the instruction group ranges from 4 cycles for simple instructions to 64 cycles for a multiply.</p>
    <p>When a new instruction group is fetched, the microprocessor instruction decoder looks at the most significant bit of all four of the bytes. The most significant bit of an instruction determines if a memory access is required. For example, CALL, FETCH, and STORE all require a memory access to execute. If all four bytes have nonzero most significant bits, the microprocessor initiates the memory fetch of the next sequential 4-byte instruction group. When the last instruction in the group finishes executing, the next 4-byte instruction group is ready and waiting on the data bus needing only to be latched into the instruction register. If the 4-byte instruction group required four or more cycles to execute and the next sequential access was a column address strobe (CAS) cycle, the instruction fetch was completely overlapped with execution.</p>
    <p>INTERNAL ARCHITECTURE</p>
    <p>The microprocessor <b>50</b> architecture consists of the following:</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="3"> <colspec colname="1" colwidth="91pt" align="left"> </colspec> <colspec colname="2" colwidth="28pt" align="left"> </colspec> <colspec colname="3" colwidth="98pt" align="left"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="3" align="center" rowsep="1" class="description-td" colspan="3"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">PARAMETER STACK &lt;--&gt;</td>
                <td class="description-td"> </td>
                <td class="description-td">Y REGISTER</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">ALU*</td>
                <td class="description-td">RETURN STACK</td>
              </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="2"> <colspec colname="1" colwidth="91pt" align="right"> </colspec> <colspec colname="2" colwidth="126pt" align="left"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">&lt;--&gt;</td>
                <td class="description-td"> </td>
              </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="2"> <colspec colname="1" colwidth="119pt" align="left"> </colspec> <colspec colname="2" colwidth="98pt" align="left"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">&lt;---32 BITS---&gt;</td>
                <td class="description-td">&lt;---32 BITS---&gt;</td>
              </tr> <tr class="description-tr"> <td class="description-td">  16 DEEP</td>
                <td class="description-td">  16 DEEP</td>
              </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="2"> <colspec colname="1" colwidth="77pt" align="left"> </colspec> <colspec colname="2" colwidth="140pt" align="left"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">Used for math and logic.</td>
                <td class="description-td">Used for subroutine and interrupt</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">return addresses as well as local variables.</td>
              </tr> <tr class="description-tr"> <td class="description-td">Push down stack.</td>
                <td class="description-td">Push down stack.</td>
              </tr> <tr class="description-tr"> <td class="description-td">Can overflow into</td>
                <td class="description-td">Can overflow into off-chip RAM.</td>
              </tr> <tr class="description-tr"> <td class="description-td">off-chip RAM.</td>
                <td class="description-td">Can also be accessed relative to top of stack.</td>
              </tr> <tr class="description-tr"> <td class="description-td">LOOP COUNTER</td>
                <td class="description-td">(32-bits, can decrement by 1)</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Used by class of test and loop instructions.</td>
              </tr> <tr class="description-tr"> <td class="description-td">X REGISTER</td>
                <td class="description-td">(32-bits, can increment or decrement by 4).</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Used to point to RAM locations.</td>
              </tr> <tr class="description-tr"> <td class="description-td">PROGRAM COUNTER</td>
                <td class="description-td">(32-bits, increments by 4). Points to 4-byte</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">instruction groups in RAM.</td>
              </tr> <tr class="description-tr"> <td class="description-td">INSTRUCTION REG</td>
                <td class="description-td">(32-Bits). Holds 4-byte instruction groups</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">while they are being decoded and executed.</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="2" align="center" rowsep="1" class="description-td" colspan="2"> </td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="2" align="left" class="description-td" colspan="2">*Math and logic operations use the TOP item and NEXT to top Parameter Stack items as the operands. The result is pushed onto the Parameter Stack. </td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="2" align="left" class="description-td" colspan="2">*Return addresses from subroutines are placed on the Return Stack. The Y REGISTER is used as a pointer to RAM locations. Since the Y REGISTER is the top item of the Return Stack, nesting of indices is straightforward. </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>MODE—A register with mode and status bits.</p>
    <p>MODE-BITS:</p>
    <p>—Slow down memory accesses by 8 if “1”. Run full speed if “0”. (Provided for access to slow EPROM.)</p>
    <p>—Divide the system clock by 1023 if “1 ” to reduce power consumption. Run full speed if “0”. (On-chip counters slow down if this bit is set.)</p>
    <p>—Enable external interrupt 1.</p>
    <p>—Enable external interrupt 2.</p>
    <p>—Enable external interrupt 3.</p>
    <p>—Enable external interrupt 4.</p>
    <p>—Enable external interrupt 5.</p>
    <p>—Enable external interrupt 6.</p>
    <p>—Enable external interrupt 7.</p>
    <p>ON-CHIP MEMORY LOCATIONS:</p>
    <p>MODE-BITS</p>
    <p>DMA-POINTER</p>
    <p>DMA-COUNTER</p>
    <p>STACK-POINTER—Pointer into Parameter Stack.</p>
    <p>STACK-DEPTH—Depth of on-chip Parameter Stack</p>
    <p>RSTACK-POINTER—Pointer into Return Stack</p>
    <p>RSTACK-DEPTH—Depth of on-chip Return Stack</p>
    <p>ADDRESSING MODE HIGH POINTS</p>
    <p>The data bus is 32-bits wide. All memory fetches and stores are 32-bits. Memory bus addresses are 30 bits. The least significant 2 bits are used to select one-of-four bytes in some addressing modes. The Program Counter, X Register, and Y Register are implemented as D latches with their outputs going to the memory address bus and the bus incrementer/decrementer. Incrementing one of these registers can happen quickly, because the incremented value has already rippled through the inc/dec logic and need only be clocked into the latch. Branches and Calls are made to 32-bit word boundaries.</p>
    <heading>INSTRUCTION SET</heading> <p>32-BIT INSTRUCTION FORMAT</p>
    <p>The thirty two bit instructions are CALL, BRANCH, BRANCH-IF-ZERO, and LOOP-IF-NOT-DONE. These instructions require the calculation of an effective address. In many computers, the effective address is calculated by adding or subtracting an operand with the current Program Counter. This math operation requires from four to seven machine cycles to perform and can definitely bog down machine execution. The microprocessor's strategy is to perform the required math operation at assembly or linking time and do a much simpler “Increment to next page” or “Decrement to previous page” operation at run time. As a result, the microprocessor branches execute in a single cycle.</p>
    <p>24-BIT OPERAND FORM</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="4"> <colspec colname="1" colwidth="63pt" align="left"> </colspec> <colspec colname="2" colwidth="49pt" align="left"> </colspec> <colspec colname="3" colwidth="49pt" align="left"> </colspec> <colspec colname="4" colwidth="56pt" align="left"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="4" align="center" rowsep="1" class="description-td" colspan="4"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">Byte 1</td>
                <td class="description-td">Byte 2</td>
                <td class="description-td">Byte 3</td>
                <td class="description-td">Byte 4</td>
              </tr> <tr class="description-tr"> <td class="description-td">WWWWWW XX -</td>
                <td class="description-td">YYYYYYYY -</td>
                <td class="description-td">YYYYYYYY -</td>
                <td class="description-td">YYYYYYYY</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="4" align="center" rowsep="1" class="description-td" colspan="4"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>With a 24-bit operand, the current page is considered to be defined by the most significant 6 bits of the Program Counter.</p>
    <p>16-BIT OPERAND FORM:</p>
    <p>QQQQQQQQ - WWWWWWW XX - YYYYYYYY - YYYYYYYY With a 16-bit operand, the current page is considered to be defined by the most significant 14 bits of the Program Counter.</p>
    <p>8-BIT OPERAND FORM:</p>
    <p>QQQQQQQQ - QQQQQQQQ - WWWWWW XX - YYYYYYYY With an 8-bit operand, the current page is considered to be defined by the most significant 22 bits of the Program Counter.</p>
    <p>QQQQQQQQ—Any 8-bit instruction.</p>
    <p>WWWWWW—Instruction op-code.</p>
    <p>XX—Select how the address bits will be used:</p>
    <p>00 —Make all high-order bits zero. (Page zero addressing)</p>
    <p>01 —Increment the high-order bits. (Use next page)</p>
    <p>10 —Decrement the high-order bits. (Use previous page)</p>
    <p>11 —Leave the high-order bits unchanged. (Use current page)</p>
    <p>YYYYYYYY —The address operand field. This field is always shifted left two bits (to generate a word rather than byte address) and loaded into the Program Counter. The microprocessor instruction decoder figures out the width of the operand field by the location of the instruction op-code in the four bytes.</p>
    <p>The compiler or assembler will normally use the shortest operand required to reach the desired address so that the leading bytes can be used to hold other instructions. The effective address is calculated by combining:</p>
    <p>The current Program Counter,</p>
    <p>The 8, 16, or 24 bit address operand in the instruction,</p>
    <p>Using one of the four allowed addressing modes.</p>
    <p>EXAMPLES OF EFFECTIVE ADDRESS CALCULATION</p>
    <heading>EXAMPLE 1</heading> <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="5"> <colspec colname="offset" colwidth="14pt" align="left"> </colspec> <colspec colname="1" colwidth="56pt" align="left"> </colspec> <colspec colname="2" colwidth="56pt" align="left"> </colspec> <colspec colname="3" colwidth="42pt" align="left"> </colspec> <colspec colname="4" colwidth="49pt" align="left"> </colspec> <thead> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="offset" nameend="4" align="center" rowsep="1" class="description-td" colspan="5"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Byte 1</td>
                <td class="description-td">Byte 2</td>
                <td class="description-td">Byte 3</td>
                <td class="description-td">Byte 4</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">QQQQQQQQ</td>
                <td class="description-td">QQQQQQQQ</td>
                <td class="description-td">00000011</td>
                <td class="description-td">10011000</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="offset" nameend="4" align="center" rowsep="1" class="description-td" colspan="5"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>The “QQQQQQQQs” in Byte <b>1</b> and <b>2</b> indicate space in the 4-byte memory fetch which could be hold two other instructions to be executed prior to the CALL instruction. Byte <b>3</b> indicates a CALL instruction (six zeros) in the current page (indicated by the 11 bits). Byte 4 indicates that the hexadecimal number <b>98</b> will be forced into the Program Counter bits <b>2</b> through <b>10</b>. (Remember, a CALL or BRANCH always goes to a word boundary so the two least significant bits are always set to zero). The effect of this instruction would be to CALL a subroutine at WORD location HEX <b>98</b> in the current page. The most significant 22 bits of the Program Counter define the current page and will be unchanged.</p>
    <heading>EXAMPLE 2</heading> <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="5"> <colspec colname="offset" colwidth="14pt" align="left"> </colspec> <colspec colname="1" colwidth="49pt" align="left"> </colspec> <colspec colname="2" colwidth="56pt" align="left"> </colspec> <colspec colname="3" colwidth="49pt" align="left"> </colspec> <colspec colname="4" colwidth="49pt" align="left"> </colspec> <thead> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="offset" nameend="4" align="center" rowsep="1" class="description-td" colspan="5"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">Byte 1</td>
                <td class="description-td">Byte 2</td>
                <td class="description-td">Byte 3</td>
                <td class="description-td">Byte 4</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">000001 01</td>
                <td class="description-td">00000001</td>
                <td class="description-td">00000000</td>
                <td class="description-td">00000000</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="offset" nameend="4" align="center" rowsep="1" class="description-td" colspan="5"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>If we assume that the Program Counter was HEX 0000 0156 which is binary: 00000000 00000000 00000001 01010110 =OLD PROGRAM COUNTER. Byte <b>1</b> indicates a BRANCH instruction op code (000001) and “01” indicates select the next page. Byte <b>2</b>,<b>3</b>, and <b>4</b> are the address operand. These 24-bits will be shifted to the left two places to define a WORD address. HEX 0156 shifted left two places is HEX 0558. Since this is a 24-bit operand instruction, the most significant 6 bits of the Program Counter define the current page. These six bits will be incremented to select the next page. Executing this instruction will cause the Program Counter to be loaded with HEX 0400 0558 which is binary:</p>
    <p>00000100 00000000 00000101 01011000 =NEW PROGRAM COUNTER.</p>
    <p>INSTRUCTIONS</p>
    <p>CALL-LONG</p>
    <p>0000 OOXX - YYYYYYYY - YYYYYYYY - YYYYYYYY</p>
    <p>Load the Program Counter with the effective WORD address specified. Push the current PC contents onto the RETURN STACK.</p>
    <p>OTHER EFFECTS: CARRY or modes, no effect. May cause Return Stack to force an external memory cycle if on-chip Return Stack is full.</p>
    <p>BRANCH</p>
    <p>0000 01XX - YYYYYYYY - YYYYYYYY - YYYYYYYY</p>
    <p>Load the Program Counter with the effective WORD address specified.</p>
    <p>OTHER EFFECTS: NONE</p>
    <p>BRANCH-IF-ZERO</p>
    <p>0000 10XX - YYYYYYYY - YYYYYYYY - YYYYYYYY</p>
    <p>Test the TOP value on the Parameter Stack. If the value is equal to zero, load the Program Counter with the effective WORD address specified. If the TOP value is not equal to zero, increment the Program Counter and fetch and execute the next instruction.</p>
    <p>OTHER EFFECTS: NONE</p>
    <p>LOOP-IF-NOT-DONE</p>
    <p>0000 11 YY - (XXXX XXXX) - (XXXX XXXX) - (XXXX XXXX)</p>
    <p>If the LOOP COUNTER is not zero, load the Program Counter with the effective WORD address specified. If the LOOP COUNTER is zero, decrement the LOOP COUNTER, increment the Program Counter and fetch and execute the next instruction.</p>
    <p>OTHER EFFECTS: NONE</p>
    <p>8-BIT INSTRUCTIONS PHILOSOPHY</p>
    <p>Most of the work in the microprocessor <b>50</b> is done by the 8-bit instructions. Eight bit instructions are possible with the microprocessor because of the extensive use of implied stack addressing. Many 32-bit architectures use 8-bits to specify the operation to perform but use an additional 24-bits to specify two sources and a destination.</p>
    <p>For math and logic operations, the microprocessor <b>50</b> exploits the inherent advantage of a stack by designating the source operand(s) as the top stack item and the next stack item. The math or logic operation is performed, the operands are popped from the stack, and the result is pushed back on the stack. The result is a very efficient utilization of instruction bits as well as registers. A comparable situation exists between Hewlett Packard calculators (which use a stack) and Texas Instrument calculators which don't. The identical operation on an HP will require one half to one third the keystrokes of the TI.</p>
    <p>The availability of 8-bit instructions also allows another architectural innovation, the fetching of four instructions in a single 32-bit memory cycle. The advantages of fetching multiple instructions are:</p>
    <p>Increased execution speed even with slow memories,</p>
    <p>Similar performance to the Harvard (separate data and instruction busses) without the expense,</p>
    <p>Opportunities to optimize groups of instructions,</p>
    <p>The capability to perform loops within this mini-cache.</p>
    <p>The microloops inside the four instruction group are effective for searches and block moves.</p>
    <p>SKIP INSTRUCTIONS</p>
    <p>The microprocessor <b>50</b> fetches instructions in 32-bit chunks called 4-byte instruction groups. These four bytes may contain four 8-bit instructions or some mix of 8-bit and 16 or 24-bit instructions. SKIP instructions in the microprocessor skip any remaining instructions in a 4-byte instruction group and cause a memory fetch to get the next 4-byte instruction group. Conditional SKIPs when combined with 3-byte BRANCHES will create conditional BRANCHES. SKIPs may also be used in situations when no use can be made of the remaining bytes in a 4-instruction group. A SKIP executes in a single cycle, whereas a group of three NOPs would take three cycles.</p>
    <p>SKIP-ALWAYS—Skip any remaining instructions in this 4-byte instruction group.</p>
    <p>Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group.</p>
    <p>SKIP-IF-ZERO—If the TOP item of the Parameter Stack is zero, skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group.</p>
    <p>If the TOP item is not zero, execute the next sequential instruction.</p>
    <p>SKIP-IF-POSITIVE—If the TOP item of the Parameter Stack has a the most significant bit (the sign bit) equal to “0”, skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the TOP item is not “0”, execute the next sequential instruction.</p>
    <p>SKIP-IF-NO-CARRY—If the CARRY flag from a SHIFT or arithmetic operation is not equal to “1”, skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the CARRY is equal to “1”, execute the next sequential instruction.</p>
    <p>SKIP-NEVER—Execute the next sequential (NOP) instruction. (Delay one machine cycle).</p>
    <p>SKIP-IF-NOT-ZERO - If the TOP item on the Parameter Stack is not equal to “0”, skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group.</p>
    <p>If the TOP item is equal 0″, execute the next sequential instruction.</p>
    <p>SKIP-IF-NEGATIVE—If the TOP item on the Parameter Stack has its most significant bit (sign bit) set to “1”, skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the TOP item has its most significant bit set to “0”, execute the next sequential instruction.</p>
    <p>SKIP-IF-CARRY—If the CARRY flag is set to “1” as a result of SHIFT or arithmetic operation, skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the CARRY flag is “0”, execute the next sequential instruction.</p>
    <p>MICROLOOPS</p>
    <p>Microloops are a unique feature of the microprocessor architecture which allows controlled looping within a 4-byte instruction group. A microloop instruction tests the LOOP COUNTER for “0” and may perform an additional test. If the LOOP COUNTER is not “0” and the test is met, instruction execution continues with the first instruction in the 4-byte instruction group, and the LOOP COUNTER is decremented. A microloop instruction will usually be the last byte in a 4-byte instruction group, but it can be any byte. If the LOOP COUNTER is “0” or the test is not met, instruction execution continues with the next instruction. If the microloop is the last byte in the 4-byte instruction group, the most significant 30:bits of the Program Counter are incremented and the next 4-byte instruction group is fetched from memory. On a termination of the loop on LOOP COUNTER equal to “0”, the LOOP COUNTER will remain at “0”. Microloops allow short iterative work such as moves and searches to be performed without slowing down to fetch instructions from memory.</p>
    <heading>EXAMPLE</heading> <p>
      <tables> <table frame="none" colsep="0" rowsep="0" pgwide="1" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="2"> <colspec colname="1" colwidth="133pt" align="left"> </colspec> <colspec colname="2" colwidth="126pt" align="left"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="2" align="center" rowsep="1" class="description-td" colspan="2"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">Byte 1</td>
                <td class="description-td">Byte 2</td>
              </tr> <tr class="description-tr"> <td class="description-td">FETCH-VIA-X-AUTOINCREMENT</td>
                <td class="description-td">STORE-VIA-Y-AUTOINCREMENT</td>
              </tr> <tr class="description-tr"> <td class="description-td">Byte 3</td>
                <td class="description-td">Byte 4</td>
              </tr> <tr class="description-tr"> <td class="description-td">ULOOP-UNTIL-DONE</td>
                <td class="description-td">QQQQQQQQ</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="2" align="center" rowsep="1" class="description-td" colspan="2"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>This example will perform a block move. To initiate the transfer, X will be loaded with the starting address of the source. Y will be loaded with the starting address of the destination. The LOOP COUNTER will be loaded with the number of 32-bit words to move. The microloop will FETCH and STORE and count down the LOOP COUNTER until it reaches zero. QQQQQQQQ indicates any instruction can follow.</p>
    <p>MICROLOOP INSTRUCTIONS</p>
    <p>ULOOP-UNTIL-DONE—If the LOOP COUNTER is not “0”, continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is “0”, continue execution with the next instruction.</p>
    <p>ULOOP-IF-ZERO—If the LOOP COUNTER is not “0” and the TOP item on the Parameter Stack is “0”, continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is “0” or the TOP item is “1”, continue execution with the next instruction.</p>
    <p>ULOOP-IF-POSITIVE—If the LOOP COUNTER is not “0” and the most significant bit (sign bit) is “0”, continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is “0” or the TOP item is “1”, continue execution with the next instruction.</p>
    <p>ULOOP-IF-NOT-CARRY-CLEAR—If the LOOP COUNTER is not “0” and the floating point exponents found in TOP and NEXT are not aligned, continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is “0” or the exponents are aligned, continue execution with the next instruction.</p>
    <p>This instruction is specifically designed for combination with special SHIFT instructions to align two floating point numbers.</p>
    <p>ULOOP-NEVER—(DECREMENT-LOOP-COUNTER) Decrement the LOOP COUNTER. Continue execution with the next instruction.</p>
    <p>ULOOP-IF-NOT-ZERO—If the LOOP COUNTER is not “0” and the TOP item of the Parameter Stack is “0”, continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is “0” or the TOP item is “1”, continue execution with the next instruction.</p>
    <p>ULOOP-IF-NEGATIVE—If the LOOP COUNTER is not “0” and the most significant bit (sign bit) of the TOP item of the Parameter Stack is “1”, continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is “0” or the most significant bit of the Parameter Stack is “0”, continue execution with the next instruction.</p>
    <p>ULOOP-IF-CARRY-SET—If the LOOP COUNTER is not “0” and the exponents of the floating point numbers found in TOP and NEXT are not aligned, continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is “0” or the exponents are aligned, continue execution with the next instruction.</p>
    <p>RETURN FROM SUBROUTINE OR INTERRUPT</p>
    <p>Subroutine calls and interrupt acknowledgements cause a redirection of normal program execution. In both cases, the current Program Counter is pushed onto the Return Stack, so the microprocessor can return to its place in the program after executing the subroutine or interrupt service routine.</p>
    <p>NOTE: When a CALL to subroutine or interrupt is acknowledged the Program Counter has already been incremented and is pointing to the 4-byte instruction group following the 4-byte group currently being executed. The instruction decoding logic allows the microprocessor to perform a test and execute a return conditional on the outcome of the test in a single cycle. A RETURN pops an address from the Return Stack and stores it to the Program Counter.</p>
    <p>RETURN INSTRUCTIONS</p>
    <p>RETURN-ALWAYS—Pop the top item from the Return Stack and transfer it to the Program Counter.</p>
    <p>RETURN-IF-ZERO—If the TOP item on the Parameter Stack is “0”, pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.</p>
    <p>RETURN-IF-POSITIVE—If the most significant bit (sign bit) of the TOP item on the Parameter Stack is a “0”, pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.</p>
    <p>RETURN-IF-CARRY-CLEAR—If the exponents of the floating point numbers found in TOP and NEXT are not aligned, pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.</p>
    <p>RETURN-NEVER—Execute the next instruction.</p>
    <p>(NOP)</p>
    <p>RETURN-IF-NOT-ZERO—If the TOP item on the Parameter Stack is not “0”, pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.</p>
    <p>RETURN-IF-NEGATIVE—If the most significant bit (sign bit) of the TOP item on the Parameter Stack is a “1”, pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.</p>
    <p>RETURN-IF-CARRY-SET—If the exponents of the floating point numbers found in TOP and NEXT are aligned, pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.</p>
    <p>HANDLING MEMORY FROM DYNAMIC RAM</p>
    <p>The microprocessor <b>50</b>, like any RISC type architecture, is optimized to handle as many operations as possible on-chip for maximum speed. External memory operations take from 80 nsec. to 220 nsec. compared with on-chip memory speeds of from 4 nsec. to 30 nsec. There are times when external memory must be accessed.</p>
    <p>External memory is accessed using three registers:</p>
    <p>X-REGISTER—A 30-bit memory pointer which can be used for memory access and simultaneously incremented or decremented.</p>
    <p>Y-REGISTER—A 30-bit memory pointer which can be used for memory access and simultaneously incremented or decremented.</p>
    <p>PROGRAM-COUNTER—A 30-bit memory pointer normally used to point to 4-byte instruction groups. External memory may be accessed at addresses relative to the PC. The operands are sometimes called “Immediate” or “Literal” in other computers. When used as memory pointer, the PC is also incremented after each operation.</p>
    <p>MEMORY LOAD &amp; STORE INSTRUCTIONS</p>
    <p>FETCH-VIA-X—Fetch the 32-bit memory content pointed to by X and push it onto the Parameter Stack. X is unchanged.</p>
    <p>FETCH-VIA-Y—Fetch the 32-bit memory content pointed to by X and push it onto the Parameter Stack. Y is unchanged.</p>
    <p>FETCH-VIA-X-AUTOINCREMENT—Fetch the 32-bit memory content pointed to by X and push it onto the Parameter Stack. After fetching,- increment the most significant 30 bits of X to point to the next 32-bit word address.</p>
    <p>FETCH-VIA-Y-AUTOINCREMENT—Fetch the 32-bit memory content pointed to by Y and push it onto the Parameter Stack. After fetching, increment the most significant 30 bits of Y to point to the next 32-bit word address.</p>
    <p>FETCH-VIA-X-AUTODECREMENT—Fetch the 32-bit memory content pointed to by X and push it onto the Parameter Stack. After fetching, decrement the most significant 30 bits of X to point to the previous 32-bit word address.</p>
    <p>FETCH-VIA-Y-AUTODECREMENT—Fetch the 32-bit memory content pointed to by Y and push it onto the Parameter Stack. After fetching, decrement the most significant 30 bits of Y to point to the previous 32-bit word address.</p>
    <p>STORE-VIA-X—Pop the top item of the Parameter Stack and store it in the memory location pointed to by X. X is unchanged.</p>
    <p>STORE-VIA-Y—Pop the top item of the Parameter Stack and store it in the memory location pointed to by Y. Y is unchanged.</p>
    <p>STORE-VIA-X-AUTOINCREMENT—Pop the top item of the Parameter Stack and store it in the memory location pointed to by X. After storing, increment the most significant 30 bits of X to point to the next 32-bit word address.</p>
    <p>STORE-VIA-Y-AUTOINCREMENT—Pop the top item of the Parameter Stack and store it in the memory location pointed to by Y. After storing, increment the most significant 30 bits of Y to point to the next 32-bit word address.</p>
    <p>STORE-VIA-X-AUTODECREMENT—Pop the top item of the Parameter Stack and store it in the memory location pointed to by X. After storing, decrement the most significant 30 bits of X to point to the previous 32-bit word address.</p>
    <p>STORE-VIA-Y-AUTODECREMENT—Pop the top item of the Parameter Stack and store it in the memory location pointed to by Y. After storing, decrement the most significant 30 bits of Y to point to the previous 32-bit word address.</p>
    <p>FETCH-VIA-PC—Fetch the 32-bit memory content pointed to by the Program Counter and push it onto the Parameter Stack. After fetching, increment the most significant 30 bits of the Program Counter to point to the next 32-bit word address.</p>
    <p>*NOTE When this instruction executes, the PC is pointing to the memory location following the instruction. The effect is of loading a 32-bit immediate operand. This is an 8-bit instruction and therefore will be combined with other 8-bit instructions in a 4-byte instruction fetch. It is possible to have from one to four FETCH-VIA-PC instructions in a 4-byte instruction fetch. The PC increments after each execution of FETCH-VIA-PC, so it is possible to push four immediate operands on the stack. The four operands would be the found in the four memory locations following the instruction.</p>
    <p>BYTE-FETCH-VIA-X—Fetch the 32-bit memory content pointed to by the most significant 30 bits of X. Using the two least significant bits of X, select one of four bytes from the 32-bit memory fetch, right justify the byte in a 32-bit field and push the selected byte preceded by leading zeros onto the Parameter Stack.</p>
    <p>BYTE-STORE-VIA-X—Fetch the 32-bit memory content pointed to by the most significant 30 bits of X. Pop the TOP item from the Parameter Stack. Using the two least significant bits of X place the least significant byte into the 32-bit memory data and write the 32-bit entity back to the location pointed to by the most significant 30 bits of X.</p>
    <p>OTHER EFFECTS OF MEMORY ACCESS INSTRUCTIONS:</p>
    <p>Any FETCH instruction will push a value on the Parameter Stack <b>74</b>. If the on-chip stack is full, the stack will overflow into off-chip memory stack resulting in an additional memory cycle. Any STORE instruction will pop a value from the Parameter Stack <b>74</b>. If the on-chip stack is empty, a memory cycle will be generated to fetch a value from off-chip memory stack.</p>
    <p>HANDLING ON-CHIP VARIABLES</p>
    <p>High-level languages often allow the creation of LOCAL VARIABLES. These variables are used by a particular procedure and discarded. In cases of nested procedures, layers of these variables must be maintained. On-chip storage is up to five times faster than off-chip RAM, so a means of keeping local variables on-chip can make operations run faster. The microprocessor <b>50</b> provides the capability for both on-chip storage of local variables and nesting of multiple levels of variables through the Return Stack.</p>
    <p>The Return Stack <b>134</b> is implemented as 16 on-chip RAM locations. The most common use for the Return Stack <b>134</b> is storage of return addresses from subroutines and interrupt calls. The microprocessor allows these 16 locations to also be used as addressable registers. The 16 locations may be read and written by two instructions which indicate a Return Stack relative address from 0-15. When high-level procedures are nested, the current procedure variables push the previous procedure variables further down the Return Stack <b>134</b>. Eventually, the Return Stack will automatically overflow into off-chip RAM.</p>
    <p>ON-CHIP VARIABLE INSTRUCTIONS</p>
    <p>READ-LOCAL-VARIABLE XXXX—Read the XXXXth location relative to the top of the Return Stack. (XXXX is a binary number from 0000-1111). Push the item read onto the Parameter Stack. OTHER EFFECTS: If the Parameter Stack is full, the push operation will cause a memory cycle to be generated as one item of the stack is automatically stored to external RAM. The logic which selects the location performs a modulo <b>16</b> subtraction. If four local variables have been pushed onto the Return Stack, and an instruction attempts to READ the fifth item, unknown data will be returned.</p>
    <p>WRITE-LOCAL-VARIABLE XXXX—Pop the TOP item of the Parameter Stack and write it into the XXXXth location relative to the top of the Return Stack. (XXXX is a binary number from 0000-1111.) OTHER EFFECTS: If the Parameter Stack is empty, the pop operation will cause a memory cycle to be generated to fetch the Parameter Stack item 30 from external RAM. The logic which selects the location performs a modulo <b>16</b> subtraction. If four local variables have been pushed onto the Return Stack, and an instruction attempts to WRITE to the fifth item, it is possible to clobber return addresses or wreak other havoc.</p>
    <p>REGISTER AND FLIP-FLOP TRANSFER AND PUSH INSTRUCTIONS</p>
    <p>DROP—Pop the TOP item from the Parameter Stack and discard it.</p>
    <p>SWAP—Exchange the data in the TOP Parameter Stack location with the data in the NEXT Parameter Stack location.</p>
    <p>DUP—Duplicate the TOP item on the Parameter Stack and push it onto the Parameter Stack.</p>
    <p>PUSH-LOOP-COUNTER—Push the value in LOOP COUNTER onto the Parameter Stack.</p>
    <p>POP-RSTACK-PUSH-TO-STACK—Pop the top item from the Return Stack and push it onto the Parameter Stack.</p>
    <p>PUSH-X-REG—Push the value in the X Register onto the Parameter Stack.</p>
    <p>PUSH-STACK-POINTER—Push the value of the Parameter Stack pointer onto the Parameter Stack.</p>
    <p>PUSH-RSTACK-POINTER—Push the value of the Return Stack pointer onto the Return Stack.</p>
    <p>PUSH-MODE-BITS—Push the value of the MODE REGISTER onto the Parameter Stack.</p>
    <p>PUSH-INPUT—Read the 10 dedicated input bits and push the value (right justified and padded with leading zeros) onto the Parameter Stack.</p>
    <p>SET-LOOP-COUNTER—Pop the TOP value from the Parameter Stack and store it into LOOP COUNTER.</p>
    <p>POP-STACK-PUSH-TO-RSTACK—Pop the TOP item from the Parameter Stack and push it onto the Return Stack.</p>
    <p>SET-X-REG—Pop the TOP item from the Parameter Stack and store it into the X Register.</p>
    <p>SET-STACK-POINTER—Pop the TOP item from the Parameter Stack and store it into the Stack Pointer.</p>
    <p>SET-RSTACK-POINTER—Pop the TOP item from the Parameter Stack and store it into the Return Stack Pointer.</p>
    <p>SET-MODE-BITS—Pop the TOP value from the Parameter Stack and store it into the MODE BITS.</p>
    <p>SET-OUTPUT—Pop the TOP item from the Parameter Stack and output it to the 10 dedicated output bits. OTHER EFFECTS: Instructions which push or pop the Parameter Stack or Return Stack may cause a memory cycle as the stacks overflow back and forth between on-chip and off-chip memory.</p>
    <p>LOADING A SHORT LITERAL</p>
    <p>A special case of register transfer instruction is used to push an 8-bit literal onto the Parameter Stack. This instruction requires that the 8-bits to be pushed reside in the last byte of a 4-byte instruction group. The instruction op-code loading the literal may reside in ANY of the other three bytes in the instruction group.</p>
    <heading>EXAMPLE</heading> <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="4"> <colspec colname="offset" colwidth="14pt" align="left"> </colspec> <colspec colname="1" colwidth="91pt" align="left"> </colspec> <colspec colname="2" colwidth="49pt" align="center"> </colspec> <colspec colname="3" colwidth="63pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="offset" nameend="3" align="center" rowsep="1" class="description-td" colspan="4"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">BYTE 1</td>
                <td class="description-td">BYTE 2</td>
                <td class="description-td">BYTE 3</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">LOAD-SHORT-LITERAL</td>
                <td class="description-td">QQQQQQQQ</td>
                <td class="description-td">QQQQQQQQ</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">BYTE 4</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">00001111</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="offset" nameend="3" align="center" rowsep="1" class="description-td" colspan="4"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>In this example, QQQQQQQQ indicates any other 8-bit instruction. When Byte <b>1</b> is executed, binary 00001111 (HEX Of) from Byte <b>4</b> will be pushed (right justified and padded by leading zeros) onto the Parameter Stack. Then the instructions in Byte <b>2</b> and Byte <b>3</b> will execute. The microprocessor instruction decoder knows not to execute Byte <b>4</b>. It is possible to push three identical 8-bit values as follows:</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="3"> <colspec colname="offset" colwidth="14pt" align="left"> </colspec> <colspec colname="1" colwidth="105pt" align="left"> </colspec> <colspec colname="2" colwidth="98pt" align="left"> </colspec> <thead> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="offset" nameend="2" align="center" rowsep="1" class="description-td" colspan="3"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">BYTE 1</td>
                <td class="description-td">BYTE 2</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">LOAD-SHORT-LITERAL</td>
                <td class="description-td">LOAD-SHORT-LITERAL</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">BYTE 3</td>
                <td class="description-td">BYTE 4</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td class="description-td">LOAD-SHORT-LITERAL</td>
                <td class="description-td">00001111</td>
              </tr> <tr class="description-tr"> <td class="description-td"> </td>
                <td namest="offset" nameend="2" align="center" rowsep="1" class="description-td" colspan="3"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>SHORT-LITERAL-INSTRUCTION</p>
    <p>LOAD-SHORT-LITERAL—Push the 8-bit value found in Byte <b>4</b> of the current 4-byte instruction group onto the Parameter Stack.</p>
    <p>LOGIC INSTRUCTIONS</p>
    <p>Logical and math operations use the stack for the source of one or two operands and as the destination for results. The stack organization is a particularly convenient arrangement for evaluating expressions. TOP indicates the top value on the Parameter Stack <b>74</b>. NEXT indicates the next to top value on the Parameter Stack <b>74</b>.</p>
    <p>AND—Pop TOP and NEXT from the Parameter Stack, perform the logical AND operation on these two operands, and push the result onto the Parameter Stack.</p>
    <p>OR—Pop TOP and NEXT from the Parameter Stack, perform the logical OR operation on these two operands, and push the result onto the Parameter Stack.</p>
    <p>XOR—Pop TOP and NEXT from the Parameter Stack, perform the logical exclusive OR on these two operands, and push the result onto the Parameter Stack.</p>
    <p>BIT-CLEAR—Pop TOP and NEXT from the Parameter Stack, toggle all bits in NEXT, perform the logical AND operation on TOP, and push the result onto the Parameter Stack. (Another way of understanding this instruction is thinking of it as clearing all bits in TOP that are set in NEXT.)</p>
    <p>MATH INSTRUCTIONS</p>
    <p>Math instruction pop the TOP item and NEXT to top item of the Parameter Stack <b>74</b> to use as the operands. The results are pushed back on the Parameter Stack. The CARRY flag is used to latch the “33rd bit” of the ALU result.</p>
    <p>ADD—Pop the TOP item and NEXT to top item from the Parameter Stack, add the values together and push the result back on the Parameter Stack. The CARRY flag may be changed.</p>
    <p>ADD-WITH-CARRY—Pop the TOP item and the NEXT to top item from the Parameter Stack, add the values together. If the CARRY flag is “1” increment the result. Push the ultimate result back on the Parameter Stack. The CARRY flag may be changed.</p>
    <p>ADD-X—Pop the TOP item from the Parameter Stack and read the third item from the top of the Parameter Stack. Add the values together and push the result back on the Parameter Stack. The CARRY flag may be changed.</p>
    <p>SUB—Pop the TOP item and NEXT to top item from the Parameter Stack, Subtract NEXT from TOP and push the result back on the Parameter Stack. The CARRY flag may be changed.</p>
    <p>SUB-WITH-CARRY—Pop the TOP item and NEXT to top item from the Parameter Stack. Subtract NEXT from TOP. If the CARRY flag is “1” increment the result. Push the ultimate result back on the Parameter Stack. The CARRY flag may be changed.</p>
    <p>SUB-X—</p>
    <p>SIGNED-MULT-STEP—</p>
    <p>UNSIGNED-MULT-STEP—</p>
    <p>SIGNED-FAST-MULT—</p>
    <p>FAST-MULT-STEP—</p>
    <p>UNSIGNED-DIV-STEP—</p>
    <p>GENERATE-POLYNOMIAL—</p>
    <p>ROUND—</p>
    <p>COMPARE—Pop the TOP item and NEXT to top item from the Parameter Stack. Subtract NEXT from TOP. If the result has the most significant bit equal to “0” (the result is positive), push the result onto the Parameter Stack. If the result has the most significant bit equal to “1” (the result is negative), push the old value of TOP onto the Parameter Stack. The CARRY flag may be affected.</p>
    <p>SHIFT/ROTATE</p>
    <p>SHIFT-LEFT—Shift the TOP Parameter Stack item left one bit. The CARRY flag is shifted into the least significant bit of TOP.</p>
    <p>SHIFT-RIGHT—Shift the TOP Parameter Stack item right one bit. The least significant bit of TOP is shifted into the CARRY flag. Zero is shifted into the most significant bit of TOP.</p>
    <p>DOUBLE-SHIFT-LEFT—Treating the TOP item of the Parameter Stack as the most significant word of a 64-bit number and the NEXT stack item as the least significant word, shift the combined 64-bit entity left one bit. The CARRY flag is shifted into the least significant bit of NEXT.</p>
    <p>DOUBLE-SHIFT-RIGHT—Treating the TOP item of the Parameter Stack as the most significant word of a 64-bit number and the NEXT stack item as the least significant word, shift the combined 64-bit entity right one bit. The least significant bit of NEXT is shifted into the CARRY flag. Zero is shifted into the most significant bit of TOP.</p>
    <p>OTHER INSTRUCTIONS</p>
    <p>FLUSH-STACK—Empty all on-chip Parameter Stack locations into off-chip RAM. (This instruction is useful for multitasking applications). This instruction accesses a counter which holds the depth of the on-chip stack and can require from none to 16 external memory cycles.</p>
    <p>FLUSH-RSTACK—Empty all on-chip Return Stack locations into off-chip RAM. (This instruction is useful for multitasking applications). This instruction accesses a counter which holds the depth of the on-chip Return Stack and can require from none to 16 external memory cycles.</p>
    <p>It should further be apparent to those skilled in the art that various changes in form and details of the invention as shown and described may be made. It is intended that such changes be included within the spirit and scope of the claims appended hereto.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4680698">US4680698</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 16, 1983</td><td class="patent-data-table-td patent-date-value">Jul 14, 1987</td><td class="patent-data-table-td ">Inmos Limited</td><td class="patent-data-table-td ">High density ROM in separate isolation well on single with chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5379438">US5379438</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 14, 1990</td><td class="patent-data-table-td patent-date-value">Jan 3, 1995</td><td class="patent-data-table-td ">Xerox Corporation</td><td class="patent-data-table-td ">Transferring a processing unit&#39;s data between substrates in a parallel processor</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6816750">US6816750</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 9, 2000</td><td class="patent-data-table-td patent-date-value">Nov 9, 2004</td><td class="patent-data-table-td ">Cirrus Logic, Inc.</td><td class="patent-data-table-td ">System-on-a-chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6850879">US6850879</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 1, 2000</td><td class="patent-data-table-td patent-date-value">Feb 1, 2005</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Microcomputer with emulator interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6876357">US6876357</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 25, 2001</td><td class="patent-data-table-td patent-date-value">Apr 5, 2005</td><td class="patent-data-table-td ">Lg Electronics Inc.</td><td class="patent-data-table-td ">Driving circuit for organic electroluminescence device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7042301">US7042301</a></td><td class="patent-data-table-td patent-date-value">Oct 15, 2002</td><td class="patent-data-table-td patent-date-value">May 9, 2006</td><td class="patent-data-table-td ">Marvell International Ltd.</td><td class="patent-data-table-td ">Crystal oscillator emulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7051306">US7051306</a></td><td class="patent-data-table-td patent-date-value">May 7, 2004</td><td class="patent-data-table-td patent-date-value">May 23, 2006</td><td class="patent-data-table-td ">Mosaid Technologies Corporation</td><td class="patent-data-table-td ">Managing power on integrated circuits using power islands</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7148763">US7148763</a></td><td class="patent-data-table-td patent-date-value">Jul 16, 2004</td><td class="patent-data-table-td patent-date-value">Dec 12, 2006</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Integrated circuit including processor and crystal oscillator emulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7253495">US7253495</a></td><td class="patent-data-table-td patent-date-value">Jul 14, 2006</td><td class="patent-data-table-td patent-date-value">Aug 7, 2007</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Integrated circuit package with air gap</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7301408">US7301408</a></td><td class="patent-data-table-td patent-date-value">Jul 14, 2006</td><td class="patent-data-table-td patent-date-value">Nov 27, 2007</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Integrated circuit with low dielectric loss packaging material</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7348804">US7348804</a></td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td patent-date-value">Mar 25, 2008</td><td class="patent-data-table-td ">Mosaid Delaware, Inc.</td><td class="patent-data-table-td ">Low leakage and data retention circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7370178">US7370178</a></td><td class="patent-data-table-td patent-date-value">Jul 14, 2006</td><td class="patent-data-table-td patent-date-value">May 6, 2008</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Method for latest producer tracking in an out-of-order processor, and applications thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7375597">US7375597</a></td><td class="patent-data-table-td patent-date-value">Oct 3, 2005</td><td class="patent-data-table-td patent-date-value">May 20, 2008</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Low-noise fine-frequency tuning</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7512734">US7512734</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 2006</td><td class="patent-data-table-td patent-date-value">Mar 31, 2009</td><td class="patent-data-table-td ">Marvell International Ltd.</td><td class="patent-data-table-td ">Adaptive storage system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7555637">US7555637</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 2007</td><td class="patent-data-table-td patent-date-value">Jun 30, 2009</td><td class="patent-data-table-td ">Vns Portfolio Llc</td><td class="patent-data-table-td ">Multi-port read/write operations based on register bits set for indicating select ports and transfer directions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7592837">US7592837</a></td><td class="patent-data-table-td patent-date-value">Sep 19, 2008</td><td class="patent-data-table-td patent-date-value">Sep 22, 2009</td><td class="patent-data-table-td ">Mosaid Technologies Corporation</td><td class="patent-data-table-td ">Low leakage and data retention circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7594079">US7594079</a></td><td class="patent-data-table-td patent-date-value">Oct 11, 2006</td><td class="patent-data-table-td patent-date-value">Sep 22, 2009</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Data cache virtual hint way prediction, and applications thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7617359">US7617359</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 2007</td><td class="patent-data-table-td patent-date-value">Nov 10, 2009</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Adaptive storage system including hard disk drive with flash interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7617383">US7617383</a></td><td class="patent-data-table-td patent-date-value">Aug 11, 2006</td><td class="patent-data-table-td patent-date-value">Nov 10, 2009</td><td class="patent-data-table-td ">Vns Portfolio Llc</td><td class="patent-data-table-td ">Circular register arrays of a computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7634615">US7634615</a></td><td class="patent-data-table-td patent-date-value">Jun 10, 2004</td><td class="patent-data-table-td patent-date-value">Dec 15, 2009</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Adaptive storage system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7636809">US7636809</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 2007</td><td class="patent-data-table-td patent-date-value">Dec 22, 2009</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Adaptive storage system including hard disk drive with flash interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7647475">US7647475</a></td><td class="patent-data-table-td patent-date-value">Sep 6, 2006</td><td class="patent-data-table-td patent-date-value">Jan 12, 2010</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">System for synchronizing an in-order co-processor with an out-of-order processor using a co-processor interface store data queue</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7650465">US7650465</a></td><td class="patent-data-table-td patent-date-value">Aug 18, 2006</td><td class="patent-data-table-td patent-date-value">Jan 19, 2010</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Micro tag array having way selection bits for reducing data cache access power</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7657708">US7657708</a></td><td class="patent-data-table-td patent-date-value">Aug 18, 2006</td><td class="patent-data-table-td patent-date-value">Feb 2, 2010</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Methods for reducing data cache access power in a processor using way selection bits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7696768">US7696768</a></td><td class="patent-data-table-td patent-date-value">Dec 12, 2007</td><td class="patent-data-table-td patent-date-value">Apr 13, 2010</td><td class="patent-data-table-td ">Marvell International Ltd.</td><td class="patent-data-table-td ">On-die heating circuit and control loop for rapid heating of the die</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7702848">US7702848</a></td><td class="patent-data-table-td patent-date-value">Aug 11, 2006</td><td class="patent-data-table-td patent-date-value">Apr 20, 2010</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Adaptive storage system including hard disk drive with flash interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7711934">US7711934</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2005</td><td class="patent-data-table-td patent-date-value">May 4, 2010</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Processor core and method for managing branch misprediction in an out-of-order processor pipeline</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7721071">US7721071</a></td><td class="patent-data-table-td patent-date-value">Feb 28, 2006</td><td class="patent-data-table-td patent-date-value">May 18, 2010</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">System and method for propagating operand availability prediction bits with instructions through a pipeline in an out-of-order processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7730335">US7730335</a></td><td class="patent-data-table-td patent-date-value">Jun 10, 2004</td><td class="patent-data-table-td patent-date-value">Jun 1, 2010</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Low power computer with main and auxiliary processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7734901">US7734901</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2005</td><td class="patent-data-table-td patent-date-value">Jun 8, 2010</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Processor core and method for managing program counter redirection in an out-of-order processor pipeline</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7747840">US7747840</a></td><td class="patent-data-table-td patent-date-value">Apr 16, 2008</td><td class="patent-data-table-td patent-date-value">Jun 29, 2010</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Method for latest producer tracking in an out-of-order processor, and applications thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7752422">US7752422</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 26, 2006</td><td class="patent-data-table-td patent-date-value">Jul 6, 2010</td><td class="patent-data-table-td ">Vns Portfolio Llc</td><td class="patent-data-table-td ">Execution of instructions directly from input source</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7760036">US7760036</a></td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td patent-date-value">Jul 20, 2010</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Crystal oscillator emulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7760039">US7760039</a></td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td patent-date-value">Jul 20, 2010</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Crystal oscillator emulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7768360">US7768360</a></td><td class="patent-data-table-td patent-date-value">Jan 4, 2007</td><td class="patent-data-table-td patent-date-value">Aug 3, 2010</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Crystal oscillator emulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7768361">US7768361</a></td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td patent-date-value">Aug 3, 2010</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Crystal oscillator emulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7786817">US7786817</a></td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td patent-date-value">Aug 31, 2010</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Crystal oscillator emulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7788427">US7788427</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2005</td><td class="patent-data-table-td patent-date-value">Aug 31, 2010</td><td class="patent-data-table-td ">Marvell International Ltd.</td><td class="patent-data-table-td ">Flash memory interface for disk drive</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7788514">US7788514</a></td><td class="patent-data-table-td patent-date-value">May 12, 2008</td><td class="patent-data-table-td patent-date-value">Aug 31, 2010</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Low power computer with main and auxiliary processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7791424">US7791424</a></td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td patent-date-value">Sep 7, 2010</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Crystal oscillator emulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7812683">US7812683</a></td><td class="patent-data-table-td patent-date-value">Jul 14, 2006</td><td class="patent-data-table-td patent-date-value">Oct 12, 2010</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Integrated circuit package with glass layer and oscillator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7827423">US7827423</a></td><td class="patent-data-table-td patent-date-value">May 7, 2008</td><td class="patent-data-table-td patent-date-value">Nov 2, 2010</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Low power computer with main and auxiliary processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7852098">US7852098</a></td><td class="patent-data-table-td patent-date-value">Oct 3, 2005</td><td class="patent-data-table-td patent-date-value">Dec 14, 2010</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">On-die heating circuit and control loop for rapid heating of the die</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7872542">US7872542</a></td><td class="patent-data-table-td patent-date-value">Jul 28, 2008</td><td class="patent-data-table-td patent-date-value">Jan 18, 2011</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Variable capacitance with delay lock loop</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7893785">US7893785</a></td><td class="patent-data-table-td patent-date-value">May 2, 2008</td><td class="patent-data-table-td patent-date-value">Feb 22, 2011</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Low-noise fine-frequency tuning</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7904615">US7904615</a></td><td class="patent-data-table-td patent-date-value">Feb 16, 2006</td><td class="patent-data-table-td patent-date-value">Mar 8, 2011</td><td class="patent-data-table-td ">Vns Portfolio Llc</td><td class="patent-data-table-td ">Asynchronous computer communication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7913069">US7913069</a></td><td class="patent-data-table-td patent-date-value">May 26, 2006</td><td class="patent-data-table-td patent-date-value">Mar 22, 2011</td><td class="patent-data-table-td ">Vns Portfolio Llc</td><td class="patent-data-table-td ">Processor and method for executing a program loop within an instruction word</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7917788">US7917788</a></td><td class="patent-data-table-td patent-date-value">Apr 25, 2007</td><td class="patent-data-table-td patent-date-value">Mar 29, 2011</td><td class="patent-data-table-td ">Freescale Semiconductor, Inc.</td><td class="patent-data-table-td ">SOC with low power and performance modes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7934075">US7934075</a></td><td class="patent-data-table-td patent-date-value">May 26, 2006</td><td class="patent-data-table-td patent-date-value">Apr 26, 2011</td><td class="patent-data-table-td ">Vns Portfolio Llc</td><td class="patent-data-table-td ">Method and apparatus for monitoring inputs to an asyncrhonous, homogenous, reconfigurable computer array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7937557">US7937557</a></td><td class="patent-data-table-td patent-date-value">Mar 16, 2004</td><td class="patent-data-table-td patent-date-value">May 3, 2011</td><td class="patent-data-table-td ">Vns Portfolio Llc</td><td class="patent-data-table-td ">System and method for intercommunication between computers in an array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7940081">US7940081</a></td><td class="patent-data-table-td patent-date-value">Aug 17, 2009</td><td class="patent-data-table-td patent-date-value">May 10, 2011</td><td class="patent-data-table-td ">Mosaid Technologies Incorporated</td><td class="patent-data-table-td ">Low leakage and data retention circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7945885">US7945885</a></td><td class="patent-data-table-td patent-date-value">Jul 21, 2008</td><td class="patent-data-table-td patent-date-value">May 17, 2011</td><td class="patent-data-table-td ">Mosaid Technologies Incorporated</td><td class="patent-data-table-td ">Power managers for an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7966481">US7966481</a></td><td class="patent-data-table-td patent-date-value">Jan 12, 2007</td><td class="patent-data-table-td patent-date-value">Jun 21, 2011</td><td class="patent-data-table-td ">Vns Portfolio Llc</td><td class="patent-data-table-td ">Computer system and method for executing port communications without interrupting the receiving computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7979614">US7979614</a></td><td class="patent-data-table-td patent-date-value">Aug 23, 2010</td><td class="patent-data-table-td patent-date-value">Jul 12, 2011</td><td class="patent-data-table-td ">Marvell International Ltd.</td><td class="patent-data-table-td ">Flash memory/disk drive interface and method for same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7996811">US7996811</a></td><td class="patent-data-table-td patent-date-value">Dec 11, 2008</td><td class="patent-data-table-td patent-date-value">Aug 9, 2011</td><td class="patent-data-table-td ">Mosaid Technologies Incorporated</td><td class="patent-data-table-td ">Power managers for an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8032734">US8032734</a></td><td class="patent-data-table-td patent-date-value">Sep 6, 2006</td><td class="patent-data-table-td patent-date-value">Oct 4, 2011</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Coprocessor load data queue for interfacing an out-of-order execution unit with an in-order coprocessor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8063711">US8063711</a></td><td class="patent-data-table-td patent-date-value">Sep 7, 2010</td><td class="patent-data-table-td patent-date-value">Nov 22, 2011</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Crystal oscillator emulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8078846">US8078846</a></td><td class="patent-data-table-td patent-date-value">Dec 18, 2006</td><td class="patent-data-table-td patent-date-value">Dec 13, 2011</td><td class="patent-data-table-td ">Mips Technologies, Inc.</td><td class="patent-data-table-td ">Conditional move instruction formed into one decoded instruction to be graduated and another decoded instruction to be invalidated</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8145889">US8145889</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 27, 2010</td><td class="patent-data-table-td patent-date-value">Mar 27, 2012</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Data processing system with branch target addressing using upper and lower bit permutation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8253438">US8253438</a></td><td class="patent-data-table-td patent-date-value">Mar 29, 2011</td><td class="patent-data-table-td patent-date-value">Aug 28, 2012</td><td class="patent-data-table-td ">Mosaid Technologies Incorporated</td><td class="patent-data-table-td ">Low leakage and data retention circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8572416">US8572416</a></td><td class="patent-data-table-td patent-date-value">May 26, 2010</td><td class="patent-data-table-td patent-date-value">Oct 29, 2013</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Low power computer with main and auxiliary processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8717114">US8717114</a></td><td class="patent-data-table-td patent-date-value">Feb 8, 2011</td><td class="patent-data-table-td patent-date-value">May 6, 2014</td><td class="patent-data-table-td ">Marvell World Trade Ltd.</td><td class="patent-data-table-td ">Low-noise fine-frequency tuning</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8762923">US8762923</a></td><td class="patent-data-table-td patent-date-value">May 16, 2012</td><td class="patent-data-table-td patent-date-value">Jun 24, 2014</td><td class="patent-data-table-td ">Conversant Intellectual Property Management Inc.</td><td class="patent-data-table-td ">Power managers for an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8782590">US8782590</a></td><td class="patent-data-table-td patent-date-value">Jun 20, 2011</td><td class="patent-data-table-td patent-date-value">Jul 15, 2014</td><td class="patent-data-table-td ">Conversant Intellectual Property Management Inc.</td><td class="patent-data-table-td ">Power managers for an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1821199A1?cl=en">EP1821199A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 15, 2007</td><td class="patent-data-table-td patent-date-value">Aug 22, 2007</td><td class="patent-data-table-td ">Technology Properties Limited</td><td class="patent-data-table-td ">Microloop computer instructions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1821200A2?cl=en">EP1821200A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 15, 2007</td><td class="patent-data-table-td patent-date-value">Aug 22, 2007</td><td class="patent-data-table-td ">Technology Properties Limited</td><td class="patent-data-table-td ">Method and apparatus for monitoring a computer&#39;s inputs for incoming instructions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1821202A1?cl=en">EP1821202A1</a></td><td class="patent-data-table-td patent-date-value">Feb 15, 2007</td><td class="patent-data-table-td patent-date-value">Aug 22, 2007</td><td class="patent-data-table-td ">Technology Properties Limited</td><td class="patent-data-table-td ">Execution of instructions directly from input source</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1984836A2?cl=en">EP1984836A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 16, 2007</td><td class="patent-data-table-td patent-date-value">Oct 29, 2008</td><td class="patent-data-table-td ">VNS Portfolio LLC</td><td class="patent-data-table-td ">Allocation of resources among an array of computers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1986094A1?cl=en">EP1986094A1</a></td><td class="patent-data-table-td patent-date-value">Apr 23, 2008</td><td class="patent-data-table-td patent-date-value">Oct 29, 2008</td><td class="patent-data-table-td ">Technology Properties Limited</td><td class="patent-data-table-td ">System and method for processing data in a series of computers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2007098024A2?cl=en">WO2007098024A2</a></td><td class="patent-data-table-td patent-date-value">Feb 16, 2007</td><td class="patent-data-table-td patent-date-value">Aug 30, 2007</td><td class="patent-data-table-td ">Charles H Moore</td><td class="patent-data-table-td ">Allocation of resources among an array of computers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2007130789A2?cl=en">WO2007130789A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 19, 2007</td><td class="patent-data-table-td patent-date-value">Nov 15, 2007</td><td class="patent-data-table-td ">Qualcomm Inc</td><td class="patent-data-table-td ">Method and apparatus for caching variable length instructions</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S032000">712/32</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09055">712/E09.055</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09081">712/E09.081</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09062">712/E09.062</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09080">712/E09.08</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09078">712/E09.078</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09057">712/E09.057</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711SE12020">711/E12.02</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09016">712/E09.016</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09058">712/E09.058</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09046">712/E09.046</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0007780000">G06F7/78</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0009340000">G06F9/34</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0007000000">G06F7/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0009320000">G06F9/32</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0007520000">G06F7/52</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0007580000">G06F7/58</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0012080000">G06F12/08</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0009300000">G06F9/30</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0015780000">G06F15/78</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0009380000">G06F9/38</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/3802">G06F9/3802</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/3824">G06F9/3824</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/3806">G06F9/3806</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F7/785">G06F7/785</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/30054">G06F9/30054</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/381">G06F9/381</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F7/5272">G06F7/5272</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/30">G06F9/30</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/30069">G06F9/30069</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/30167">G06F9/30167</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/30145">G06F9/30145</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/30036">G06F9/30036</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F2207/583">G06F2207/583</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/30065">G06F9/30065</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/3867">G06F9/3867</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F15/7832">G06F15/7832</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F7/584">G06F7/584</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F12/0875">G06F12/0875</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F2207/581">G06F2207/581</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=pSBhBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/325">G06F9/325</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F9/38B</span>, <span class="nested-value">G06F9/38B4L</span>, <span class="nested-value">G06F9/38B2B</span>, <span class="nested-value">G06F9/30A3S</span>, <span class="nested-value">G06F9/30A3L</span>, <span class="nested-value">G06F7/78C</span>, <span class="nested-value">G06F9/30T</span>, <span class="nested-value">G06F9/30T4T</span>, <span class="nested-value">G06F9/30A1P</span>, <span class="nested-value">G06F9/38P</span>, <span class="nested-value">G06F7/527A</span>, <span class="nested-value">G06F9/38D</span>, <span class="nested-value">G06F9/30</span>, <span class="nested-value">G06F7/58P1</span>, <span class="nested-value">G06F9/32B6</span>, <span class="nested-value">G06F12/08B14</span>, <span class="nested-value">G06F15/78M1</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Sep 13, 2011</td><td class="patent-data-table-td ">FP</td><td class="patent-data-table-td ">Expired due to failure to pay maintenance fee</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110722</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 6, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 4, 6, 7, 11 AND 13 IS CONFIRMED. CLAIMS 8 AND 10 ARE CANCELLED. CLAIMS 1-3, 5, 9 AND 12 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 22, 2011</td><td class="patent-data-table-td ">LAPS</td><td class="patent-data-table-td ">Lapse for failure to pay maintenance fees</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 28, 2011</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 18, 2009</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090529</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 24, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MOORE, CHARLES H., TTE, UTD 03/21/2006 THE EQUINOX</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOORE, CHARLES H.;REEL/FRAME:022440/0445</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090320</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20060921</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 12, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 8, 2005</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">PATRIOT SCIENTIFIC CORPORATION, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TERMINATION OF SECURITY INTEREST;ASSIGNOR:KNOBBE, MARTEN, OLSON &amp; BEAR, LLP;REEL/FRAME:016784/0693</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20050526</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 14, 2003</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">KNOBBE, MARTENS, OLSON &amp; BEAR, LLP, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY INTEREST;ASSIGNOR:PATRIOT SCIENTIFIC CORPORATION;REEL/FRAME:013751/0408</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20030107</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">KNOBBE, MARTENS, OLSON &amp; BEAR, LLP 2040 MAIN STREE</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2eZfCMJYS4jOMJPoGAHiPSlYrHBQ\u0026id=pSBhBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0QLdOMsFmTiKMP6Qzq7RoRyTE0Cw\u0026id=pSBhBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U326nqqrHeHBIjVWqaGOLWfy15cJw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/High_performance_microprocessor_having_v.pdf?id=pSBhBAABERAJ\u0026output=pdf\u0026sig=ACfU3U2EaTBNqH3CwiQv_Vn7EF1ovBWGhQ"},"sample_url":"http://www.google.com/patents/reader?id=pSBhBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>