
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 2 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28326 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1516.598 ; gain = 83.000 ; free physical = 5780 ; free virtual = 28935
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:7]
INFO: [Synth 8-638] synthesizing module 'raw_axi4lite_slave' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/raw_axi/raw_axi4lite_slave.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/raw_axi/raw_axi4lite_slave.vhd:224]
INFO: [Synth 8-226] default block is never used [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/raw_axi/raw_axi4lite_slave.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/raw_axi/raw_axi4lite_slave.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'raw_axi4lite_slave' (1#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/raw_axi/raw_axi4lite_slave.vhd:86]
WARNING: [Synth 8-689] width (32) of port connection 's_axi4lite_araddr' does not match port width (4) of module 'raw_axi4lite_slave' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:126]
WARNING: [Synth 8-689] width (32) of port connection 's_axi4lite_awaddr' does not match port width (4) of module 'raw_axi4lite_slave' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:129]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser' (2#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
WARNING: [Synth 8-350] instance 'reg_test_software_register' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:149]
INFO: [Synth 8-638] synthesizing module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/axi4lite_ic_wrapper.vhdl:65]
INFO: [Synth 8-638] synthesizing module 'axi4lite_axi4lite_top_ic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
WARNING: [Synth 8-5858] RAM axi4lite_mosi_arr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_sel_reg' and it is trimmed from '32' to '6' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_axi4lite_top_ic' (3#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave_logic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave_logic' (4#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block_muxdemux' (5#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sys_block_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block' (6#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg_muxdemux' (7#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sw_reg_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg' (8#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in_we[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/axi4lite_ic_wrapper.vhdl:71]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/axi4lite_ic_wrapper.vhdl:72]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_ic_wrapper' (9#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/axi4lite_ic_wrapper.vhdl:65]
WARNING: [Synth 8-689] width (40) of port connection 's_axi4lite_araddr' does not match port width (32) of module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:190]
WARNING: [Synth 8-689] width (40) of port connection 's_axi4lite_awaddr' does not match port width (32) of module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:193]
INFO: [Synth 8-638] synthesizing module 'reg_test' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:199]
INFO: [Synth 8-638] synthesizing module 'reg_test_default_clock_driver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (10#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (11#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (12#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'reg_test_default_clock_driver' (13#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:172]
INFO: [Synth 8-638] synthesizing module 'reg_test_struct' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:134]
INFO: [Synth 8-638] synthesizing module 'reg_test_raw_from_processor' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_bf09a3e757' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_bf09a3e757' (14#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:51]
INFO: [Synth 8-638] synthesizing module 'reg_test_xlslice' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:90]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_test_xlslice' (15#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_71dc691ed0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_71dc691ed0' (16#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'reg_test_raw_from_processor' (17#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:12]
INFO: [Synth 8-638] synthesizing module 'reg_test_software_register' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:61]
INFO: [Synth 8-638] synthesizing module 'reg_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:205]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_reg_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:149' bound to instance 'convert' of component 'convert_func_call_reg_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:257]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_reg_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:164]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_reg_test_xlconvert' (18#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:164]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:273]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (19#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (20#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'reg_test_xlconvert' (21#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:205]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:332]
	Parameter din_width bound to: 32 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (22#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test_entity_declarations.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'reg_test_software_register' (23#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'reg_test_struct' (24#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'reg_test' (25#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/sysgen/reg_test.vhd:199]
INFO: [Synth 8-6157] synthesizing module 'zcu111_infrastructure' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
	Parameter MULTIPLY bound to: 8.000000 - type: float 
	Parameter DIVIDE bound to: 4.000000 - type: float 
	Parameter DIVCLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (26#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 7.812500 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (27#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (28#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 7.812500 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.120000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE__parameterized0' (28#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6155] done synthesizing module 'zcu111_infrastructure' (29#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
INFO: [Synth 8-638] synthesizing module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_interconnect_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CG92RI' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:331]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CG92RI' (30#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9O4VJ' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:732]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9O4VJ' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16GXSXB' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16GXSXB' (32#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-3491] module 'zcu111_xbar_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1825]
INFO: [Synth 8-638] synthesizing module 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'zcu111_axi_interconnect_0_0' (33#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_1_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_1' of component 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_2_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_2' of component 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2612]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_proc_sys_reset_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2671]
INFO: [Synth 8-638] synthesizing module 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zcu111_zynq_ultra_ps_e_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/.Xil/Vivado-28305-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'zcu111' (34#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_araddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:234]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_awaddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:238]
WARNING: [Synth 8-3848] Net reg_test_software_register_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:51]
WARNING: [Synth 8-3848] Net reg_test_sys_board_id_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:52]
WARNING: [Synth 8-3848] Net reg_test_sys_board_id_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:53]
WARNING: [Synth 8-3848] Net reg_test_sys_clkcounter_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:54]
WARNING: [Synth 8-3848] Net reg_test_sys_clkcounter_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:55]
WARNING: [Synth 8-3848] Net reg_test_sys_rev_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:56]
WARNING: [Synth 8-3848] Net reg_test_sys_rev_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:57]
WARNING: [Synth 8-3848] Net reg_test_sys_rev_rcs_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:58]
WARNING: [Synth 8-3848] Net reg_test_sys_rev_rcs_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:59]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_arready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:70]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_awready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:74]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_bresp in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:77]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_bvalid in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:78]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rdata in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:79]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rresp in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:81]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rvalid in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:82]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_wready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:84]
INFO: [Synth 8-6155] done synthesizing module 'top' (35#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:7]
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_9O4VJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_9O4VJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design sysgen_reinterpret_71dc691ed0 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_reinterpret_71dc691ed0 has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_reinterpret_71dc691ed0 has unconnected port clr
WARNING: [Synth 8-3331] design synth_reg has unconnected port clr
WARNING: [Synth 8-3331] design sysgen_delay_bf09a3e757 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_delay_bf09a3e757 has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_delay_bf09a3e757 has unconnected port clr
WARNING: [Synth 8-3331] design axi4lite_sw_reg_muxdemux has unconnected port axi4lite_aclk
WARNING: [Synth 8-3331] design axi4lite_sw_reg_muxdemux has unconnected port axi4lite_aresetn
WARNING: [Synth 8-3331] design axi4lite_slave_logic has unconnected port axi4lite_mosi[wstrb][3]
WARNING: [Synth 8-3331] design axi4lite_slave_logic has unconnected port axi4lite_mosi[wstrb][2]
WARNING: [Synth 8-3331] design axi4lite_slave_logic has unconnected port axi4lite_mosi[wstrb][1]
WARNING: [Synth 8-3331] design axi4lite_slave_logic has unconnected port axi4lite_mosi[wstrb][0]
WARNING: [Synth 8-3331] design axi4lite_sw_reg has unconnected port axi4lite_sw_reg_in_we[software_register]
WARNING: [Synth 8-3331] design axi4lite_sys_block_muxdemux has unconnected port axi4lite_aclk
WARNING: [Synth 8-3331] design axi4lite_sys_block_muxdemux has unconnected port axi4lite_aresetn
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in_we[sys_board_id]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in_we[sys_rev]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in_we[sys_rev_rcs]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in_we[sys_scratchpad]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in_we[sys_clkcounter]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][31]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][30]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][29]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][28]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][27]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][26]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][25]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][24]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][23]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][22]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][21]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][20]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][19]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][18]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][17]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][16]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][15]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][14]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][13]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][12]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][11]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][10]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][9]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][8]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][7]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][6]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][5]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][4]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][3]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][2]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][1]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_board_id][0]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][31]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][30]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][29]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][28]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][27]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][26]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][25]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][24]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][23]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][22]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][21]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][20]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][19]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][18]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][17]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][16]
WARNING: [Synth 8-3331] design axi4lite_sys_block has unconnected port axi4lite_sys_block_in[sys_rev][15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1569.348 ; gain = 135.750 ; free physical = 5785 ; free virtual = 28941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin reg_test_software_register:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:149]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/reg_test/top.v:158]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1569.348 ; gain = 135.750 ; free physical = 5787 ; free virtual = 28942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1569.348 ; gain = 135.750 ; free physical = 5787 ; free virtual = 28942
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc:5]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/constrs_1/imports/reg_test/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.598 ; gain = 0.000 ; free physical = 4930 ; free virtual = 28086
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.598 ; gain = 0.000 ; free physical = 4931 ; free virtual = 28087
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  BUFG => BUFGCE: 5 instances
  FDE => FDRE: 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.598 ; gain = 0.000 ; free physical = 4931 ; free virtual = 28087
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2519.598 ; gain = 0.000 ; free physical = 4931 ; free virtual = 28087
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2519.598 ; gain = 1086.000 ; free physical = 5021 ; free virtual = 28177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2519.598 ; gain = 1086.000 ; free physical = 5021 ; free virtual = 28177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zcu111_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2519.598 ; gain = 1086.000 ; free physical = 5021 ; free virtual = 28177
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_axi4lite_top_ic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[bvalid]' into 'axi4lite_miso_reg[wready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[arready]' into 'axi4lite_miso_reg[awready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_slave_logic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                      wr |                               01 |                               01
                      rd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_axi4lite_top_ic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 reading |                              001 |                              001
               read_wait |                              010 |                              010
                 writing |                              011 |                              011
              write_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_slave_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2519.598 ; gain = 1086.000 ; free physical = 5015 ; free virtual = 28172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module raw_axi4lite_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module cdc_synchroniser 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module axi4lite_axi4lite_top_ic 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
Module axi4lite_slave_logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi4lite_sys_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 5     
Module axi4lite_sw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'axi4lite_sys_block_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr]' and it is trimmed from '32' to '5' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:85]
WARNING: [Synth 8-3332] Sequential element (reg_test_inst/reg_test_default_clock_driver/clockdriver/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2519.598 ; gain = 1086.000 ; free physical = 4995 ; free virtual = 28155
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu111_inst/zynq_ultra_ps_e_0/pl_clk0' to pin 'zcu111_inst/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2789.918 ; gain = 1356.320 ; free physical = 4547 ; free virtual = 27707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2791.918 ; gain = 1358.320 ; free physical = 4545 ; free virtual = 27705
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |zcu111_xbar_0                   |         1|
|2     |zcu111_auto_ds_0                |         1|
|3     |zcu111_auto_ds_1                |         1|
|4     |zcu111_axi_protocol_convert_1_0 |         1|
|5     |zcu111_axi_protocol_convert_2_0 |         1|
|6     |zcu111_proc_sys_reset_0_0       |         1|
|7     |zcu111_zynq_ultra_ps_e_0_0      |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |zcu111_auto_ds_0_bbox_0                |     1|
|2     |zcu111_auto_ds_1_bbox_1                |     1|
|3     |zcu111_axi_protocol_convert_1_0_bbox_3 |     1|
|4     |zcu111_axi_protocol_convert_2_0_bbox_4 |     1|
|5     |zcu111_proc_sys_reset_0_0_bbox_5       |     1|
|6     |zcu111_xbar_0_bbox_2                   |     1|
|7     |zcu111_zynq_ultra_ps_e_0_0_bbox_6      |     1|
|8     |BUFG                                   |     5|
|9     |LUT1                                   |     1|
|10    |LUT2                                   |     7|
|11    |LUT3                                   |    46|
|12    |LUT4                                   |    11|
|13    |LUT5                                   |    45|
|14    |LUT6                                   |    99|
|15    |MMCM_BASE                              |     2|
|16    |FDCE                                   |   151|
|17    |FDE                                    |    32|
|18    |FDRE                                   |   202|
|19    |FDSE                                   |     3|
|20    |IBUFDS                                 |     1|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+---------------------------------------+----------------------------+------+
|      |Instance                               |Module                      |Cells |
+------+---------------------------------------+----------------------------+------+
|1     |top                                    |                            |  2837|
|2     |  zcu111_inst                          |zcu111                      |  2232|
|3     |    axi_interconnect_0                 |zcu111_axi_interconnect_0_0 |  1558|
|4     |      m00_couplers                     |m00_couplers_imp_1CG92RI    |   334|
|5     |      m01_couplers                     |m01_couplers_imp_9O4VJ      |   350|
|6     |  axi4lite_interconnect                |axi4lite_ic_wrapper         |   304|
|7     |    axi4lite_axi4lite_ic_inst          |axi4lite_axi4lite_top_ic    |    55|
|8     |    axi4lite_sw_reg_inst               |axi4lite_sw_reg             |   120|
|9     |      axi4lite_slave_logic_inst        |axi4lite_slave_logic_0      |    88|
|10    |    axi4lite_sys_block_inst            |axi4lite_sys_block          |   129|
|11    |      axi4lite_slave_logic_inst        |axi4lite_slave_logic        |    97|
|12    |  reg_test_inst                        |reg_test                    |    32|
|13    |    reg_test_struct                    |reg_test_struct             |    32|
|14    |      software_register                |reg_test_software_register  |    32|
|15    |        cast_gw                        |reg_test_xlconvert          |    32|
|16    |          \latency_test.reg            |synth_reg                   |    32|
|17    |            \partial_one.last_srlc33e  |srlc33e                     |    32|
|18    |  reg_test_raw_from_processor          |raw_axi4lite_slave          |   226|
|19    |  reg_test_software_register           |cdc_synchroniser            |    35|
|20    |  zcu111_infr_inst                     |zcu111_infrastructure       |     8|
+------+---------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.941 ; gain = 1378.344 ; free physical = 4543 ; free virtual = 27703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 150 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2811.941 ; gain = 428.094 ; free physical = 4579 ; free virtual = 27739
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2811.949 ; gain = 1378.344 ; free physical = 4579 ; free virtual = 27739
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_200m_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.590 ; gain = 0.000 ; free physical = 4504 ; free virtual = 27664
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  BUFG => BUFGCE: 5 instances
  FDE => FDRE: 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 237 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 2874.590 ; gain = 1460.449 ; free physical = 4561 ; free virtual = 27721
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.590 ; gain = 0.000 ; free physical = 4561 ; free virtual = 27721
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 17 18:30:03 2020...
