#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5589deebc880 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 6;
 .timescale -9 -12;
v0x5589deedea50_0 .var "CLK", 0 0;
v0x5589deedeb10_0 .net "MemtoRegOut", 63 0, L_0x5589deedf0d0;  1 drivers
v0x5589deedec20_0 .var "Reset_L", 0 0;
v0x5589deedecc0_0 .net "currentPC", 63 0, v0x5589deedd810_0;  1 drivers
v0x5589deeded60_0 .var "finalPC", 63 0;
v0x5589deedee70_0 .var "passed", 7 0;
v0x5589deedef50_0 .var "startPC", 63 0;
v0x5589deedf010_0 .var "watchdog", 15 0;
E_0x5589dee5dc00 .event edge, v0x5589deedf010_0;
S_0x5589dee7dd80 .scope module, "uut" "singlecycle" 2 24, 3 3 0, S_0x5589deebc880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0x5589deedd0b0_0 .net "CLK", 0 0, v0x5589deedea50_0;  1 drivers
v0x5589deedd1a0_0 .net "MemtoRegOut", 63 0, L_0x5589deedf0d0;  alias, 1 drivers
v0x5589deedd260_0 .net *"_ivl_7", 4 0, L_0x5589deedf480;  1 drivers
v0x5589deedd330_0 .net *"_ivl_9", 4 0, L_0x5589deedf520;  1 drivers
v0x5589deedd410_0 .net "aluctrl", 3 0, v0x5589deebaab0_0;  1 drivers
v0x5589deedd570_0 .net "aluout", 63 0, v0x5589deebc560_0;  1 drivers
v0x5589deedd680_0 .net "alusrc", 0 0, v0x5589deeb3820_0;  1 drivers
v0x5589deedd720_0 .net "branch", 0 0, v0x5589deed9250_0;  1 drivers
v0x5589deedd810_0 .var "currentpc", 63 0;
v0x5589deedd8b0_0 .net "extimm", 63 0, v0x5589deedccc0_0;  1 drivers
v0x5589deedd9c0_0 .net "instruction", 31 0, v0x5589deedacc0_0;  1 drivers
v0x5589deedda80_0 .net "mem2reg", 0 0, v0x5589deed92f0_0;  1 drivers
v0x5589deeddb20_0 .net "memoryout", 63 0, v0x5589deeda500_0;  1 drivers
v0x5589deeddbc0_0 .net "memread", 0 0, v0x5589deed93b0_0;  1 drivers
v0x5589deeddcb0_0 .net "memwrite", 0 0, v0x5589deed94c0_0;  1 drivers
v0x5589deeddda0_0 .net "nextpc", 63 0, L_0x5589deebbbf0;  1 drivers
v0x5589deedde40_0 .net "opcode", 10 0, L_0x5589deedf790;  1 drivers
v0x5589deeddff0_0 .net "rd", 4 0, L_0x5589deedf250;  1 drivers
v0x5589deede090_0 .net "reg2loc", 0 0, v0x5589deed9660_0;  1 drivers
v0x5589deede130_0 .net "regoutA", 63 0, v0x5589deedbdb0_0;  1 drivers
v0x5589deede220_0 .net "regoutB", 63 0, v0x5589deedbec0_0;  1 drivers
v0x5589deede310_0 .net "regwrite", 0 0, v0x5589deed9720_0;  1 drivers
v0x5589deede400_0 .net "resetl", 0 0, v0x5589deedec20_0;  1 drivers
v0x5589deede4a0_0 .net "rm", 4 0, L_0x5589deedf390;  1 drivers
v0x5589deede560_0 .net "rn", 4 0, L_0x5589deedf5c0;  1 drivers
v0x5589deede600_0 .net "signop", 1 0, v0x5589deed97e0_0;  1 drivers
v0x5589deede6f0_0 .net "startpc", 63 0, v0x5589deedef50_0;  1 drivers
v0x5589deede7d0_0 .net "uncond_branch", 0 0, v0x5589deed98c0_0;  1 drivers
L_0x7f128dc38018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589deede8c0_0 .net "zero", 0 0, L_0x7f128dc38018;  1 drivers
E_0x5589dee5dd90 .event edge, v0x5589deeda500_0;
E_0x5589dee25860 .event edge, v0x5589deedbf90_0;
L_0x5589deedf0d0 .functor MUXZ 64, v0x5589deebc560_0, v0x5589deeda500_0, v0x5589deed92f0_0, C4<>;
L_0x5589deedf250 .part v0x5589deedacc0_0, 0, 5;
L_0x5589deedf390 .part v0x5589deedacc0_0, 5, 5;
L_0x5589deedf480 .part v0x5589deedacc0_0, 0, 5;
L_0x5589deedf520 .part v0x5589deedacc0_0, 16, 5;
L_0x5589deedf5c0 .functor MUXZ 5, L_0x5589deedf520, L_0x5589deedf480, v0x5589deed9660_0, C4<>;
L_0x5589deedf790 .part v0x5589deedacc0_0, 21, 11;
L_0x5589deedf880 .functor MUXZ 64, v0x5589deedbec0_0, v0x5589deedccc0_0, v0x5589deeb3820_0, C4<>;
L_0x5589deedfa10 .part v0x5589deedacc0_0, 0, 26;
S_0x5589dee7df10 .scope module, "alu" "ALU" 3 116, 4 8 0, S_0x5589dee7dd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5589deebbd10_0 .net "ALUCtrl", 3 0, v0x5589deebaab0_0;  alias, 1 drivers
v0x5589deebbed0_0 .net "BusA", 63 0, v0x5589deedbdb0_0;  alias, 1 drivers
v0x5589deebc0c0_0 .net "BusB", 63 0, L_0x5589deedf880;  1 drivers
v0x5589deebc560_0 .var "BusW", 63 0;
v0x5589deebc750_0 .net "Zero", 0 0, L_0x7f128dc38018;  alias, 1 drivers
E_0x5589dee5e180 .event edge, v0x5589deebc0c0_0, v0x5589deebbed0_0, v0x5589deebbd10_0;
S_0x5589deed8ff0 .scope module, "controllogic" "Control" 3 91, 5 17 0, S_0x5589dee7dd80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 2 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x5589deebaab0_0 .var "aluop", 3 0;
v0x5589deeb3820_0 .var "alusrc", 0 0;
v0x5589deed9250_0 .var "branch", 0 0;
v0x5589deed92f0_0 .var "mem2reg", 0 0;
v0x5589deed93b0_0 .var "memread", 0 0;
v0x5589deed94c0_0 .var "memwrite", 0 0;
v0x5589deed9580_0 .net "opcode", 10 0, L_0x5589deedf790;  alias, 1 drivers
v0x5589deed9660_0 .var "reg2loc", 0 0;
v0x5589deed9720_0 .var "regwrite", 0 0;
v0x5589deed97e0_0 .var "signop", 1 0;
v0x5589deed98c0_0 .var "uncond_branch", 0 0;
E_0x5589dee48c30 .event edge, v0x5589deed9580_0;
S_0x5589deed9b40 .scope module, "datamemory" "DataMemory" 3 133, 6 5 0, S_0x5589dee7dd80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x5589deeda1b0_0 .net "Address", 63 0, v0x5589deebc560_0;  alias, 1 drivers
v0x5589deeda290_0 .net "Clock", 0 0, v0x5589deedea50_0;  alias, 1 drivers
v0x5589deeda330_0 .net "MemoryRead", 0 0, v0x5589deed93b0_0;  alias, 1 drivers
v0x5589deeda430_0 .net "MemoryWrite", 0 0, v0x5589deed94c0_0;  alias, 1 drivers
v0x5589deeda500_0 .var "ReadData", 63 0;
v0x5589deeda5f0_0 .net "WriteData", 63 0, v0x5589deedbec0_0;  alias, 1 drivers
v0x5589deeda6b0 .array "memBank", 0 1023, 7 0;
E_0x5589deed9d70 .event posedge, v0x5589deeda290_0;
S_0x5589deed9dd0 .scope task, "initset" "initset" 6 16, 6 16 0, S_0x5589deed9b40;
 .timescale -9 -12;
v0x5589deed9fd0_0 .var "addr", 63 0;
v0x5589deeda0d0_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.datamemory.initset ;
    %load/vec4 v0x5589deeda0d0_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x5589deed9fd0_0;
    %store/vec4a v0x5589deeda6b0, 4, 0;
    %load/vec4 v0x5589deeda0d0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5589deed9fd0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589deeda6b0, 4, 0;
    %load/vec4 v0x5589deeda0d0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5589deed9fd0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589deeda6b0, 4, 0;
    %load/vec4 v0x5589deeda0d0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5589deed9fd0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589deeda6b0, 4, 0;
    %load/vec4 v0x5589deeda0d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5589deed9fd0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589deeda6b0, 4, 0;
    %load/vec4 v0x5589deeda0d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5589deed9fd0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589deeda6b0, 4, 0;
    %load/vec4 v0x5589deeda0d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5589deed9fd0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589deeda6b0, 4, 0;
    %load/vec4 v0x5589deeda0d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5589deed9fd0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589deeda6b0, 4, 0;
    %end;
S_0x5589deeda870 .scope module, "imem" "InstructionMemory" 3 86, 7 8 0, S_0x5589dee7dd80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x5589deebb510 .param/l "MemSize" 0 7 11, +C4<00000000000000000000000000101000>;
P_0x5589deebb550 .param/l "T_rd" 0 7 10, +C4<00000000000000000000000000010100>;
v0x5589deedabc0_0 .net "Address", 63 0, v0x5589deedd810_0;  alias, 1 drivers
v0x5589deedacc0_0 .var "Data", 31 0;
E_0x5589deedab40 .event edge, v0x5589deedabc0_0;
S_0x5589deedae00 .scope module, "nextpclogic" "NextPClogic" 3 124, 8 1 0, S_0x5589dee7dd80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
L_0x5589deebbbf0 .functor BUFZ 64, v0x5589deedb4c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x5589deedb190_0 .net "ALUZero", 0 0, L_0x7f128dc38018;  alias, 1 drivers
v0x5589deedb250_0 .net "Branch", 0 0, v0x5589deed9250_0;  alias, 1 drivers
v0x5589deedb320_0 .net "CurrentPC", 63 0, v0x5589deedd810_0;  alias, 1 drivers
v0x5589deedb420_0 .var "ImmShift", 63 0;
v0x5589deedb4c0_0 .var "NewPC", 63 0;
v0x5589deedb5d0_0 .net "NextPC", 63 0, L_0x5589deebbbf0;  alias, 1 drivers
v0x5589deedb6b0_0 .net "SignExtImm64", 63 0, v0x5589deedccc0_0;  alias, 1 drivers
v0x5589deedb790_0 .net "Uncondbranch", 0 0, v0x5589deed98c0_0;  alias, 1 drivers
E_0x5589deedb110/0 .event edge, v0x5589deed9250_0, v0x5589deebc750_0, v0x5589deedb6b0_0, v0x5589deedabc0_0;
E_0x5589deedb110/1 .event edge, v0x5589deedb420_0, v0x5589deed98c0_0;
E_0x5589deedb110 .event/or E_0x5589deedb110/0, E_0x5589deedb110/1;
S_0x5589deedb910 .scope module, "regfile" "RegisterFile" 3 105, 9 3 0, S_0x5589dee7dd80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0x5589deedbdb0_0 .var "BusA", 63 0;
v0x5589deedbec0_0 .var "BusB", 63 0;
v0x5589deedbf90_0 .net "BusW", 63 0, L_0x5589deedf0d0;  alias, 1 drivers
v0x5589deedc060_0 .net "Clk", 0 0, v0x5589deedea50_0;  alias, 1 drivers
v0x5589deedc130_0 .net "RA", 4 0, L_0x5589deedf5c0;  alias, 1 drivers
v0x5589deedc240_0 .net "RB", 4 0, L_0x5589deedf390;  alias, 1 drivers
v0x5589deedc320_0 .net "RW", 4 0, L_0x5589deedf250;  alias, 1 drivers
v0x5589deedc400_0 .net "RegWr", 0 0, v0x5589deed9720_0;  alias, 1 drivers
v0x5589deedc4a0 .array "registers", 0 31, 63 0;
E_0x5589deedb030 .event negedge, v0x5589deeda290_0;
v0x5589deedc4a0_0 .array/port v0x5589deedc4a0, 0;
v0x5589deedc4a0_1 .array/port v0x5589deedc4a0, 1;
v0x5589deedc4a0_2 .array/port v0x5589deedc4a0, 2;
E_0x5589deedbc50/0 .event edge, v0x5589deedc130_0, v0x5589deedc4a0_0, v0x5589deedc4a0_1, v0x5589deedc4a0_2;
v0x5589deedc4a0_3 .array/port v0x5589deedc4a0, 3;
v0x5589deedc4a0_4 .array/port v0x5589deedc4a0, 4;
v0x5589deedc4a0_5 .array/port v0x5589deedc4a0, 5;
v0x5589deedc4a0_6 .array/port v0x5589deedc4a0, 6;
E_0x5589deedbc50/1 .event edge, v0x5589deedc4a0_3, v0x5589deedc4a0_4, v0x5589deedc4a0_5, v0x5589deedc4a0_6;
v0x5589deedc4a0_7 .array/port v0x5589deedc4a0, 7;
v0x5589deedc4a0_8 .array/port v0x5589deedc4a0, 8;
v0x5589deedc4a0_9 .array/port v0x5589deedc4a0, 9;
v0x5589deedc4a0_10 .array/port v0x5589deedc4a0, 10;
E_0x5589deedbc50/2 .event edge, v0x5589deedc4a0_7, v0x5589deedc4a0_8, v0x5589deedc4a0_9, v0x5589deedc4a0_10;
v0x5589deedc4a0_11 .array/port v0x5589deedc4a0, 11;
v0x5589deedc4a0_12 .array/port v0x5589deedc4a0, 12;
v0x5589deedc4a0_13 .array/port v0x5589deedc4a0, 13;
v0x5589deedc4a0_14 .array/port v0x5589deedc4a0, 14;
E_0x5589deedbc50/3 .event edge, v0x5589deedc4a0_11, v0x5589deedc4a0_12, v0x5589deedc4a0_13, v0x5589deedc4a0_14;
v0x5589deedc4a0_15 .array/port v0x5589deedc4a0, 15;
v0x5589deedc4a0_16 .array/port v0x5589deedc4a0, 16;
v0x5589deedc4a0_17 .array/port v0x5589deedc4a0, 17;
v0x5589deedc4a0_18 .array/port v0x5589deedc4a0, 18;
E_0x5589deedbc50/4 .event edge, v0x5589deedc4a0_15, v0x5589deedc4a0_16, v0x5589deedc4a0_17, v0x5589deedc4a0_18;
v0x5589deedc4a0_19 .array/port v0x5589deedc4a0, 19;
v0x5589deedc4a0_20 .array/port v0x5589deedc4a0, 20;
v0x5589deedc4a0_21 .array/port v0x5589deedc4a0, 21;
v0x5589deedc4a0_22 .array/port v0x5589deedc4a0, 22;
E_0x5589deedbc50/5 .event edge, v0x5589deedc4a0_19, v0x5589deedc4a0_20, v0x5589deedc4a0_21, v0x5589deedc4a0_22;
v0x5589deedc4a0_23 .array/port v0x5589deedc4a0, 23;
v0x5589deedc4a0_24 .array/port v0x5589deedc4a0, 24;
v0x5589deedc4a0_25 .array/port v0x5589deedc4a0, 25;
v0x5589deedc4a0_26 .array/port v0x5589deedc4a0, 26;
E_0x5589deedbc50/6 .event edge, v0x5589deedc4a0_23, v0x5589deedc4a0_24, v0x5589deedc4a0_25, v0x5589deedc4a0_26;
v0x5589deedc4a0_27 .array/port v0x5589deedc4a0, 27;
v0x5589deedc4a0_28 .array/port v0x5589deedc4a0, 28;
v0x5589deedc4a0_29 .array/port v0x5589deedc4a0, 29;
v0x5589deedc4a0_30 .array/port v0x5589deedc4a0, 30;
E_0x5589deedbc50/7 .event edge, v0x5589deedc4a0_27, v0x5589deedc4a0_28, v0x5589deedc4a0_29, v0x5589deedc4a0_30;
v0x5589deedc4a0_31 .array/port v0x5589deedc4a0, 31;
E_0x5589deedbc50/8 .event edge, v0x5589deedc4a0_31, v0x5589deedc240_0;
E_0x5589deedbc50 .event/or E_0x5589deedbc50/0, E_0x5589deedbc50/1, E_0x5589deedbc50/2, E_0x5589deedbc50/3, E_0x5589deedbc50/4, E_0x5589deedbc50/5, E_0x5589deedbc50/6, E_0x5589deedbc50/7, E_0x5589deedbc50/8;
S_0x5589deedca40 .scope module, "signext" "SignExtender" 3 142, 10 6 0, S_0x5589dee7dd80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Ins26";
    .port_info 2 /INPUT 2 "Ctrl";
v0x5589deedccc0_0 .var "BusImm", 63 0;
v0x5589deedcdd0_0 .net "Ctrl", 1 0, v0x5589deed97e0_0;  alias, 1 drivers
v0x5589deedcea0_0 .net "Ins26", 25 0, L_0x5589deedfa10;  1 drivers
v0x5589deedcf70_0 .var "extBit", 0 0;
E_0x5589deedcc40 .event edge, v0x5589deed97e0_0, v0x5589deedcea0_0;
    .scope S_0x5589deeda870;
T_1 ;
    %wait E_0x5589deedab40;
    %vpi_call 7 17 "$display", "InstructionMemory: data = %h", v0x5589deedacc0_0 {0 0 0};
    %load/vec4 v0x5589deedabc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589deedacc0_0, 0, 32;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 2332164128, 0, 32;
    %store/vec4 v0x5589deedacc0_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 2332164128, 0, 32;
    %store/vec4 v0x5589deedacc0_0, 0, 32;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 2332164128, 0, 32;
    %store/vec4 v0x5589deedacc0_0, 0, 32;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 2332164128, 0, 32;
    %store/vec4 v0x5589deedacc0_0, 0, 32;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 2332164128, 0, 32;
    %store/vec4 v0x5589deedacc0_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5589deed8ff0;
T_2 ;
    %wait E_0x5589dee48c30;
    %load/vec4 v0x5589deed9580_0;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_2.3, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_2.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_2.5, 4;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_2.6, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_2.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_2.8, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_2.9, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589deed9660_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589deeb3820_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589deed92f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed93b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed94c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed98c0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5589deebaab0_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5589deed97e0_0, 0, 2;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589deed9660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed98c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed93b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed92f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed94c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deeb3820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed9720_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5589deebaab0_0, 0, 4;
    %vpi_call 5 46 "$display", "LDUR instruction received" {0 0 0};
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed9660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed98c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed93b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589deed92f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed94c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deeb3820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9720_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5589deebaab0_0, 0, 4;
    %vpi_call 5 59 "$display", "STUR instruction received" {0 0 0};
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed98c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed93b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed92f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed94c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deeb3820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed9720_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5589deebaab0_0, 0, 4;
    %vpi_call 5 72 "$display", "addreg instruction received" {0 0 0};
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed98c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed93b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed92f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed94c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deeb3820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed9720_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5589deebaab0_0, 0, 4;
    %vpi_call 5 85 "$display", "addimm instruction received" {0 0 0};
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed98c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed93b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed92f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed94c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deeb3820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed9720_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5589deebaab0_0, 0, 4;
    %vpi_call 5 98 "$display", "subreg instruction received" {0 0 0};
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed98c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed93b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed92f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed94c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deeb3820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed9720_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5589deebaab0_0, 0, 4;
    %vpi_call 5 111 "$display", "subimm instruction received" {0 0 0};
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed98c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed93b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed92f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed94c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deeb3820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed9720_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589deebaab0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed98c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed93b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed92f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed94c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deeb3820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed9720_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5589deebaab0_0, 0, 4;
    %vpi_call 5 137 "$display", "AND instruction received" {0 0 0};
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed9660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed98c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed93b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589deed92f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed94c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deeb3820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9720_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5589deebaab0_0, 0, 4;
    %vpi_call 5 150 "$display", "CBZ instruction received" {0 0 0};
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589deed9660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deed98c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589deed9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed93b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589deed92f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed94c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589deeb3820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deed9720_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5589deebaab0_0, 0, 4;
    %vpi_call 5 163 "$display", "B instruction received" {0 0 0};
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5589deedb910;
T_3 ;
    %wait E_0x5589deedbc50;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5589deedc4a0, 4, 0;
    %load/vec4 v0x5589deedc130_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5589deedc4a0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x5589deedc130_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5589deedc4a0, 4, 0;
T_3.0 ;
    %load/vec4 v0x5589deedc240_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5589deedc4a0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x5589deedc240_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5589deedc4a0, 4, 0;
T_3.2 ;
    %delay 2000, 0;
    %load/vec4 v0x5589deedc130_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5589deedc4a0, 4;
    %store/vec4 v0x5589deedbdb0_0, 0, 64;
    %load/vec4 v0x5589deedc240_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5589deedc4a0, 4;
    %store/vec4 v0x5589deedbec0_0, 0, 64;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5589deedb910;
T_4 ;
    %wait E_0x5589deedb030;
    %load/vec4 v0x5589deedc400_0;
    %load/vec4 v0x5589deedc320_0;
    %pushi/vec4 31, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 3000, 0;
    %load/vec4 v0x5589deedbf90_0;
    %load/vec4 v0x5589deedc320_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5589deedc4a0, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5589dee7df10;
T_5 ;
    %wait E_0x5589dee5e180;
    %load/vec4 v0x5589deebbd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x5589deebbed0_0;
    %load/vec4 v0x5589deebc0c0_0;
    %and;
    %store/vec4 v0x5589deebc560_0, 0, 64;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x5589deebbed0_0;
    %load/vec4 v0x5589deebc0c0_0;
    %or;
    %store/vec4 v0x5589deebc560_0, 0, 64;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x5589deebbed0_0;
    %load/vec4 v0x5589deebc0c0_0;
    %add;
    %store/vec4 v0x5589deebc560_0, 0, 64;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x5589deebbed0_0;
    %load/vec4 v0x5589deebc0c0_0;
    %sub;
    %store/vec4 v0x5589deebc560_0, 0, 64;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5589deebc0c0_0;
    %store/vec4 v0x5589deebc560_0, 0, 64;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5589deedae00;
T_6 ;
    %wait E_0x5589deedb110;
    %load/vec4 v0x5589deedb250_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5589deedb190_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5589deedb6b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5589deedb420_0, 0, 64;
    %load/vec4 v0x5589deedb320_0;
    %load/vec4 v0x5589deedb420_0;
    %add;
    %store/vec4 v0x5589deedb4c0_0, 0, 64;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5589deedb790_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5589deedb6b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5589deedb420_0, 0, 64;
    %load/vec4 v0x5589deedb320_0;
    %load/vec4 v0x5589deedb420_0;
    %add;
    %store/vec4 v0x5589deedb4c0_0, 0, 64;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5589deedb320_0;
    %addi 4, 0, 64;
    %store/vec4 v0x5589deedb4c0_0, 0, 64;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5589deed9b40;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5589deed9fd0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5589deeda0d0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5589deed9dd0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x5589deed9fd0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x5589deeda0d0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5589deed9dd0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x5589deed9fd0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x5589deeda0d0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5589deed9dd0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x5589deed9fd0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x5589deeda0d0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5589deed9dd0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x5589deed9fd0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5589deeda0d0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5589deed9dd0;
    %join;
    %end;
    .thread T_7;
    .scope S_0x5589deed9b40;
T_8 ;
    %wait E_0x5589deed9d70;
    %load/vec4 v0x5589deeda330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 4, v0x5589deeda1b0_0;
    %load/vec4a v0x5589deeda6b0, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589deeda500_0, 4, 5;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589deeda6b0, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589deeda500_0, 4, 5;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589deeda6b0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589deeda500_0, 4, 5;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589deeda6b0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589deeda500_0, 4, 5;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589deeda6b0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589deeda500_0, 4, 5;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589deeda6b0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589deeda500_0, 4, 5;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589deeda6b0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589deeda500_0, 4, 5;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589deeda6b0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589deeda500_0, 4, 5;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5589deed9b40;
T_9 ;
    %wait E_0x5589deed9d70;
    %load/vec4 v0x5589deeda430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5589deeda5f0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x5589deeda1b0_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589deeda6b0, 0, 4;
    %load/vec4 v0x5589deeda5f0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589deeda6b0, 0, 4;
    %load/vec4 v0x5589deeda5f0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589deeda6b0, 0, 4;
    %load/vec4 v0x5589deeda5f0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589deeda6b0, 0, 4;
    %load/vec4 v0x5589deeda5f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589deeda6b0, 0, 4;
    %load/vec4 v0x5589deeda5f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589deeda6b0, 0, 4;
    %load/vec4 v0x5589deeda5f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589deeda6b0, 0, 4;
    %load/vec4 v0x5589deeda5f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5589deeda1b0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589deeda6b0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5589deedca40;
T_10 ;
    %wait E_0x5589deedcc40;
    %load/vec4 v0x5589deedcdd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x5589deedcdd0_0;
    %cmpi/ne 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.5, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.6, 8;
T_10.5 ; End of true expr.
    %load/vec4 v0x5589deedcea0_0;
    %parti/s 1, 21, 6;
    %jmp/0 T_10.6, 8;
 ; End of false expr.
    %blend;
T_10.6;
    %store/vec4 v0x5589deedcf70_0, 0, 1;
    %load/vec4 v0x5589deedcf70_0;
    %replicate 52;
    %load/vec4 v0x5589deedcea0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5589deedccc0_0, 0, 64;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x5589deedcdd0_0;
    %cmpi/ne 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.7, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.8, 8;
T_10.7 ; End of true expr.
    %load/vec4 v0x5589deedcea0_0;
    %parti/s 1, 20, 6;
    %jmp/0 T_10.8, 8;
 ; End of false expr.
    %blend;
T_10.8;
    %store/vec4 v0x5589deedcf70_0, 0, 1;
    %load/vec4 v0x5589deedcf70_0;
    %replicate 55;
    %load/vec4 v0x5589deedcea0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5589deedccc0_0, 0, 64;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x5589deedcdd0_0;
    %cmpi/ne 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.9, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.10, 8;
T_10.9 ; End of true expr.
    %load/vec4 v0x5589deedcea0_0;
    %parti/s 1, 25, 6;
    %jmp/0 T_10.10, 8;
 ; End of false expr.
    %blend;
T_10.10;
    %store/vec4 v0x5589deedcf70_0, 0, 1;
    %load/vec4 v0x5589deedcf70_0;
    %replicate 38;
    %load/vec4 v0x5589deedcea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5589deedccc0_0, 0, 64;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x5589deedcdd0_0;
    %cmpi/ne 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.12, 8;
T_10.11 ; End of true expr.
    %load/vec4 v0x5589deedcea0_0;
    %parti/s 1, 23, 6;
    %jmp/0 T_10.12, 8;
 ; End of false expr.
    %blend;
T_10.12;
    %store/vec4 v0x5589deedcf70_0, 0, 1;
    %load/vec4 v0x5589deedcf70_0;
    %replicate 45;
    %load/vec4 v0x5589deedcea0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5589deedccc0_0, 0, 64;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5589dee7dd80;
T_11 ;
    %load/vec4 v0x5589deede6f0_0;
    %store/vec4 v0x5589deedd810_0, 0, 64;
    %vpi_call 3 56 "$display", "single cycle initialized to address %h", v0x5589deedd810_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5589dee7dd80;
T_12 ;
    %wait E_0x5589dee25860;
    %vpi_call 3 60 "$display", "MemtoRegOut modified to: %h", v0x5589deedd1a0_0 {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5589dee7dd80;
T_13 ;
    %wait E_0x5589dee5dd90;
    %vpi_call 3 64 "$display", "memoryout modified to: %h", v0x5589deeddb20_0 {0 0 0};
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5589dee7dd80;
T_14 ;
    %wait E_0x5589deedb030;
    %load/vec4 v0x5589deede400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5589deeddda0_0;
    %assign/vec4 v0x5589deedd810_0, 3000;
    %jmp T_14.1;
T_14.0 ;
    %vpi_call 3 75 "$display", "resetl == 0" {0 0 0};
    %load/vec4 v0x5589deede6f0_0;
    %assign/vec4 v0x5589deedd810_0, 3000;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5589deebc880;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deedec20_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5589deedef50_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5589deedee70_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5589deedf010_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deedec20_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5589deedef50_0, 0, 64;
    %pushi/vec4 20, 0, 64;
    %store/vec4 v0x5589deeded60_0, 0, 64;
    %wait E_0x5589deed9d70;
    %wait E_0x5589deedb030;
    %wait E_0x5589deed9d70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589deedec20_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x5589deedecc0_0;
    %load/vec4 v0x5589deeded60_0;
    %cmp/u;
    %jmp/0xz T_15.1, 5;
    %wait E_0x5589deed9d70;
    %wait E_0x5589deedb030;
    %vpi_call 2 63 "$display", "CurrentPC:%h", v0x5589deedecc0_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5589deebc880;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589deedea50_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5589deebc880;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0x5589deedea50_0;
    %inv;
    %store/vec4 v0x5589deedea50_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x5589deedea50_0;
    %inv;
    %store/vec4 v0x5589deedea50_0, 0, 1;
    %load/vec4 v0x5589deedf010_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5589deedf010_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5589deebc880;
T_18 ;
    %wait E_0x5589dee5dc00;
    %load/vec4 v0x5589deedf010_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 93 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 94 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "src/verilog/SingleCycleProcTest.v";
    "src/verilog/SingleCycleProc.v";
    "src/verilog/ALU.v";
    "src/verilog/SingleCycleControl.v";
    "src/verilog/DataMemory.v";
    "src/verilog/InstructionMemory.v";
    "src/verilog/NextPClogic.v";
    "src/verilog/RegisterFile.v";
    "src/verilog/SignExtender.v";
