Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd in Library work.
ERROR:HDLParsers:3312 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 152. Undefined symbol 'EN_BIT_0'.
ERROR:HDLParsers:3312 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 153. Undefined symbol 'EN_BIT_1'.
ERROR:HDLParsers:3312 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 154. Undefined symbol 'EN_BIT_2'.
ERROR:HDLParsers:3312 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 155. Undefined symbol 'EN_BIT_3'.
ERROR:HDLParsers:3312 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 156. Undefined symbol 'EN_BIT_4'.
ERROR:HDLParsers:3312 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 157. Undefined symbol 'EN_BIT_5'.
ERROR:HDLParsers:3312 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 158. Undefined symbol 'EN_BIT_6'.
ERROR:HDLParsers:3312 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 159. Undefined symbol 'EN_BIT_7'.
ERROR:HDLParsers:3312 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 160. Undefined symbol 'EN_BIT_8'.
ERROR:HDLParsers:1209 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 168. EN_BIT_0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 169. EN_BIT_1: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 170. EN_BIT_2: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 171. EN_BIT_3: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 172. EN_BIT_4: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 173. EN_BIT_5: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 174. EN_BIT_6: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 175. EN_BIT_7: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 176. EN_BIT_8: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file g:\profibus\ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd, automatic determination of correct order of compilation of files in project file ctrl_inab_input_vhdl_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file g:\profibus\ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd in Library work.
ERROR:HDLParsers:1401 - g:\profibus\ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 878. Object EN_BIT_i of mode OUT can not be read.
ERROR:HDLParsers:164 - g:\profibus\ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 881. parse error, unexpected IDENTIFIER, expecting SEMICOLON
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file g:\profibus\ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd, automatic determination of correct order of compilation of files in project file ctrl_inab_input_vhdl_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file g:\profibus\ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd in Library work.
ERROR:HDLParsers:164 - g:\profibus\ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd Line 881. parse error, unexpected IDENTIFIER, expecting SEMICOLON
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd.
WARNING:Xst:647 - Input <NEXT_BYTE> is never used.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0041> created at line 155.
    Found 16-bit adder for signal <$n0042> created at line 155.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 19-bit register for signal <SV>.
    Found 19-bit register for signal <SV_M>.
    Summary:
	inferred  73 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 1
 19-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      99  out of   1920     5%  
 Number of Slice Flip Flops:           111  out of   3840     2%  
 Number of 4 input LUTs:               169  out of   3840     4%  
 Number of bonded IOBs:                 14  out of    173     8%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IO                             | BUFGP                  | 1     |
CLK                                | BUFGP                  | 110   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.652ns (Maximum Frequency: 93.879MHz)
   Minimum input arrival time before clock: 3.547ns
   Maximum output required time after clock: 11.323ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0041> created at line 155.
    Found 16-bit adder for signal <$n0042> created at line 155.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 19-bit register for signal <SV>.
    Found 19-bit register for signal <SV_M>.
    Summary:
	inferred  73 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 1
 19-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      99  out of   1920     5%  
 Number of Slice Flip Flops:           111  out of   3840     2%  
 Number of 4 input LUTs:               169  out of   3840     4%  
 Number of bonded IOBs:                 14  out of    173     8%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IO                             | BUFGP                  | 1     |
CLK                                | BUFGP                  | 110   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.652ns (Maximum Frequency: 93.879MHz)
   Minimum input arrival time before clock: 3.547ns
   Maximum output required time after clock: 11.323ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is g:/profibus/ctrl_inab_input/CTRL_InAB_INPUT_VHDL.vhd.
    Using one-hot encoding for signal <SV>.
    Found 20-bit adder for signal <$n0041> created at line 155.
    Found 16-bit adder for signal <$n0042> created at line 155.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 19-bit register for signal <SV>.
    Found 19-bit register for signal <SV_M>.
    Summary:
	inferred  73 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 1
 19-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

=========================================================================
*                            Final Report                               *
=========================================================================
Completed process "View RTL Schematic".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 163.
    Found 16-bit adder for signal <$n0042> created at line 163.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 6.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_4 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     109  out of   1920     5%  
 Number of Slice Flip Flops:            86  out of   3840     2%  
 Number of 4 input LUTs:               201  out of   3840     5%  
 Number of bonded IOBs:                 30  out of    173    17%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.718ns (Maximum Frequency: 78.629MHz)
   Minimum input arrival time before clock: 3.533ns
   Maximum output required time after clock: 11.380ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd line 193: The following signals are missing in the process sensitivity list:
   CNTS30, CNTT01, CNTT02, CNTT03, CNTT04, CNTT05, CNTT06, CNTT07, CNTT08, CNTT09, CNTT10, CNTT11, CNTT12, CNTT13.
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 195.
    Found 16-bit adder for signal <$n0042> created at line 195.
    Found 16-bit comparator equal for signal <$n0044> created at line 396.
    Found 16-bit comparator equal for signal <$n0046> created at line 432.
    Found 16-bit comparator equal for signal <$n0048> created at line 468.
    Found 16-bit comparator equal for signal <$n0050> created at line 504.
    Found 16-bit comparator equal for signal <$n0052> created at line 540.
    Found 16-bit comparator equal for signal <$n0054> created at line 576.
    Found 16-bit comparator equal for signal <$n0056> created at line 612.
    Found 16-bit comparator equal for signal <$n0058> created at line 648.
    Found 16-bit comparator equal for signal <$n0060> created at line 684.
    Found 20-bit comparator equal for signal <$n0087> created at line 233.
    Found 16-bit comparator equal for signal <$n0090> created at line 307.
    Found 16-bit comparator equal for signal <$n0093> created at line 720.
    Found 16-bit comparator equal for signal <$n0095> created at line 792.
    Found 16-bit comparator equal for signal <$n0098> created at line 864.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               231  out of   3840     6%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 195.
    Found 16-bit adder for signal <$n0042> created at line 195.
    Found 16-bit comparator equal for signal <$n0044> created at line 396.
    Found 16-bit comparator equal for signal <$n0046> created at line 432.
    Found 16-bit comparator equal for signal <$n0048> created at line 468.
    Found 16-bit comparator equal for signal <$n0050> created at line 504.
    Found 16-bit comparator equal for signal <$n0052> created at line 540.
    Found 16-bit comparator equal for signal <$n0054> created at line 576.
    Found 16-bit comparator equal for signal <$n0056> created at line 612.
    Found 16-bit comparator equal for signal <$n0058> created at line 648.
    Found 16-bit comparator equal for signal <$n0060> created at line 684.
    Found 20-bit comparator equal for signal <$n0087> created at line 233.
    Found 16-bit comparator equal for signal <$n0090> created at line 307.
    Found 16-bit comparator equal for signal <$n0093> created at line 720.
    Found 16-bit comparator equal for signal <$n0095> created at line 792.
    Found 16-bit comparator equal for signal <$n0098> created at line 864.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               231  out of   3840     6%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/CTRL_INAB_INPUT_VHDL is now defined in a different file: was C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd, now is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd
WARNING:HDLParsers:3215 - Unit work/CTRL_INAB_INPUT_VHDL/BEHAVIORAL is now defined in a different file: was C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd, now is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 195.
    Found 16-bit adder for signal <$n0042> created at line 195.
    Found 16-bit comparator equal for signal <$n0044> created at line 396.
    Found 16-bit comparator equal for signal <$n0046> created at line 432.
    Found 16-bit comparator equal for signal <$n0048> created at line 468.
    Found 16-bit comparator equal for signal <$n0050> created at line 504.
    Found 16-bit comparator equal for signal <$n0052> created at line 540.
    Found 16-bit comparator equal for signal <$n0054> created at line 576.
    Found 16-bit comparator equal for signal <$n0056> created at line 612.
    Found 16-bit comparator equal for signal <$n0058> created at line 648.
    Found 16-bit comparator equal for signal <$n0060> created at line 684.
    Found 20-bit comparator equal for signal <$n0087> created at line 233.
    Found 16-bit comparator equal for signal <$n0090> created at line 307.
    Found 16-bit comparator equal for signal <$n0093> created at line 720.
    Found 16-bit comparator equal for signal <$n0095> created at line 792.
    Found 16-bit comparator equal for signal <$n0098> created at line 864.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               231  out of   3840     6%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 195.
    Found 16-bit adder for signal <$n0042> created at line 195.
    Found 16-bit comparator equal for signal <$n0044> created at line 396.
    Found 16-bit comparator equal for signal <$n0046> created at line 432.
    Found 16-bit comparator equal for signal <$n0048> created at line 468.
    Found 16-bit comparator equal for signal <$n0050> created at line 504.
    Found 16-bit comparator equal for signal <$n0052> created at line 540.
    Found 16-bit comparator equal for signal <$n0054> created at line 576.
    Found 16-bit comparator equal for signal <$n0056> created at line 612.
    Found 16-bit comparator equal for signal <$n0058> created at line 648.
    Found 16-bit comparator equal for signal <$n0060> created at line 684.
    Found 20-bit comparator equal for signal <$n0087> created at line 233.
    Found 16-bit comparator equal for signal <$n0090> created at line 307.
    Found 16-bit comparator equal for signal <$n0093> created at line 720.
    Found 16-bit comparator equal for signal <$n0095> created at line 792.
    Found 16-bit comparator equal for signal <$n0098> created at line 864.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               231  out of   3840     6%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
ERROR:HDLParsers:3312 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 178. Undefined symbol 'not_CLK'.
ERROR:HDLParsers:1209 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 178. not_CLK: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 185. = can not have such operands in this context.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
WARNING:Xst:647 - Input <CLK_IO> is never used.
    Found 20-bit adder for signal <$n0041> created at line 195.
    Found 16-bit adder for signal <$n0042> created at line 195.
    Found 16-bit comparator equal for signal <$n0044> created at line 396.
    Found 16-bit comparator equal for signal <$n0046> created at line 432.
    Found 16-bit comparator equal for signal <$n0048> created at line 468.
    Found 16-bit comparator equal for signal <$n0050> created at line 504.
    Found 16-bit comparator equal for signal <$n0052> created at line 540.
    Found 16-bit comparator equal for signal <$n0054> created at line 576.
    Found 16-bit comparator equal for signal <$n0056> created at line 612.
    Found 16-bit comparator equal for signal <$n0058> created at line 648.
    Found 16-bit comparator equal for signal <$n0060> created at line 684.
    Found 20-bit comparator equal for signal <$n0087> created at line 233.
    Found 16-bit comparator equal for signal <$n0090> created at line 307.
    Found 16-bit comparator equal for signal <$n0093> created at line 720.
    Found 16-bit comparator equal for signal <$n0095> created at line 792.
    Found 16-bit comparator equal for signal <$n0098> created at line 864.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
WARNING:Xst:647 - Input <CLK_IO> is never used.
    Found 20-bit adder for signal <$n0041> created at line 195.
    Found 16-bit adder for signal <$n0042> created at line 195.
    Found 16-bit comparator equal for signal <$n0044> created at line 396.
    Found 16-bit comparator equal for signal <$n0046> created at line 432.
    Found 16-bit comparator equal for signal <$n0048> created at line 468.
    Found 16-bit comparator equal for signal <$n0050> created at line 504.
    Found 16-bit comparator equal for signal <$n0052> created at line 540.
    Found 16-bit comparator equal for signal <$n0054> created at line 576.
    Found 16-bit comparator equal for signal <$n0056> created at line 612.
    Found 16-bit comparator equal for signal <$n0058> created at line 648.
    Found 16-bit comparator equal for signal <$n0060> created at line 684.
    Found 20-bit comparator equal for signal <$n0087> created at line 233.
    Found 16-bit comparator equal for signal <$n0090> created at line 307.
    Found 16-bit comparator equal for signal <$n0093> created at line 720.
    Found 16-bit comparator equal for signal <$n0095> created at line 792.
    Found 16-bit comparator equal for signal <$n0098> created at line 864.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 195.
    Found 16-bit adder for signal <$n0042> created at line 195.
    Found 16-bit comparator equal for signal <$n0044> created at line 396.
    Found 16-bit comparator equal for signal <$n0046> created at line 432.
    Found 16-bit comparator equal for signal <$n0048> created at line 468.
    Found 16-bit comparator equal for signal <$n0050> created at line 504.
    Found 16-bit comparator equal for signal <$n0052> created at line 540.
    Found 16-bit comparator equal for signal <$n0054> created at line 576.
    Found 16-bit comparator equal for signal <$n0056> created at line 612.
    Found 16-bit comparator equal for signal <$n0058> created at line 648.
    Found 16-bit comparator equal for signal <$n0060> created at line 684.
    Found 20-bit comparator equal for signal <$n0087> created at line 233.
    Found 16-bit comparator equal for signal <$n0090> created at line 307.
    Found 16-bit comparator equal for signal <$n0093> created at line 720.
    Found 16-bit comparator equal for signal <$n0095> created at line 792.
    Found 16-bit comparator equal for signal <$n0098> created at line 864.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 195.
    Found 16-bit adder for signal <$n0042> created at line 195.
    Found 16-bit comparator equal for signal <$n0044> created at line 396.
    Found 16-bit comparator equal for signal <$n0046> created at line 432.
    Found 16-bit comparator equal for signal <$n0048> created at line 468.
    Found 16-bit comparator equal for signal <$n0050> created at line 504.
    Found 16-bit comparator equal for signal <$n0052> created at line 540.
    Found 16-bit comparator equal for signal <$n0054> created at line 576.
    Found 16-bit comparator equal for signal <$n0056> created at line 612.
    Found 16-bit comparator equal for signal <$n0058> created at line 648.
    Found 16-bit comparator equal for signal <$n0060> created at line 684.
    Found 20-bit comparator equal for signal <$n0087> created at line 233.
    Found 16-bit comparator equal for signal <$n0090> created at line 307.
    Found 16-bit comparator equal for signal <$n0093> created at line 720.
    Found 16-bit comparator equal for signal <$n0095> created at line 792.
    Found 16-bit comparator equal for signal <$n0098> created at line 864.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 196.
    Found 16-bit adder for signal <$n0042> created at line 196.
    Found 16-bit comparator equal for signal <$n0044> created at line 397.
    Found 16-bit comparator equal for signal <$n0046> created at line 433.
    Found 16-bit comparator equal for signal <$n0048> created at line 469.
    Found 16-bit comparator equal for signal <$n0050> created at line 505.
    Found 16-bit comparator equal for signal <$n0052> created at line 541.
    Found 16-bit comparator equal for signal <$n0054> created at line 577.
    Found 16-bit comparator equal for signal <$n0056> created at line 613.
    Found 16-bit comparator equal for signal <$n0058> created at line 649.
    Found 16-bit comparator equal for signal <$n0060> created at line 685.
    Found 20-bit comparator equal for signal <$n0087> created at line 234.
    Found 16-bit comparator equal for signal <$n0090> created at line 308.
    Found 16-bit comparator equal for signal <$n0093> created at line 721.
    Found 16-bit comparator equal for signal <$n0095> created at line 793.
    Found 16-bit comparator equal for signal <$n0098> created at line 865.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 196.
    Found 16-bit adder for signal <$n0042> created at line 196.
    Found 16-bit comparator equal for signal <$n0044> created at line 397.
    Found 16-bit comparator equal for signal <$n0046> created at line 433.
    Found 16-bit comparator equal for signal <$n0048> created at line 469.
    Found 16-bit comparator equal for signal <$n0050> created at line 505.
    Found 16-bit comparator equal for signal <$n0052> created at line 541.
    Found 16-bit comparator equal for signal <$n0054> created at line 577.
    Found 16-bit comparator equal for signal <$n0056> created at line 613.
    Found 16-bit comparator equal for signal <$n0058> created at line 649.
    Found 16-bit comparator equal for signal <$n0060> created at line 685.
    Found 20-bit comparator equal for signal <$n0087> created at line 234.
    Found 16-bit comparator equal for signal <$n0090> created at line 308.
    Found 16-bit comparator equal for signal <$n0093> created at line 721.
    Found 16-bit comparator equal for signal <$n0095> created at line 793.
    Found 16-bit comparator equal for signal <$n0098> created at line 865.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 196.
    Found 16-bit adder for signal <$n0042> created at line 196.
    Found 16-bit comparator equal for signal <$n0044> created at line 397.
    Found 16-bit comparator equal for signal <$n0046> created at line 433.
    Found 16-bit comparator equal for signal <$n0048> created at line 469.
    Found 16-bit comparator equal for signal <$n0050> created at line 505.
    Found 16-bit comparator equal for signal <$n0052> created at line 541.
    Found 16-bit comparator equal for signal <$n0054> created at line 577.
    Found 16-bit comparator equal for signal <$n0056> created at line 613.
    Found 16-bit comparator equal for signal <$n0058> created at line 649.
    Found 16-bit comparator equal for signal <$n0060> created at line 685.
    Found 20-bit comparator equal for signal <$n0087> created at line 234.
    Found 16-bit comparator equal for signal <$n0090> created at line 308.
    Found 16-bit comparator equal for signal <$n0093> created at line 721.
    Found 16-bit comparator equal for signal <$n0095> created at line 793.
    Found 16-bit comparator equal for signal <$n0098> created at line 865.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 196.
    Found 16-bit adder for signal <$n0042> created at line 196.
    Found 16-bit comparator equal for signal <$n0044> created at line 397.
    Found 16-bit comparator equal for signal <$n0046> created at line 433.
    Found 16-bit comparator equal for signal <$n0048> created at line 469.
    Found 16-bit comparator equal for signal <$n0050> created at line 505.
    Found 16-bit comparator equal for signal <$n0052> created at line 541.
    Found 16-bit comparator equal for signal <$n0054> created at line 577.
    Found 16-bit comparator equal for signal <$n0056> created at line 613.
    Found 16-bit comparator equal for signal <$n0058> created at line 649.
    Found 16-bit comparator equal for signal <$n0060> created at line 685.
    Found 20-bit comparator equal for signal <$n0087> created at line 234.
    Found 16-bit comparator equal for signal <$n0090> created at line 308.
    Found 16-bit comparator equal for signal <$n0093> created at line 721.
    Found 16-bit comparator equal for signal <$n0095> created at line 793.
    Found 16-bit comparator equal for signal <$n0098> created at line 865.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 196.
    Found 16-bit adder for signal <$n0042> created at line 196.
    Found 16-bit comparator equal for signal <$n0044> created at line 397.
    Found 16-bit comparator equal for signal <$n0046> created at line 433.
    Found 16-bit comparator equal for signal <$n0048> created at line 469.
    Found 16-bit comparator equal for signal <$n0050> created at line 505.
    Found 16-bit comparator equal for signal <$n0052> created at line 541.
    Found 16-bit comparator equal for signal <$n0054> created at line 577.
    Found 16-bit comparator equal for signal <$n0056> created at line 613.
    Found 16-bit comparator equal for signal <$n0058> created at line 649.
    Found 16-bit comparator equal for signal <$n0060> created at line 685.
    Found 20-bit comparator equal for signal <$n0087> created at line 234.
    Found 16-bit comparator equal for signal <$n0090> created at line 308.
    Found 16-bit comparator equal for signal <$n0093> created at line 721.
    Found 16-bit comparator equal for signal <$n0095> created at line 793.
    Found 16-bit comparator equal for signal <$n0098> created at line 865.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 196.
    Found 16-bit adder for signal <$n0042> created at line 196.
    Found 16-bit comparator equal for signal <$n0044> created at line 397.
    Found 16-bit comparator equal for signal <$n0046> created at line 433.
    Found 16-bit comparator equal for signal <$n0048> created at line 469.
    Found 16-bit comparator equal for signal <$n0050> created at line 505.
    Found 16-bit comparator equal for signal <$n0052> created at line 541.
    Found 16-bit comparator equal for signal <$n0054> created at line 577.
    Found 16-bit comparator equal for signal <$n0056> created at line 613.
    Found 16-bit comparator equal for signal <$n0058> created at line 649.
    Found 16-bit comparator equal for signal <$n0060> created at line 685.
    Found 20-bit comparator equal for signal <$n0087> created at line 234.
    Found 16-bit comparator equal for signal <$n0090> created at line 308.
    Found 16-bit comparator equal for signal <$n0093> created at line 721.
    Found 16-bit comparator equal for signal <$n0095> created at line 793.
    Found 16-bit comparator equal for signal <$n0098> created at line 865.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
ERROR:HDLParsers:800 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 71. Type of InAB_S is incompatible with type of 0.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
ERROR:HDLParsers:3312 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 71. Undefined symbol 'b'.
ERROR:HDLParsers:1209 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 71. b: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 71. parse error, unexpected CHARACTER_LITERAL, expecting SEMICOLON
ERROR:HDLParsers:3312 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 151. Undefined symbol 'InAB_S'.
ERROR:HDLParsers:1209 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 151. InAB_S: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 194. Undefined symbol 'InAB_S'.
ERROR:HDLParsers:1209 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 194. InAB_S: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 198. = can not have such operands in this context.
ERROR:HDLParsers:808 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 272. = can not have such operands in this context.
ERROR:HDLParsers:808 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 344. = can not have such operands in this context.
ERROR:HDLParsers:808 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 757. = can not have such operands in this context.
ERROR:HDLParsers:808 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 829. = can not have such operands in this context.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
ERROR:HDLParsers:800 - G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd Line 71. Type of InAB_S is incompatible with type of 0.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 196.
    Found 16-bit adder for signal <$n0042> created at line 196.
    Found 16-bit comparator equal for signal <$n0044> created at line 397.
    Found 16-bit comparator equal for signal <$n0046> created at line 433.
    Found 16-bit comparator equal for signal <$n0048> created at line 469.
    Found 16-bit comparator equal for signal <$n0050> created at line 505.
    Found 16-bit comparator equal for signal <$n0052> created at line 541.
    Found 16-bit comparator equal for signal <$n0054> created at line 577.
    Found 16-bit comparator equal for signal <$n0056> created at line 613.
    Found 16-bit comparator equal for signal <$n0058> created at line 649.
    Found 16-bit comparator equal for signal <$n0060> created at line 685.
    Found 20-bit comparator equal for signal <$n0087> created at line 234.
    Found 16-bit comparator equal for signal <$n0090> created at line 308.
    Found 16-bit comparator equal for signal <$n0093> created at line 721.
    Found 16-bit comparator equal for signal <$n0095> created at line 793.
    Found 16-bit comparator equal for signal <$n0098> created at line 865.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 196.
    Found 16-bit adder for signal <$n0042> created at line 196.
    Found 16-bit comparator equal for signal <$n0044> created at line 397.
    Found 16-bit comparator equal for signal <$n0046> created at line 433.
    Found 16-bit comparator equal for signal <$n0048> created at line 469.
    Found 16-bit comparator equal for signal <$n0050> created at line 505.
    Found 16-bit comparator equal for signal <$n0052> created at line 541.
    Found 16-bit comparator equal for signal <$n0054> created at line 577.
    Found 16-bit comparator equal for signal <$n0056> created at line 613.
    Found 16-bit comparator equal for signal <$n0058> created at line 649.
    Found 16-bit comparator equal for signal <$n0060> created at line 685.
    Found 20-bit comparator equal for signal <$n0087> created at line 234.
    Found 16-bit comparator equal for signal <$n0090> created at line 308.
    Found 16-bit comparator equal for signal <$n0093> created at line 721.
    Found 16-bit comparator equal for signal <$n0095> created at line 793.
    Found 16-bit comparator equal for signal <$n0098> created at line 865.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 196.
    Found 16-bit adder for signal <$n0042> created at line 196.
    Found 16-bit comparator equal for signal <$n0044> created at line 397.
    Found 16-bit comparator equal for signal <$n0046> created at line 433.
    Found 16-bit comparator equal for signal <$n0048> created at line 469.
    Found 16-bit comparator equal for signal <$n0050> created at line 505.
    Found 16-bit comparator equal for signal <$n0052> created at line 541.
    Found 16-bit comparator equal for signal <$n0054> created at line 577.
    Found 16-bit comparator equal for signal <$n0056> created at line 613.
    Found 16-bit comparator equal for signal <$n0058> created at line 649.
    Found 16-bit comparator equal for signal <$n0060> created at line 685.
    Found 20-bit comparator equal for signal <$n0087> created at line 234.
    Found 16-bit comparator equal for signal <$n0090> created at line 308.
    Found 16-bit comparator equal for signal <$n0093> created at line 721.
    Found 16-bit comparator equal for signal <$n0095> created at line 793.
    Found 16-bit comparator equal for signal <$n0098> created at line 865.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 196.
    Found 16-bit adder for signal <$n0042> created at line 196.
    Found 16-bit comparator equal for signal <$n0044> created at line 397.
    Found 16-bit comparator equal for signal <$n0046> created at line 433.
    Found 16-bit comparator equal for signal <$n0048> created at line 469.
    Found 16-bit comparator equal for signal <$n0050> created at line 505.
    Found 16-bit comparator equal for signal <$n0052> created at line 541.
    Found 16-bit comparator equal for signal <$n0054> created at line 577.
    Found 16-bit comparator equal for signal <$n0056> created at line 613.
    Found 16-bit comparator equal for signal <$n0058> created at line 649.
    Found 16-bit comparator equal for signal <$n0060> created at line 685.
    Found 20-bit comparator equal for signal <$n0087> created at line 234.
    Found 16-bit comparator equal for signal <$n0090> created at line 308.
    Found 16-bit comparator equal for signal <$n0093> created at line 721.
    Found 16-bit comparator equal for signal <$n0095> created at line 793.
    Found 16-bit comparator equal for signal <$n0098> created at line 865.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is G:/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0041> created at line 196.
    Found 16-bit adder for signal <$n0042> created at line 196.
    Found 16-bit comparator equal for signal <$n0044> created at line 397.
    Found 16-bit comparator equal for signal <$n0046> created at line 433.
    Found 16-bit comparator equal for signal <$n0048> created at line 469.
    Found 16-bit comparator equal for signal <$n0050> created at line 505.
    Found 16-bit comparator equal for signal <$n0052> created at line 541.
    Found 16-bit comparator equal for signal <$n0054> created at line 577.
    Found 16-bit comparator equal for signal <$n0056> created at line 613.
    Found 16-bit comparator equal for signal <$n0058> created at line 649.
    Found 16-bit comparator equal for signal <$n0060> created at line 685.
    Found 20-bit comparator equal for signal <$n0087> created at line 234.
    Found 16-bit comparator equal for signal <$n0090> created at line 308.
    Found 16-bit comparator equal for signal <$n0093> created at line 721.
    Found 16-bit comparator equal for signal <$n0095> created at line 793.
    Found 16-bit comparator equal for signal <$n0098> created at line 865.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               229  out of   3840     5%  
 Number of bonded IOBs:                 31  out of    173    17%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0042> created at line 198.
    Found 16-bit adder for signal <$n0043> created at line 198.
    Found 20-bit comparator equal for signal <$n0045> created at line 238.
    Found 16-bit comparator equal for signal <$n0047> created at line 410.
    Found 16-bit comparator equal for signal <$n0049> created at line 448.
    Found 16-bit comparator equal for signal <$n0051> created at line 486.
    Found 16-bit comparator equal for signal <$n0053> created at line 524.
    Found 16-bit comparator equal for signal <$n0055> created at line 562.
    Found 16-bit comparator equal for signal <$n0057> created at line 600.
    Found 16-bit comparator equal for signal <$n0059> created at line 638.
    Found 16-bit comparator equal for signal <$n0061> created at line 676.
    Found 16-bit comparator equal for signal <$n0063> created at line 714.
    Found 16-bit comparator equal for signal <$n0092> created at line 316.
    Found 16-bit comparator equal for signal <$n0095> created at line 752.
    Found 16-bit comparator equal for signal <$n0097> created at line 828.
    Found 16-bit comparator equal for signal <$n0100> created at line 904.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 16-bit comparator equal           : 13
 20-bit comparator equal           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               232  out of   3840     6%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 20-bit adder for signal <$n0042> created at line 198.
    Found 16-bit adder for signal <$n0043> created at line 198.
    Found 20-bit comparator equal for signal <$n0045> created at line 238.
    Found 16-bit comparator equal for signal <$n0047> created at line 410.
    Found 16-bit comparator equal for signal <$n0049> created at line 448.
    Found 16-bit comparator equal for signal <$n0051> created at line 486.
    Found 16-bit comparator equal for signal <$n0053> created at line 524.
    Found 16-bit comparator equal for signal <$n0055> created at line 562.
    Found 16-bit comparator equal for signal <$n0057> created at line 600.
    Found 16-bit comparator equal for signal <$n0059> created at line 638.
    Found 16-bit comparator equal for signal <$n0061> created at line 676.
    Found 16-bit comparator equal for signal <$n0063> created at line 714.
    Found 16-bit comparator equal for signal <$n0092> created at line 316.
    Found 16-bit comparator equal for signal <$n0095> created at line 752.
    Found 16-bit comparator equal for signal <$n0097> created at line 828.
    Found 16-bit comparator equal for signal <$n0100> created at line 904.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 16-bit comparator equal           : 13
 20-bit comparator equal           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     136  out of   1920     7%  
 Number of Slice Flip Flops:            83  out of   3840     2%  
 Number of 4 input LUTs:               232  out of   3840     6%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.745ns (Maximum Frequency: 78.462MHz)
   Minimum input arrival time before clock: 7.710ns
   Maximum output required time after clock: 11.539ns
   Maximum combinational path delay: 12.932ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/CTRL_INAB_INPUT_VHDL is now defined in a different file: was C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd, now is C:/STUDY/UEBUNG/Studium/Profibus/VHDL_Bausteine/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd
WARNING:HDLParsers:3215 - Unit work/CTRL_INAB_INPUT_VHDL/BEHAVIORAL is now defined in a different file: was C:/STUDY/UEBUNG/Studium/Profibus/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd, now is C:/STUDY/UEBUNG/Studium/Profibus/VHDL_Bausteine/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/VHDL_Bausteine/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/VHDL_Bausteine/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 16-bit adder for signal <$n0047> created at line 194.
    Found 16-bit comparator equal for signal <$n0051> created at line 388.
    Found 16-bit comparator equal for signal <$n0053> created at line 426.
    Found 16-bit comparator equal for signal <$n0055> created at line 464.
    Found 16-bit comparator equal for signal <$n0057> created at line 502.
    Found 16-bit comparator equal for signal <$n0059> created at line 540.
    Found 16-bit comparator equal for signal <$n0061> created at line 578.
    Found 16-bit comparator equal for signal <$n0063> created at line 616.
    Found 16-bit comparator equal for signal <$n0065> created at line 654.
    Found 16-bit comparator equal for signal <$n0067> created at line 692.
    Found 16-bit comparator equal for signal <$n0080> created at line 730.
    Found 16-bit comparator equal for signal <$n0082> created at line 828.
    Found 16-bit comparator equal for signal <$n0084> created at line 788.
    Found 16-bit comparator equal for signal <$n0086> created at line 330.
    Found 20-bit comparator equal for signal <$n0088> created at line 236.
    Found 20-bit adder for signal <$n0090> created at line 257.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 20-bit adder                      : 1
 16-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     130  out of   1920     6%  
 Number of Slice Flip Flops:            81  out of   3840     2%  
 Number of 4 input LUTs:               226  out of   3840     5%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 81    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.717ns (Maximum Frequency: 78.635MHz)
   Minimum input arrival time before clock: 7.696ns
   Maximum output required time after clock: 10.663ns
   Maximum combinational path delay: 12.000ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/VHDL_Bausteine/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd in Library work.
Entity <CTRL_InAB_INPUT_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_inab_input_vhdl> (Architecture <Behavioral>).
Entity <ctrl_inab_input_vhdl> analyzed. Unit <ctrl_inab_input_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_inab_input_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/VHDL_Bausteine/CTRL_InAB_INPUT/CTRL_InAB_INPUT_VHDL.vhd.
    Found 16-bit adder for signal <$n0047> created at line 194.
    Found 16-bit comparator equal for signal <$n0051> created at line 388.
    Found 16-bit comparator equal for signal <$n0053> created at line 426.
    Found 16-bit comparator equal for signal <$n0055> created at line 464.
    Found 16-bit comparator equal for signal <$n0057> created at line 502.
    Found 16-bit comparator equal for signal <$n0059> created at line 540.
    Found 16-bit comparator equal for signal <$n0061> created at line 578.
    Found 16-bit comparator equal for signal <$n0063> created at line 616.
    Found 16-bit comparator equal for signal <$n0065> created at line 654.
    Found 16-bit comparator equal for signal <$n0067> created at line 692.
    Found 16-bit comparator equal for signal <$n0080> created at line 730.
    Found 16-bit comparator equal for signal <$n0082> created at line 828.
    Found 16-bit comparator equal for signal <$n0084> created at line 788.
    Found 16-bit comparator equal for signal <$n0086> created at line 330.
    Found 20-bit comparator equal for signal <$n0088> created at line 236.
    Found 20-bit adder for signal <$n0090> created at line 257.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_inab_input_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 20-bit adder                      : 1
 16-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_inab_input_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_inab_input_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     130  out of   1920     6%  
 Number of Slice Flip Flops:            81  out of   3840     2%  
 Number of 4 input LUTs:               226  out of   3840     5%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 81    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.717ns (Maximum Frequency: 78.635MHz)
   Minimum input arrival time before clock: 7.696ns
   Maximum output required time after clock: 10.663ns
   Maximum combinational path delay: 12.000ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_inab_input_vhdl.lso
deleting ctrl_inab_input_vhdl.syr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.sprj
deleting ctrl_inab_input_vhdl.ana
deleting ctrl_inab_input_vhdl.stx
deleting ctrl_inab_input_vhdl.cmd_log
deleting ctrl_inab_input_vhdl.ngc
deleting ctrl_inab_input_vhdl.ngr
deleting ctrl_inab_input_vhdl.prj
deleting ctrl_inab_input_vhdl.prj
deleting __projnav/ctrl_inab_input_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_InAB_INPUT.gfl
deleting __projnav/CTRL_InAB_INPUT_flowplus.gfl
Finished cleaning up project

