
---------- Begin Simulation Statistics ----------
final_tick                                   34706000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139981                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710644                       # Number of bytes of host memory used
host_op_rate                                   159984                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                              475239509                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10204                       # Number of instructions simulated
sim_ops                                         11680                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000035                       # Number of seconds simulated
sim_ticks                                    34706000                       # Number of ticks simulated
system.cpu.committedInsts                       10204                       # Number of instructions committed
system.cpu.committedOps                         11680                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.802430                       # CPI: cycles per instruction
system.cpu.discardedOps                          2017                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           51681                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147006                       # IPC: instructions per cycle
system.cpu.numCycles                            69412                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    8104     69.38%     69.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                     62      0.53%     69.91% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1805     15.45%     85.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1709     14.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    11680                       # Class of committed instruction
system.cpu.tickCycles                           17731                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           161                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          453                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3352                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2178                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               599                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1729                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     683                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             39.502603                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     275                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             158                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              144                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           70                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         3534                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3534                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3581                       # number of overall hits
system.cpu.dcache.overall_hits::total            3581                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           64                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             64                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           66                       # number of overall misses
system.cpu.dcache.overall_misses::total            66                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      9356000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      9356000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      9356000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      9356000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3598                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3598                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3647                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3647                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017788                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017788                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018097                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018097                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 146187.500000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 146187.500000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 141757.575758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 141757.575758                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           52                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           53                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7087000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7087000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      7339500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7339500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014452                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014452                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 136288.461538                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 136288.461538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 138481.132075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 138481.132075                       # average overall mshr miss latency
system.cpu.dcache.replacements                     10                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1925                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1925                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           39                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            39                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4964500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4964500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 127294.871795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 127294.871795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           36                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4306500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4306500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       119625                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total       119625                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           25                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4391500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4391500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       175660                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total       175660                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           16                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2780500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2780500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 173781.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 173781.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           47                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            47                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           49                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           49                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.040816                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.040816                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       252500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       252500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.020408                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.020408                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       252500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       252500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            26.809932                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3674                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                53                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             69.320755                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            404500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    26.809932                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.418905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.418905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7427                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7427                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               10854                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2595                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1381                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         3087                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3087                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3087                       # number of overall hits
system.cpu.icache.overall_hits::total            3087                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          212                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            212                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          212                       # number of overall misses
system.cpu.icache.overall_misses::total           212                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22390000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22390000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22390000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22390000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3299                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3299                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3299                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3299                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.064262                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.064262                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.064262                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.064262                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 105613.207547                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 105613.207547                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 105613.207547                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 105613.207547                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          179                       # number of writebacks
system.cpu.icache.writebacks::total               179                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          212                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          212                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          212                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          212                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22179000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22179000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22179000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22179000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.064262                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064262                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.064262                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064262                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104617.924528                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104617.924528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104617.924528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104617.924528                       # average overall mshr miss latency
system.cpu.icache.replacements                    179                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3087                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3087                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          212                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           212                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22390000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22390000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.064262                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.064262                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 105613.207547                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 105613.207547                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          212                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          212                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22179000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22179000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.064262                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064262                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104617.924528                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104617.924528                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            27.678240                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3298                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               211                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.630332                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            162500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    27.678240                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.864945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.864945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              6809                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             6809                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     34706000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                     10204                       # Number of Instructions committed
system.cpu.thread0.numOps                       11680                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   91                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   17                       # number of demand (read+write) hits
system.l2.demand_hits::total                      108                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  91                       # number of overall hits
system.l2.overall_hits::.cpu.data                  17                       # number of overall hits
system.l2.overall_hits::total                     108                       # number of overall hits
system.l2.demand_misses::.cpu.inst                120                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 36                       # number of demand (read+write) misses
system.l2.demand_misses::total                    156                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               120                       # number of overall misses
system.l2.overall_misses::.cpu.data                36                       # number of overall misses
system.l2.overall_misses::total                   156                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     19761500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      6644500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         26406000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     19761500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      6644500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        26406000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              211                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  264                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             211                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 264                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.568720                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.679245                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.590909                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.568720                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.679245                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.590909                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 164679.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 184569.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169269.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 164679.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 184569.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169269.230769                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               155                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              155                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     18561500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      6136000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     24697500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     18561500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      6136000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     24697500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.568720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.660377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.587121                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.568720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.660377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.587121                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 154679.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 175314.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 159338.709677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 154679.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 175314.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 159338.709677                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            3                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                3                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          155                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              155                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          155                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          155                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              15                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  15                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      2727500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2727500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.937500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 181833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 181833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           15                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             15                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      2577500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2577500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.937500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 171833.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 171833.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             91                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 91                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          120                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              120                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     19761500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     19761500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          211                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            211                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.568720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.568720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 164679.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 164679.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          120                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          120                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     18561500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18561500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.568720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.568720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 154679.166667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 154679.166667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      3917000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3917000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           37                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            37                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.567568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.567568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 186523.809524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 186523.809524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           20                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           20                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3558500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3558500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.540541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.540541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       177925                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total       177925                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    82.688269                       # Cycle average of tags in use
system.l2.tags.total_refs                         426                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       155                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.748387                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    152000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        61.860112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        20.828157                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.030205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.040375                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.075684                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3571                       # Number of tag accesses
system.l2.tags.data_accesses                     3571                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000748750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2627                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         155                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2480                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      17.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         6                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2480                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     14                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  158720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4573.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      34510500                       # Total gap between requests
system.mem_ctrls.avgGap                     222648.39                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       122880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        35840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3540598167.463839054108                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1032674465.510286331177                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1920                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          560                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    142962000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     54128000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     74459.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     96657.14                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       122880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        35840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        158720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       122880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       122880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          120                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data           35                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            155                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst   3540598167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1032674466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4573272633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst   3540598167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total   3540598167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst   3540598167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1032674466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4573272633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 2480                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               150590000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              12400000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          197090000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                60721.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           79471.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                2324                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          156                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean  1017.435897                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean  1013.955025                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    61.764086                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383            1      0.64%      0.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            1      0.64%      1.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          154     98.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          156                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                158720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4573.272633                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   35.73                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               35.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          261855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        7882560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy      3463890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     10410240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      24969765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   719.465366                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     26183500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT      7482500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          621180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          330165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        9824640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy      6395400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      7941600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      27571545                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   794.431654                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     19745000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     13921000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                140                       # Transaction distribution
system.membus.trans_dist::ReadExReq                15                       # Transaction distribution
system.membus.trans_dist::ReadExResp               15                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           140                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          310                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    310                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       158720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  158720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               161                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     161    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 161                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              205000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10147500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             29.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               248                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          179                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              16                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           211                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           37                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          601                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          116                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   717                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       399360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        57344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 456704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              264                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.102273                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.303582                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    237     89.77%     89.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     27     10.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                264                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     34706000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            3138500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3481500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            874999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
