INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/AES_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/AddRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddRoundKey
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/mix_column.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mix_column
INFO: [VRFC 10-311] analyzing module mix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core/AES.srcs/sim_1/new/tb_AES_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AES_enc
