/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_14z;
  wire [17:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [24:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [11:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_44z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[144] ? in_data[155] : in_data[144];
  assign celloutsig_1_11z = in_data[134] ? celloutsig_1_10z : celloutsig_1_8z[5];
  assign celloutsig_0_9z = _00_ ? celloutsig_0_1z[5] : in_data[66];
  assign celloutsig_0_12z = celloutsig_0_2z[5] ? in_data[60] : celloutsig_0_8z;
  assign celloutsig_0_20z = celloutsig_0_11z ? celloutsig_0_4z[4] : celloutsig_0_6z;
  assign celloutsig_0_5z = ~celloutsig_0_1z[6];
  assign celloutsig_0_73z = ~celloutsig_0_2z[3];
  assign celloutsig_0_8z = ~celloutsig_0_0z;
  assign celloutsig_1_10z = celloutsig_1_1z | ~(celloutsig_1_8z[6]);
  assign celloutsig_0_31z = _00_ ^ celloutsig_0_2z[2];
  assign celloutsig_1_6z = { in_data[182:174], celloutsig_1_1z, celloutsig_1_3z } + { celloutsig_1_4z[11:7], celloutsig_1_2z, celloutsig_1_5z };
  reg [3:0] _13_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _13_ <= 4'h0;
    else _13_ <= { in_data[25], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z };
  assign { _01_[3:1], _00_ } = _13_;
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z } / { 1'h1, celloutsig_1_4z[3:1], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_4z[10:9], celloutsig_1_6z } / { 1'h1, celloutsig_1_1z, celloutsig_1_6z[10:1], in_data[96] };
  assign celloutsig_1_18z = celloutsig_1_6z / { 1'h1, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[16:0], celloutsig_0_0z } / { 1'h1, in_data[20:6], celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_3z = celloutsig_0_1z[14:8] > in_data[18:12];
  assign celloutsig_1_15z = { celloutsig_1_6z[6:4], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_12z } > { celloutsig_1_6z[6:2], celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_6z = { celloutsig_0_4z[3:1], celloutsig_0_3z } && celloutsig_0_4z[4:1];
  assign celloutsig_1_3z = in_data[129:124] && { in_data[162:159], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_10z[4:1], celloutsig_0_10z } && { in_data[16:10], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_13z = ! celloutsig_1_8z[4:2];
  assign celloutsig_1_7z = { celloutsig_1_5z[4], celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[107], celloutsig_1_2z };
  assign celloutsig_0_22z = { celloutsig_0_4z[2], celloutsig_0_0z, celloutsig_0_9z } % { 1'h1, celloutsig_0_14z[4:3] };
  assign celloutsig_1_14z = celloutsig_1_5z[4] ? { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z } : { celloutsig_1_5z[3:1], celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_2z = celloutsig_0_0z ? { celloutsig_0_1z[9:5], 1'h1 } : in_data[30:25];
  assign celloutsig_0_35z = - celloutsig_0_21z[18:7];
  assign celloutsig_0_4z = - celloutsig_0_2z[5:1];
  assign celloutsig_0_44z = ~ { celloutsig_0_10z[2:1], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_22z };
  assign celloutsig_0_10z = ~ celloutsig_0_1z[6:2];
  assign celloutsig_1_2z = & { celloutsig_1_0z, in_data[107:105] };
  assign celloutsig_1_19z = & celloutsig_1_7z;
  assign celloutsig_0_72z = celloutsig_0_44z[6:3] ^ { celloutsig_0_35z[3], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_31z };
  assign celloutsig_0_14z = celloutsig_0_1z[14:6] ^ { in_data[92:86], celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_0z = ~((in_data[93] & in_data[67]) | in_data[23]);
  assign celloutsig_1_0z = ~((in_data[153] & in_data[156]) | in_data[116]);
  assign celloutsig_1_12z = ~((celloutsig_1_10z & celloutsig_1_11z) | (celloutsig_1_2z & celloutsig_1_8z[8]));
  assign celloutsig_1_17z = ~((celloutsig_1_15z & celloutsig_1_0z) | (celloutsig_1_5z[1] & celloutsig_1_2z));
  assign { celloutsig_0_21z[24:20], celloutsig_0_21z[0], celloutsig_0_21z[18:1] } = ~ { celloutsig_0_20z, _01_[3:1], _00_, celloutsig_0_5z, celloutsig_0_1z };
  assign { celloutsig_1_4z[2], celloutsig_1_4z[5:3], celloutsig_1_4z[1], celloutsig_1_4z[12:6] } = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, in_data[154:148] } ^ { in_data[105], in_data[108:106], in_data[104], in_data[115:109] };
  assign _01_[0] = _00_;
  assign celloutsig_0_21z[19] = celloutsig_0_21z[24];
  assign celloutsig_1_4z[0] = 1'h0;
  assign { out_data[138:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
