
Fundamentals of Electronics
Book 2
Ampliï¬ers: Analysis and Design


Synthesis Lectures on Digital
Circuits and Systems
Editor
Mitchell A. î€€ornton, Southern Methodist University
î€€e Synthesis Lectures on Digital Circuits and Systems series is comprised of 50- to 100-page books
targeted for audience members with a wide-ranging background. î€€e Lectures include topics that
are of interest to students, professionals, and researchers in the area of design and analysis of digital
circuits and systems. Each Lecture is self-contained and focuses on the background information
required to understand the subject matter and practical case studies that illustrate applications. î€€e
format of a Lecture is structured such that each will be devoted to a speciï¬c topic in digital circuits
and systems rather than a larger overview of several topics such as that found in a comprehensive
handbook. î€€e Lectures cover both well-established areas as well as newly developed or emerging
material in digital circuits and systems design and analysis.
Fundamentals of Electronics: Book 2 Ampliï¬ers: Analysis and Design
î€€omas F. Schubert, Jr. and Ernest M. Kim
2015
Fundamentals of Electronics: Book 1 Electronic Devices and Circuit Applications
î€€omas F. Schubert and Ernest M. Kim
2015
Applications of Zero-Suppressed Decision Diagrams
Tsutomu Sasao and Jon T. Butler
2014
Modeling Digital Switching Circuits with Linear Algebra
Mitchell A. î€€ornton
2014
Arduino Microcontroller Processing for Everyone! î€€ird Edition
Steven F. Barrett
2013
Boolean Diï¬€erential Equations
Bernd Steinbach and Christian Posthoï¬€
2013

iv
Bad to the Bone: Crafting Electronic Systems with BeagleBone and BeagleBone Black
Steven F. Barrett and Jason Kridner
2013
Introduction to Noise-Resilient Computing
S.N. Yanushkevich, S. Kasai, G. Tangim, A.H. Tran, T. Mohamed, and V.P. Shmerko
2013
Atmel AVR Microcontroller Primer: Programming and Interfacing, Second Edition
Steven F. Barrett and Daniel J. Pack
2012
Representation of Multiple-Valued Logic Functions
Radomir S. Stankovic, Jaakko T. Astola, and Claudio Moraga
2012
Arduino Microcontroller: Processing for Everyone! Second Edition
Steven F. Barrett
2012
Advanced Circuit Simulation Using Multisim Workbench
David BÃ¡ez-LÃ³pez, FÃ©lix E. Guerrero-Castro, and Ofelia Delï¬na Cervantes-VillagÃ³mez
2012
Circuit Analysis with Multisim
David BÃ¡ez-LÃ³pez and FÃ©lix E. Guerrero-Castro
2011
Microcontroller Programming and Interfacing Texas Instruments MSP430, Part I
Steven F. Barrett and Daniel J. Pack
2011
Microcontroller Programming and Interfacing Texas Instruments MSP430, Part II
Steven F. Barrett and Daniel J. Pack
2011
Pragmatic Electrical Engineering: Systems and Instruments
William Eccles
2011
Pragmatic Electrical Engineering: Fundamentals
William Eccles
2011
Introduction to Embedded Systems: Using ANSI C and the Arduino Development
Environment
David J. Russell
2010

v
Arduino Microcontroller: Processing for Everyone! Part II
Steven F. Barrett
2010
Arduino Microcontroller Processing for Everyone! Part I
Steven F. Barrett
2010
Digital System Veriï¬cation: A Combined Formal Methods and Simulation Framework
Lun Li and Mitchell A. î€€ornton
2010
Progress in Applications of Boolean Functions
Tsutomu Sasao and Jon T. Butler
2009
Embedded Systems Design with the Atmel AVR Microcontroller: Part II
Steven F. Barrett
2009
Embedded Systems Design with the Atmel AVR Microcontroller: Part I
Steven F. Barrett
2009
Embedded Systems Interfacing for Engineers using the Freescale HCS08 Microcontroller
II: Digital and Analog Hardware Interfacing
Douglas H. Summerville
2009
Designing Asynchronous Circuits using NULL Convention Logic (NCL)
Scott C. Smith and JiaDi
2009
Embedded Systems Interfacing for Engineers using the Freescale HCS08 Microcontroller
I: Assembly Language Programming
Douglas H.Summerville
2009
Developing Embedded Software using DaVinci & OMAP Technology
B.I. (Raj) Pawate
2009
Mismatch and Noise in Modern IC Processes
Andrew Marshall
2009

vi
Asynchronous Sequential Machine Design and Analysis: A Comprehensive Development
of the Design and Analysis of Clock-Independent State Machines and Systems
Richard F. Tinder
2009
An Introduction to Logic Circuit Testing
Parag K. Lala
2008
Pragmatic Power
William J. Eccles
2008
Multiple Valued Logic: Concepts and Representations
D. Michael Miller and Mitchell A. î€€ornton
2007
Finite State Machine Datapath Design, Optimization, and Implementation
Justin Davis and Robert Reese
2007
Atmel AVR Microcontroller Primer: Programming and Interfacing
Steven F. Barrett and Daniel J. Pack
2007
Pragmatic Logic
William J. Eccles
2007
PSpice for Filters and Transmission Lines
Paul Tobin
2007
PSpice for Digital Signal Processing
Paul Tobin
2007
PSpice for Analog Communications Engineering
Paul Tobin
2007
PSpice for Digital Communications Engineering
Paul Tobin
2007
PSpice for Circuit î€€eory and Electronic Devices
Paul Tobin
2007

vii
Pragmatic Circuits: DC and Time Domain
William J. Eccles
2006
Pragmatic Circuits: Frequency Domain
William J. Eccles
2006
Pragmatic Circuits: Signals and Filters
William J. Eccles
2006
High-Speed Digital System Design
Justin Davis
2006
Introduction to Logic Synthesis using Verilog HDL
Robert B.Reese and Mitchell A.î€€ornton
2006
Microcontrollers Fundamentals for Engineers and Scientists
Steven F. Barrett and Daniel J. Pack
2006

Copyright Â© 2016 by Morgan & Claypool
All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in
any form or by any meansâ€”electronic, mechanical, photocopy, recording, or any other except for brief quotations
in printed reviews, without the prior permission of the publisher.
Fundamentals of Electronics: Book 2 Ampliï¬ers: Analysis and Design
î€€omas F. Schubert, Jr. and Ernest M. Kim
www.morganclaypool.com
ISBN: 9781627055642
paperback
ISBN: 9781627055659
ebook
DOI 10.2200/S00680ED1V01Y201510DCS047
A Publication in the Morgan & Claypool Publishers series
SYNTHESIS LECTURES ON DIGITAL CIRCUITS AND SYSTEMS
Lecture #47
Series Editor: Mitchell A. î€€ornton, Southern Methodist University
Series ISSN
Print 1932-3166
Electronic 1932-3174

Fundamentals of Electronics
Book 2
Ampliï¬ers: Analysis and Design
î€€omas F. Schubert, Jr. and Ernest M. Kim
University of San Diego
SYNTHESIS LECTURES ON DIGITAL CIRCUITS AND SYSTEMS #47
C
M
&
cLaypool
Morgan
publishers
&

ABSTRACT
î€€is book, Ampliï¬ers: Analysis and Design, is the second of four books of a larger work, Funda-
mentals of Electronics. It is comprised of four chapters that describe the fundamentals of ampliï¬er
performance. Beginning with a review of two-port analysis, the ï¬rst chapter introduces the mod-
eling of the response of transistors to AC signals. Basic one-transistor ampliï¬ers are extensively
discussed. î€€e next chapter expands the discussion to multiple transistor ampliï¬ers. î€€e coverage
of simple ampliï¬ers is concluded with a chapter that examines power ampliï¬ers. î€€is discussion
deï¬nes the limits of small-signal analysis and explores the realm where these simplifying assump-
tions are no longer valid and distortion becomes present. î€€e ï¬nal chapter concludes the book
with the ï¬rst of two chapters in Fundamental of Electronics on the signiï¬cant topic of feedback
ampliï¬ers.
Fundamentals of Electronics has been designed primarily for use in an upper division course
in electronics for electrical engineering students. Typically such a course spans a full academic
years consisting of two semesters or three quarters. As such, Ampliï¬ers: Analysis and Design, and
two other books, Electronic Devices and Circuit Applications, and Active Filters and Ampliï¬er Fre-
quency Response, form an appropriate body of material for such a course. Secondary applications
include the use with Electronic Devices and Circuit Applications in a one-semester electronics course
for engineers or as a reference for practicing engineers.
KEYWORDS
active loads, ampliï¬er conï¬gurations, ampliï¬ers, cascaded ampliï¬ers, cascode, cur-
rent mirror, current sources, Darlington ampliï¬ers, distortion, feedback ampliï¬ers,
feedback topologies: shunt-series feedback, series-series feedback, series-shunt feed-
back, shunt-shunt feedback; gain, multistage ampliï¬ers, optimal biasing, power am-
pliï¬ers: class A, class B, class AB, push-pull; return diï¬€erence, transistor modeling,
two-port networks: h-parameters, g-parameters, z-paramters, y-parameters; thermal
modeling

xi
Contents
Preface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xv
Acknowledgments. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xvii
5
Single Transistor Ampliï¬ers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 301
5.1
Review of Two-port Network Basics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 301
5.1.1 Circuit Representation of a Two-port Network . . . . . . . . . . . . . . . . . . . 307
5.2
BJT Low-frequency Models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 308
5.2.1 Determination of hie and hfe . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 313
5.2.2 Determination of hre and hoe . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 314
5.3
Common-Emitter Ampliï¬ers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 318
5.3.1 Common-Emitter Ampliï¬ers with Non-zero Emitter Resistance . . . . 326
5.3.2 î€€e Eï¬€ect of Non-Zero hoe on Common-Emitter Ampliï¬ers with
an Emitter Resistor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 330
5.3.3 Coupling and Bypass Capacitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
5.3.4 Summary of Common-Emitter Ampliï¬er Properties . . . . . . . . . . . . . . 337
5.4
Common-Collector Ampliï¬ers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 337
5.4.1 î€€e Eï¬€ect of Non-zero hoe on Common-Collector Ampliï¬ers . . . . . . 343
5.5
Common-Base Ampliï¬ers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 346
5.5.1 î€€e Eï¬€ect of Non-zero hoe on Common-Base Ampliï¬ers . . . . . . . . . . 351
5.6
Comparison of BJT Ampliï¬er Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 353
5.7
FET Low-Frequency Models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 355
5.8
Common-source Ampliï¬ers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 361
5.8.1 Common-Source Ampliï¬ers with Non-zero Source Resistance . . . . . . 367
5.9
Common-Drain Ampliï¬ers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 375
5.10
Common-Gate Ampliï¬ers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 384
5.11
Comparison of FET Ampliï¬er Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 391
5.12
Biasing to Achieve Maximum Symmetrical Swing . . . . . . . . . . . . . . . . . . . . . . 393
5.13
Concluding Remarks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 397
5.14
Problems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 422

xii
6
Multiple-Transistor Ampliï¬ers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 423
6.1
Multistage Amps Using Simple Stages Cascaded . . . . . . . . . . . . . . . . . . . . . . . 424
6.1.1 Design Choices for Transistor Conï¬guration in a
Cascade-Connected Ampliï¬er . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 432
6.2
Darlington and Other Similar Conï¬gurations . . . . . . . . . . . . . . . . . . . . . . . . . 433
6.2.1 î€€e Darlington Conï¬gurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 433
6.2.2 î€€e Dual Common-Collector Darlington Conï¬guration . . . . . . . . . . . 435
6.2.3 î€€e Common-Collectorâ€”Common-Emitter Darlington Pair . . . . . . . 442
6.2.4 î€€e Cascode Conï¬guration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 445
6.2.5 î€€e BiFET Darlington Conï¬guration . . . . . . . . . . . . . . . . . . . . . . . . . . 447
6.3
Emitter-Coupled And Source-Coupled Pairs . . . . . . . . . . . . . . . . . . . . . . . . . . 449
6.3.1 Emitter-Coupled Pairs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 449
6.3.2 Source-Coupled Pairs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 456
6.3.3 Variations on the î€€eme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 462
6.3.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 463
6.4
Transistor Current Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 464
6.4.1 Simple Bipolar Current Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 464
6.4.2 Current Mirror . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 465
6.4.3 Current Mirror with Additional Stability . . . . . . . . . . . . . . . . . . . . . . . . 467
6.4.4 Wilson Current Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 469
6.4.5 Widlar Current Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 470
6.4.6 Simple MOSFET Current Mirror . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 474
6.5
Active Loads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 476
6.5.1 Common-Emitter Ampliï¬er with Active Load . . . . . . . . . . . . . . . . . . . 477
6.5.2 Common Source Ampliï¬er with Active Load . . . . . . . . . . . . . . . . . . . . 482
6.5.3 Emitter-Coupled Diï¬€erential Ampliï¬er with Active Load . . . . . . . . . . 484
6.6
Concluding Remarks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 486
6.7
Problems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 489
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 510
7
Power Ampliï¬ers and Output Stages. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 511
7.1
Power Ampliï¬er Classiï¬cation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 512
7.1.1 Classiï¬cation Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 512
7.1.2 Limits on Distortionless â€œSmall-Signalâ€ Operation . . . . . . . . . . . . . . . . 513
7.2
Class A Power Ampliï¬ers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 517
7.2.1 Common-Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 517
7.2.2 Common-Emitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 527

xiii
7.2.3 Transformer-Coupled Class A Power Ampliï¬er . . . . . . . . . . . . . . . . . . 531
7.3
Class B Power Ampliï¬ers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 535
7.3.1 Complementary Class B (Push-Pull) Output Stage . . . . . . . . . . . . . . . 541
7.4
Class AB Power Ampliï¬ers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 543
7.5
Distortion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 547
7.6
î€€ermal Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 555
7.7
Concluding Remarks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 558
7.8
Problems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 561
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 580
8
Feedback Ampliï¬er Principles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 581
8.1
Basic Feedback Concepts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 582
8.2
Feedback Ampliï¬er Topologies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 588
8.3
Practical Feedback Conï¬gurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 594
8.3.1 Shunt-Shunt Feedback . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 595
8.3.2 Shunt-Series Feedback . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 602
8.3.3 Series-Shunt Feedback . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 609
8.3.4 Series-Series Feedback . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 614
8.4
Concluding Remarks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 620
8.5
Problems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 624
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 645
Authorsâ€™ Biographies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 647


xv
Preface
î€€e basic principles of the operation of the four basic active elements, as described in Book 1,
provide a good foundation for further study of electronic circuitry. Analog ampliï¬ers constitute
a major class of electronic circuitry and are a primary component in many applications. While
it has been shown that electronic devices are basically non-linear, ampliï¬ers typically operate
within a region of incremental linearity. î€€at is, a region where small variation in the input pro-
duces linearly ampliï¬ed variation in the output. Analysis of such systems uses the principle of
superposition: DC (or bias) conditions are separated from the AC (or variational) components
of the input and output of an ampliï¬er. î€€e term â€small-signal analysisâ€ refers the use of linear
models. â€Large-signal analysisâ€ implies operation near the transition between operational regions
of an active device: such large-signal operation is typically non-linear and leads to distorted am-
pliï¬cation.
î€€is book begins with a review of two-port analysis. î€€is review provides a basis for model-
ing transistors: they are most commonly modeled as two-port networks for small-signal analysis.
At low frequencies the BJT is modeled by an h-parameter two-port and the FET as a modi-
ï¬ed hybrid- two-port. Simple ampliï¬ers are approached by observing the previously observed
region of operation that appeared between the two logic states of an inverter. All single-transistor
ampliï¬er conï¬gurations are analyzed and performance characteristics compared.
Multiple transistor ampliï¬er circuitry is initially approached through cascading single tran-
sistor ampliï¬ers using capacitive coupling. Only after the basic concepts are mastered, are the more
complex circuits studied. Compound transistor conï¬gurations, such as the Darlington circuit, and
direct-coupled ampliï¬er stages are studied. As with single-transistor ampliï¬ers, the previously
observed linear region in ECL logic circuits leads to the study of emitter-coupled and source-
coupled ampliï¬ers. Common integrated circuit practices such as current source biasing and active
loads are discussed.
Power ampliï¬ers provide a good counterexample to the use of small-signal analysis. By
necessity, the output of a power ampliï¬er is not small and consequently may contain distorted
components. Both harmonic and intermodulation distortion analysis techniques are introduced
and compared. Ampliï¬er conversion eï¬ƒciency is discussed for class A, B, and AB power ampli-
ï¬ers. î€€ermal considerations are presented using simple heat transfer models and are related to
power ampliï¬er design criteria and limitations.
Feedback principles are introduced initially as a technique to stabilize ampliï¬er gain, re-
duce distortion, and control impedance. î€€e various conï¬gurations are introduced and analyzed

xvi
PREFACE
through two-port network analysis techniques. Improvement in frequency response is mentioned
as an additional beneï¬t but discussion is left for the next book in this series.
î€€omas F. Schubert, Jr. and Ernest M. Kim
October 2015

xvii
Acknowledgments
In the development of any book, it seems that an inï¬nite number of people provide and incalcu-
lable amount of guidance and help. While our thanks goes out to all those who helped, us, we can
only mention a few of our many benefactors here. Special thanks go to Lynn Cox, who sparked
our interest in writing an electronics text and, of course, to the staï¬€at Morgan and Claypool
Publishers, speciï¬cally Joe Claypool and Dr. C.L. Tondo.
î€€omas F. Schubert, Jr. and Ernest M. Kim
October 2015


301
C H A P T E R
5
Single Transistor Ampliï¬ers
Circuits containing single Bipolar Junction and Field Eï¬€ect Transistors are capable of providing
ampliï¬cation in six basic conï¬gurations: three conï¬gurations for each type of transistor. In the
common-emitter and common-collector conï¬gurations for BJTs, the input signal is injected at
the base of the transistor: in the common-base conï¬guration it is injected at the emitter. Similarly,
FET conï¬gurations have the input injected in the gate for common-source and common-drain
conï¬gurations, and at the source for the common-gate conï¬guration. î€€ese six single-transistor
conï¬gurations are basic building blocks of ampliï¬er design.
î€€e focus of attention in this chapter is on the signiï¬cant performance characteristics of
each ampliï¬er conï¬guration: the voltage gain, current gain, input resistance and output resistance.
Each conï¬guration has a unique set of performance characteristics that are dependent on the
transistor characteristics as well as the conï¬guration and value of surrounding circuit elements.
î€€is chapter primarily investigates discrete ampliï¬ers where biasing is accomplished with voltage
sources and resistances: later chapters will highlight BJT biasing with current sources as developed
in Section 3.6 (Book 1). î€€e performance of transistor ampliï¬ers with current source biasing can
be directly derived from the results presented in this chapter. î€€e frequency range of interest is the
socalled midband region: that range of frequencies below where the transistor characteristics begin
to change with increasing frequency and above where any capacitive elements (many circuits have
no capacitors and therefore the midband frequency range begins at DC) have signiï¬cant eï¬€ect
on the circuit performance
Although ampliï¬ers are usually comprised of more than one ampliï¬cation stage, at least
one of these six conï¬gurations is contained as an ampliï¬cation stage in nearly every ampliï¬er.
î€€e properties derived here form a solid foundation for the analysis and design of multistage
ampliï¬ers presented in later chapters.
5.1
REVIEW OF TWO-PORT NETWORK BASICS
Electronic ampliï¬ers are a subset of the system class commonly identiï¬ed as two-port networks. In
a two-port electronic network, signals are fed into a pair of terminals, ampliï¬ed and/or modiï¬ed
by the system, and ï¬nally extracted at another pair of terminals. Each pair of terminals is identiï¬ed
as a port: signals are fed into an input port and extracted from an output port. î€€e modeling and
analysis of transistor-based ampliï¬ers as well as feedback systemsÂ¹ is greatly simpliï¬ed through
the use of two-port network principles.
Â¹î€€e interconnection of two-port networks as used in the analysis of feedback ampliï¬ers will be discussed in Chapter 8 (Book 2).

302
5. SINGLE TRANSISTOR AMPLIFIERS
î€€e items of interest in an electronic two-port network are the relationships between input
port and output port voltages and currents. î€€ere are a few restrictions, upon which two-port
analysis techniques are based, that must be identiï¬ed:
â€¢ î€€e network must be linear and time invariant.
â€¢ External connections may be made only to port terminals: no external connections can be
made to any node internal to the port.
â€¢ All current entering one terminal of a port must exit the other terminal of that port.
â€¢ Sources and loads must be connected directly across the two terminals of a port.
Given the highly non-linear behavior of transistors, it may seem unusual to attempt to
use two-port network analysis to describe transistor systems. It is possible, under small-signal
conditions, however, to adequately model non-linear systems as incrementally linear. Electronic
circuits previously discussed in this text have shown, along with non-linear operation, regions
of linear operation. It is within these regions of linear operation that two-port analysis proves a
particularly useful technique for the modeling of electronic systems.
As with all electronic systems, it is important to deï¬ne sign conventions: Figure 5.1 is a
representation of a two-port network with appropriate voltage and current polarity deï¬nitions.
As is standard in electronic systems, the voltage and current at each port obey the passive sign
convention. Typically, the input port is identiï¬ed as port #1 and the output port as port #2.Â²
î€€ree-terminal devices, such as transistors, can also be modeled using two-port techniques.
One terminal is selected as a common terminal: that terminal is extended to both of the ports and
becomes the reference (negative) terminal to each port.
5XP1PSU
/FUXPSL
I
C
I
 V
I
C
I
 V
Figure 5.1: Two-port network sign conventions.
î€€ere are six basic sets of equivalent descriptive parameters for every two-port network:
1. Impedance parameters (z-parameters)â€”port voltages in terms of port currents.
Â²î€€e numbering of ports is not universal in acceptance. It does, however, allow for simple notation in the description of
the parameters relating currents and voltages. In some electronic two-port descriptions of systems, the numbering system
is replaced by a more descriptive identiï¬cation of parameters. One common example of descriptive notation occurs in h-
parameter modeling of Bipolar Junction Transistors as presented in Section 5.2.

5.1. REVIEW OF TWO-PORT NETWORK BASICS
303
2. Admittance parameters (y-parameters)â€”port currents in terms of port voltages.
3. Hybrid parameters (h-parameters)â€”input voltage and output current in terms of input cur-
rent and output voltage.
4. Hybrid parameters (g-parameters)â€”input current and output voltage in terms of input volt-
age and output current.
5. Transmission parameters (ABCD-parameters)â€”input current and voltage in terms of out-
put current and voltage.
6. Transmission parameters (ABCD-parameters)â€”output current and voltage in terms of in-
put current and voltage.
î€€e ï¬rst four of these sets are of particular interest in the study of electronic feedback
systems, set numbers three and four (hybrid parameters) are often used in the description of
transistor properties, and the last two sets of parameters are particularly useful in the study of
communication transmission systems. A short description of the ï¬rst four two-port parameter
set descriptions follows.
Impedance parameters (z-parameters)
î€€e independent variables for this set of parameters are
the port currents and the dependent variables are the port voltages: voltage as a function of current
is an impedance. It is most common to write the equations in matrix form:
 V1
V2

D
 z11
z12
z21
z22
  I1
I2

:
(5.1)
î€€e parameters fzijg are called the impedance (or z-) parameters of the network. For a linear,
time-invariant network, the z-parameters can be obtained by performing simple tests on the
network:
zij D Vi
Ij
Ë‡Ë‡IkÂ¤j D0 :
(5.2)
For a non-linear system that is operating in a region of linearity, a similar deï¬nition holds:
zij D @Vi
@Ij
Ë‡Ë‡IkÂ¤j DConstant ;
(5.3)
where the constant value of Ik is taken near the midpoint of the region of linearity. If a quiescent
(zero-input) point exists, the constant value of Ik is chosen as its quiescent value.
Example 5.1
Determine the z-parameters for the given two-port network.

304
5. SINGLE TRANSISTOR AMPLIFIERS
   ÃŠ
 ÃŠ
I
C
 ÃŠ
I
C
V
V
Solution:
î€€e z-parameters are deï¬ned for this linear system as open-circuit parameters: one of the
currents is always set to zero. Zero current implies an open circuit in the appropriate path. î€€us:
z11 D 1 C 4 D 5 
(zero current in the 6  resistor)
z12 D 4 
(no voltage drop across the 1  resistor)
z21 D 4 
(no voltage drop across the 6  resistor)
z22 D 6 C 4 D 10 
(zero current in the 1  resistor)
Admittance parameters (y-parameters)
Admittance parameters are deï¬ned with the indepen-
dent variables are the port voltages and the dependent variables are the port currents: current as
a function of voltage carries the units of admittance. î€€e y-parameter equations are:
 I1
I2

D
 y11
y12
y21
y22
  V1
V2

:
(5.4)
î€€e parameters can be determined by performing the tests:
yij D Ii
Vj
Ë‡Ë‡VkÂ¤j D0 ;
(5.5)
or
yij D @Ii
@Vj
Ë‡Ë‡VkÂ¤j DConstant :
(5.6)
In a linear system the test for ï¬nding y-parameters indicates that a voltage must be set to zero:
thus, the parameters are often called short-circuit admittance parameters.
Example 5.2
Determine the y-parameters for the network shown using standard phasor techniques, that is,
ï¬nd Y.s/.

5.1. REVIEW OF TWO-PORT NETWORK BASICS
305
   N'
C
 I
 N)
 ÃŠ
I
C
 ÃŠ
I
C
V
V
Solution:
It can be seen that this network is a linear system. Both two-port and phasor techniques are
appropriate for such a system. î€€e phasor equivalent impedance of the inductor and the capacitor
are:
ZL D 0:018 s
ZC D 1000=s:
î€€e y-parameter tests for a linear system are given by Equation (5.5):
yij D Ii
Vj
Ë‡Ë‡VkÂ¤j D0 :
In order to solve for y11 and y21, the output terminals are short-circuited (V2 D 0). A loop equa-
tion can then be written around the remaining left loop:
V1   22I1   0:018 s I1   5I1 D 0:
Which leads to:
y11 D I1
V1
Ë‡Ë‡Ë‡Ë‡
V2D0
D
1
27 C 0:018 s:
Since the capacitor has been shorted out by setting V2 D 0, a loop equation can be written around
the remaining right loop:
5I1 C 47I2 D 0
)
I2 D  0:1064I1;
and
y21 D I2
V1
Ë‡Ë‡Ë‡Ë‡
V2D0
D
1
253 C 0:1692 s:
î€€e other two parameters, y12 and y22, are obtained by shorting the input terminal (V1 D 0). A
loop equation around the left loop of this conï¬guration yields:
22I1 C 0:018 sI1   5I1 D 0
)
I1 D 0:
Obviously
y12 D I1
V2
Ë‡Ë‡Ë‡Ë‡
V1D0
D 0:

306
5. SINGLE TRANSISTOR AMPLIFIERS
With I1 D 0, the current I2 is the sum of the currents in the 47  resistor and the capacitor (the
dependent voltage source has zero value):
y22 D I2
V2
Ë‡Ë‡Ë‡Ë‡
V1D0
D y47  C y1 mF D 0:02128 C 0:001 s:
î€€e y-parameter matrix is then given by:
Y.s/ D
2
664
1
27 C 0:018 s
0
1
253 C 0:1692 s
0:02128 C 0:001 s
3
775 :
Hybrid parameters (h-parameters)
î€€e independent variables are the input voltage and output
current; the dependent variables are the input current and output voltage.
 V1
I2

D
 h11
h12
h21
h22
  I1
V2

:
(5.7)
Notice that these parameters, unlike the z- and y-parameters, do not all have the same dimensions.
Each is diï¬€erent: h11 is the input port impedance; h12 is a dimensionless (input over output)
voltage ratio; h21 is a dimensionless (output over input) current ratio; and h22 is output port
admittance.
î€€e parameters can be determined by performing the tests:
h11 D V1
I1
Ë‡Ë‡Ë‡Ë‡
V2D0
h12 D V1
V2
Ë‡Ë‡Ë‡Ë‡
I1D0
h21 D I2
I1
Ë‡Ë‡Ë‡Ë‡
V2D0
h22 D I2
V2
Ë‡Ë‡Ë‡Ë‡
I1D0
(5.8)
or
h11 D @V1
@I1
Ë‡Ë‡Ë‡Ë‡
V2DConstant
h12 D @V1
@V2
Ë‡Ë‡Ë‡Ë‡
I1DConstant
h21 D @I2
@I1
Ë‡Ë‡Ë‡Ë‡
V2DConstant
h22 D @I2
@V2
Ë‡Ë‡Ë‡Ë‡
I1DConstant
:
(5.9)
Hybrid parameters (g-parameters)
î€€e independent variables are the input current and output
voltage; the dependent variables are the input voltage and output current.
 I1
V2

D
 g11
g12
g21
g22
  V1
I2

:
(5.10)

5.1. REVIEW OF TWO-PORT NETWORK BASICS
307
Notice that these parameters, like the h-parameters, do not all have the same dimensions. Each
is diï¬€erent: g11 is the input port admittance; g12 is a dimensionless (input over output) current
ratio; g21 is a dimensionless (output over input) voltage ratio; and g22 is output port impedance.
î€€e parameters can be determined by performing the tests:
g11 D I1
V1
Ë‡Ë‡Ë‡Ë‡
I2D0
g12 D I1
I2
Ë‡Ë‡Ë‡Ë‡
V1D0
g21 D V2
V1
Ë‡Ë‡Ë‡Ë‡
I2D0
g22 D V2
I2
Ë‡Ë‡Ë‡Ë‡
V1D0
(5.11)
or
g11 D @I1
@V1
Ë‡Ë‡Ë‡Ë‡
I2DConstant
g12 D @I1
@I2
Ë‡Ë‡Ë‡Ë‡
V1DConstant
g21 D @V2
@V1
Ë‡Ë‡Ë‡Ë‡
I2DConstant
g22 D @V2
@I2
Ë‡Ë‡Ë‡Ë‡
V1DConstant
:
(5.12)
5.1.1
CIRCUIT REPRESENTATION OF A TWO-PORT NETWORK
It is often important to create a simple equivalent circuit for a two-port network where the network
parameters are known. While there are several techniques for the creation of these equivalent net-
works, the most useful in electronic applications involves î€€Ã©venin and Norton input and output
realizations. In general, network parameters are replaced by simple circuit elements as shown in
Table 5.1. Relationships between currents and voltages at the same port are treated as impedances
or admittances, while relationships at diï¬€erent ports are treated as dependent sources.
Table 5.1: Two-port network replacement circuit elements for network parameters
/FUXPSL 1BSBNFUFS
3FQMBDFNFOU $JSDVJU &MFNFOU
4BNF 1PSU
0QQPTJUF 1PSU
JNQFEBODF
JNQFEBODF
DVSSFOUDPOUSPMMFE WPMUBHF TPVSDF
BENJUUBODF
BENJUUBODF
WPMUBHFDPOUSPMMFE DVSSFOU TPVSDF
DVSSFOU SBUJP
	OPU BQQMJDBCMF
DVSSFOUDPOUSPMMFE DVSSFOU TPVSDF
WPMUBHF SBUJP
	OPU BQQMJDBCMF
WPMUBHFDPOUSPMMFE WPMUBHF TPVSDF
Example 5.3
A two-port network has been found to have the following g-parameters:
g11 D 0:025 S
g12 D 47 mA=A
g21 D 14 V=V
g22 D 270 :
Determine an equivalent circuit representation of the two-port network.

308
5. SINGLE TRANSISTOR AMPLIFIERS
Solution:
î€€e matrix equation for the g-parameter representation of a two-port network can be writ-
ten as two separate equations:
I1 D g11V1 C g21I2
and
V2 D g21V1 C g22I2:
î€€e equation for I1 reveals that two currents must be added together to make the input port
current. Referring to Table 5.1, one ï¬nds that the currents emanate from an admittance and a
current-controlled current source: they must be connected as a Norton source. î€€e equation for V2
implies that two voltages must be added together. Table 5.1 shows the elements are an impedance
and a voltage-controlled voltage source: they are connected in î€€Ã©venin fashion. î€€e equivalent
circuit representation is shown in Figure 5.2 (Note: for clarity, g11 is shown as a resistance rather
than a conductance).
 :I
 ÃŠ
I
C
V
 C
 V
 ÃŠ
I
C
V
Figure 5.2: Two-port realization of Example 5.3.
5.2
BJT LOW-FREQUENCY MODELS
In previous sections it has been shown that the Ebers-Moll model is an eï¬€ective model in all
regions of Bipolar Junction Transistor operation. It has also been shown that for large-signal
behavior, a simpliï¬ed set of models can bring additional insight into the operation of an electronic
circuit. î€€ese models are ï¬rst-order approximations to BJT operation, and exhibit some degree
of error. When a BJT is operating in the forward-active region, it is appropriate to improve the
modeling of its operation with a second-order approximation. As in most series approximations to
behavior, second-order eï¬€ects are a linearization, about the ï¬rst-order (in this case, the quiescent)
behavior, and are therefore added to the ï¬rst-order behavior.
In the case of BJT operation, small-signal (often called AC) variations are linearized ap-
proximates to the operation of a transistor about its large-signal (often called DC or quiescent)
behavior. Previous discussions of Bipolar Junction TransistorsÂ³ have shown that the forward-
active region (and, similarly, the inverse-active region) of BJT operation are approximately linear
Â³See Section 3.5 (Book 1)â€”Digital Applications. In particular, discussions of the transfer relationship for the logic inverter
and ECL logic OR gate showed a linear transition region between the two logic levels. î€€ese transition regions occurred when
the BJT was operating in the forward-active region in transition between the cut-oï¬€and saturation regions.

5.2. BJT LOW-FREQUENCY MODELS
309
in nature. It is therefore quite reasonable to assume that small-signal approximations have great
validity in the modeling of BJT operation. î€€e small-signal approximations are made in the form
of approximate models that take the form of two-port networks. Two-port network characteri-
zations are valid for non-linear systems that have regions of linearity: the BJT operating in either
of its active regions is such a system.
î€€e ï¬rst obvious problem in modeling a BJT as a two-port is that there are only three ter-
minals rather than the four that seem to be necessary. î€€is obstacle is overcome by assigning one
BJT terminal common to both ports. Practice has made two possibilities for this common terminal
standard: either the emitter or the base are chosen to be the common terminal. In Figure 5.3, an
npn BJT is shown as a two-port network with the emitter terminal chosen as common. In Chap-
ter 3 (Book 1), it was shown that the major controlling port of a BJT is the base-emitter junction.
î€€us, the port containing the base-emitter junction is considered the input port and the remain-
ing port (which contains the collector terminal and the common terminal), the output port. Since
the terminal voltages and currents for BJTs have previously been identiï¬ed with subscripts that
are descriptive rather than the general numerical form of Section 5.1, the descriptive subscripts
will be continued in the BJT two-port representation.
  ic
C
ib
C
vCF
vDF
Figure 5.3: A bipolar junction transistor as a two-port network (emitter as common terminal).
î€€e modeling process for transistor circuit performance is:
1. Model the BJT with an appropriate DC model.
2. Determine the circuit quiescent (DC) conditionsâ€”verify BJT active region.
3. Determine the BJT AC model parameters from the quiescent conditions.
4. Create an AC equivalent circuit.
5. Determine the circuit AC performance by:
(a) replacing the BJT by its AC model, or
(b) using previously derived results for the circuit topology.
6. Add the results of the DC and AC analysis to obtain total circuit performance.

310
5. SINGLE TRANSISTOR AMPLIFIERS
Techniques for the DC modeling of BJTs and the determination of quiescent conditions
have been discussed thoroughly in Chapter 3 (Book 1): discussions of AC modeling follow. î€€e
steps relating to circuit performance are discussed in later sections of this chapter.
î€€e choice of which set of two-port parameters will be most helpful in the modeling of a
BJT is important. One good starting point is the Ebers-Moll model. î€€e Ebers-Moll model for
an npn BJT is shown in Figure 5.4.
E
IE
Ë›RIR
IF
IB
B
IR
Ë›F IF
IC
C
Figure 5.4: î€€e Ebers-Moll model of an npn BJT.
In the forward-active region of operation, the base-emitter junction is forward-biased and
the base-collector junction is reverse biased. Approximate modelsâ´ for forward-biased and reverse-
biased diodes lead to the base-collector junction diode taking on the appearance of a very large
resistance, while the base-emitter junction diode can be linearized about the quiescent point to a
much smaller resistance. î€€e forward current source (described by Ë›F ) remains signiï¬cant while
the reverse current source supplies very little current. î€€is small-signal model is shown in Fig-
ure 5.5, with the two junction dynamic resistances deï¬ned as:
rdf D base-emitter diode forward dynamic resistance,
rdr D base-collector diode dynamic reverse resistance.
î€€e dynamic resistance of a junction was derived in Chapter 2 (Book 1) to be:
rd D @V
@I D
Vt
Is C I D Vt
Is
e  V
Vt :
(5.13)
î€€e forward-biased value of this dynamic resistance is strongly dependent on the quiescent con-
ditions, while the reverse-biased value is, in an active-region BJT, not. î€€us, rdf is strongly de-
â´Models of a diode were derived in Chapter 2 (Book 1). î€€e forward-biased biased model also includes a DC voltage source.
î€€e presence of that DC voltage source only aï¬€ects quiescent behavior and not small signal (AC) behavior. For that reason it
is eliminated in these discussions.

5.2. BJT LOW-FREQUENCY MODELS
311
pendent on the quiescent conditions while rdr, a much larger value, is not. While the derivation
of this small-signal model was based on the Ebers-Moll model of an npn BJT, the small-signal
model itself is valid for both npn and pnp BJTs. Reversing the direction of the junctions only
changes quiescent conditions, it does not change the expressions for dynamic resistance.
î€€e analysis of electronic systems could be implemented using the model of Figure 5.5,
however two-port techniques simplify many aspects of analysis. î€€e two-port realization of
E
ie
Ë›RiR
rEG
iF
ib
B
rES
iR
Ë›F iF
ic
C
Figure 5.5: A forward-active small-signal model of a BJT.
such a system would most eï¬€ectively be accomplished by an h-parameter representation. î€€is
h-parameter realization is a common representation for small-signal, low-frequency BJT opera-
tion.âµ Figure 5.6 shows the h-parameter realization of a small-signal model of a BJT.
  C
 hSFvDF
hJF
ib
C

hPF
hGFib
ic
C
vCF
vDF
Figure 5.6: î€€e common-emitter h-parameter model for a BJT.
âµOther possible models include the T-model and the hybrid- model. î€€e h-parameter model is chosen as an introductory
small-signal model for its simplicity. î€€e hybrid- model will be introduced in Chapter 10 (Book 3) where its added com-
plexity is necessary to adequately describe frequency-dependent eï¬€ects.

312
5. SINGLE TRANSISTOR AMPLIFIERS
î€€e governing equationsâ¶ for the h-parameter model are:
vbe D hieib C hrevce
(5.14a)
and
ic D hfeib C hoevce
(5.14b)
where descriptive subscripts have been chosen for the subscripts of the h-parameters. î€€e second
subscript deï¬nes which terminal is chosen as common (either the base or the emitter), and the
ï¬rst subscript identiï¬es the function of the parameter:
hie D input impedanceâ€”emitter as common terminal
hre D reverse voltage gainâ€”emitter as common terminal
hfe D forward current gainâ€”emitter as common terminal
hoe D output admittanceâ€”emitter as common terminal:
î€€e parametersâ· can be found as:
hie D @VBE
@Ib
Ë‡Ë‡Ë‡Ë‡
VCEDVCEq
hre D @VBE
@VCE
Ë‡Ë‡Ë‡Ë‡
IBDIBq
hfe D @IC
@IB
Ë‡Ë‡Ë‡Ë‡
VCEDVCEq
hoe D @IC
@VCE
Ë‡Ë‡Ë‡Ë‡
IBDIBq
:
(5.15)
Equations (5.15) can be revised using AC voltages and currents. Realizing that AC signals are
variations about the quiescent point and that constant values have zero AC component, the h-
parameters can also be deï¬ned as:
hie D vbe
ib
Ë‡Ë‡Ë‡Ë‡
vceD0
hre D vbe
vce
Ë‡Ë‡Ë‡Ë‡
ibD0
hfe D ic
ib
Ë‡Ë‡Ë‡Ë‡
vceD0
hoe D ic
vce
Ë‡Ë‡Ë‡Ë‡
ibD0
:
(5.16)
All the signals in Equation (5.16) are AC signals. Setting an AC signal (i.e., ib or vce) to zero
holds the AC variation of that signal to zero, it does not change the quiescent conditions of the
BJT.
Determination of the small-signal BJT h-parameters is accomplished by applying Equa-
tions (5.16) to the circuit of Figure 5.5.
â¶Small letters with small subscripts indicate that these parameters are AC (or small-signal) parameters. î€€ey are a linearization
of the transistor characteristics about a quiescent point and therefore depend on that quiescent point.
â·î€€e ï¬nal subscript â€œqâ€ indicates the quiescent value of the circuit parameter. î€€us, IBq and VCEq are the quiescent (DC) values
of the base current and the collector-emitter voltage for the transistor.

5.2. BJT LOW-FREQUENCY MODELS
313
5.2.1
DETERMINATION OF hie AND hfe
î€€e determination of these two parameters necessitates that the collector and emitter terminals
be shorted, according to the requirements of Equation (5.16), in an AC sense. A DC quiescent
current ï¬‚ows the quiescent collector-emitter voltage is greater than VCE.sat/ and the BJT is in the
forward-active region.
E
Ë›RiR
rEG
C
 vCF
iF
ib
B
rES
iR
Ë›F iF
C
ic
î€€e small-signal ratios can be obtained by applying Kirchhoï¬€â€™s current law applied at the
base node:
ib D iF .1   Ë›F / C iR .1   Ë›R/ ;
(5.17)
where
iF D vbe
rdf
and
iR D vbe
rdr
:
(5.18)
î€€e relationships of (5.18) inserted into Equation (5.17) yield:
ib D vbe
rdf
.1   Ë›F / C vbe
rdr
.1   Ë›R/ :
(5.19)
Equation (5.19) directly leads to the ï¬rst of the h-parameters. î€€e relative size of the forward and
reverse dynamic resistances of the junctions, rdr  rdf, leads to a simpliï¬ed expression for hie:
hie D vbe
ib
D

rdf
1   Ë›F

==

rdr
1   Ë›R


rdf
1   Ë›F
D .Ë‡F C 1/ rdf:
(5.20)
î€€e value for hie is dependent on rdf, a quantity that strongly depends on the quiescent conditions:
hie must also strongly depend on quiescent conditions. Equation (5.13) can be used to obtain and
expression for hie in terms of the quiescent collector current and Vt  26 mV:
hie  .Ë‡F C 1/
Vt
I C IS
 .Ë‡F C 1/ Vt
jICj:
(5.21)

314
5. SINGLE TRANSISTOR AMPLIFIERS
An additional equation must be written to ï¬nd hfe. At the collector node Kirchhoï¬€â€™s Current
Law gives:
ic D Ë›F iF   iR D Ë›F
vbe
rdf
  vbe
rdr
;
(5.22)
which, noting the relative dynamic resistance sizes, can be reduced to
vbe
ic
D
 rdf
Ë›F
==rdr

 rdf
Ë›F
:
(5.23)
î€€e required current ratio for hfe is found using Equations (5.20) and (5.23):
hfe D ic
ib

Ë›F
rdf
.1   Ë›F /
rdf
D Ë‡F :
(5.24)
5.2.2
DETERMINATION OF hre AND hoe
î€€e tests for these two h-parameters (as seen in Equation (5.16)) require that the small-signal
base current be set to zero. Again, remember that there is still a quiescent (DC) current ï¬‚owing
and the BJT is in the forward-active region. Kirchhoï¬€â€™s Current Law applied at the base node
yields:
 E
Ë›RiR
B
rEG
C
 vCF
iF
rES
iR
Ë›F iF
ic
CC
vDF
iF .1   Ë›F / C iR .1   Ë›R/ D 0;
(5.25)
where,
iF D vbe
rdf
and
iR D vbe   vce
rdr
:
(5.26)
î€€en inserting (5.26) into (5.25) yields
vbe
rdf
.1   Ë›F / C vbe   vce
rdr
.1   Ë›R/ D 0;
(5.27)

5.2. BJT LOW-FREQUENCY MODELS
315
or
vbe
1   Ë›F
rdf
C 1   Ë›R
rdr

D vce
1   Ë›R
rdr

:
(5.28)
î€€e required voltage ratio can now be determined as:
hre D vbe
vce
D

rdf
1   Ë›F
==
rdr
1   Ë›R

rdr
1   Ë›R
 rdf
rdr
1   Ë›R
1   Ë›F

D rdf
rdr
1 C Ë‡F
1 C Ë‡R

:
(5.29)
î€€e value for hre is seen to be a very small quantity and can safely be assumed to be zero in the
modeling of a BJT in either active region. In order to solve for hoe, Kirchhoï¬€â€™s Current Law is
applied at the emitter node:
ic D iF   Ë›RiR D vbe
rdf
  Ë›F
vbe   vce
rdr
D vbe
 1
rdf
  Ë›F
rdr

C vce
rdr
:
(5.30)
Again using the property that rdf  rdr, a simpliï¬cation can be made
ic  vbe
rdf
C vce
rdr
:
(5.31)
Equation (5.29) can be used to eliminate vbe from Equation (5.31):
ic  vce
rdf
rdf
rdr
1   Ë›R
1   Ë›F

C vce
rdr
D vce
rdr
1 C Ë‡F
1 C Ë‡R
C 1

:
(5.32)
î€€e relationship for hoe is obtained from Equation (5.32):
hoe D ic
vce
 1
rdr
1 C Ë‡F
1 C Ë‡R
C 1

:
(5.33)
î€€is is a very small output conductance (the equivalent of a very large output resistance). î€€e sim-
pliï¬ed expression of Equation (5.33) does not adequately model all the resistances contributing
to output resistance for a real BJT. î€€e actual output resistance is much smaller that is predicted
by the Ebers-Moll model. A more accurate predictor of the output resistance, ro, is deï¬ned in
terms of another quantity, the early voltage, VA.â¸
1
hoe
D ro D
Ë‡Ë‡Ë‡Ë‡
VA
IC
Ë‡Ë‡Ë‡Ë‡ :
(5.34)
â¸î€€e early voltage is a parameter that describes the change in the width of the base region of a BJT which results from a change
in base-collector junction voltage. A basic description of the eï¬€ect can be found in most solid state electronics texts, but is
beyond the scope of this text.

316
5. SINGLE TRANSISTOR AMPLIFIERS
î€€e early voltage for a BJT is usually determined experimentally by observing the slope of the IC
vs. VCE curves for a BJT in the forward-active region. It typically has a value of 100 V or more
and is deï¬ned as:
VA D
IC
@IC
@VCE
:
(5.35)
î€€is output resistance is often large compared to the resistances connected to the collector-emitter
port of the BJT and hoe can, in that case, be assumed approximately equal to zero. When the
external resistances are not small compared to the output resistance it is necessary to include hoe
in the model for the BJT.
î€€e h-parameters for a BJT are summarized in Table 5.2. Only one parameter, hfe, is es-
sentially independent of quiescent conditions, while the other three parameters depend to varying
degrees on the bias conditions, speciï¬cally on the quiescent collector current, IC.
Table 5.2: BJT h-parameter summary
h1BSBNFUFS
7BMVF
hJF
 .Ë‡F C / Vt
jIC j
hGF
 Ë‡F
hSF
 rEG
rES
 C Ë‡F
 C Ë‡R

 
hPF
D
Ë‡Ë‡Ë‡Ë‡
IC
VA
Ë‡Ë‡Ë‡Ë‡  
î€€e extremely small values of hre and hoe lead to a simpliï¬ed h-parameter model of a BJT
where these two parameters are assumed to be approximately zero, as shown in Figure 5.7. When
large resistances are connected to the collector-emitter port of the BJT it is important to reintro-
duce hoe into the h-parameter model as a conductance shunting the dependent current source. In
typical BJT applications, hre is not signiï¬cant.
  hJF
ib
C
hGFib
ic
C
vCF
vDF
Figure 5.7: Simpliï¬ed small-signal h-parameter model for a BJT.

5.2. BJT LOW-FREQUENCY MODELS
317
Example 5.4
Given a Silicon npn BJT with parameters:
Ë‡F D 150
VA D 350 V;
operating in the given circuit at room temperature. Determine an appropriate small-signal h-
parameter model for the BJT.
 LÃŠ
 ÃŠ
 7
: LÃŠ
 7
Solution:
î€€e quiescent conditions must ï¬rst be obtained: KCL taken around the base-emitter loop
yields
3   22 kIB   0:7   100.151IB/ D 0
IB D 62:0 A
and
IC D 150IB D 9:30 mA:
Checking to see if the BJT is in the forward-active region by using KCL around the collector-
emitter loop yields:
VCE D 20   1:2 kIC   100
151
150IC

D 7:90 V:
î€€is value is greater than VCE.sat/, which implies that the BJT is in the forward-active region and
the h-parameter model parameters itemized in Table 5.2 may be used.
hfe  Ë‡F D 150
hie  .Ë‡F C 1/ Vt
jICj D .151/
26 mV
j9:30 mAj D 422 
hoe D
Ë‡Ë‡Ë‡Ë‡
IC
VA
Ë‡Ë‡Ë‡Ë‡ D
Ë‡Ë‡Ë‡Ë‡
9:30 mA
350 V
Ë‡Ë‡Ë‡Ë‡ D 26:6 S  0
hre  0:

318
5. SINGLE TRANSISTOR AMPLIFIERS
It is necessary to check to see if hoe can be approximated as zero value. It is equivalent to a
resistance, ro, of 37:6 k (the resistance is the inverse of hoe), which is large with respect to the
1.2 k and 100  resistors connected to the collector-emitter port of the BJT: hoe can be assumed
in this application to be approximately zero in value.
î€€e approximate small-signal model of this BJT operating in this circuit is therefore found
to be:
E
  ÃŠ
ib
B
C
 ib
ic
C
C
vCF
vDF
5.3
COMMON-EMITTER AMPLIFIERS
A description of the general performance of a common-emitter ampliï¬er can be derived directly
from the voltage transfer relationship of a BJT logic inverter. î€€e BJT logic inverter, discussed in
Section 3.5 (Book 1), has two distinct regions where the voltage output is relatively constant: when
the BJT is in either the saturation or in cut-oï¬€region. Between these two regions lies a linear
region where the variation in the output voltage about the quiescent point is directly proportional
to the variation in the input voltage. î€€is linear-region proportionality constant for the logic
inverter was seen in Example 3.5-1 to be negative and greater than 1 in magnitude: the input
signal variations were ampliï¬ed and inverted. î€€e discussions of Section 3.5 (Book 1) were based
on coarse, ï¬rst-order approximations of the operation of a BJT in each of its regions of operation.
î€€is section develops the characteristics of this type of ampliï¬er (and its close relatives) using the
second-order h-parameter approximations developed earlier in this chapter.
Common-emitter ampliï¬ers have the same general circuit topology as the logic inverter:
â€¢ the input signal enters the BJT at the base,
â€¢ the output signal exits the BJT at the collector, and
â€¢ the emitter is connected to a constant voltage, often the ground (common) terminal, some-
times with an intervening resistor.
A simple common-emitter ampliï¬er is shown in Figure 5.8. It is necessary that the qui-
escent point of the BJT be set with the circuitry external to the transistor so that it is in the
forward-active region. î€€e values of the resistors, Rc and Rs, and the DC voltage sources, VCC

5.3. COMMON-EMITTER AMPLIFIERS
319
Rs
V##
C
 vs
Vo
Rc
V$$
Figure 5.8: A simple common-emitter ampliï¬er.
and VBB, have therefore been chosen so that the BJT is in the forward-active region and the circuit
will operate as an ampliï¬er. î€€e voltage source, vs, is a small-signal AC source.
Once the circuit quiescent (vs D 0) conditions have been calculated and it has been deter-
mined that the BJT is in the forward-active region of operation, the signiï¬cant h-parameters can
be calculated to form the small-signal model of the transistor:
hfe D Ë‡F
hoe D Ic
VA
 0:
hie D .Ë‡F C 1/
Ë‡Ë‡Ë‡Ë‡
Vt
IC
Ë‡Ë‡Ë‡Ë‡ :
(5.36)
î€€e small-signal (often called AC) circuit performance can now be calculated. Total circuit per-
formance is the sum of quiescent and small-signal performance: the process is basically a su-
perposition of the zero-frequency solution with the low-frequency AC solution.â¹ In each case,
solutions are formed by setting the independent sources at all other frequencies to zero. AC cir-
cuit performance is obtained through analysis of a circuit obtained by setting the original circuit
DC sources to zero, and then replacing the BJT with its h-parameter two-port model. î€€is circuit
reconï¬guration process, applied to Figure 5.8, is shown in Figure 5.9.
î€€e small-signal performance characteristicsÂ¹â° that are of interest in any ampliï¬er are: the
current gain, the input resistance, the voltage gain, and the output resistance. For the simple common-
emitter ampliï¬er under consideration, these characteristics can be obtained from analysis of the
circuit of Figure 5.9b. Deï¬nitions for these quantities often vary due to diï¬€ering deï¬nition of the
exact location of the point of measurement. Care must always be taken to ensure that measurement
points are clearly understood before any analysis begins.
â¹At high frequencies the BJT performance characteristics change. See Book 3.
Â¹â°It should be remembered that the quantities discussed in this section and following sections are small-signal (or AC) quantities.
î€€e ratios considered here are the ratios of AC quantities not the ratios of total currents and/or voltages.

320
5. SINGLE TRANSISTOR AMPLIFIERS
B
E
C
 vs
Rs
C
vo
Rc
(a)
H)
hJF
hGFiC
E
B
ib
C
 vs
Rs
C
ic
vo
Rc
il
Ri
Ro
(b)
Figure 5.9: AC modelling of a simple common-emitter ampliï¬er. (a) î€€e small-signal circuit: DC
sources set to zero; (b) BJT replaced by h-parameter model.
Current Gain
For this simple transistor ampliï¬er, the current gain is deï¬ned as the ratio of load current to input
current, that is:
AI  il
ib
D  ic
ib
:
(5.37)
From the circuit of Figure 5.9b, it can easily be determined that the collector and base currents are
related through the dependent current source by the constant hfe. î€€e current gain is dependent
only on the BJT characteristics and independent of any other circuit element values. Its value is
given by:
AI D  hfe;
(5.38)
where the negative sign implies that the small-signal current input is inverted as well as ampliï¬ed.
If the resistor Rc is large then the output resistance of the BJT must be considered in calculating
the current gain. Including hoe in the BJT h-parameter model divides the output current between
the output resistance, ro D 1=hoe and the collector resistance:
AI D  hfe
ro
ro C Rc
:
(5.39)
Input Resistance
Input resistance is measure of the AC input current as a function of the input voltage. If the AC
input voltage, vb, is taken at the input terminal of the BJT (the base), the input resistance (shown
if Figure 5.9b with the bold arrow and labeled as Ri) is given by:
Ri  vb
ib
D hie:
(5.40)
î€€e input resistance is unaï¬€ected by ï¬nite ro.

5.3. COMMON-EMITTER AMPLIFIERS
321
Voltage Gain
î€€e voltage gain is the ratio of output voltage to input voltage. If the input voltage is again taken
to be the voltage at the input to the transistor, vb, the voltage gain is deï¬ned as:
AV  vo
vb
:
(5.41)
One of the best methods for obtaining this ratio is through the use of quantities already calculated
or otherwise easily obtained:
AV D vo
vb
D
vo
il
  il
ib
  ib
vb

:
(5.42)
î€€e expressions for each quantity, when substituted into Equation (5.42), yield:
AV D .Rc/ .AI/
 1
Ri

D  hfeRc
hie
:
(5.43)
Again, the small-signal output voltage is an inverted, ampliï¬ed replica of the input voltage.
î€€e voltage gain can be very large in magnitude. Equation (5.43) indicates it is limited only by
the BJT parameter hfe and the external resistance Rc. î€€at conclusion is based, however, on the
assumption that Rc is small with respect to ro. If Rc approaches the magnitude of ro, the gain
becomes limited by the output resistance of the ampliï¬er, and Rc must be replaced by Rc==ro in
Equation (5.43).
Often the voltage gain from the source to the load is of interest as well. î€€is overall voltage
gain can be deï¬ned as:
AVS  vo
vs
:
(5.44)
î€€is ratio can be directly derived from the simple voltage gain, AV , with a voltage division using
the ampliï¬er input resistance and the source resistance:
AVS D vo
vs
D
vo
vb
 vb
vs

D AV

Ri
Ri C Rs

;
(5.45)
or
AVS D
 hfeRc
hie
 
hie
hie C Rs

D  hfeRc
hie C Rs
:
(5.46)
Since AVS is dependent on AV it is also limited in magnitude by ï¬nite ro. To include the eï¬€ect of
ï¬nite ro; Rc must be replaced by Rc==ro in Equation (5.46).
Output Resistance
î€€e output resistance is deï¬ned as the î€€Ã©venin resistance at the output of the ampliï¬er (in this
case the BJT collector) looking back into the ampliï¬er. As in the case of voltage gain, the exact

322
5. SINGLE TRANSISTOR AMPLIFIERS
point of measurement is not always clear. î€€e arrow in circuit diagram of Figure 5.9 indicates that
Ro is to be measured without considering Rc: it is also possible to deï¬ne an output resistance, Rol,
that includes the eï¬€ects of collector resistance, Rc. î€€e AC equivalent circuit used to calculate
the output resistance is shown in Figure 5.10a. î€€e input independent source is set to zero and
the î€€Ã©venin resistance is calculated looking into the output. It can easily be seen that ib D 0 in
this circuit. Kirchhoï¬€â€™s Voltage Law taken around the base loop gives:
ib .hie C Rs/ D 0
)
ib D 0:
hJF
hGFiC
E
B
ib
Rs
ic
vo
C
Ro
(a)
hJF
hGFiC
E
B
ib
Rs
ic
vo
C
ro
Ro
(b)
Figure 5.10: Circuit for calculation of output resistance. (a) Small-signal output circuit: AC source
set to zero; (b) More accurate BJT h-parameter model.
Zero base current implies that the dependent current source is also zero-valued and the
output resistance becomes:
Ro  1:
(5.47)
While the output resistance is certainly large, a more revealing result could be obtained with a
better model of the BJT. A more accurate h-parameter model of a BJT includes hoe (as derived in
Section 5.2). When this model is used to determine the output resistance of a simple common-
emitter ampliï¬er (see Figure 5.10b), the output resistance is given by:
Ro D ro D 1
hoe
D
Ë‡Ë‡Ë‡Ë‡
VA
IC
Ë‡Ë‡Ë‡Ë‡ :
(5.48)
î€€e output resistance is therefore a large value which is dependent strongly on the quiescent
conditions of the transistor.
As mentioned above, it is also possible to deï¬ne output resistance of a common-emitter
ampliï¬er to include the collector resistor, Rc:
Rol D Ro==Rc  Rc:
(5.49)
î€€e common-emitter ampliï¬er has been shown to have:

5.3. COMMON-EMITTER AMPLIFIERS
323
â€¢ moderate input resistance,
â€¢ high output resistance,
â€¢ high current gain, and
â€¢ moderate to high voltage gain, depending on the presence and size of any resistance con-
nected to the collector terminal.
A Summary of the common-emitter ampliï¬er performance characteristics is found in Subsec-
tion 5.3.4.
Example 5.5
Given a Silicon npn BJT with parameters:
Ë‡F D 150
VA D 350 V;
operating in the given circuit at room temperature.
Determine the ampliï¬er small-signal performance characteristics.
 LÃŠ
: 7
C
 vs
Vo
: LÃŠ
 7
Solution:
î€€e modeling process for transistor circuit performance was described in Section 5.2 to
contain the following steps:
1. Model the BJT with an appropriate DC model.
2. Determine the circuit quiescent (DC) conditionsâ€”verify BJT active region.
3. Determine the BJT AC model parameters from the quiescent conditions.
4. Create an AC equivalent circuit.

324
5. SINGLE TRANSISTOR AMPLIFIERS
5. Determine the circuit AC performance by:
(a) replacing the BJT by its AC model, or
(b) using previously derived results for the circuit topology.
6. Add the results of the DC and AC analysis to obtain total circuit performance.
Step #1
Model the BJT with an appropriate DC model. Hopefully, the BJT will be found to be
in the forward-active region so that the circuit can operate as an ampliï¬er. î€€e DC forward-active
model of the BJT is derived in Section 3.4 (Book 1), and shown below. î€€e appropriate transistor
quantities that must be used in this case are Ë‡F D 150 and V D 0:7 (Silicon BJT).
C
IB
E
: 7
IB
B
Step #2
Determine the circuit quiescent (DC) conditionsâ€”verify BJT active region.
î€€e BJT model of step #1 replaces the BJT as shown. Quiescent conditions are then cal-
culated. Around the base-emitter loop, Kirchhoï¬€â€™s Current Law yields:
1:5   22 k.IB/   0:7 D 0:
So that
IB D 36:36 A
and
IC D 150IB D 5:45 mA:
C
IB
E
: 7
IB
B
 LÃŠ
: 7
Vo
: LÃŠ
 7

5.3. COMMON-EMITTER AMPLIFIERS
325
Both currents are positive: only VCE must be checked to see if it is larger than VCE.sat/ D
0:2 V. Kirchhoï¬€â€™s Current Law applied to the collector-emitter loop yields:
VCE D 22   1:2 k.IC/ D 15:46 V:
î€€e transistor is in the forward-active region: the circuit will operate as an ampliï¬er.
Step #3
Determine the BJT AC model parameters from the quiescent conditions.
î€€e relevant h-parameters are:
hfe  Ë‡F D 150
hie  .Ë‡F C 1/ Vt
jICj D .151/
26 mV
j5:45 mAj D 720 
hre D 0
hoe D
Ë‡Ë‡Ë‡Ë‡
IC
VA
Ë‡Ë‡Ë‡Ë‡ D
Ë‡Ë‡Ë‡Ë‡
5:45 mA
350 V
Ë‡Ë‡Ë‡Ë‡ D 15:6 S  0:
Step #4
Create an AC equivalent circuit.
î€€e DC sources are set to zero and the output voltage becomes a small-signal quantity.
vo
: LÃŠ
 LÃŠ
C
 vs
Step #5
Determine the circuit AC performance by:
1. replacing the BJT by its AC model, or
2. using previously derived results for the circuit topology.
In this case, it appears easiest to use previously derived results. î€€e input resistance at the
base of the BJT is given by:
Ri D hie D 720 :
If the input resistance is measured to the left of the 22 k resistor then:
R0
i D 22 k C 720  D 22:7 k:
î€€e current gain is given by:
AI D  hfe D  150:
î€€e voltage gain from the base of the BJT is given by:
AV D  hfeRc
hie
D  150.1:2 k/
720
D  250:

326
5. SINGLE TRANSISTOR AMPLIFIERS
î€€e voltage gain from the source is given by:
AVS D  hfeRc
hie C Rs
D  150.1:2 k/
720 C 22 k D  7:92:
î€€e output resistance is given by:
Ro D 1
hoe
D 64:17 k:
If the collector resistance is included in the output resistance,
Rol D Ro==Rc D .64:17 k/.1:2 k/
64:17 k C 1:2 k D 1:18 k:
Step #6 is beyond the requirements of this problem, but all the data is present to
add
the
quiescent
solution
to
the
small-signal
solution
for
total
circuit
response.
5.3.1
COMMON-EMITTER AMPLIFIERS WITH NON-ZERO EMITTER
RESISTANCE
Several of the characteristics of a common-emitter ampliï¬er can be altered through the addition
of a resistor connected between the emitter and ground.
It has previously been shown in Section 3.7 (Book 1) that the addition of such a resistor
greatly improves bias stability due to BJT variations. î€€e addition of an emitter resistor has the
following eï¬€ects on common-emitter ampliï¬ers:
â€¢ increased input resistance,
â€¢ increased output resistance,
â€¢ decreased voltage gain, and
â€¢ unchanged current gain.
Derivation of these eï¬€ects follows the process described in Section 5.2.
In order to determine the AC performance of this ampliï¬er, the quiescent conditions must
ï¬rst be obtained. If the BJT is operating in the forward-active region, an AC equivalent model
of the circuit can be obtained (Figure 5.12a) and the BJT can be replaced by its h-parameter
modelÂ¹Â¹ (based on the quiescent conditions) in the AC equivalent circuit (Figure 5.12b). Circuit
performance parameters can now be obtained from this equivalent circuit.
Â¹Â¹î€€e initial calculations assume that hoe is small and can be ignored. Calculations to determine the eï¬€ect of non-zero hoe
follow in Subsection 5.3.2.

5.3. COMMON-EMITTER AMPLIFIERS
327
Rs
Re
V##
C
 vs
Vo
Rc
V$$
Figure 5.11: A common-emitter ampliï¬er with an emitter resistor.
B
E
Re
C
 vs
Rs
C
vo
Rc
(a)
H)
hJF
hGFiC
E
Re
B
ib
C
 vs
Rs
C
ic
vo
Rc
il
Ri
Ro
(b)
Figure 5.12: AC modeling of a common-emitter ampliï¬er with an emitter resistor. (a) î€€e small-
signal circuit: DC sources set to zero; (b) BJT replaced by h-parameter model.
Current Gain
î€€e current gain is deï¬ned as the ratio of load current to input current, that is:
AI  il
ib
D  ic
ib
:
(5.50)
î€€e ratio of collector to base current remains unchanged from the simple common-emitter am-
pliï¬er. î€€e current gain is dependent only on the BJT characteristics and independent of any

328
5. SINGLE TRANSISTOR AMPLIFIERS
other circuit element values. Its value is given by:
AI D  hfe:
(5.51)
Input Resistance
î€€e input resistance (shown in Figure 5.12b) is given by:
Ri  vb
ib
D hieib C Re.ib C hfeib/
ib
D hie C .hfe C 1/Re:
(5.52)
î€€e addition of an emitter resistor has greatly increased the input resistance of the ampliï¬er.
From the input of the BJT, the emitter resistor appears to act as a resistor in series with hie that
is (hfe C 1) times its true value.
Voltage Gain
î€€e voltage gain is the ratio of output voltage to input voltage. If the input voltage is again taken
to be the voltage at the input to the transistor, vb:
AV  vo
vb
:
(5.53)
Using methods similar to those of the simple common-emitter ampliï¬er to calculate the voltage
gain yields:
AV D vo
vb
D
vo
il
  il
ib
  ib
vb

;
(5.54)
or
AV D .Rc/ .AI/
 1
Ri

D
 hfeRc
hie C .hfe C 1/Re
:
(5.55)
For large values of hfe, the external resistors dominate the expression for voltage gain. A rough
approximation, which somewhat over-estimates the magnitude of the gain, is:
AV   Rc
Re
:
(5.56)
Often the voltage gain from the source to the load is of interest as well. î€€is overall voltage gain
can be deï¬ned as:
AVS  vo
vs
:
(5.57)
î€€is ratio can be directly derived from the voltage gain, AV , and a voltage division between the
source resistance, Rs, and the ampliï¬er input resistance, Ri:
AVS D vo
vs
D
vo
vb
 vb
vs

D AV

Ri
Ri C Rs

;
(5.58)

5.3. COMMON-EMITTER AMPLIFIERS
329
or
AVS D
 hfeRc
Ri
 
Ri
hie C .hfe C 1/Re C Rs

D
 hfeRc
hie C .hfe C 1/Re C Rs
:
(5.59)
Output Resistance
î€€e output resistance is deï¬ned as the î€€Ã©venin resistance at the output of the ampliï¬er looking
back into the ampliï¬er. As in the case of the simple common-emitter ampliï¬er, Ro is measured
without considering Rc (Figure 5.12). Once again, the resistance looking into the collector of the
BJT is very large, Ro  1.
Example 5.6
Given a Silicon npn BJT with parameters:
Ë‡F D 150
VA D 350 V;
operating in the given circuit at room temperature.
Determine the small-signal characteristics:
Voltage Gain, vo=vs
Input Resistance, Ri
Output Resistance, Ro:
 LÃŠ
 ÃŠ
 7
C
 vs
: LÃŠ
 7
Vo
Ri
Ro
Solution:
î€€e modeling process begins with solving for the quiescent circuit conditions. In this par-
ticular circuit, the identical transistor was placed in the same quiescent circuit in Example 5.4.
î€€ere is no need to repeat identical operations to ï¬nd the small-signal model of the BJT. î€€e

330
5. SINGLE TRANSISTOR AMPLIFIERS
results of process steps 1 through 3 were:
IB D 62:0 A
IC D 9:30 mA
hfe D 150
hie D 422 
ro D 37:6 k:
î€€e next step is to create an AC equivalent circuit and insert the BJT h-parameter model into
the AC equivalent circuit or use previously derived results. î€€e general topology of a common-
emitter ampliï¬er with an emitter resistor has previous results. î€€e AC equivalent circuit is shown
below.
vo
: LÃŠ
 ÃŠ
 LÃŠ
C
 vs
Ri
Ro
î€€e voltage gain, as deï¬ned, is determined from Equation (5.59):
AVS D
 .150/.1200/
422 C .151/.100/ C 22; 000 D  4:7972   4:80:
Ri, as shown, is given by Equation (5.52):
Ri D 422 C .151/.100/ D 15; 522  15:5 k:
î€€e output resistance, Ro, is given by the parallel combination of the output resistance of the
ampliï¬er and the collector resistor, Rc:
Ro  1==1:2 k D 1:2 k:
5.3.2
THE EFFECT OF NON-ZERO hoe ON COMMON-EMITTER
AMPLIFIERS WITH AN EMITTER RESISTOR
As with simple common-emitter ampliï¬ers, the eï¬€ects of non-zero hoe can only be seen when the
collector resistance becomes large: when Rc approaches or exceeds ro in magnitude. With simple
common-emitter ampliï¬ers, the most noticeable eï¬€ect of non-zero hoe is on the output resistance
of the ampliï¬er. Input resistance is unaï¬€ected, while the current and voltage gain are limited if
the external collector resistance, Rc, is large. Non-zero hoe in the presence of an emitter resistor
eï¬€ects all the common-emitter ampliï¬er characteristics in a complex fashion.

5.3. COMMON-EMITTER AMPLIFIERS
331
Expressions for the input resistance, voltage gain, and current gain are obtained using the
AC equivalent circuits of Figure 5.13. Figure 5.13b is obtained from the more-traditional Fig-
ure 5.13a through a source transformation on the dependent current source and ro. Symbolic
manipulations of Kirchhoï¬€â€™s Laws are facilitated through this well-known transformation.
B
hJF
ib
E
Re
Rc
C
hGFib
ro
(a)
H)
B
hJF
ib
E
Re
Rc
C
ro
C
 hGFibro
Ri
Rt
(b)
Figure 5.13: AC equivalent circuitsâ€”non-zero hoe.
Input Resistance
î€€e input resistance can be determined by ï¬rst ï¬nding Rt (as shown on Figure 5.13) and then
adding the resistance, hie:
Ri D hie C Rt:
(5.60)
In the usual î€€Ã©venin process, a voltage, v, is applied across Re. î€€e input current is then found
to be:
ib D v
Re
C v   hfeibro
ro C Rc
:
(5.61)
Collecting terms yields:
ib
.1 C hfe/ro
ro C Rc

D v
 1
Re
C
1
ro C Rc

:
(5.62)
Which leads to the î€€Ã©venin resistance, Rt:
Rt D v
ib
D .1 C hfe/Re

ro
ro C Rc C Re

:
(5.63)
î€€e desired input resistance is found using Equation (5.60):
Ri D hie C Rt D hie C .1 C hfe/Re

ro
ro C Rc C Re

:
(5.64)
An interesting result of these calculations is that large values of the collector resistor, Rc, will
reduce the value of the ampliï¬er input resistance!

332
5. SINGLE TRANSISTOR AMPLIFIERS
Voltage Gain
î€€e voltage gain can be calculated as follows by continuing with the circuit of Figure 5.13 and
many of the calculations used in determining the input resistance. î€€e output voltage for this
circuit is taken across the collector resistor, Rc. It can be obtained through a simple voltage division
from the voltage, v, (taken across Re):
vo D
Rc
Rc C ro

v   hfeibro

;
(5.65)
where, including the presence of hie in Figure 5.13,
v D vs

Rt
hie C Rt

and
ib D
vs
hie C Rt
:
(5.66)
Substitution of these two expressions into Equation (5.65) leads directly to the voltage gain:
AV D v
vs
D  hfe.Rc==ro/
Ri
C
Rc
Rc C ro
Rt
Ri
  hfe.Rc==ro/
Ri
:
(5.67)
For the special case of signiï¬cantly large Re,
Re  Vt
jIcj;
the numerator and denominator of this expression have approximately the same dependence on
the relationship of Rc and ro. î€€e voltage gain for this special case of large Re is approximately
independent of ro and unchanged from the expression of Equation (5.55).
AV 
 hfeRc
hie C .hfe C 1/Re
:
(5.68)
Current Gain
î€€e current gain can be calculated using Equations (5.66) and the two expressions:
io D vo
Rc
and
v D ibRt;
(5.69)
and:
io D vo
Rc
D
1
Rc C ro
.ibRt   hfeibro/:
(5.70)
From which the current gain is calculated:
AI D io
ib
D   hfero
ro C Rc
C
Rt
ro C Rc
   hfero
ro C Rc
:
(5.71)
Basically, the output current is divided between the collector resistor and ro. It decreases as the
collector resistance increases in magnitude.

5.3. COMMON-EMITTER AMPLIFIERS
333
Output Resistance
Calculations to determine output resistance including the eï¬€ect of the BJT output resistance, ro,
are based on an AC equivalent circuit with a more complete h-parameter model of the BJT as
shown in Figure 5.14.
hJF
hGFiC
E
Re
B
ib
Rs
ic
vo
C
ro
Ro
Figure 5.14: Circuit for calculation of output resistance.
If a current, i, is applied to the collector terminal, the base current can be found through a current
division:
ib D
 Re
Re C hie C Rs
:
(5.72)
î€€e voltage that appears at the output terminals is then given by:
v D fRe== .Rs C hie/g i C ro
 i   hfeib

(5.73)
or, including the relationship between i and ib:
v D fRe== .Rs C hie/g i C

ro C
hfeRero
Re C hie C Rs

i:
(5.74)
Simple division leads to the expression for the output resistance:
Ro D v
i D fRe== .Rs C hie/g C ro

1 C
hfeRe
Re C hie C Rs

:
(5.75)
î€€is is a very large resistance: the addition of an emitter resistor has signiï¬cantly increased the
output resistance over the simple common-emitter ampliï¬er (the increase is by a factor on the
order of fhfe C 1g). î€€e inï¬nite output resistance approximation, Ro  1, is therefore valid over
a greater range of load resistance, Rc, than in the simple common-emitter ampliï¬er.

334
5. SINGLE TRANSISTOR AMPLIFIERS
5.3.3
COUPLING AND BYPASS CAPACITORS
Often the demands of properly biasing a BJT into the forward-active region and applying an AC
signal to the input create conï¬‚icting circuit topology requirements. It is not always possible to put
the AC input in series with a DC biasing voltage as has been previously described. In addition,
the need for high voltage gain and good bias stability creates a design requirement conï¬‚ict in
the magnitude of the emitter resistor, Re. One possible design alternative that can resolve these
conï¬‚icts involves the use of capacitors to couple the AC signal into the ampliï¬er and/or to bypass
the emitter resistor.
If an AC signal is imposed upon a capacitor, the complex impedance of the capacitor is
given by:
zC D
1
j!C ;
where
C D the capacitance of the capacitor in farads (F)
! D the frequency of the sinusoidal signal in rad/sec.
At DC .! D 0/, the capacitor has inï¬nite impedance: a capacitor blocks DC signals. If
either the frequency or the capacitance is large, the impedance approaches zero or becomes rela-
tively small compared to adjacent circuit resistances. For purposes of demonstration, assume that
a band of frequencies exist for which the impedance of all discrete capacitors in a circuit will be
essentially zero. î€€is band of frequencies is called the midband frequency regionÂ¹Â² of a circuit. If
the AC input signals to a circuit are within the midband frequency region of the circuit, each
discrete capacitor will appear to be the equivalent of a short circuit. Each capacitor will, however,
appear to be the equivalent of an open circuit to the bias (DC) circuitry.Â¹Â³
In the presence of coupling and/or bypass capacitors, the modeling of ampliï¬er circuit
performance is slightly altered. In determining quiescent conditions, each capacitor is replaced by
an open circuit in addition to replacing the BJT with an appropriate model. î€€e AC equivalent
circuit is drawn with each capacitors replaced by a short.
Example 5.7
A Silicon BJT with parameters:
Ë‡F D 150
and
VA D 350;
Â¹Â²Often called the midband region.
Â¹Â³î€€e transition as frequency increases between an apparent open circuit and an apparent short circuit is beyond these early
discussions. It is extensively covered in Section IIIâ€”Frequency Dependence.

5.3. COMMON-EMITTER AMPLIFIERS
335
is placed in the ampliï¬er shown. Assume the ampliï¬er is operating in its midband frequency
range, and determine the following circuit performance parameters:
AV D vo
vs
;
AI D iout
iin
;
Rin;
and
Rout:
 ÃŠ
: LÃŠ
iPVU
 LÃŠ
 LÃŠ
 LÃŠ
C
 vs
iJO
vo
 7
RJO
RPVU
Solution:
î€€e quiescent point of the BJT must be found ï¬rst to ensure that it is in the forward-active
region and to ï¬nd its h-parameters. For DC operation, all capacitors appear as open circuits.
î€€e DC equivalent circuit, after replacing the base circuit with its î€€Ã©venin equivalent, is shown
below:
î€€e base and collector currents are:
IB D
1:915   0:7
10:47 k C 151.470/ D 14:92 A;
and
IC D 150IB D 2:238 mA:
VCE must be checked to verify that the BJT is in the forward-active region.
VCE D 15   IC.2 k/   151
150IC.470/ D 9:47 V  0:2 V:

336
5. SINGLE TRANSISTOR AMPLIFIERS
 ÃŠ
: 7
: LÃŠ
 LÃŠ
 7
Now that the forward-active region is veriï¬ed, the BJT h-parameters can be determined:
hfe D 150;
hie D 151 Vt
jICj D 1:755 k;
and
1
hoe
D
Ë‡Ë‡Ë‡Ë‡
VA
IC
Ë‡Ë‡Ë‡Ë‡ D 156:4 k:
An AC equivalent circuit can now be determined. All DC sources are set to zero and, since
the circuit is in its midband frequency range, all capacitors are replaced by short circuits: the 470 
resistor is totally eliminated from the circuit. î€€e AC equivalent circuit leads to the determination
of ampliï¬er performance characteristics.
vo
iJO
 LÃŠ
 LÃŠ
C
 vs
 LÃŠ
: LÃŠ
iPVU
RJO
Ri
RPVU
AV D  hfeRc
hie
D  150.2 k==1:8 k/
1:755 k
D  81:0
Rin D 82 k==12 k==Ri D 10:47 k==hie D 1:50 k
Rout D 2 k==ro D 1:98 k  2:0 k
AI D iout
iin
D
iout
vo
 vo
vs
 vs
iin

D

1
1:8 k

. 81:0/.1:50 k/ D  67:5:

5.4. COMMON-COLLECTOR AMPLIFIERS
337
5.3.4
SUMMARY OF COMMON-EMITTER AMPLIFIER PROPERTIES
A summary of common-emitter ampliï¬er performance characteristics, as derived in this section,
is given in Table 5.3.
Table 5.3: Common-emitter ampliï¬er characteristics
$&
$& CRe
AI
 hGF
 hGF
Ri
hJF
hJF C .hGF C /Re
AV
 hGFRc
hJF
 hGFRc
hJF C .hGF C /Re
Ro

hPF
 1
 1
5.4
COMMON-COLLECTOR AMPLIFIERS
Common-collector ampliï¬ers have the following general circuit topology:
â€¢ the input signal enters the BJT at the base,
â€¢ the output signal exits the BJT at the emitter, and
â€¢ the collector is connected to a constant voltage, often the ground (common) terminal, some-
times with an intervening resistor.
A simple common-collector ampliï¬er is shown in Figure 5.15. î€€e collector resistor, Rc,
is unnecessary in many applications, it is shown here for generality. î€€e quiescent point of the
BJT must be set with the circuitry external to the transistor so that it is in the forward-active
region. î€€e values of the resistors, Rc and Rb, and the DC voltage sources, VCC and VBB, have
therefore been chosen so that the BJT is in the forward-active region and the circuit will operate
as an ampliï¬er.
Once the circuit quiescent conditions have been calculated and it has been determined that
the BJT is in the forward-active region of operation, the signiï¬cant h-parameters are calculated
to form the small-signal model of the transistor:
hfe D Ë‡F
hoe D IC
VA
 0:
hie D .Ë‡F C 1/
Ë‡Ë‡Ë‡Ë‡
Vt
IC
Ë‡Ë‡Ë‡Ë‡ :
(5.76)

338
5. SINGLE TRANSISTOR AMPLIFIERS
Vo
Re
Rc
Rb
V$$
V##
C
 vs
Figure 5.15: A typical common-collector ampliï¬er.
î€€e small-signal circuit performance can now be calculated. Total circuit performance is
the sum of quiescent and small-signal performance. î€€e process of AC modeling of the circuit and
replacing the BJT with an appropriate AC model, applied to Figure 5.15, is shown in Figure 5.16.
E
vo
C
Rc
Re
C
 vs
Rb
B
(a)
H)
hJF
ib
E
ie
vo
hGFib
C
Rc
Re
C
 vs
Rb
B
Ri
Ro
(b)
Figure 5.16: AC modeling of a common-collector ampliï¬er. (a) î€€e small-Signal circuit: DC sources
set to zero; (b) BJT replaced by h-parameter model.
î€€e small-signal performance can be obtained from analysis of the circuit of Figure 5.16b.
Deï¬nitions for these quantities often vary due to diï¬€ering deï¬nition of the exact location of the
point of measurement. Care must always be taken to ensure that measurement points are clearly
understood before any analysis begins. Many similarities exist between the circuit topologies of a

5.4. COMMON-COLLECTOR AMPLIFIERS
339
common-collector ampliï¬er and a common-emitter ampliï¬er with an emitter resistor: those sim-
ilarities will be utilized in calculating common-collector ampliï¬er performance characteristics.
Current Gain
For this simple transistor ampliï¬er, the current gain is deï¬ned as the ratio of load current to input
current, that is:
AI  il
ib
D  ie
ib
:
(5.77)
From the circuit of Figure 5.16b, it can be determined that the emitter and base currents are related
through the dependent current source by the constant hfe C 1. î€€e current gain is dependent only
on the BJT characteristics and independent of any other circuit element values. Its value is given
by:
AI D hfe C 1:
(5.78)
Input Resistance
î€€e input resistance (shown in Figure 5.16b) is given by:
Ri  vb
ib
D hieib C Re.ib C hfeib/
ib
D hie C .hfe C 1/Re:
(5.79)
î€€is result is identical to that for a common-emitter ampliï¬er with an emitter resistor. î€€e input
resistance to a common-collector ampliï¬er is large for typical values of the load resistance, Re.
Voltage Gain
î€€e voltage gain is the ratio of output voltage to input voltage. If the input voltage is again taken
to be the voltage at the input to the transistor, vb:
AV  vo
vb
:
(5.80)
Using previously introduced methods to calculate the voltage gain yields:
AV D vo
vb
D
vo
il
  il
ib
  ib
vb

;
(5.81)
or, replacing each term with its equivalent expression:
AV D .Re/ .AI/
 1
Ri

D
 hfe C 1

Re
hie C
 hfe C 1

Re
:
(5.82)
Equation (5.82) is somewhat less than unity. A form of the voltage gain expression that shows
this approximation is:
AV D 1  hie
hie C .hfe C 1/Re
D 1   hie
Ri
 1:
(5.83)

340
5. SINGLE TRANSISTOR AMPLIFIERS
Often the voltage gain from the source to the load is of interest as well. î€€is overall voltage gain
can be deï¬ned as:
AVS  vo
vs
:
(5.84)
î€€is ratio can be directly derived from the voltage gain, AV , and a voltage division between the
source resistance, Rs, and the ampliï¬er input resistance, Ri:
AVS D vo
vs
D
vo
vb
 vb
vs

D AV

Ri
Ri C Rb

:
(5.85)
Appropriate substitutions lead to:
AVS D 1   hie C Rb
Ri C Rb
:
(5.86)
Output Resistance
î€€e output resistance is deï¬ned as the î€€Ã©venin resistance at the output of the ampliï¬er look-
ing back into the ampliï¬er. î€€e circuit of Figure 5.17 deï¬nes the necessary topology and circuit
variables for output resistance calculations.
hJF
ib
E
hGFib
C
Rc
Rb
B
Ro
Figure 5.17: Common-collector output resistance AC equivalent circuit.
If a voltage, v, is applied to the output terminals, the base current is found to be:
ib D
 v
Rb C hie
:
(5.87)
î€€e total current ï¬‚owing into the emitter of the BJT is given by:
i D  ib   hfeib:
(5.88)

5.4. COMMON-COLLECTOR AMPLIFIERS
341
From which the output resistance is calculated:
Ro D v
i D Rb C hie
hfe C 1 :
(5.89)
î€€e output resistance for a common-collector ampliï¬er is typically small.
î€€e common-collector ampliï¬er has been shown to have:
â€¢ high input resistance,
â€¢ low output resistance,
â€¢ high current gain, and
â€¢ low voltage gain.
A summary of common-collector performance characteristics, as derived in this section, is
given in Table 5.4.
Table 5.4: Common-collector ampliï¬er characteristicsÂ¹â´
AI
hGF C 
Ri
hJF C .hGF C /Re
AV
   hJF
Ri
Ro
Rb C hJF
hGF C 
Example 5.8
A Silicon BJT with parameters:
Ë‡F D 100
and
VA D 250 V;
is placed in the ampliï¬er shown. Assuming the ampliï¬er is operating in its midband frequency
range, determine the following circuit performance parameters:
AV D vo
vs
; AI D iout
iin
; Rin and Rout:
Â¹â´î€€ese characteristics are based on approximations assuming that the BJT output resistance, ro, is much larger than the sum
of the total resistance connected to the collector and emitter terminals of the transistor. Large resistances necessitate the use
of the expressions derived in Subsection 5.4.1.

342
5. SINGLE TRANSISTOR AMPLIFIERS
 ÃŠ
 ÃŠ
iPVU
 LÃŠ
 LÃŠ
C
 vs
 ÃŠ
iJO
vo
 7
RJO
RPVU
Solution:
î€€e quiescent point of the BJT must be found ï¬rst to ensure that it is in the forward-active
region and to ï¬nd its h-parameters. For DC operation, all capacitors appear as open circuits.
î€€e DC equivalent circuit, after replacing the base circuit with its î€€Ã©venin equivalent, is shown
below:
 7
: LÃŠ
 ÃŠ
: 7
î€€e base and collector currents are:
IB D
7:523   0:7
20:31 k C 101.330/ D 127:2 A;
and
IC D 100IB D 12:72 mA:
VCE must be checked to verify that the BJT is in the forward-active region.
VCE D 10   101
100IC.330/ D 5:76 V  0:2 V:

5.4. COMMON-COLLECTOR AMPLIFIERS
343
î€€e BJT h-parameters can now be determined:
hfe D 100; hie D 101 Vt
jICj  210 ; and 1
hoe
D
Ë‡Ë‡Ë‡Ë‡
VA
IC
Ë‡Ë‡Ë‡Ë‡ D 19:65 k:
An AC equivalent circuit can now be determined. All DC sources are set to zero and, since the
circuit is in its midband frequency range, all capacitors are replaced by short circuits. î€€e AC
equivalent circuit leads to the determination of ampliï¬er performance characteristics. Care must
be taken concerning parameter deï¬nitions.
iPVU
vo
 ÃŠ
 ÃŠ
 LÃŠ
 LÃŠ
C
 vs
 ÃŠ
iJO
RJO
Ri
Ro
RPVU
Ri D hie C .hfe C 1/Re
D 210 C .101/.330==50/ D 4:596 k
Rin D 82 k==27 k==Ri D 3:75 k
Av D vo
vs
D
vo
vb
 vb
vs

D

1   hie
Ri
 
Rin
Rin C 50

D

1   210
4596
 3750
3800

D 0:942
Ro D Rb C hie
hfe C 1 D 50==82 k==27 k C 210
101
D 2:573 
Rout D Ro==330 D 2:55 
AI D iout
iin
D
 ib
iin
 io
ib
 iout
io

D

82 k==27 k
82 k==27 k C 3:75 k

.101/

330
330 C 50

D 74:0:
5.4.1
THE EFFECT OF NON-ZERO hoe ON COMMON-COLLECTOR
AMPLIFIERS
î€€e basic circuit topology of a common-collector ampliï¬er is essentially the same as a common-
emitter ampliï¬er with an emitter resistor. î€€e only signiï¬cant diï¬€erence is the location of the
output. Many of the calculations necessary to obtain ampliï¬er performance characteristics can
be drawn from those performed in Section 5.3.2. Figure 5.18 serves as a reference for ampliï¬er
performance calculations.

344
5. SINGLE TRANSISTOR AMPLIFIERS
Rc
C
ro
E
hGFib
ie
vo
Re
C
 vs
Rb
B
hJF
ib
Ro
Rt
Ri
Figure 5.18: AC equivalent circuitâ€”common-collector ampliï¬er.
Current Gain
î€€e current gain is deï¬ned as the ratio of load to base current:
AI D  ie
ib
:
(5.90)
In the circuit diagram of Figure 5.18 it can be seen that:
ib D vo
Rt
and
  ie D vo
Re
:
(5.91)
î€€e quantity Rt is measured here in the identical fashion as with a common-emitter ampliï¬er
with an emitter resistor. Using the results obtained in Section 5.3 (Equation (5.63)), the current
gain becomes:
AI D Rt
Re
D
.hfe C 1/Re

ro
ro C Rc C Re

Re
;
(5.92)
which can be simpliï¬ed to become:
AI D
.hfe C 1/ro
ro C Rc C Re
:
(5.93)
Current gain is reduced by the presence of non-zero hoe.
Input Resistance
î€€e input resistance of a common-collector ampliï¬er is identical to the input resistance of a
common-emitter ampliï¬er with an emitter resistor:
Ri D hie C .hfe C 1/Re

ro
ro C Rc C Re

:
(5.94)

5.4. COMMON-COLLECTOR AMPLIFIERS
345
As in the common-emitter case, the input resistance is reduced.
Voltage Gain
î€€e voltage gain can be obtained as a voltage division between hie and Rt:
AV D vo
vb
D
Rt
hie C Rt
D 1   hie
Ri
;
(5.95)
which is the same equation as (5.83) except for the deï¬nition of Ri. Here, Ri is given by Equa-
tion (5.94): the slight decrease in Ri due non-zero hoe will also very slightly reduce the gain.
Output Resistance
î€€e output resistance is best calculated by setting the input source to zero and performing a source
transformation on the dependent current source in Figure 5.18. In order to simplify the diagram,
the BJT output resistance, ro has been combined with the collector resistor, Rc, into a single
resistance, Rc C ro.
Rc C ro
C
 hGFibro
E
vo
Rb
B
hJF
ib
Ro
Figure 5.19: AC equivalent circuit for output resistance calculation.
If a voltage, v, is applied across the output terminals, the total current ï¬‚owing into the
terminal is given by:
i D  ib C v   hfeibro
ro C Rc
;
(5.96)
where,
ib D  v
hie C Rb
:
(5.97)

346
5. SINGLE TRANSISTOR AMPLIFIERS
Substitution of Equation (5.97) into Equation (5.96) leads to:
Ro D v
i D
hie
1 C 1 C hfero
ro C Rc

hie
1 C hfe

ro
ro C Rc
:
(5.98)
Non-zero hoe will slightly increase the output resistance.
5.5
COMMON-BASE AMPLIFIERS
Common-base ampliï¬ers have the following general circuit topology:
â€¢ the input signal enters the BJT at the emitter,
â€¢ the output signal exits the BJT at the collector, and
â€¢ the base is connected to a constant voltage, often the ground (common) terminal, sometimes
with an intervening resistor.
A simple common-base ampliï¬er is shown in Figure 5.20. î€€e quiescent point of the BJT must
be set with the circuitry external to the transistor so that it is in the forward-active region. î€€e
values of the resistors, Rc, the base resistors, Rb1 and Rb2, and the DC voltage sources, VCC and
VBB, have therefore been chosen so that the BJT is in the forward-active region and the circuit
will operate as an ampliï¬er.
Rs
C
 vs
Rb
Rb
Rc
vo
 V$$
Figure 5.20: A typical common-base ampliï¬er.
î€€e circuit quiescent conditions must be determined to ensure that the BJT is in the
forward-active region of operation. î€€e signiï¬cant h-parameters are then calculated to form the
small-signal model of the transistor:
hfe D Ë‡F
hoe D IC
VA
 0:
(5.99)
hie D .Ë‡F C 1/
Ë‡Ë‡Ë‡Ë‡
Vt
IC
Ë‡Ë‡Ë‡Ë‡ :

5.5. COMMON-BASE AMPLIFIERS
347
î€€e small-signal circuit performance can now be calculated. Total circuit performance is, as usual,
the sum of quiescent and small-signal performance. î€€e process of AC modeling of the circuit and
replacing the BJT with an appropriate AC model, applied to Figure 5.20, is shown in Figure 5.21.
In order to simplify calculations, the base resistors have been combined as a parallel combination:
Rb D Rb1==Rb2:
(5.100)
E
Rs
C
 vs
B
Rb
Rb
Rc
C
vo
(a)
H)
C
 vs
Rs
iJO
E
Rb
B
hJF
ib
C
hGFib
ic
vo
Rc
Ri
Ro
(b)
Figure 5.21: AC modeling of a common-base ampliï¬er. (a) î€€e small-signal circuit: DC sources set
to zero. (b) BJT replaced by h-parameter model.
î€€e small-signal performance can be obtained from analysis of the circuit of Figure 5.21b.
Deï¬nitions for these quantities often vary due to diï¬€ering deï¬nition of the exact location of the
point of measurement. Care must always be taken to ensure that measurement points are clearly
understood before any analysis begins. A few similarities exist between the circuit topologies of a
common-base ampliï¬er and the other ampliï¬er types previously discussed: those similarities will
be utilized in calculating performance characteristics.
Current Gain
For this simple transistor ampliï¬er, the current gain is deï¬ned as the ratio of load current to input
current, that is:
AI  il
iin
D  ic
ie
:
(5.101)
î€€is current ratio for a BJT in the forward-active region is well-known:
AI D
hfe
hfe C 1:
(5.102)
î€€is gain is very nearly unity.

348
5. SINGLE TRANSISTOR AMPLIFIERS
Input Resistance
î€€e input resistance is deï¬ned as:
Ri D ve
iin
D
ve
ib
  ib
iin

D .Rb C hie/

1
hfe C 1

:
(5.103)
Common-base ampliï¬ers have low input resistance.
Voltage Gain
î€€e voltage gain is the ratio of output voltage to input voltage. If the input voltage is again taken
to be the voltage at the input to the transistor, ve:
AV  vo
ve
:
(5.104)
Using previously introduced methods to calculate the voltage gain yields:
AV D vo
ve
D
vo
il
  il
iin
 iin
ve

;
(5.105)
or, after replacing each term with its value,
AV D .Rc/ .AI/
 1
Ri

D
hfeRc
hie C Rb
:
(5.106)
î€€e voltage gain can be large and is non-inverting.
Output Resistance
î€€e output resistance is deï¬ned as the î€€Ã©venin resistance at the output of the ampliï¬er looking
back into the ampliï¬er. î€€e circuit topology for this operation is the same as for the common-
emitter ampliï¬er with an emitter resistor (with the names of the resistors changed). î€€e results
are the same:
Ro  1;
(5.107)
a very large value.
î€€e common-base ampliï¬er has been shown to have:
â€¢ low input resistance,
â€¢ high output resistance,
â€¢ low gain, and
â€¢ moderate to high voltage gain.

5.5. COMMON-BASE AMPLIFIERS
349
Table 5.5: Summary of common-base ampliï¬er performance characteristicsÂ¹âµ
AI
hGF
hGF C 
Ri
hJF C Rb
hGF C 
AV
hGFRc
hJF C Rb
Ro
 1
A summary of common-base performance characteristics, as derived in this section, is given in
Table 5.5. Increased voltage gain and decreased input resistance can be obtained with a bypass
capacitor from the BJT base terminal to ground thereby making Rb D 0 in the AC sense.
Example 5.9
A Silicon BJT with parameters:
Ë‡F D 120;
VA D  200 V;
is placed in the ampliï¬er shown. Determine the following circuit performance parameters:
AV D vo
vs
; Rin; and Rout:
 ÃŠ
vo
: LÃŠ
  7
 LÃŠ
: LÃŠ
C
 vs
RJO
RPVU
Solution:
î€€e DC equivalent circuit is shown below (a î€€Ã©venin equivalent of the base biasing circuit
was made). î€€e quiescent conditions can be calculated beginning with the base current. Around
the base-emitter loop, Kirchhoï¬€â€™s Voltage Law yields:
121IB.100/   0:7 C IB.8191/ C 1:998 D 0
Â¹âµî€€ese characteristics are based on approximations assuming that the BJT output resistance, ro, is much larger than the sum
of the total resistance connected to the collector and emitter terminals of the transistor. Large resistances necessitate the use
of the expressions derived in Subsection 5.5.1.

350
5. SINGLE TRANSISTOR AMPLIFIERS
or,
IB D  63:96 A
IC D Ë‡F IB D  7:675 mA:
 ÃŠ
  7
: LÃŠ
Ë‡F IB
 : 7
: LÃŠ
: 7
IB
î€€e collector-emitter voltage is:
VCE D  20   .121IB/.100/   .IC/.2200/ D  2:341 V:
î€€e constraints for a pnp BJT in the forward-active region are met.
î€€e h-parameters for the pnp BJT are obtained in the same manner as npn BJT parameters.
At this quiescent point they are given by:
hfe D 120;
hie D 121 Vt
jICj  410 ;
and
1
hoe
D
Ë‡Ë‡Ë‡Ë‡
VA
IC
Ë‡Ë‡Ë‡Ë‡ D 26:06 k:
î€€e AC equivalent circuit is shown below. î€€e circuit performance parameters can be calculated
as:
 ÃŠ
vo
: LÃŠ
C
 vs
: LÃŠ
RJO
RPVU
Rin D hie C Rb
hfe C 1 D 410 C 9191
121
D 71:1 
Rout D 2:2 k
AV D vo
vs
D
vo
ve
 ve
vs

D
 hfeRc
hie C Rb
 
Rin
Rin C 100

D
.120/.2200/
410 C 8191
 
71:1
71:1 C 100

D 12:76:

5.5. COMMON-BASE AMPLIFIERS
351
5.5.1
THE EFFECT OF NON-ZERO hoe ON COMMON-BASE AMPLIFIERS
Non-zero hoe is modeled by altering the circuit of Figure 5.21b to include the output resistance,
ro, of the BJT. After a source transformation is performed on the dependent current source, the
AC equivalent circuit becomes the circuit shown in Figure 5.22.
Rb
B
hJF
ib
E
Rs
iJO
C
 vs
C
vo
Rc
ro
ic
C
 hGFibro
Ri
Ro
Figure 5.22: Common-base ampliï¬er AC equivalent circuit including ro.
Input Resistance
If a voltage, ve, is applied to the emitter of the ampliï¬er (assuming the source and source resistor
are removed), the input current is given by:
iin D
ve
hie C Rb
C ve   hfeibro
ro C Rc
;
(5.108)
where
ib D
 ve
hie C Rb
:
(5.109)
Substituting (5.109) into (5.108) yields:
iin D
ve
hie C Rb
C
ve
ro C Rc

1 C
hfero
hie C Rb

:
(5.110)
î€€e input resistance can now be determined as:
Ri D ve
iin
D
hie C Rb
1 C
hie C Rb C hfero
ro C Rc
:
(5.111)

352
5. SINGLE TRANSISTOR AMPLIFIERS
In typical common-base ampliï¬ers, Rb is not a large resistance. It is therefore reasonable to assume
that:
hie C Rb  hfero:
(5.112)
Under that assumption, the input resistance expression reduces to:
Ri 
hie C Rb
1 C hfe

ro
ro C Rc
:
(5.113)
î€€e presence of non-zero hoe increases the input resistance.
Current Gain
î€€e current gain is deï¬ned as the output current divided by the input current:
AI D  ic
iin
:
(5.114)
î€€e output current was expressed as a component of Equation (5.110):
 ic D
ve
ro C Rc

1 C
hfero
hie C Rb

:
(5.115)
Algebraic manipulations on Equations (5.110) and (5.115) lead to:
AI D
hfero C hie C Rb
 hfe C 1

ro C hie C Rb C Rc
:
(5.116)
î€€e current gain remains essentially unchanged by the presence of non-zero hoe. Small external
resistances will very slightly increase the gain while extremely large Rc will decrease the gain
slightly.
Voltage Gain
î€€e output voltage can be determined through a voltage division between ro and Rc in Figure 5.22:
vo D
 ve   hfeibro
 
Rc
Rc C ro

:
(5.117)
î€€e emitter voltage, ve, and the base current, ib, are related by hie and Rb through Equa-
tion (5.109). Substitution of this expression yields:
vo D ve

1 C
hfero
hie C Rb
 
Rc
Rc C ro

:
(5.118)
î€€e voltage gain is easily obtained:
AV D vo
ve
D

1 C
hfero
hie C Rb
 
Rc
Rc C ro


 hfeRc
hie C Rb
 
ro
Rc C ro

:
(5.119)
î€€e voltage gain is reduced by the presence of non-zero hoe.

5.6. COMPARISON OF BJT AMPLIFIER TYPES
353
Output Resistance
î€€e output resistance is the same as that seen for a common-emitter ampliï¬er with an emit-
ter resistor (Equation (5.75)). î€€e external resistors have changed name so that the expression
becomes:
Ro D fRs==.Rb C hie/g C ro

1 C
hfeRs
Rs C hie C Rb

:
(5.120)
î€€is is a very large resistance.
5.6
COMPARISON OF BJT AMPLIFIER TYPES
Single-BJT ampliï¬ers have been shown to fall into three general categories: Common-Emitter
(both with and without an emitter resistor), Common-Collector, and Common-Base. î€€e per-
formance characteristics for each type of ampliï¬er are summarized in Table 5.6.
Table 5.6: Qualitative comparison of BJT ampliï¬er conï¬gurations
$&
$& C Re
$$
$#
AI
)JHI
)JHI
)JHI
 6OJUZ
Ri
.FEJVN
)JHI
)JHI
-PX
AV
)JHI
.FEJVN
 6OJUZ
.FEJVN UP )JHI
Ro
)JHI
7FSZ )JHI
-PX
7FSZ )JHI
î€€e common-emitter conï¬guration appears the most useful of the three types: it provides
both signiï¬cant current and voltage gain (in each case with an inversion).
î€€e common-emitter ampliï¬er input and output impedances are high. In fact, this con-
ï¬guration is the most versatile of the three types and will often form the major gain portion of
multiple-transistor ampliï¬ers.
î€€e common-collector and common-base conï¬gurations amplify either current or volt-
age, but not both. Neither inverts either the voltage or current signal. î€€ese conï¬gurations ï¬nd
greatest utility as impedance-matching (or buï¬€er) stages of multi-stage ampliï¬ers. Common-
collector ampliï¬er stages are capable of easily driving low-impedance loads. Common-base stages
can impedance-match a very low-impedance source.
Quantitative expressions for the ampliï¬er performance characteristics are found in Ta-
ble 5.7. î€€ese expressions are based on the often realistic assumption concerning the relative
size of the external resistors (connected to the collector and emitter terminals) and the BJT out-
put resistance: hoe.Re C Rc/  1. High resistance loads require the more exact expressions for
ampliï¬er performance that do not depend on that assumption. î€€ese expressions can be found in
previous subsections concerning the eï¬€ects of non-zero hoe.

354
5. SINGLE TRANSISTOR AMPLIFIERS
Table 5.7: Summary of bipolar junction transistor ampliï¬er performance characteristics
$&
$& C Re
$$
$#
ii
vi
io
vo
Rc
V$$
Ri
Ro
Re
ii
vi
io
vo
Rc
V$$
Ri
Ro
io
vo
Re
ii
vi
V$$
Ri
Ro
Rb
ii
vi
io
vo
Rc
V$$
Ri
Ro
AI D io
ii
 hGF
 hGF
hGF C 
hGF
hGF C 
RI D vi
ii
hJF
hJF C .hGF C /Re
hJF C .hGF C /Re
hJF C Rb
hGF C 
AV D vo
vi
 hGFRc
hJF
 hGFRc
hJF C .hGF C /Re
   hJF
Ri
hGFRc
hJF C Rb
Ro D vo
io

hPF
 1
 1
Rb C hJF
hGF C 
 1

5.7. FET LOW-FREQUENCY MODELS
355
5.7
FET LOW-FREQUENCY MODELS
î€€e FET saturation region with small-signal input variations about the DC quiescent operating
point (Q-point) is considered approximately linear in nature. î€€erefore, like the BJT, small-signal
approximations, in the form of approximate circuit networks, are commonly used to model FET
operation in the saturation region. î€€e model is used to approximate all FET types.
Figure 5.23a shows a â€œgenericâ€ FET biased in the saturation region by a gate-source volt-
age VGSQ, with a drain-source voltage VDSQ and drain current IDQ. î€€e eï¬€ect of small changes
of the bias voltages on ID can be found by independently varying VGSQ and VDSQ as shown in
Figure 5.23b and c, respectively.
'&5
G
D
S
C
 V(42
C
 V%42
I%2
(a)
'&5
G
D
S
C
 V(42
C
 ÂV(4
C
 V%42
I%2 C ÂID
(b)
'&5
G
D
S
C
 V(42
C
 V%42
C
 ÂV%4
I%2 C ÂID
(c)
Figure 5.23: (a) Generic FET biased in the saturation region by a gate-source voltage VGSQ, with
a drain-source voltage VDSQ and drain current IDQ. (b) Method for determining gate small-signal
transconductance with small variations in VGS causing small changes in ID. (c) Method for determining
drain small-signal conductance with small variations in VDS causing small changes in ID.
î€€e change in ID with respect to small variations in VGS and VDS are expressed as conduc-
tance parameters. î€€ese parameters are:
1. Small-signal transconductance or mutual conductance, gm, often referred to simply as
â€œtransconductance.â€ î€€e mathematical relation for determining transconductance corre-
sponding to the measurement in Figure 5.23b is,
gm D @ID
@VGS
Ë‡Ë‡Ë‡Ë‡
VDSDconstant
 ÂID
ÂVGS
Ë‡Ë‡Ë‡Ë‡
VDSDconstant
:
(5.121)
2. Small-signal drain conductance or output conductance, gd. Corresponding to the measurement
in Figure 5.23c, the output conductance is deï¬ned as,
gd D r 1
d
D @ID
@VDS
Ë‡Ë‡Ë‡Ë‡
VGSDconstant
 ÂID
ÂVDS
Ë‡Ë‡Ë‡Ë‡
VGSDconstant
;
(5.122)
where r 1
d
is the drain resistance or output resistance in Ohms.

356
5. SINGLE TRANSISTOR AMPLIFIERS
Both gm and gd have units of conductance and are expressed in Siemens [S].
Consider the general case where both VDS and VGS changed simultaneously. î€€e corre-
sponding total change in the drain current is,
ÂID D
 
@ID
@VGS
Ë‡Ë‡Ë‡Ë‡
VDSDconstant
!
ÂVGS C
 
@ID
@VDS
Ë‡Ë‡Ë‡Ë‡
VGSDconstant
!
ÂVDS:
(5.123)
If ÂID; ÂVDS, and ÂVGS are time-varying quantities about the Q-point they are AC signals.
Equation (5.123) can then be re-written as:
id D
 
@iD
@vGS
Ë‡Ë‡Ë‡Ë‡
Q
!
vgs C
 
@iD
@vDS
Ë‡Ë‡Ë‡Ë‡
Q
!
vds:
(5.124)
Substituting the small-signal conductances into Equation (5.124) yields,
id D gmvgs C gdvds:
(5.125)
Recall from Chapter 4 (Book 1) that the gate current is assumed to be zero. î€€erefore,
ÂIG D 0:
(5.126)
Equations (5.125) and (5.126) relate small-signal quantities that can are represented by the small-
signal equivalent circuit of Figure 5.24.
S
 S
 C
G
gmvHT
rd
CD
vHT
vET
Figure 5.24: Low frequency small-signal model of an FET.
î€€e voltage-controlled current source in the low frequency small-signal FET model in
Figure 5.24 may be changed to a voltage-controlled voltage source by source transformation. î€€e
source transformed FET model is shown in Figure 5.25. î€€e gain or ampliï¬cation factor  is
deï¬ned as,
 D gm
gd
D gmrd:
(5.127)
î€€e FET models shown in Figures 5.24 and 5.25 are valid for all types of FETs biased in the
saturation region. î€€e actual values of the elements in the model vary for diï¬€erent FETs.
î€€e value of rd D g 1
d
can be obtained from the output characteristic curve of the FET at
the desired Q-point. From Equation (5.122), gd is the slope of the line deï¬ned by ID and VDS at

5.7. FET LOW-FREQUENCY MODELS
357
S
S
 C
G
C
 vHT
rd
D
vHT
Figure 5.25: Equivalent low frequency model of a FET with a voltage-controlled voltage source.
the desired Q-point deï¬ned by a constant VGSQ,
gd D ÂiD
ÂvDS
Ë‡Ë‡Ë‡Ë‡
VGSQ
D r 1
d :
(5.128)
Typical values for rd D g 1
d
range from 10 k to 100 k. rd can also be determined from ID and
the Early voltage, VA, using the following relationship:
rd D VA
ID
:
(5.128a)
î€€e small-signal value for gm for the JFET and depletion MOSFET is found by taking the
derivative of ID from Table 4.2 (Book 1) with respect to VGS,
gm D @ID
@VGS
D
@
"
IDSS

1   VGS
VPO
2#
@VGS
D
 2IDSS

1   VGS
VPO

VPO
D 2
IDSS
V 2
PO

.VGS   VPO/ :
(5.129)
But, by deï¬nition,
ID D IDSS

1   VGS
VPO
2
or
IDSS D
ID

1   VGS
VPO
2 :
(5.130)
Substituting Equation (5.130) into (5.129) and simplifying yields an alternate expression for the
small-signal transconductance of depletion type FETs:
gm D
2ID
.VGS   VPO/ D 2
s
ID
IDSS
V 2
PO

:
(5.131a)

358
5. SINGLE TRANSISTOR AMPLIFIERS
For the enhancement MOSFET, gm is found by taking the derivative of ID from Ta-
ble 4.2 (Book 1) with respect to VGS,
gm D @ID
@VGS
D @Å’K.VGS   VT /2Â
@VGS
D
2ID
.VGS   VT / D 2K .VGS   VT / D 2
p
IDK:
(5.132)
Typical values for gm range from 10 4 to 10 2 S.
An alternate method for arriving at the small-signal FET model is through the use of two-
port analysis. î€€e y-parameter two-port parameters are used since the independent variables are
port voltages (VGS and VDS) and the dependent variable is the drain current ID. As in the BJT,
one terminal of the FET is assigned as a common terminal to both ports. In practice, the FET
source is assigned as the common terminal.
  y
I
C
yV
yV
I
C
y
V
V
Figure 5.26: Generic y-parameter two port network.
î€€e generic y-parameter two port network is shown in Figure 5.26. Recall the y-parameter
equations from Equation (5.4) and (5.6):
 I1
I2

D
 y11
y12
y21
y22
  V1
V2

;
and
yij D @Ii
@Vj
Ë‡Ë‡Ë‡Ë‡
VkÂ¤jDconstant
:
For the FET, vgs and vds are represented as V1 and V2 in the two-port network, respectively.
î€€e currents I1 and I2 are IG and ID, respectively. However, the gate current in the FET is ap-
proximately zero. î€€erefore, I1 D 0, which implies that the dependent current source y12V2 D 0,
and the two port network exhibits an inï¬nite input impedance (y11 D 0). î€€e remaining two
parameters of the y-parameter two-port network the transadmittance y21 and the output admit-
tance y22. î€€e real components of the transadmittance and output admittance were found in
Equations (5.121) and (5.122):
jy21j D gm
(5.133)

5.7. FET LOW-FREQUENCY MODELS
359
and
jy22j D gd
(5.134)
y-parameters with descriptive subscripts are often used to specify parameters in manufacturersâ€™
data sheets. î€€e second subscript deï¬nes which terminal is chosen as common (the source), and
the ï¬rst subscript identiï¬es the function of the parameter:
yfs D jy21j D gm D input admittanceâ€”source as common terminal (5.133)
yos D jy22j D gd D output admittanceâ€”source as common terminal (5.134):
î€€e small-signal parameters for the FET are summarized in Table 5.8. î€€e FET parameters are
dependent on quiescent conditions.
Table 5.8: FET small-signal parameters
4NBMM4JHOBM 1BSBNFUFS
7BMVF
+'&5 BOE %FQMFUJPO
.04'&5 gm

I%44
V 
10

.V(4   V10/ D
ID
V(4   V10
D 
s
ID
I%44
V 
10

&OIBODFNFOU
.04'&5 gm
K.V(4   VT / D
ID
V(4   VT
D 
p
IDK
"MM '&5T rd
Ë‡Ë‡Ë‡Ë‡
VA
ID
Ë‡Ë‡Ë‡Ë‡
Example 5.10
Given a depletion NMOSFET with parameters:
IDSS D 5 mA
VPO D  2 V;
operating in the circuit shown, determine the small-signal transconductance for the FET.
Rs
 LÃŠ
RD
: LÃŠ
C 7

360
5. SINGLE TRANSISTOR AMPLIFIERS
Solution:
î€€e quiescent conditions must ï¬rst be obtained. Note that VG D 0. î€€erefore,
VGS D VG   VS D  VS D  ID.1000/:
Solving for VDS,
VDS D 10   ID.1000 C 5100/
D 10   ID.6100/:
Assume that the FET is in saturation. î€€at is,
VDS > VGS   VPO:
î€€en,
ID D IDSS

1   VGS
VPO
2
D IDSS

1 C ID  103
VPO
2
D 5  10 3 .1   500ID/2 D 5  10 3  1   1000ID C 250  103I 2
D

:
Use the quadratic equation to solve for ID. î€€e two roots of the second order equation are:
ID D 1:07 mA or 3:725 mA:
For ID D 1:07 mA,
VGS D  ID.1 K/ D  1:07  10 3.1000/ D  1:07 V;
and
VDS D 10   ID.6:1 k/
D 10   1:07  10 3.6100/
D 3:47 V:
Similarly, for ID D 3:725 mA,
VGS D  ID.1 k/ D  3:725  10 3.1000/ D  3:725 V;
and
VDS D 10   ID.6100/
D 10   3:725  10 3.6100/
D  12:7 V: ( î€€is solution is clearly not valid.

5.8. COMMON-SOURCE AMPLIFIERS
361
î€€erefore, the drain current is ID D 1:07 mA.
Conï¬rm that the FET is in saturation:
VDS > VGS   VPO D  1:07 C 2 D 0:93 V;
and
3:47 V > 0:93 V: ( î€€e FET is in saturation.
î€€e transconductance of the FET is
gm D
 2ID
.VPO   VGS/ D  2
 1:07  10 3
 2   . 1:07/
D 2:3 mS:
5.8
COMMON-SOURCE AMPLIFIERS
Between the ohmic and cut-oï¬€regions of the FET characteristics lies a linear region where the
variation in the output voltage about the quiescent point is directly proportional to the variation
in the input voltage. î€€is section develops the characteristics of the common-source ampliï¬er
using the small-signal parameters developed in Section 5.7.
Common-source ampliï¬ers have the following general circuit topology:
â€¢ the input signal enters the FET at the gate,
â€¢ the output signal exits the FET at the drain, and
â€¢ the source terminal is connected to a constant voltage, often the ground (common) terminal,
sometimes with an intervening resistor.
A simple common-source ampliï¬er is shown in Figure 5.27. Although a enhancement
NMOSFET ampliï¬er is shown, the small-signal analysis of the ampliï¬er is valid for all types
of FETs. As in BJT ampliï¬ers, the quiescent point of the FET must be set with circuitry external
to the transistor so that it is in the FET saturation region. î€€e values of the resistors, RD and
RG, and the DC voltage sources, VGG and VDD, have therefore been chosen so that the FET is in
the saturation region and the circuit will operate as an ampliï¬er. Since the gate current is zero,
VGG D VG and the gate to source voltage, VGS, must have a value that places the operation of the
FET in the saturation region. î€€e voltage source, vS, is a small-signal AC source with source
resistance RS.
One the quiescent conditions (vs D 0) have been calculated, and it has been determined
that the FET is in the saturation region, the signiï¬cant small-signal conductances can be calcu-
lated by referring to Table 5.8.

362
5. SINGLE TRANSISTOR AMPLIFIERS
RG
V((
VO
RD
V%%
RS
C
 vs
Figure 5.27: A simple common-source ampliï¬er.
For the enhancement NMOSFET,
gm D 2K .VGS   VT / D 2
p
IDK
and
gd D ÂiD
ÂvDS
Ë‡Ë‡Ë‡Ë‡
VGSQ
from the characteristic curves:
(5.135)
î€€e small-signal circuit performance can now be calculated. Total circuit performance is the
sum of the quiescent and small-signal performance. î€€e process of AC modeling of the circuit and
replacing the FET with an appropriate AC model, applied to Figure 5.27, is shown in Figure 5.28.
î€€e small-signal performance can be obtained from analysis of the circuit of Figure 5.28b.
î€€e small-signal characteristics that are of interest are: the input resistance, the voltage gain, and the
output resistance. Deï¬nitions of these quantities may vary due to diï¬€ering deï¬nition of the exact
location of the point of measurement.
Input Resistance
î€€e input resistance (shown in Figure 5.28b) is given by:
Ri  vgs
ig
D 1:
(5.136)
Because the gate current is zero, the input impedance is inï¬nite.

5.8. COMMON-SOURCE AMPLIFIERS
363
G
RG
S
D
D
vo
RD
RS
C
 vs
(a)
H)
C
 vs
RS
ig D  G
C
RG
 S
 gmvHT
rd
id D
RD
C
vHT
vo
Ri
Ro
(b)
Figure 5.28: AC modeling of a common-source ampliï¬er. (a) î€€e small-signal circuit: DC sources
set to zero. (b) FET replaced by the small-signal model.
Voltage Gain
î€€e voltage gain is the ratio of output voltage to input voltage. If the input voltage is taken to be
the voltage input to the FET, vg,
AV  vo
vg
:
(5.137)
Using previously introduced methods to calculate the voltage gain yields,
AV D vo
vg
D vo
vgs
D
vo
il
  il
vgs

;
(5.138)
where il  the current through the parallel combination of the load resistor RD and rd. But
il D  gmvgs:
(5.139)
î€€erefore, the voltage gain is,
AV D .RD==rd/
 gmvgs
vgs

D  gm .RD==rd/ :
(5.140)
î€€e voltage gain from the source is of interest as well. î€€is overall voltage gain can be deï¬ned as:
AVS  vo
vs
:
(5.141)
î€€is ratio can be directly derived from the voltage gain, AV , and a voltage division between the
source resistance, RS, and the bias resistance, RG (the ampliï¬er input resistance, Ri, is inï¬nite),
AVS D vo
vs
D
 vo
vgs
 vgs
vs

D AV

.RG==Ri/
.RG==Ri/ C RS

D AV

RG
RGCRS

:
(5.142)
î€€e appropriate substitutions lead to,
AVS D  gm .rd==RD/

RG
RGCRS

:
(5.143)

364
5. SINGLE TRANSISTOR AMPLIFIERS
Output Resistance
î€€e output resistance is deï¬ned as the î€€Ã©venin resistance at the output of the ampliï¬er look-
ing back into the ampliï¬er. î€€e circuit of Figure 5.29 deï¬nes the necessary topology and circuit
variables for output resistance calculations.
RS
ig D  G
RG
S
 gmvHT
rd
id
D
C
vo
Ro
Figure 5.29: Circuit for calculating the output resistance of the common-source ampliï¬er.
Since ig D 0, the dependent source is also zero-valued and the output resistance is the
parallel combination of rd and the resistance of the zero-valued dependent source,
RO D rd==1 D rd
Ë‡Ë‡Ë‡Ë‡
VA
ID
Ë‡Ë‡Ë‡Ë‡ ;
(5.144)
where VA is the Early voltage of the FET and ID is the quiescent drain current.
î€€e output resistance is dependent on the quiescent conditions of the FET. It is also possible
to deï¬ne the output resistance of a common-source ampliï¬er to include the drain resistor, RD,
ROl D RO==RD D rd==RD:
(5.145)
Example 5.11
Given an n-JFET with parameters:
VPO D  5 V
VA D 100 V
IDSS D 6 mA
IS D 1 pA
operating in the circuit shown at room temperature, determine the ampliï¬er small signal perfor-
mance characteristics in its midband frequency range.
Solution:
î€€e modeling process for FET circuit performance contains the following steps:
1. Determine the quiescent (DC) conditions - verify FET in saturation region.
2. Determine the FET AC model parameters from the quiescent conditions.
3. Create the AC equivalent circuit.

5.8. COMMON-SOURCE AMPLIFIERS
365
4. Determine the AC performance by replacing the FET by its AC model.
5. Add the results of the DC and AC analysis to obtain total circuit performance.
RG
 LÃŠ
 7
vo
RD
: LÃŠ
V%%
C 7
C
RS
 ÃŠ
C
 vs
Step #1
Determine the circuit quiescent (DC) conditions - verify that the FET is in the satu-
ration region. Using the equations in Table 4.2 (Book 1) for the n-JFET,
VGS D VG   VS D  2   0 D  2V
and
ID D IDSS

1   VGS
VPO
2
D 6  10 3

1    2
 5
2
D 2:16 mA:
So the drain-source voltage is
VDS D VDD   IDRD D 10   2:16  10 3
.2200/ D 5:25 V:
î€€e condition for saturation is
VDS  VGS   VPO D  2   . 5/ D 3 V
5:25 V > 3 V:
î€€e circuit is conï¬rmed to be in saturation.

366
5. SINGLE TRANSISTOR AMPLIFIERS
Step #2
Determine the FET AC model parameters from the quiescent conditions. î€€e relevant
parameters are:
rd D VA
ID
D
100
2:16  10 3 D 46:3 k
gm D
 2IDSS

1   VGS
VPO

VPO
D
 2
 6  10 3 
1    2
 5

 5
D 1:44 mS:
Step #3
Create an AC equivalent circuit. î€€e DC sources are set to zero and the output voltage
becomes a small-signal quantity.
RG
 LÃŠ
RD
: LÃŠ
vo
RS
 ÃŠ
C
 vs
Step #4
Determine the AC performance by replacing the FET by its AC model. î€€e small-
signal circuit model of the ampliï¬er is shown below.
C
 vs
RS
 ÃŠ
ig D  G
C
RG
 LÃŠ
 S
 gmvHT
rd
id D
RD
: LÃŠ
C
vHT
vo
Ri
Ro
î€€e input resistance to the gate of the FET is,
Ri D 1:
If the input resistance is measured to the left of RS then,
RiS D RS C .RG==Ri/ D 51 C 510 k  510 k:
î€€e voltage gain from the gate of the FET is,
AV D  gm .rd==RD/ D  1:44  10 3 .46:3 k==2200/ D  3:

5.8. COMMON-SOURCE AMPLIFIERS
367
î€€e voltage gain from the source is given by,
AVS D  gm .rd==RD/

RG
RGCRS

D  1:44  10 3 .46:3 k==2:2 k/

510 k
510 k C 51

 AV D  3:
î€€e output resistance is,
RO D rd==1 D rd D
Ë‡Ë‡Ë‡Ë‡
VA
ID
Ë‡Ë‡Ë‡Ë‡ D
Ë‡Ë‡Ë‡Ë‡
100
2:16  10 3
Ë‡Ë‡Ë‡Ë‡ D 46:3 k:
If the drain resistance is included in the output resistance,
ROl D RO==RD D rd==RD D 46:3 k==2:2 k D 2:1 k:
Step #6 is beyond the requirements of this problem, but all the data is present to add the quiescent
solution to the small-signal solution for total circuit response.
5.8.1
COMMON-SOURCE AMPLIFIERS WITH NON-ZERO SOURCE
RESISTANCE
Several characteristics of the common-source ampliï¬er (Figure 5.30) can be altered through the
addition of a resistor connected between the source and common (ground). î€€e source resistor
has the following eï¬€ects on common-source ampliï¬ers:
â€¢ increased output resistance
â€¢ decreased voltage gain
Derivation of these eï¬€ects follows the process described in Section 5.7.
In order to determine the AC performance of this ampliï¬er, the quiescent conditions must
ï¬rst be obtained. If the FET is operating in the saturation region, an AC equivalent model of
the circuit can be obtained (Figure 5.31a) and the FET can be replaced by its small-signal model
(based on the quiescent conditions) in the AC equivalent circuit (Figure 5.31b). Circuit perfor-
mance can then be obtained from this equivalent circuit.
Input Resistance
î€€e input resistance (shown in Figure 5.31b) is the same as the input resistance for a common-
source ampliï¬er without a source resistor,
Ri D 1:
(5.146)
î€€e addition of a source resistor has not changed the input resistance of the ampliï¬er.

368
5. SINGLE TRANSISTOR AMPLIFIERS
RG
V((
R44
VO
RD
V%%
RS
C
 vs
Figure 5.30: A common-source ampliï¬er with source resistor.
G
RG
R44
S
D
D
vo
RD
RS
C
 vs
(a)
H)
C
 vs
RS
ig D  G
C
RG
 S
 gmvHT
R44
rd
id D
RD
C
vHT
vo
Ri
Ro
(b)
Figure 5.31: AC modeling of a common-source ampliï¬er with a source resistor. (a) î€€e small-signal
circuit : DC sources set to zero. (b) î€€e FET replaced by the small-signal model.
Voltage Gain
î€€e voltage gain is the ratio of the output voltage to input voltage. If the input voltage is again
taken to be the voltage at the input to the FET, vg,
AV  vo
vg
:
(5.146)
Although the voltage gain can be found using the small-signal model of Figure 5.31b, the alternate
source-transformed form of the FET small-signal model of Figure 5.25 may be used. î€€e small-
signal model of the common-source ampliï¬er with source resistor using the small-signal model
of the FET with voltage-controlled voltage source is shown in Figure 5.32.

5.8. COMMON-SOURCE AMPLIFIERS
369
C
 vs
RS
ig D  G
C
RG
 SC
 C
 vHT
R44
rd
id D
RD
i
C
 vHT
vo
vTT
Figure 5.32: Alternate small-signal model of the common-source ampliï¬er with source resistor using
the small-signal model of the FET with voltage-controlled voltage source.
Using the methods similar to those of the simple common-source ampliï¬er to calculate the
voltage gain yields,
AV D
 vo
vg

D
vo
il
  il
vgs
 vgs
vg

:
(5.147)
Knowing that  D gmrd, Equation (5.147) is,
Av D .RD/
0
B@
 gmvgsrd
RSS C rd C RD
vgs
1
CA
vgs
vg

D  gmrdRD
RSS C rd C RD
vgs
vg

:
(5.148)
By voltage division, the source voltage, vss, is
vss D
gmvgsrdRSS
RSS C rd C RD
:
(5.149)
Using Equation (5.149), the gate-source voltage is,
vgs D vg   vss D vg  gmvgsrdRSS
RSS C rd C RD
:
(5.150)
From Equation (5.150), the expression for the gate voltage, vg, as a function of the gate-source
voltage, vgs, is,
vg D vgs

1 C
gmrdRSS
RSS C rd C RD

:
(5.151)

370
5. SINGLE TRANSISTOR AMPLIFIERS
Substituting Equation (5.151) into (5.148) results in the expression for the voltage gain for the
common-source ampliï¬er with FET source terminal resistor,
AV D  gmrdRD
RSS C rd C RD
0
BB@
vgs
vgs

1 C
gmvgsrdRSS
RSS C rd C RD

1
CCA
D  gmrdRD
RSS C rd C RD
0
BB@
1
rd C RD C .1 C gmrd/ RSS
RSS C rd C RD

1
CCA
D  gmrdRD
rd C RD C .1 C gmrd/ RSS
:
(5.152)
î€€e voltage gain from the input voltage source is deï¬ned as:
AVS  vo
vs
:
(5.153)
î€€is ratio can be directly derived from the voltage gain following the derivation for the common-
source ampliï¬er without source resistor:
AVS D vo
vs
D
 vo
vg
 vg
vs

D AV
vg
vs

:
(5.154)
Using voltage division to determine vg as a function of vs,
AVS D AV
vg
vs

D AV
0
BB@
vsRG
RG C RS
vs
1
CCA
D  gmrdRD
rd C RD C .1 C gmrd/ RSS

RG
RG C RS

:
(5.155)
Output Resistance
î€€e output resistance is deï¬ned as the î€€Ã©venin resistance at the output of the ampliï¬er looking
back into the ampliï¬er. As in the case of the simple common-source ampliï¬er, Ro is measured
without considering RD.
Calculations to determine the output resistance of the common-source ampliï¬er with
source resistor are based on the small-signal model of Figure 5.31b and is similar to the calcula-
tions performed previously for the common-source ampliï¬er without source resistor. î€€e circuit
of Figure 5.33 deï¬nes the necessary topology and circuit variables for output resistance calcula-
tions.

5.8. COMMON-SOURCE AMPLIFIERS
371
RS
vg D 
ig D  G
C
RG
 SC
 C
 vHT
R44
rd
it D
C
RD
i
C
  vHT
vo
vTT
vt
Ro
Figure 5.33: Circuit for calculating the output resistance of the common-source ampliï¬er with source
resistor.
î€€e î€€Ã©venin voltage and current at the output are vt and it, respectively, where the output
resistance, Ro, is the î€€Ã©venin resistance deï¬ned as,
Ro D vt
it
:
(5.156)
Solving for the î€€Ã©venin current as a function of the î€€Ã©venin voltage,
it D vt C gmvgsrd
rd C RSS
D vt C gmrd
 vg   vss

rd C RSS
:
(5.157)
Since RS and the gate bias resistor, RG, are grounded (the independent voltage source is set to
zero), vg D 0. î€€erefore, Equation (5.157) is,
it D vt   gmrdvss
rd C RSS
:
(5.158)
î€€e voltage at the source of the FET, vss, is simply,
vSS D itRSS:
(5.159)
Substituting Equation (5.159) into (5.158) yields,
it D vt   gmrd .itRSS/
rd C RSS
:
(5.160)
Rearranging Equation (5.160) and solving for the î€€Ã©venin voltage, vt, in terms of the î€€Ã©venin
current, it,
vt D it Å’rd C .1 C gmrd/ RSSÂ :
(5.161)

372
5. SINGLE TRANSISTOR AMPLIFIERS
Applying the deï¬nition of the î€€Ã©venin resistance shown in Equation (5.156) to (5.161) yields
the output resistance,
Ro D vt
it
D Å’rd C .1 C gmrd/ RSSÂ :
(5.162)
Example 5.12
An enhancement NMOSFET with parameters:
K D 2:96  10 3 A=V2
VT D 2 V
rd D 30 k
is placed in the ampliï¬er shown. Assume that the ampliï¬er is operating in its midband frequency
range with quiescent point
ID D 5 mA:
R44
 ÃŠ
RG
 LÃŠ
C
iJO
C
 vs
RD
 LÃŠ
RG
 LÃŠ
V%%
C 7
 C
C
RL
 LÃŠ
iPVU
vo
RJO
RPVU
Determine the following circuit parameters:
AVS D vo
vs
; Rin; and Rout:
Solution:
î€€e quiescent point of the FET must be found ï¬rst to ensure that it is in the saturation
region. For DC operation, all capacitors appear as open circuits. By voltage division, the gate
voltage is
VG D
VDDRG2
RG1 C RG2
D
10 .15 k/
24 k C 15 k  3:8 V:

5.8. COMMON-SOURCE AMPLIFIERS
373
î€€e voltage at the source terminal of the FET is,
VS D IDRSS D
 5  10 3
.100/ D 0:5 V:
î€€erefore, the gate-source voltage is,
VGS D VG   VS D 3:8   0:5 D 3:3 V:
î€€e drain source voltage is,
VDS D VDD   ID .RD C RSS/ D 10   5  10 3 .1100/ D 4:5 V:
For the FET to be in saturation, VDS  VGS   VT . For the circuit in this example,
4:5 V > 3:3 V   2 V
> 1:3 V
)
the FET is in saturation.
î€€e small-signal transconductance is,
gm D 2
p
IDK D 2
q 5  10 3  2:96  10 3
 7:7 mS:
î€€e AC equivalent circuit can be found by setting all DC sources to zero and, since the circuit is
in its midband frequency range, all capacitors are replaced by short circuits.
R44
 ÃŠ
C
 vs
iJO
RG
 LÃŠ
RG
 LÃŠ
 C
RD
 LÃŠ
RL
 LÃŠ
iPVU
vo
RJO
RPVU

374
5. SINGLE TRANSISTOR AMPLIFIERS
î€€e AC equivalent circuit leads to the small-signal equivalent circuit for the ampliï¬er:
 G
C
iJO
vHT
S
R44
 ÃŠ
RG
 LÃŠ
RG
 LÃŠ
C
 vs
gmvHT
D
rd
 LÃŠ
RD
 LÃŠ
RL
 LÃŠ
iPVU
 vo
RJO
RPVU
AVS D AV D  gmrdRD
RSS C rd C RD C gmrdRSS
D  7:7  10 3 .30 k/ .1 k/
100 C 30 k C 1 k C 7:7  10 3 .30 k/ .100/   4:3
Rin D 24 k==15 k D 9:23 k
Rout D RD==Ro D RD== .rd C RSS C gmrdRSS/
D 1 k==

30 k C 100 C 7:7  10 3 .30 k/ .100/

 980 :
Summary of Common-source Ampliï¬er Properties
A summary of common-source ampliï¬er performance characteristics, as derived in this section,
is given in Table 5.9.
Table 5.9: Common-source ampliï¬er characteristics
1BSBNFUFS
$4
$4 CR44
Ri
1
1
AV
 gm.RD==rd/
 gmrdRD
rd C RD C . C gmrd/R44
Ro
rd
rd C . C gmrd/R44

5.9. COMMON-DRAIN AMPLIFIERS
375
5.9
COMMON-DRAIN AMPLIFIERS
Common-drain ampliï¬ers have the following general circuit topology:
â€¢ the input signal enters the FET at the gate,
â€¢ the output signal exits the FET at the source, and
â€¢ the drain terminal is connected to a constant voltage, often the ground (common) terminal,
sometimes with an intervening resistor.
A simple common-drain ampliï¬er is shown in Figure 5.34. Although Figure 5.34 shows a
common-drain n-JFET ampliï¬er, the small-signal analysis of the ampliï¬er is valid for all types of
FETs. As in BJT ampliï¬ers, the quiescent point of the FET must be set with circuitry external to
the transistor insuring linear operation which for the FET is the saturation region. î€€e values of
the resistors, RD and RG, and the DC voltage sources, VGG and VDD, have therefore been chosen
so that the FET is in the saturation region and the circuit will operate as an ampliï¬er. Since the
gate current is zero, VGG D VG and the gate to source voltage, VGS, must have a value that places
the operation of the FET in the saturation region. î€€e voltage source, vS, is a small-signal AC
source with source resistance RS.
Once the quiescent conditions (vs D 0) have been calculated, and it has been determined
that the FET is in the saturation region, the signiï¬cant small-signal conductances can be calcu-
lated by referring to Table 5.8.
RG
V((
R44
vo
RD
V%%
C
RS
C
 vs
Figure 5.34: A simple common-drain ampliï¬er.

376
5. SINGLE TRANSISTOR AMPLIFIERS
For the n-JFET,
gm D
2ID
.VGS   VPO/
and
(5.163)
gd D ÂiD
ÂvDS
Ë‡Ë‡Ë‡Ë‡
VGSQ
D jIDQj
jVAj
from the characteristic curves, where VA is the Early voltage.
î€€e small-signal circuit performance can now be calculated. Total circuit performance is the
sum of the quiescent and small-signal performance. î€€e process of AC modeling of the circuit and
replacing the FET with an appropriate AC model, applied to Figure 5.34, is shown in Figure 5.35.
G
RG
R44
S
D
vo
RD
RS
C
 vs
(a)
H)
C
 vs
RS
ig D  G
C
RG
 C
 gmvHT
S
R44
rd
id D
RD
vHT
vo
Ri
Ro
(b)
Figure 5.35: AC modeling of a common-drain ampliï¬er. (a) î€€e small-signal circuit: DC sources set
to zero. (b) FET replaced by the small-signal model.
î€€e small-signal performance can be obtained from analysis of the circuit of Figure 5.35b.
î€€e small-signal characteristics that are of interest are: the input resistance, the voltage gain, and the
output resistance. Deï¬nitions of these quantities may vary due to diï¬€ering deï¬nition of the exact
location of the point of measurement.
Input Resistance
î€€e input resistance (shown in Figure 5.35b) is given by:
Ri  vgs
ig
D 1:
(5.164)
Because the gate current is zero, the input impedance is inï¬nite.

5.9. COMMON-DRAIN AMPLIFIERS
377
Voltage Gain
î€€e voltage gain is the ratio of the output voltage to input voltage. If the input voltage is again
taken to be the voltage at the input to the FET, vg,
AV  vo
vg
:
(5.165)
Although the voltage gain can be found using the small-signal model of Figure 5.35b, the alternate
source-transformed form of the FET small-signal model of Figure 5.36 may be used. î€€e small-
signal model of the common source ampliï¬er with source resistor using the small-signal model
of the FET with voltage-controlled voltage source is shown in Figure 5.36.
C
 vs
RS
ig D  G
C
RG
 SC
C
 vHT
R44
rd
i D
RD
 vHT
vo
Figure 5.36: Alternate small-signal model of the common-drain ampliï¬er using the small-signal
model of the FET with voltage-controlled voltage source.
Using the methods similar to those of the simple common source ampliï¬er with source resistor
to calculate the voltage gain yields,
AV D
 vo
vg

D
vo
il
  il
vgs
 vgs
vg

:
(5.166)
Knowing that  D gmrd, Equation (5.166) is,
Av D .RSS/
0
B@
gmvgsrd
RSS C rd C RD
vgs
1
CA
vgs
vg

D
gmrdRSS
RSS C rd C RD
vgs
vg

:
(5.167)
By voltage division, the output voltage, vo, is
vo D
gmvgsrdRSS
RSS C rd C RD
:
(5.168)

378
5. SINGLE TRANSISTOR AMPLIFIERS
Using Equation (5.168), the gate-source voltage is,
vgs D vg   vo D vg  gmvgsrdRSS
RSS C rd C RD
:
(5.169)
From Equation (5.169), the expression for the gate voltage, vg, as a function of the gate-source
voltage, vgs, is,
vg D vgs

1 C
gmrdRSS
RSS C rd C RD

:
(5.170)
Substituting Equation (5.170) into (5.167) results in the expression for the voltage gain for the
common-drain ampliï¬er,
AV D
gmrdRSS
RSS C rd C RD
0
BB@
vgs
vgs

1 C
gmvgsrdRSS
RSS C rd C RD

1
CCA
D
gmrdRSS
RSS C rd C RD
0
BB@
1
rd C RD C RSS .1 C gmrd/
RSS C rd C RD

1
CCA
D
gmrdRSS
rd C RD C RSS .1 C gmrd/:
(5.171)
For gmrdRSS  RD C rd then AV  1. î€€e common-drain conï¬guration is therefore called the
source follower, since the output follows the input voltage. î€€e common-drain ampliï¬er is the
FET counterpart to the BJT common collector ampliï¬er.
î€€e voltage gain from the input voltage source is deï¬ned as:
AVS  vo
vs
:
(5.172)
î€€is ratio can be directly derived from the voltage gain following the derivation for the common-
source ampliï¬er:
AVS D vo
vs
D
 vo
vg
 vg
vs

D AV
vg
vs

:
(5.173)

5.9. COMMON-DRAIN AMPLIFIERS
379
Using voltage division to determine vg as a function of vs,
AVS D AV
vg
vs

D AV
0
BB@
vsRG
RG C RS
vs
1
CCA
D
gmrdRSS
rd C RD C RSS .1 C gmrd/

RG
RG C RS


RG
RG C RS
;
gmrdRSS  RD C rd:
(5.174)
Output Resistance
î€€e output resistance is deï¬ned as the î€€Ã©venin resistance at the output of the ampliï¬er looking
back into the ampliï¬er. Calculations to determine the output resistance of the common-drain
ampliï¬er are based on the small-signal model of Figure 5.36 and are similar to the calculations
performed previously for the common source ampliï¬er with source resistor. î€€e circuit of Fig-
ure 5.37 deï¬nes the necessary topology and circuit variables for output resistance calculations.
RS
vg D 
ig D  G
C
RG
 C
 vHT
R44
S
C
it
rd
D
RD
 vHT
vt
Ro
Figure 5.37: Circuit for calculating the output resistance of the common-drain ampliï¬er.
î€€e î€€Ã©venin voltage and current at the output are vt and it, respectively, where the output
resistance, Ro, is the î€€Ã©venin resistance deï¬ned as,
Ro D vt
it
:
(5.175)
Solving for the î€€Ã©venin current as a function of the î€€Ã©venin voltage,
it D vt   gmvgsrd
rd C RD
D vt   gmrd
 vg   vt

rd C RD
:
(5.176)

380
5. SINGLE TRANSISTOR AMPLIFIERS
Since RS and the gate bias resistor, RG, are grounded (the independent voltage source is set to
zero), vg D 0. î€€erefore, Equation (5.176) is,
it D vt C gmrdvt
rd C RD
:
(5.177)
Rearranging Equation (5.177) and solving for the î€€Ã©venin voltage, vt, in terms of the î€€Ã©venin
current, it,
it D vt .1 C gmrd/
rd C RD
:
(5.178)
Applying the deï¬nition of the î€€Ã©venin resistance shown in Equation (5.175) to (5.178) yields
the output resistance,
Ro D vt
it
D rd C RD
1 C gmrd
:
(5.179)
î€€e output resistance of the common-drain ampliï¬er is typically small.
Example 5.13
Given a p-JFET with parameters:
VPO D 3 V
rd D 30 k
IDSS D  13:8 mA
operating at room temperature in the circuit shown, is placed in the ampliï¬er shown. Assume that
the ampliï¬er is operating in its midband frequency range, and determine the following circuit
parameters:
AVS D vo
vs
; Rin; and Rout:
RD
 ÃŠ
ID
V%%
  7
RG
 LÃŠ
Co
vo
R44
: LÃŠ
RG
 LÃŠ
Ci
C
 vs
C
 V4(
C
 V4%
RJO
RPVU

5.9. COMMON-DRAIN AMPLIFIERS
381
Solution:
î€€e quiescent point of the FET must be found ï¬rst to ensure that it is in the saturation
region. For DC operation, all capacitors appear as open circuits. By voltage division, the gate
voltage is
VG D
VDDRG2
RG1 C RG2
D
 10 .510 k/
510 k C 510 k   5 V:
î€€e drain current, ID, is
ID D IDSS

1   VGS
VPO
2
D IDSS

1    VSG
VPO
2
D  13:8  10 3

1     .VSG/
3
2
;
but
VSG D VS   VG D IDRSS   VG:
Substituting into the equation for ID in terms of IDSS,
ID D  13:8  10 3

1     .IDRSS   VG/
3
2
D  13:8  10 3

1     .2200ID C 5/
3
2
:
By rearranging the equation, the drain current can be found by solving the second order polyno-
mial equation:
0 D I 2
D C 7:41  10 3ID C 13:2  10 6:
Using the quadratic equation, the solutions to the drain current are:
ID 
  3:0 mA
 4:4 mA :
To determine which of the two solutions for ID are valid, test the values in the KVL equation for
the source-drain loop,
0 D ID .RSS C RD/   VSD   VDD;
or
VSD D ID .RSS C RD/   VDD
where VDD D  10 V.

382
5. SINGLE TRANSISTOR AMPLIFIERS
For ID D  4:4 mA, the resultant VSD D  1:92 V. Since VSD < 0, this result clearly indi-
cates that the FET is not in saturation. Additionally, since VSG is,
VSG D VS   VG D IDRSS   VG D
  4:4  10 3
.2200/   . 5/ D  4:68 V
and VSG <  VPO, the FET is in cut-oï¬€.
For ID D  3:0 mA, the resultant VSD D 1:87 V. Additionally, since
VSG D VS   VG D IDRSS   VG D
  3:0  10 3
.2200/   . 5/ D  1:6 V
and
VSD  VSG C VPO
or
1:87   1:6 C 3 D 1:4 V
the FET is in saturation. î€€erefore, the valid solution for the drain current is,
ID D  3:0 mA:
î€€e small-signal transconductance is,
gm D
2ID
.VGS   VPO/ D 2
  3  10 3
Å’  . 1:6/   3Â  4:3 mS:
î€€e AC equivalent circuit can be found by setting all DC sources to zero and, since the circuit is
in its midband frequency range, all capacitors are replaced by short circuits.
C
 R44
: LÃŠ
C
 vs
RG
 LÃŠ
RG
 LÃŠ
RD
 ÃŠ
vo
RJO
RPVU
î€€e small-signal models for p- and n-channel devices are identical and are based on the
Q-points determined by the external circuitry. î€€e AC equivalent circuit leads to the small-signal
equivalent circuit for the p-channel JFET common-drain ampliï¬er:

5.9. COMMON-DRAIN AMPLIFIERS
383
C
 vs
G
C
RG
 LÃŠ
RG
 LÃŠ
 C
C
 gmvHTrd
S
R44
: LÃŠ
rd
 LÃŠ
D
RD
 ÃŠ
 vHT
vo
RJO
Ri
RPVU
Ro
î€€e voltage gain of the ampliï¬er is,
AVS D AV
vg
vs

D AV
0
BB@
vsRG
RG C RS
vs
1
CCA
D
gmrdRSS
rd C RD C RSS .1 C gmrd/

RG
RG C RS

:
But since RS D 0, the gain of the ampliï¬er is,
AVS D AV D
gmrdRSS
RSS C rd C RD C gmrdRSS
D
 4:3  10 3
.30 k/ .2:2 k/
30 k C 510 C .2:2 k/

1 C
 4:3  10 3
.30 k/
 D 0:896  0:90:
Here Rin is given as
Rin D Ri== .RG1==RG2/ D 1== .510 k==510 k/ D 255 k
and Rout as,
Rout D Ro==RSS D
 rd C RD
1 C gmrd

==RSS
D
"
30 k C 510
1 C
 4:3  10 3
.30 k/
#
==2:2 k D 235==2:2 k D 212 :
A summary of common-drain ampliï¬er performance characteristics, as derived in this sec-
tion, is given in Table 5.10.

384
5. SINGLE TRANSISTOR AMPLIFIERS
Table 5.10: Common-drain ampliï¬er characteristics
$%
Ri
1
gmrdR44
rd C RD C R44. C gmrd/
AV
 ;
gmrdR44  RDrd
Ro
rd C RD
 C gmrd
5.10
COMMON-GATE AMPLIFIERS
Common-gate ampliï¬ers have the following general circuit topology:
â€¢ the input signal enters the FET at the source,
â€¢ the output signal exits the FET at the drain, and
â€¢ the gate terminal is connected to a constant voltage, often the ground (common) terminal,
sometimes with an intervening resistor.
A simple common-gate ampliï¬er is shown in Figure 5.38. Although Figure 5.38 shows a
common-gate depletion NMOSFET ampliï¬er, the small-signal analysis of the ampliï¬er is valid
for all types of FETs. As in BJT ampliï¬ers, the quiescent point of the FET must be set with
circuitry external to the transistor so that it is in the FET saturation region. î€€e values of the
resistors, RD and RG, and the DC voltage sources, VGG and VDD, have therefore been chosen so
that the FET is in the saturation region and the circuit will operate as an ampliï¬er. Since the
gate current is zero, VGG D VG and the gate to source voltage, VGS, must have a value that places
the operation of the FET in the saturation region. î€€e voltage source, vS, is a small-signal AC
source with source resistance RS. Once the quiescent conditions (vs D 0) have been calculated,
and it has been determined that the FET is in the saturation region, the signiï¬cant small-signal
conductances can be calculated by referring to Table 5.8.
For the depletion NMOSFET,
gm D
2ID
.VGS   VPO/
and
gd D ÂiD
ÂvDS
Ë‡Ë‡Ë‡Ë‡
VGSQ
D jIDQj
jVAj
(5.180)
from the characteristic curves, where VA is the Early voltage.

5.10. COMMON-GATE AMPLIFIERS
385
RG
V((
C
 vs
RS
C
RD
 V%%
Vo
Figure 5.38: A simple common-gate ampliï¬er.
î€€e small-signal circuit performance can now be calculated. Total circuit performance is the
sum of the quiescent and small-signal performance. î€€e process of AC modeling of the circuit and
replacing the FET with an appropriate AC model, applied to Figure 5.38, is shown in Figure 5.39.
RG
C
 vs
RS
C
RD
 vo
(a)
H)
RG
CG
 S
rd
gmvHT
C
 vs
RS
vHT
id D
C
RD
 vo
C
 vTT
Ri
Ro
(b)
Figure 5.39: AC modeling of a common-gate ampliï¬er. (a) î€€e small-signal circuit: DC sources set
to zero. (b) FET replaced by the small-signal model.
To simplify the analysis of the circuit, the source-transformed version of the FET model
of Figure 5.40 is used to obtain the small-signal performance of the ampliï¬er. î€€e small-signal
characteristics that are of interest are: the input resistance, the voltage gain, and the output resistance.
Deï¬nitions of these quantities may vary due to diï¬€ering deï¬nition of the exact location of the
point of measurement.

386
5. SINGLE TRANSISTOR AMPLIFIERS
RG
G
C
 S
C
 vs
RS
C
 vHT
rd
id D
RD
C
 vHT
vo
v44
C
 Ri
Ro
Figure 5.40: Alternate small-signal model of the common-gate ampliï¬er using the small-signal
model of the FET with voltage-controlled voltage source.
Input Resistance
î€€e input resistance is deï¬ned as the î€€Ã©venin resistance at the input of the ampliï¬er looking back
into the ampliï¬er. Calculations to determine the input resistance of the common-gate ampliï¬er
are based on the small-signal model of Figure 5.41 and are similar to the calculations performed
previously for the common source ampliï¬er with source resistor. î€€e circuit of Figure 5.41 deï¬nes
the necessary topology and circuit variables for output resistance calculations.
RG
GC
 S
 C
it
C
 vHT
rd
id D
RD
vHT
vt
Figure 5.41: Circuit for calculating the input resistance of the common-gate ampliï¬er.
î€€e î€€Ã©venin voltage and current at the input are vt and it, respectively, where the input
resistance, Ri, is the î€€Ã©venin resistance deï¬ned as,
Ri D vt
it
:
(5.181)

5.10. COMMON-GATE AMPLIFIERS
387
Solving for the î€€Ã©venin current as a function of the î€€Ã©venin voltage,
it D vt   gmvgsrd
rd C RD
D vt   gmrd
 vg   vt

rd C RD
:
(5.182)
Since the gate bias resistor, RG, is grounded (the independent voltage source is set to zero), vg D
0. î€€erefore, Equation (5.176) is,
it D vt C gmrdvt
rd C RD
:
(5.183)
Rearranging Equation (5.183) and solving for the î€€Ã©venin voltage, vt, in terms of the î€€Ã©venin
current, it,
it D vt .1 C gmrd/
rd C RD
:
(5.184)
Applying the deï¬nition of the î€€Ã©venin resistance shown in Equation (5.181) to (5.184) yields
the input resistance,
Ri D vt
it
D rd C RD
1 C gmrd
:
(5.185)
î€€e input resistance of the common-gate ampliï¬er is typically small, and is identical to the output
resistance of the common drain ampliï¬er.
Voltage Gain
î€€e voltage gain is the ratio of the output voltage to input voltage. If the input voltage is taken to
be the voltage at the input to the FET, vss,
AV  vo
vss
:
(5.186)
Although the voltage gain can be found using the small-signal model of Figure 5.39b, the alternate
source-transformed form of the FET small-signal model of Figure 5.40 may be used.
Using the methods discussed for other FET ampliï¬er conï¬gurations to calculate the voltage
gain yields,
AV D
 vo
vss

D
 vo
 id
  id
vss

:
(5.187)
Knowing that  D gmrd, Equation (5.187) is,
Av D .RD/
0
B@
vss   gmvgsrd
rd C RD
vss
1
CA :
(5.188)

388
5. SINGLE TRANSISTOR AMPLIFIERS
î€€e gate-source voltage is,
vgs D vg   vss D 0   vs D  vss:
(5.189)
Substituting Equation (5.189) into (5.188) results in the expression for the voltage gain for the
common-gate ampliï¬er,
Av D .1 C gmrd/ RD
rd C RD
:
(5.190)
Output Resistance
î€€e output resistance is deï¬ned as the î€€Ã©venin resistance at the output of the ampliï¬er looking
back into the ampliï¬er. Calculations to determine the output resistance of the common-gate
ampliï¬er are based on the small-signal model of Figure 5.40. î€€e circuit of Figure 5.42 deï¬nes
the necessary topology and circuit variables for output resistance calculations.
RG
GC
 S
RD
C
 vHT
rd
it
D
C
 vHT
vt
Figure 5.42: Circuit for calculating the output resistance of the common-gate ampliï¬er.
î€€e î€€Ã©venin voltage and current at the output are vt and it, respectively, where the output
resistance, Ro, is the î€€Ã©venin resistance deï¬ned as,
Ro D vt
it
:
(5.191)
Solving for the î€€Ã©venin current as a function of the î€€Ã©venin voltage,
it D vt C gmvgsrd
rd C RS
D vt C gmrd
 vg   itRS

rd C RS
:
(5.192)
Since the gate bias resistor, RG, is grounded (the independent voltage source is set to zero), vg D
0. î€€erefore, Equation (5.192) is,
it D vt   itgmrdRS
rd C RS
:
(5.193)

5.10. COMMON-GATE AMPLIFIERS
389
Rearranging Equation (5.193) and solving for the î€€Ã©venin voltage, vt, in terms of the î€€Ã©venin
current, it,
it D
vt
rd C RS C gmrdRS
:
(5.194)
Applying the deï¬nition of the î€€Ã©venin resistance shown in Equation (5.191) to (5.194) yields
the output resistance,
Ro D RS C rd C gmrdRS:
(5.195)
î€€e output resistance of the common-gate ampliï¬er is typically large.
Example 5.14
An enhancement NMOSFET with parameters:
VT D 2 V;
rd D 30 k
K D 2:96 mA=V2
is placed in the ampliï¬er shown so that the quiescent operating point is ID D 5 mA.
Assume that the ampliï¬er is operating in its midband frequency range, and determine the
following parameters:
AVS D vO
vS
; Rin; and Rout:
RG
 LÃŠ
RG
 LÃŠ
RD
 LÃŠ
C
 vs
RS
 ÃŠ
C
C
 vo
V%%
C 7
RJO
RPVU
Solution:
î€€e quiescent point of the FET must be the same as was found in Example 5.12:
VGS D 3:3 V
VDS D 4:5 V

390
5. SINGLE TRANSISTOR AMPLIFIERS
and the FET is in saturation. î€€e small-signal transconductance is,
gm D 2
p
IDK D 2
q 5  10 3  2:96  10 3
 7:7 mS:
Since the circuit is in its midband frequency range, all capacitors are replaced by short circuits.
RG
 LÃŠ
RG
 LÃŠ
RD
 LÃŠ
C
 vs
C
 vo
RJO
RPVU
î€€e AC equivalent circuit leads to the small-signal equivalent circuit for the common-gate
ampliï¬er:
RG
G
C
 S
C
 vs
RS
C
 vHT
rd
id D
RD
C
 vHT
vo
v44
C
 Ri
Ro
î€€e voltage gain of this ampliï¬er is,
AVS D AV D .1 C gmrd/ RD
rd C RD
D
 1 C
 7:7  10 3
.30 k/

.1 k/

30 k C 1 k
 7:5:
Here Rin is given as
Rin D Ri==RD D rd C RD
1 C gmrd
==RD D
30 k C 1 k
1 C
 7:7  10 3
.30 k/==1 k  134 
and Rout as
Rout D Å’rd C RS .1 C gmrd/Â ==RD
D Å’rd C RS .1 C gmrd/Â ==RD:

5.11. COMPARISON OF FET AMPLIFIER TYPES
391
But RS D 0, so
Rout D rd C RD
1 C gmrd
D 968 :
A summary of common-gate ampliï¬er performance characteristics, as derived in this sec-
tion, is given in Table 5.11.
Table 5.11: Common-gate ampliï¬er characteristics
$(
Ri
rd C RD
 C gmrd
AV
. C gmrd/RD
rd C RD
Ro
RS C rd C gmrdRS
5.11
COMPARISON OF FET AMPLIFIER TYPES
Single FET ampliï¬ers have been shown to fall into three general categories: Common-Source
(both with and without a source resistor), Common-Collector, and Common-Base. î€€e perfor-
mance characteristics for each type of ampliï¬er are summarized in Table 5.12.
Table 5.12: Qualitative comparison of FET ampliï¬er conï¬gurations
$4
$4 C RS
$%
$(
Ri
7FSZ )JHI
7FSZ )JHI
7FSZ )JHI
-PX
AV
)JHI
.FEJVN
 6OJUZ
.FEJVN UP )JHI
Ro
)JHI
7FSZ )JHI
-PX
)JHI
î€€e common-source conï¬guration appears the most useful of the three types: it provides
signiï¬cant voltage gain with inversion. î€€e common-source ampliï¬er input and output resistances
are high. In fact, this conï¬guration is the most versatile of the three types and will often form the
major voltage gain stage portion of multiple-transistor ampliï¬ers.
î€€e common-drain conï¬guration is, for all practical purposes, a unity gain, non-inverting
buï¬€er ampliï¬er for impedance matching between electronic circuit stages. Common-drain am-
pliï¬ers are capable of easily driving low resistance loads. Common-gate ampliï¬ers can act as an
impedance matching stage from low to high resistance electronic circuit stages.
Quantitative expressions for the ampliï¬er performance are found in Table 5.13.

392
5. SINGLE TRANSISTOR AMPLIFIERS
Table 5.13: Summary of ï¬eld eï¬€ect transistor ampliï¬er performance characteristics
$4
$4 C R44
$%
$(
ii
vi
io
vo
RD
V$$
Ri
Ro
R44
ii
vi
io
vo
RD
V$$
Ri
Ro
io
vo
R44
ii
vi
V$$
Ri
Ro
RG
ii
vi
io
vo
RD
V$$
Ri
Ro
RI D vi
ii
1
1
1
rd C RD
 C gmrd
AV D vo
vi
 gm.RD==rd/
 gmrdRD
rd C RD C R44. C gmrd/
gmrdR44
rd C RD C R44. C gmrd/
. C gmrd/RD
rd C RD
Ro D vo
io
rd
rd C R44. C gmrd/
rd C RD
 C gmrd
rd C R44. C gmrd/

5.12. BIASING TO ACHIEVE MAXIMUM SYMMETRICAL SWING
393
5.12
BIASING TO ACHIEVE MAXIMUM SYMMETRICAL
SWING
Ampliï¬cation can be restricted by the size and positioning of the available undistorted output
swing. Ampliï¬ers consisting strictly of a transistor and resistors can be biased so that the transistor
quiescent point lies in the middle of the linear output voltage range provided by the power supply.
î€€is location of the Q-point allows symmetrical excursion of signal voltages about a central value:
distortion (ampliï¬er saturation) will occur for equal magnitude excursions in the positive and
negative directions.
Ampliï¬ers that have capacitively coupled loads or resistors that are shunted by capacitors in
the output voltage/current relationship do not have the entire range of the power supply for output
voltage swing. Placing the Q-point in the middle of the power supply rails will not provide equal
output voltage swing and will greatly limit the utility of the ampliï¬er. It is therefore important
to be able to easily choose a Q-point that will provide the maximum symmetrical swing for the
ampliï¬er given the various design constraints.
A technique that analytically determines the Q-point for maximum symmetrical swing is
based on transistor output load lines. î€€e output curve for a transistor (either BJT or FET) is
typically given as a current vs. voltage curve. On this curve DC and AC load lines can be drawn
as shown in Figure 5.43.
I
V
S D 4VQQMZ WPMUBHF
C D NJO MJOFBS WPMUBHF
Q D QQPJOU
y D QPT WPMUBHF FYDVSTJPO
x D OFH WPMUBHF FYDVSTJPO
C
Q
S
x
y
ED MPBE MJOF
TMPQF D mED
BD MPBE MJOF
TMPQF D mBD
Figure 5.43: Typical ampliï¬er AC and DC load lines.
î€€e two load lines always intersect at the quiescent point: if there is zero AC, the output
must be on the Q-point of the DC load line. It is also true that the magnitude of the midband AC
load line for all practical ampliï¬er circuits is greater than that of the DC load line. î€€e increased
magnitude AC load line slope decreases the available oscillatory swing along the abscissa to a value
often signiï¬cantly less than the power supply limits. î€€e maximum supply limit {S} is typically

394
5. SINGLE TRANSISTOR AMPLIFIERS
the magnitude of the power supply: the minimum supply limit {C} is determined by the edge of
the linear region of the transistor (for a BJT it is approximately VCE.sat/).
For maximum symmetrical swing it is necessary to choose a Q-point that allows equal
oscillatory space in both the positive and negative directions. A choice either to the right or
left of this optimum value will decrease the symmetrical output voltage swing capability of the
ampliï¬er. In Figure 5.43, the Q-point is chosen so that:
x D y:
Simple geometry applied to the Figure yields the expressions:
y D
mdc
mac

Å’S   QÂ
and
x D Q   C:
(5.196)
Solving for the Q-point yields:
mdc
mac

Å’S   QÂ D Q   C
(5.197)
Q

1 C
mdc
mac

D
mdc
mac

S C C:
(5.198)
î€€e Quiescent point for maximum symmetrical swing is then determined to be:
Q D
mdc
mac

S C C
1 C
mdc
mac
 :
(5.199)
î€€is optimum Q-point can easily be determined from only the ratio of the slopes of the AC and
DC load lines and the limits on output voltage (the supply voltage and the minimum voltage edge
of the linear region of the transistor).
Example 5.15
Design a resistor bias network that will achieve maximum symmetrical swing for the BJT output
conï¬guration shown. î€€e Silicon BJT parameters are given as:
Ë‡F D 150
VA D 350:

5.12. BIASING TO ACHIEVE MAXIMUM SYMMETRICAL SWING
395
vi
 LÃŠ
 7
 ÃŠ
 ÃŠ
: LÃŠ
vo
Solution:
î€€e output V-I relationship for BJTs is a plot of IC vs. VCE. î€€e load lines must therefore
express that relationship.
î€€e expression for the DC load line is:
VCE D 15   IC

2 k C 151
150469

from which is determined:
mdc D
1
 2 k C 151
150469
 D 0:404510 3:
î€€e voltage limits on VCE are given by:
S D 15V
C D VCE.sat/ D 0:2 V:
î€€e AC load line slope is given by:
mac D
1
151
15039 C 2 k==1:8 k D 1:013610 3:
î€€e Q-point can then be calculated as:
Q D VCEQ D
 :4045
1:0136

15 C 0:2
1 C
 :4045
1:0136

D 4:42 V:

396
5. SINGLE TRANSISTOR AMPLIFIERS
With a quiescent collector current:
ICQ D 4:279 mA:
î€€e collector-emitter voltage will vary from approximately 0.2 V to 8.64 V with a symmetrical
excursion of 4.22 V about a quiescent value of 4.42 V.
î€€e most obvious resistor bias scheme is the self-bias circuit. î€€e base of the BJT must be
at
VBQ D  IEQ .469/ C 0:7 D 2:72 V:
Without any restrictions on the input resistance of the ampliï¬er, a wide variety of resistor pair
values will achieve proper biasing. A common rule of thumb for bias stability is the current through
the base bias resistors should be at least ten times the BJT base current. Using that rule, the
maximum resistance that can be connected between the base and ground is:
Rb2.max/ D
2:72
10 .4:279m=150/ D 9:53 k:
î€€e closest 5% standard resistor value is 9.1 k. î€€us, choose Rb2 D 9:1 k. î€€e value of the
resistor between the power supply and the BJT base is given by:
Rb1 D
15   2:72
4:279 m
150

C
 2:72
9:1 k
 D 37:5 k:
î€€e nearest 5% standard resistor value to this optimum value is 36 k. It will provide proper
operation within acceptable production standards. î€€e ï¬nal circuit topology is given by the ï¬gure
on the right.
vi
 LÃŠ
 LÃŠ
 7
 ÃŠ
 ÃŠ
: LÃŠ
: LÃŠ
vo

5.13. CONCLUDING REMARKS
397
A SPICE simulation of the maximum symmetrical swing properties of both VCE and vo
for this circuit follows. î€€e rounding of resistor values and the fact that the simulation value of
VCE.sat/ D 0:05 V rather than 0.2 V as used in calculations has introduced a slight deviation in both
the Q-point and the swing. Distortion is the cause of dissimilar shaped limiting of the signal at
the two ends.
7PMUBHF 	7
5JNF 	Â˜T












 :
:
:
:
vo
V$&
5.13
CONCLUDING REMARKS
î€€e small-signal model of the BJT was developed in this chapter using two-port network analy-
sis and the Ebers-Moll transistor model. î€€ree conï¬gurations of BJT ampliï¬ers were described:
common-emitter, common-collector, and common-base. î€€e current gain, input resistance, out-
put resistance, and voltage gain o feach of the conï¬gurations were found.
î€€e FET small-signal model was also developed three conï¬gurations of FET ampliï¬ers
were described: common-source, common-drain, and common-gate. î€€e input resistance, voltage
gain, and output resistance were found for each conï¬guration.
î€€e modeling process for transistor circuit performance contains the following steps:
1. Determine the quiescent (DC) conditions. Verify that the BJT is in the forward-active
region or the FET is in the saturation region.
2. Determine the transistor small-signal parameters from the quiescent conditions.
3. Create the AC equivalent circuit.
4. Determine the AC performance by replacing the transistor by its small-signal model.
5. Add the results of the CD and AC analysis to obtain total circuit performance.

398
5. SINGLE TRANSISTOR AMPLIFIERS
Restrictions on ampliï¬cation were shown to be dependent on transistor quiescent condi-
tions. A technique that analytically determines the Q point for maximum symmetrical swing
based on load lines was introduced.
Summary Design Example
Whenever the physical distance between a signal source and the load are more than a very small
fraction of a wavelength, the wires connecting the source and load appear to act as a transmission
line. î€€e voltage and current waveforms traveling on a transmission have amplitudes related by the
characteristic impedance of the transmission line, Zo. î€€is characteristic impedance is a function
of the geometry of the transmission line and the dielectric material surrounding the line.
î€€e interfaces between the source, transmission line, and the load must be carefully con-
trolled in order to avoid signal reï¬‚ections: signal reï¬‚ections produce an â€œechoâ€ eï¬€ect. In order to
ensure that there are no signal reï¬‚ections at the source end or the load end of the transmission
line, the output resistance of the source and the input resistance of the load must be equal to the
characteristic impedance of the transmission line.
Design an ampliï¬er that will accept an input signal from a matched 50  transmission line
system. î€€e ampliï¬er will have a voltage gain of Ë™10.
Solution:
In order to have no reï¬‚ections at the load, the input resistance of the ampliï¬er must be
50 . î€€e only ampliï¬er topologies that have small input resistance while maintaining a voltage
gain are the common-base and common-gate conï¬gurations. Of these two, the common-base
conï¬guration is much more common: the common-base conï¬guration is chosen for this design.
Assume typical transistor parameters:
Ë‡F D 150;
VA D 160:
î€€e basic topology of the common-base receiving circuit is shown below. Note that the source is an
AC source with an output resistance matched to the characteristic impedance of the transmission
line.
5SBOTNJTTJPO -JOF
Zo D  ÃŠ
Re
Rb
Rc
Rb
vo
CV$$
3FDFJWJOH
"NQMJmFS
 ÃŠ
C
 vs
RJO

5.13. CONCLUDING REMARKS
399
î€€e expressions for the input resistance and voltage gain of a common-base ampliï¬er are found
in Table 5.5:
Ri D hie C Rb
hfe C 1
and
AV D
hfeRc
hie C Rb
:
î€€e design requirement for a 50  implies that:
Rin D Re==Ri D Re==hie C Rb
hfe C 1
50 D Re==hie C Rb
hfe C 1 D Re==
 hfe C 1
  Vt
Ic
C Rb
hfe C 1
D Re==
Vt
Ic
C
Rb
hfe C 1

:
î€€e choice of Rc is somewhat arbitrary: 50  is the lower limit with large values limiting the
symmetrical swing of the ampliï¬er. Choose Re D 100 . î€€e quiescent collector current can also
be somewhat arbitrarily chosen (the input resistance requirement and the previous choice of Rc
place a lower limit of 0.26 mA on Ic).
Choose Ic D 2 mA. î€€is choice constrains Rb:
50 D 100==
26 mV
2 mA C Rb
151

)
Rb D 13:137 k:
With this bias condition the h-parameters of the BJT are given by:
hfe D Ë‡F D 150
hie D .Ë‡F C 1/Vt
Ic
D 151.13/ D 1:963 k
h 1
oe D VA
Ic
D 160 V
2 mA D 80 k:
î€€e design requeriment for a gain of 10 yields the value of the collector resistor:
10 D
hfeRc
hie C Rc
D 150Rc
15:1 k
)
Rc D 1:007 k  1:01 k
(standard value).
For DC conditions, the transmission line acts as a short circuit. î€€us, the eï¬€ective emitter resistor
is the parallel combination of the source output resistance and Re:
Re.eff/ D 50==Re D 33:33 :
In order to achieve maximum output swing the power supply must be chosen so that the maximum
collector current is double the quiescent collector current:
VCC > 4 mA .Re.eff/ C Rc/ D 4:173 V:

400
5. SINGLE TRANSISTOR AMPLIFIERS
Choose VCC D 5 V.
î€€e only unknown component values are the base resistors Rb1 and Rb2. î€€ese are determined
in the usual fashion:
Rb1Rb2
Rb1 C Rb2
D Rb D 13:137 k
and
Rb2
Rb1 C Rb2
5 D Vbb D .Ë‡F C 1/Ic
Ë‡F
Re.eff/ C 0:7 C
RbIc
Ë‡F C 1 D 0:94023 V:
Dividing the upper equation by the lower equation results in:
Rb1
5 V D 13:137 k
0:94013 V
)
Rb1 D 69:87 k  69:8 k
(standard value)
and
Rb2 D
 1
Rb
 1
Rb1
 1
D 16:18 k  16:2 k
(standard value):
Commponent Summary:
Common-base ampliï¬er: BJT parameters: Ë‡F D 150, VA D 160 V.
Rb1 D 69:8 k
Rb2 D 16:2 k:
Rc D 1:01 k
Re D 100 
VCC D 5 V:
5.14
PROBLEMS
5.1.
Determine the h-parameters for the given two-port network.
C
C
 I
:V
I
 ÃŠ
 ÃŠ
 ÃŠ
 V
5.2.
A two port network has the following y-parameters:
y11 D 0:03 S
y12 D 0:00001 S
y21 D 0:05 S
y22 D 0:02 S:
Determine the equivalent circuit representation of the two port network.

5.14. PROBLEMS
401
5.3.
î€€e h-parameter representation for a BJT in a particular common-emitter application is:
hie D 1:2 k
hre D 0:1 mV=V
hfe D 150
hoe D 10 S:
Determine the equivalent BJT g-parameters for this application.
5.4.
A Silicon BJT is described by Ë‡F D 160 and VA D 120 V. Determine hie; hfe, and hoe for
the following quiescent conditions:
(a) Ic D 2 mA
(b) Ic D 0:5 mA
5.5.
Determine the signiï¬cant BJT h-parameters when operating in the given circuit.
Ë‡F D 
 ÃŠ
: LÃŠ
 LÃŠ
 7
 LÃŠ
5.6.
A transistor with Ë‡F D 200 is used in the circuit shown. Assume the capacitors are inï¬-
nite.
(a) Determine the quiescent conditions for the transistor.
(b) Determine the BJT h-parameters.
(c) Determine the AC circuit parameters:
Av D vo=vi
Ri; as shown
Ro; as shown:

402
5. SINGLE TRANSISTOR AMPLIFIERS
vo
: LÃŠ
 7
 LÃŠ
 ÃŠ
 ÃŠ
: LÃŠ
C
 vi
 ÃŠ
Ri
Ro
5.7.
Complete the design by ï¬nding the value for RE to establish the given quiescent condi-
tions. Draw the midband small signal equivalent circuit for the circuit below. Determine
the appropriate h-parameters for the model and ï¬nd midband input resistance Rin, output
resistance Rout, and voltage gain of the circuit.
Assume that VBE D 0:7 V and Ë‡F D 200.
Q
/"
RE
CE
RC
 ÃŠ
IC D  N"
 7
RB
 LÃŠ
vi
Ci
vo
Co
RJO
RPVU
5.8.
For the common-collector circuit shown, assume a Silicon BJT with Ë‡F D 75.

5.14. PROBLEMS
403
(a) Determine the value of RB so that IC D 7 mA
(b) Determine the ampliï¬er performance parameters
AI D io=ii
Av D vo=vi
Ri; as shown
Ro; as shown:
RB
 7
i
vi
vo
 LÃŠ
io
Ri
Ro
5.9.
Complete the design by ï¬nding the value for RB so that the quiescent IC D 2 mA. De-
termine the quiescent voltages and currents. Draw the midband small-signal equivalent
circuit for the circuit below, and determine the midband input resistance Rin, output
resistance Rout, and voltage gain of the circuit.
Assume that VBEQ D 0:7 V and Ë‡F D 180.
Q
RB
RC
 LÃŠ
 7
vi
vo
RE
 LÃŠ
RJO
RPVU

404
5. SINGLE TRANSISTOR AMPLIFIERS
5.10. Draw the midband small-signal equivalent circuit for the circuit below. Find the expres-
sions for the midband input resistance Rin, output resistance Rout, and voltage gain of the
circuit.
Q
RE
RC
V$$
RB
RB
CB
vi
Ci
vo
Co
RJO
RPVU
5.11. Complete the design of the circuit below for Rin D 1:5 k and determine the quiescent
currents and voltages. Draw the midband small signal equivalent circuit. Determine the
appropriate h-parameters for the small signal model and ï¬nd the midband voltage gain,
input resistance Rin, and output resistance Rout. Assume that
VBEQ D 0:7 V; Ë‡F D 150; IC D  2 mA:
Q
RE
CE
RC
: LÃŠ
IC
RB
 LÃŠ
vi
vo
RB
 7
RJO
RPVU
5.12. Complete the design of the circuit below and draw the midband small signal equivalent
circuit. Determine the quiescent currents and voltages. Draw the small signal equivalent
circuit. Determine the appropriate h-parameters for the small signal model and ï¬nd the
midband voltage gain, input resistance Rin, and output resistance Rout.

5.14. PROBLEMS
405
Q
/"
RE
 LÃŠ
  7
IC D : N"
RB
vi
Ci
RC
 LÃŠ
 7
vo
Co
RJO
RPVU
5.13. For the circuit shown:
(a) Find the quiescent currents and voltages.
(b) î€€e overall midband voltage gain Avs, Rin, and Rout.
(c) î€€e maximum symmetrical swing and corresponding maximum peak-to-peak input
signal.
Assume the following transistor parameters:
Ë‡F D 220; VBE D 0:7 V:
All capacitors are suï¬ƒciently large to have small reactances.

406
5. SINGLE TRANSISTOR AMPLIFIERS
Q
RE
 LÃŠ
CE
RL
 LÃŠ
C
vo
RC
 LÃŠ
IC
V$$
 7
RB
 LÃŠ
RB
: LÃŠ
vi
RS
 ÃŠ
C
RJO
RPVU
5.14. For the circuit shown:
(a) Find the quiescent currents and voltages.
(b) Determine the overall midband voltage gain, Avs, and the input and output resis-
tances, Rin, and Rout.
(c) î€€e maximum symmetrical output voltage swing and corresponding maximum
peak-to-peak input signal.
Assume the following transistor parameters in SPICE: BF D 180, VA D 100, IS D 6.8 F.
Q
RE
 LÃŠ
RC
 LÃŠ
V$$
 7
RB
 LÃŠ
RB
: LÃŠ
CB
vi
Ci
Co
vo
RL
: LÃŠ
RJO
RPVU

5.14. PROBLEMS
407
5.15. For the ampliï¬er circuit shown:
(a) Complete the design of the common-base BJT ampliï¬er shown below for a bias
stability of 1% change in IC for a 10% change in Ë‡F . î€€e pnp transistor parameters
are:
VA D 150 V
and
Ë‡F D 120:
(b) Determine the midband voltage gain of the ampliï¬er.
(c) Find the input resistance, Rin, and output resistance, Rout.
Q
RC
 LÃŠ
 V$$
  7
vo
CO
RE
: LÃŠ
V&&
C 7
CS
vs
RB
CB
RJO
RPVU
5.16. Design a non-inverting ampliï¬er with a gain of 10 < Av < 25 with an input resistance
of 50  Ë™ 20% and an output resistance of 600  Ë™ 20%. Use a 2N3906 pnp BJT with
the characteristic curves found in the appendix. Determine the maximum undistorted
output signal for the design and the corresponding input signal. Available power supply
voltages: Ë™12 V.
5.17. An ampliï¬er with low input resistance and moderate voltage gain is to be developed from
the self-bias circuit shown.
(a) Indicate the proper input and output terminals to meet the design goals. Insert
appropriate bypass capacitors to improve the performance characteristics.
(b) Determine the voltage gain and input resistance of the design.

408
5. SINGLE TRANSISTOR AMPLIFIERS
Ë‡F D 
 ÃŠ
: LÃŠ
 LÃŠ
 7
 LÃŠ
5.18. Design an impedance buï¬€er/transformer using a 2N2222 npn BJT. î€€e speciï¬cations for
the buï¬€er/transformer are:
Input resistance:
12 k Ë™ 20%
Output resistance:
51  Ë™ 20%
Available power supply voltages:
Ë™12 V:
Determine the voltage and current gains of the circuit.
5.19. î€€e ampliï¬er shown was supposed to have been designed for a voltage gain
Avs D  33 Ë™ 20%:
However, its output is vo D 0 for all input voltages vi. Something is wrong with this
ampliï¬er. î€€e transistor parameters are:
Ë‡F D 180; VBE D 0:7 V:
All capacitors are suï¬ƒciently large to have small reactances.
(a) Why doesnâ€™t the ampliï¬er work properly?
(b) Re-design the bias network for the new quiescent conditions by solving for IC from
hie using the small-signal model with
Avs D vo
vs
D  33:
î€€ere is no speciï¬cation on Rin.
(c) Determine Avs; Rin, and Rout.

5.14. PROBLEMS
409
(d) Determine the maximum symmetrical output voltage swing and corresponding
maximum peak-to-peak input signal.
Q
RE
 ÃŠ
RE
 LÃŠ
CE
RL
 LÃŠ
C
vo
RC
 LÃŠ
IC
V$$
 7
RB
 LÃŠ
RB
 ÃŠ
vi
RS
 ÃŠ
C
RJO
RPVU
5.20. Table 5.8 itemizes several alternate expressions for the determination of the mutual
transconductance, gm, for ï¬eld eï¬€ect transistors. Show the equivalence of the various
forms for each type of FET.
5.21. Given a JFET with parameters:
VPO D  4 V
IDSS D 10 mA
VA D 120 V
operating in the circuit shown.
(a) Determine the FET small-signal parameters.
(b) Determine the ampliï¬er small-signal performance characteristics in its midband
frequency range.

410
5. SINGLE TRANSISTOR AMPLIFIERS
 LÃŠ
 .ÃŠ
C
 vs
vo
 LÃŠ
 7
5.22. Find the midband voltage gain for the circuit shown. î€€e n-channel JFET parameters
are:
IDSS D 7 mA; VPO D 4 V; and VA D 120 V:
Q
: LÃŠ
 LÃŠ
 C
CS
C
CO
: LÃŠ
ID
C 7
vs
 vo
C
 V%4
5.23. Complete the design of the n-channel depletion MOSFET circuit to achieve a Qpoint:
ID D 1 mA, and VDS D 4 V.
Draw the midband small signal model and ï¬nd midband input resistance Rin, output
resistance Rout, and voltage gain of the ampliï¬er.
î€€e MOSFET parameters are:
VA D 100 V; IDSS D 8 mA and VPO D  2 V:

5.14. PROBLEMS
411
RS
RG
 LÃŠ
vi
Ci
vo
CO
RD
ID
C 7
CS
C
 V%4
RJO
RPVU
5.24. î€€e MOSFET ampliï¬er circuit shown is to be designed for a midband voltage gain of
 8. î€€e circuit is to be biased for the following quiescent condition:
ID D 5 mA
VDS D 5 V:
î€€e transistor parameters are:
IDSS D 8 mA
VPO D  3 V
VA D 60 V:
Complete the design.
RS
 LÃŠ
vo
RD
 7
Rg
Rg
C
 vs

412
5. SINGLE TRANSISTOR AMPLIFIERS
5.25. Complete the design of the MOSFET circuit shown so that
ID D 4 mA
and
VDS D 5 V:
î€€e MOSFET parameters are:
IDSS D 5 mA; VPO D  3 V
VA D 100 V:
Find the voltage gain, Avs D vo
vi ; Rin, and Rout.
Use SPICE to verify the DC conditions, midband voltage gain, Rin, and Rout of the
ampliï¬er. All capacitors are suï¬ƒciently large to have small reactances.
R44
 LÃŠ
C44
RL
 LÃŠ
Co
RD
ID
RG
RG
 LÃŠ
 C
CS
C
C 7
 C
 V%4
vi
vo
RJO
RPVU
5.26. Complete the design of the ampliï¬er shown to establish operation at VGS D VDS D 2VT
with equal values of RS and RD. î€€e input resistance, Rin, is 730 k Ë™ 5%. î€€e n-
channel enhancement MOSFET parameters are:
VT D 1:5 V
K D 0:5 mA=V2:
VA D 100 V:
(a) Find ID and VDS
(b) Find RS; RD; RG1, and RG2.
(c) Determine the midband voltage gain of the ampliï¬er.

5.14. PROBLEMS
413
Q
R44
C44
vo
Co
RD
ID
RG
RG
vs
CS
V%%
C 7
C
 V%4
 V44
  7
RJO
5.27. Complete the design of the common-gate ampliï¬er so that ID D  1 mA. Determine the
quiescent voltages and currents, the voltage gain, Avs D vo
vs ; Rin, and Rout.
î€€e FET parameters of interest are: IDSS D 6 mA,
VPO D 2:5 V;
VA D 100 V:
Q
R44
V44
C 7
RD
 LÃŠ
RG
 LÃŠ
RG
: LÃŠ
CG
vs
RS
 ÃŠ
CS
Co
vo
RL
: LÃŠ
RJO
RPVU
5.28. Design a non-inverting ampliï¬er with midband voltage gain Avs  2 and output resis-
tance, Rout D 1 k Ë™ 20%, input resistance, Rin D 100  Ë™ 25  using the 2N5461 p-
channel JFET. î€€e 2N5461 speciï¬cation sheet is found in the appendix. Use the typical

414
5. SINGLE TRANSISTOR AMPLIFIERS
values of the parameters: that is, use the average of the maximum and minimum values,
unless only maximum or minimum values are given. î€€e Gate-Source Cutoï¬€Voltage,
VGS.off/, speciï¬cation is equivalent to FET pinch-oï¬€voltage, VPO, and the Output Con-
ductance, Re.Vos/, speciï¬cation is equivalent to gd.
(a) What is the quiescent condition of the JFET?
(b) Conï¬rm the design using SPICE.
5.29. î€€e ampliï¬er shown has, as its output, vo D 0 for all input voltages vi. Something is
wrong with this ampliï¬er. î€€e 2N5484 transistor parameters are given on the speciï¬ca-
tion sheet found in the appendices. Use the typical values of the parameters: that is, use
the average of the maximum and minimum values, unless only maximum or minimum
values are given. î€€e Gate-Source Cutoï¬€Voltage, VGS.off/, speciï¬cation is equivalent to
FET pinchoï¬€voltage, VPO, and the Output Conductance, Re(Vos), speciï¬cation is equiv-
alent to gd.
R44
 LÃŠ
R44
 LÃŠ
RG
 LÃŠ
vs
RS
 ÃŠ
CS
vo
Co
RD
: LÃŠ
ID
CV%%
C 7
C44
C
 V%4
RJO
RPVU
All capacitors are suï¬ƒciently large to have small reactances.
(a) Why doesnâ€™t the ampliï¬er work properly?
(b) Re-design the bias network for the new quiescent conditions of ID D 1 mA and
VDS D 4 V.

5.14. PROBLEMS
415
(c) Determine Avs; Rin, and Rout. Use SPICE to verify the DC conditions, midband
voltage gain, Rin, and Rout of the ampliï¬er.
(d) Determine the maximum symmetrical output voltage swing and corresponding
maximum peak-to-peak input signal.
5.30. What is the midband voltage gain and output resistance of a common-drain ampliï¬er
when the output is taken from the source of the re-designed circuit in the previous prob-
lem? What are the new quiescent conditions, midband voltage gain, input resistance,
and output resistance of the common-drain ampliï¬er if RSS1 D 2:7 k; RSS2 D 0 , and
CSS?
5.31. Design a circuit to bias an n-channel depletion MOSFET described by: VA D
100 V; IDSS D 9 mA, and VPO D  3 V using the â€œbootstrappingâ€ conï¬guration shown.
î€€e design speciï¬cations require that ID D 2 mA and VDS D 3 V. î€€e â€œbootstrappingâ€
bias technique is used to preserve the high input resistance of the circuit. Draw the mid-
band small signal model and ï¬nd midband input resistance Rin, output resistance Rout,
and voltage gain of the ampliï¬er.
C
 V%4
RD
ID
CV%%
C 7
RS
RG
 LÃŠ
RG
 LÃŠ
RG
 LÃŠ
vi
Ci
vo
Co
RJO
RPVU
5.32. Assume an n-channel depletion type MOSFET with parameters:
IDSS D 9 mA
VPO D  4:5 V
VA D 140 V:

416
5. SINGLE TRANSISTOR AMPLIFIERS
Determine the midband AC voltage gain,
Av D vo
vi
:
Note: this circuit is not one of the topology types for which simple AC parameter expres-
sions have previously been determined. î€€e gain must be derived from the AC transistor
model inserted into the circuit.
vo
: LÃŠ
 7
 ÃŠ
 ÃŠ
: .ÃŠ
C
 vi
5.33. î€€e common-emitter ampliï¬er with constant current source biasing shown does not meet
the required design speciï¬cations. î€€e speciï¬cations are:
Q1 W
IC D 2 mA; VCE D 3 V; for a power dissipation of 6 mW for the BJT.
Ë‡F D 220
VBE D 0:7 V
Q2 W
VT D 2 V
K D 500 A=V2:
All capacitors are suï¬ƒciently large to have small reactances.
(a) Why does the circuit not meet speciï¬cations?
(b) Re-design the ampliï¬er to meet the speciï¬cations.
(c) Find the voltage gain, and input and output resistances.

5.14. PROBLEMS
417
(d) Estimate the total power dissipated.
C
 V$&
Q
C
 V%4
RE
 LÃŠ
CE
v
Co
RC
 LÃŠ
IC
V$$
 7
RB
 LÃŠ
vi
Ci
RJO
RPVU
5.34. î€€e common-collector buï¬€er ampliï¬er (using Q1) shown does not meet the required
design speciï¬cations. î€€e FET Q2 forms a constant current source. î€€e speciï¬cations are:
IC D 2 mA; Q1 maximum DC power dissipation: 15 mW.PD D IC; VCE  15 mW/.
î€€e transistor parameters are:
Q1 W
Ë‡F D 120; VBE D  0:7 V:
Q2 W
K D 500 A=V2; VT D  2 V:
All capacitors are suï¬ƒciently large to have small reactances.
(a) Why does the circuit shown not meet the speciï¬cations?
(b) Re-design the bias network to fulï¬ll the design speciï¬cations. Find the new quies-
cent currents and voltages VDSQ2; IDQ2; VGSQ2; ICQ1; VCEQ1, and IBQ1. (Hint: Design
for IC D  2 mA and VEC < 7:5 V, and alter RD and RB.)
(c) What is the total (DC) power dissipation?
(d) Determine the new overall midband voltage gain, Avs D vo
vss ; Rin, and Rout.

418
5. SINGLE TRANSISTOR AMPLIFIERS
Q
IC
Q
RD
 ÃŠ
  7
Co
vo
RE
: LÃŠ
C 7
C44
R44
: LÃŠ
vTT
RB
 LÃŠ
RJO
RPVU
5.35. Determine the proper connection for vo, resistor values, and a power supply, VDD, such
that the following design goals are satisï¬ed:
Rin D 50 k
Rout D 10 k

as shown on diagram.
jAvj D
Ë‡Ë‡Ë‡Ë‡
vo
vi
Ë‡Ë‡Ë‡Ë‡ D 7:0;
with quiescent drain current, Id D 2 mA.
Assume an n-channel JFET with:
IDSS D 5 mA
VPO D  4 V
VA D  100 V:
Rd
V%%
Rs
Rg
Rg
C
 vi
vo
RJO
RPVU

5.14. PROBLEMS
419
5.36. For the circuit shown, the BJT has parameters,
Ë‡F D 150
VA D 250 V:
(a) Determine values of the unknown resistors such that maximum symmetrical swing
of the output, vo, will occur. It is required that the input resistance, Rin  24 k.
(b) Using the values found above, determine the voltage gain
Av D vo
vi
;
and the output resistance Rout.
 LÃŠ
 ÃŠ
vo
Rb
vi
Rb
 7
RJO
RPVU
5.37. Complete the design of the circuit shown for maximum symmetrical collector current
swing. Let Ë‡F D 180; V D 0:7 V, use the â€œrule of thumbâ€ relationship between RE
and RB for stable operation (1% change in IC for 10% change in Ë‡F ). Determine the
quiescent conditions.

420
5. SINGLE TRANSISTOR AMPLIFIERS
Q
RE
 LÃŠ
CE
RC
 LÃŠ
IC
V$$
 7
RB
vS
RB
vO
5.38. Design an inverting ampliï¬er with a gain of 35 < jAvj < 45 with an input resistance of
12 k Ë™ 20% and an output resistance of 3:5 k Ë™ 20%. Use a 2N2222 BJT and design
for maximum symmetrical swing. Available power supply voltages: C15 V.
How will the performance of the ampliï¬er be altered if an emitter degenerative resistor
(an emitter resistor that is not bypassed with a capacitor) of 51  is used in the circuit?
5.39. Complete the design of the circuit shown for maximum symmetrical swing in the mid-
band frequency range. î€€e circuit is required to have a bias stability of 1% change in IC
for a 10% change in Ë‡F . î€€e transistor has a Ë‡F D 180 and VA D 200 V.

5.14. PROBLEMS
421
Q
RE
 ÃŠ
CE
 C
Co
RC
 LÃŠ
IC
RB
RB
 C
CS
V$$
C 7
C
 V$&
vo
vs
5.40. Complete the design of the circuit shown for maximum symmetrical swing in the mid-
band frequency range. î€€e circuit is required to be have a bias stability of 1% change in
IC for a 10% change in Ë‡F . î€€e pnp BJT has a Ë‡F D 120 and VA D 120 V.
Q
RE
 ÃŠ
CE
 C
CO
RC
 LÃŠ
IC
RB
RB
 C
CS
 V$$
  7
C
 V$&
RL
 LÃŠ
vo
vs
5.41. Designing for maximum symmetrical swing using FETs is challenging due to the de-
pendence of the minimum linear voltage on quiescent conditions. For a FET this voltage

422
5. SINGLE TRANSISTOR AMPLIFIERS
occurs at the transition between the ohmic and saturation regions. For the circuit ap-
plication shown, complete the design so that maximum symmetrical swing is achieved.
Explain your methodology for determining the Q-point.
î€€e FET is described by:
K D 1 mA=V2
VTO D 1:2 V
VA D 110 V:
Q
 ÃŠ
CS
vo
CO
: LÃŠ
RG
RG
vi
CJO
V%%
C 7
: LÃŠ
REFERENCES
[1] Colclaser, R. A. and Diehl-Nagle, S., Materials and Devices for Electrical Engineers and
Physicists, McGraw-Hill Book Company, New York, 1985.
[2] Ghausi, M. S., Electronic Devices and Circuits: Discrete and Integrated, Holt, Rinehart and
Winston, New York, 1985.
[3] Gray, P. R., and Meyer, R. G., Analysis and Design of Analog Integrated Circuits, 3rd. Ed.,
John Wiley & Sons, Inc., New York, 1993.
[4] Millman, J., Microelectronics, Digital and Analog Circuits and Systems, McGraw-Hill Book
Company, New York, 1979.
[5] Sedra, A. S. and Smith, K. C., Microelectronic Circuits, 3rd.

423
C H A P T E R
6
Multiple-Transistor Ampliï¬ers
Previous discussions of transistor ampliï¬ers have shown that single transistor ampliï¬ers have a
wide range of possible design characteristics described by the principal performance characteris-
tics: voltage and current gain; input and output resistance. î€€ere are, however, many circumstances
when the desired overall performance characteristics for an ampliï¬er cannot be met by a single
transistor ampliï¬er. î€€at is, the required combination of ampliï¬cation, input resistance, and out-
put resistance may be beyond the capability of a single transistor ampliï¬er. In these circumstances
it is necessary to employ ampliï¬ers that use more than a single transistor.
î€€e obvious approach to changing ampliï¬er performance characteristics is to cascade (con-
nect the output of a given stage directly into the input of the following stage) single transistor am-
pliï¬ers. In this manner, additional gain or the modiï¬cation of input/output resistance can be easily
accomplished. î€€is simple approach to multiple transistor ampliï¬ers is discussed in Section 6.1. A
major drawback to this approach is the relatively high number of electronic components necessary
to accomplish a design. In addition, if the simple stage are coupled with capacitors (a common
practice to decouple the DC bias conditions of each stage), the low frequency performance of the
ampliï¬er can be severely degraded.
Several transistor cascades are commonly packaged as a single unit. Most common among
these cascade types are the Darlington conï¬gurations. î€€ese cascade conï¬gurations have the ad-
vantage of simple external bias circuitry, high performance, and DC coupling of stages. Analysis
of these types is discussed in Section 6.2.
Diï¬€erential ampliï¬ers are another type of high-performance multiple transistor ampliï¬er.
î€€ey commonly are based on the high gain of emitter-coupled and source-coupled transistor
ampliï¬ers. Operational ampliï¬ers are a common form of diï¬€erential ampliï¬er that typically have
emitter-coupled or source-coupled ampliï¬ers as input stages.
In addition, the practice of biasing transistor ampliï¬ers with transistor current sources will
be explored in this Chapter. î€€is bias technique is particularly suited to integrated ampliï¬ers con-
tained on a single semiconductor chip where transistors are more practical and economic devices
than resistors.
Active (as opposed to resistive) loads will be explored as a means of increasing gain and
modifying output resistance without the use of extremely large resistors and power supplies.

424
6. MULTIPLE-TRANSISTOR AMPLIFIERS
6.1
MULTISTAGE AMPS USING SIMPLE STAGES
CASCADED
Among the many multistage connections possible in large ampliï¬ers, the cascade connection is
the most simple. In a cascade connection, the output voltage and current of an ampliï¬er stage are
passed directly to the input of the next ampliï¬er stage. A two-stage cascade-connected ampliï¬er
is represented by Figure 6.1. In this ampliï¬er, the outputs, vo1 and io1, of the ï¬rst ampliï¬er stage
become the inputs, vi2 and ii2, to the second stage without any modiï¬cation. For the discussions
in this section, it is assumed that each of the ampliï¬er stages consists of one of the simple single-
transistor ampliï¬ers described in Chapter 5.Â¹
"NQMJmFS
4UBHF 
"NQMJmFS
4UBHF 
ii
C
 io
C
 C
 vs
Rs
ii
C
 io
C
 vi
vo
vi
vo
RMPBE
Ri
Ro
Figure 6.1: An ampliï¬er consisting of two cascaded stages.
î€€e advantage of cascade-connected ampliï¬ers becomes apparent in the analysis procedure.
î€€e overall voltage gain, for example, of the ampliï¬er of Figure 6.1 is given by the ratio of the
load voltage to the source voltage:
AV D vo2
vs
:
(6.1)
A simple progression through the stages of the ampliï¬er expands this expression to more familiar
expressions:
AV D vo2
vs
D
vo2
vi2
 vi2
vo1
 vo1
vi1
 vi1
vs

D .AV 2/ .1/ .AV 1/

Ri
Ri C Rs

;
(6.2)
where
AV 1 D the voltage gain of the ï¬rst ampliï¬er stage, and
AV 2 D the voltage gain of the second ampliï¬er stage.
î€€e total voltage gain of a cascade-connected ampliï¬er can be expressed as a product of the gains
of the individual stages and simple voltage divisions. î€€e beauty of cascade-connected ampliï¬ers
comes in the second of the multiplicative terms of Equation (6.2): it is an expression of identity,
and consequently can be eliminated from consideration. î€€e expressions for the gains of the
individual stages were developed in Chapter 5 and may be used directly in calculating the overall
Â¹More complicated individual stages may be cascade-connected. î€€e restriction of individual stages to simple single-transistor
is for demonstration purposes only: later sections will include more complicated stages that are cascade-connected.

6.1. MULTISTAGE AMPS USING SIMPLE STAGES CASCADED
425
gain. It is, however, important to note that each stage presents a load to the previous stage: its input
resistance is part of the total load that is apparent to a previous stage. In a similar fashion the
current gain of a cascade-connected ampliï¬er is the product of the current gains of the individual
stages and simple current divisions. Again the individual stages interact, and the expressions for
current gain must include the eï¬€ects of that interaction. Total input resistance, Ri, or total output
resistance, Ro, may also be modiï¬ed by the interaction of individual stages.
Example 6.1
î€€e two-stage cascade-connected ampliï¬er shown is comprised of two identical ampliï¬er stages.
î€€e two Silicon BJTs have characteristic parameters:
Ë‡F D 150
VA D 350:
î€€e circuit resistors are given as:
Rb11 D Rb12 D 82 k
Rc1 D Rc2 D 2:2 k
Rb21 D Rb22 D 12 k
Re1 D Re2 D 430 
Rs D 100
Rload D 2:7 k:
î€€e power supply voltage is: VCC D 15 V.
Determine the AC voltage and current gain (from the source to the load) and the input
and output resistances (as shown) for this ampliï¬er.
Q
Re
Rb
Rc
Rb
C
 vs
Rs
Q
Re
Rb
Rc
Rb
V$$
RMPBE
vo
Ri
Ro
Solution:
î€€e determination of the performance of multistage ampliï¬ers follows the same basic steps
that were derived in Chapter 5:

426
6. MULTIPLE-TRANSISTOR AMPLIFIERS
1 Model the transistors with an appropriate DC model (circuit or analytic).
2 Determine the circuit quiescent (DC) conditions - verify active region for BJTs or saturation
region for FETs.
3 Determine the transistor AC model parameters from the quiescent conditions.
4 Create an AC equivalent circuit.
5 Determine the AC performance of each ampliï¬er stage by:
(a) replacing the transistors by their respective AC models, or
(b) using previously derived results for the circuit topology.
5a Combine the stage performance quantities to obtain total ampliï¬er performance.
6 Add the results of the DC and AC analysis to obtain total circuit performance.
Only the ï¬fth step has been modiï¬ed to reï¬‚ect the new condition that several stages may
comprise the total ampliï¬er.
Beginning with the ampliï¬er stage containing Q1, the DC equivalent circuit, after replac-
ing the base circuit with its î€€Ã©venin equivalent as is shown:
 ÃŠ
: 7
: LÃŠ
: LÃŠ
 7
î€€e base and collector currents are calculated to be:
IB D
1:915   0:7
10:47 k C 151 .430/ D 16:11  A
and
IC D 150 IB D 2:417 mA:

6.1. MULTISTAGE AMPS USING SIMPLE STAGES CASCADED
427
VCE must be checked to verify that the BJT is in the forward-active region:
VCE D 15   IC .2 :2k/   151
150IC .430/ D 8:64 V  0:2 V:
After veriï¬cation, the BJT h-parameters can be determined:
hfe D 150;
hie D 151  Vt
jICj D 1:624 k
and
hoe D
Ë‡Ë‡Ë‡Ë‡
IC
VA
Ë‡Ë‡Ë‡Ë‡ D
1
144:8 k:
In this ampliï¬er the two stages are identically biased. Consequently, the BJT quiescent conditions
in each ampliï¬er stage and the resultant BJT h-parameters are the same. When the stages are not
identical, the bias conditions and transistor parameters must be obtained for each stage.
î€€e AC equivalent circuit for the two-stage ampliï¬er is shown below:
Q
Re
C
 vs
Rs
Rb
Rc
Rb
Re
Q
Rc
vo
RMPBE
Ri
Ri
Ri
Ro
where
Rb1 D Rb11==Rb21 D 10:47 k; and Rb2 D Rb12==Rb22 D 10:47 k:
î€€is AC model depicts a cascade-connected ampliï¬er consisting of two common-emitter with
emitter-resistor ampliï¬er stages. î€€e performance characteristics for simple BJT ampliï¬er stages
is given in Table 5.7: the characteristics will be reproduced here.Â² î€€e input resistance of a CE C
Re ampliï¬er stage is:
Ri D hie C .hfe C 1/Re:
Since the stages are identical .Re1 D Re2/:
Ri1 D Ri2 D 1:624 k C .151/430 D 66:55 k:
î€€e total ampliï¬er input resistance is the parallel combination of the ï¬rst stage bias resistors and
input resistance:
Ri D Rb1==Ri1 D 10:47 k==66:55 k D 9:0467 k  9:05 k:
Â²î€€e BJT parameter 1=hoe is suï¬ƒciently large in comparison to the other circuit resistances that it has been ignored in all
calculations.

428
6. MULTIPLE-TRANSISTOR AMPLIFIERS
î€€e total ampliï¬er output resistance is the output resistance of the second stage:
Ro D Ro2  Rc2 D 2:2 k:
î€€e voltage gain for a CE C Re ampliï¬er is:
AV D
 hfeRc
hie C
 hfe C 1

Re
D  hfeRc
Ri
:
î€€e only quantity yet undetermined in this gain expression is Rc, the total resistance connected
to the collector terminal of the ampliï¬er stage BJT. For the ï¬rst ampliï¬er stage, Rc is the parallel
combination of Rb2; Rc1, and the input resistance to the second stage, Ri2. For the second stage,
Rc is the parallel combination of Rc2 and Rload. Notice that even though the ampliï¬er stages are
identical, the diï¬€erent loading of each stage produces a variation in some of the stage performance
characteristics. î€€e voltage gains for each ampliï¬er stage is calculated to be:
AV 1 D  150 .2:2==10:47==66:55/
66:55
D  3:9887;
and
AV 2 D  150 .2:2==2:7/
66:55
D  2:7323:
î€€e overall voltage gain is given by the product of the individual stage gains and a voltage division
at the input, as originally derived in Equation (6.2):
AV D vo
vs
D .AV 2/ .Av1/

Ri
Ri C Rs

D . 3:9887/ . 2:7323/

9:05
9:05 C 0:1

 10:8:
î€€e current gain can be derived from the voltage gain and the various resistances:
AI D
iload
isource
D
iload
vo
 vo
vs
  vs
isource

D

1
Rload

.AV / .Ri C Rs/  36:5:
All required ampliï¬er performance characteristics have been calculated: the problem statement
in this example does not require that AC and DC performance be added.
While the capacitive coupling of ampliï¬er stages has its primary advantage in the decou-
pling of the individual stage quiescent conditions, there are disadvantages that must be considered.
î€€e addition of capacitors may seriously degrade the low-frequency response of an ampliï¬er. In
addition, the decoupling of quiescent conditions necessitates the individual biasing of each tran-
sistor into the forward-active (for BJTs) or saturation (for FETs) regions. Individual biasing can
signiï¬cantly increase the numbers of bias elements (in discrete ampliï¬ers these elements are usu-
ally resistors) which will increase the size, cost, and power consumption of an ampliï¬er. It is
therefore advantageous, whenever possible, to directly couple ampliï¬er stages. Capacitive cou-
pling of the input source and the load is often unavoidable due to the DC oï¬€sets often necessary
in these simple ampliï¬er stages.
An example of a two-stage cascade-connected ampliï¬er with directly-coupled stages is
shown in Figure 6.2. î€€e bias for the second transistor stage (the BJT for this ampliï¬er) is depen-
dent on the quiescent conditions of the ï¬rst transistor stage. î€€e choice to use dependent biasing

6.1. MULTISTAGE AMPS USING SIMPLE STAGES CASCADED
429
rather than capacitively couple independent stages has eliminated, in this case, two bias resistors
and a capacitor from the design.
Under certain circumstances, is might be possible to eliminate other elements from this
ampliï¬er. î€€e purpose of Rg is to ensure that the quiescent voltage at the gate of Q1 is at zero
potential. If the designer is absolutely sure the input source, vs, has no DC bias, the resistor Rg
and its associated input capacitor could also be eliminated from this design.
Q
Rs
Rg
RPT
C
 vs
Rd
Q
Re
V$$
RMPBE
vo
Ri
Ro
Figure 6.2: A cascade-connected ampliï¬er with direct coupling of stages.
Example 6.2
î€€e two-stage cascade-connected ampliï¬er shown in Figure 6.2 is comprised of two directly-
connected simple stages. î€€e transistors have characteristic parameters:
Ë‡F D 150
VA D 350 V
(Silicon BJT),
and
VPO D  3:5 V
IDSS D 10 mA
VA D 250 V
(FET):
î€€e circuit resistors are given as:
Rg D 1 M
Re D 2:7 k,
Rd D 1:5 k
Ros D 100 ,
Rs D 130 
Rload D 2:2 k .
î€€e power supply voltage is: VCC D 15 V.

430
6. MULTIPLE-TRANSISTOR AMPLIFIERS
Determine the AC voltage and current gain (from the source to the load) and the input and output
resistances (as shown) for this ampliï¬er.
Solution
î€€e quiescent conditions for the FET are determined with the usual expressions relating
ID and VGS in the saturation region:
ID D IDSS

1   VGS
VPO
2
D  VGS
Rs
D 10 mA

1   VGS
 3:5
2
D  VGS
130:
Solving this equation yields the FET quiescent conditions:
VGS D  0:7833 V
ID D 6:025 mA:
î€€e BJT quiescent conditions depend on the DC circuit shown at the right. î€€e base and collector
currents by making a î€€Ã©venin equivalent of the circuit connected to the base of the BJT:
: LÃŠ
IB
: N"
: LÃŠ
V$$
Rth D 1:5 k
Vth D 15   6:025.1:5/ D 5:962:
î€€e BJT base and collector currents are then found to be:
IB D 12:86 A
and
IC D 1:93 mA:
Checking to see if the transistors are in the appropriate regions yields:
VCE D 15   IC.2:7 k/ D 9:79 V  0:2
VDS D 15   1:5 k.ID C IB/   130ID D 5:16 V  VGS   VPO D 2:72:

6.1. MULTISTAGE AMPS USING SIMPLE STAGES CASCADED
431
î€€e transistors are appropriately biased: the transistor AC parameters then are calculated to be:
hfe D Ë‡F D 150
and
hie D .Ë‡F C 1/
 Vt
jICj

D 2:04 k
gm D
2ID
.VGS   VPO/ D 4:435 mA=V;
rd D
Ë‡Ë‡Ë‡Ë‡
VA
ID
Ë‡Ë‡Ë‡Ë‡ D 41:49 k
and
 D gmrd D 184:0:
î€€e AC model for the circuit consists of a common-source ampliï¬er stage followed by a common-
collector stage. î€€e performance parameters for these simple stages were derived in Chap-
ter 4 (Book 1).
Rs
C
 vs
RPT
Rg
Rd
Q
vo
Re
RMPBE
Ri
Ri
Ro
î€€e total input resistance, Ri, is the parallel combination of Rg and the input resistance of the
common-source stage:
Ri D Rg==1 D Rg D 1 M:
î€€e input resistance of the common-collector stage is given by:
Ri2 D hie C .hfe C 1/.Re==Rload/ D 185:1 k:
î€€e gain of the common-source stage is:
AV 1 D
  .Rd==Ri2/
rd C .Rd==Ri2/ C . C 1/ Rs
D  4:085:
î€€e gain of the common-collector stage is:
AV 2 D 1   hie
Ri2
D 0:9890:
î€€e overall gain is given by:
AV D AV 1AV 2

Ri
Ri C Ros

D  4:04:

432
6. MULTIPLE-TRANSISTOR AMPLIFIERS
î€€e current gain can be derived from the voltage gain and the various resistances:
AI D iload
isource
D
iload
vo
 vo
vs
  vs
isource

D

1
Rload

.AV / .Ri C Rs/ D  1840:
î€€e output resistance calculation is the most diï¬ƒcult to perform. î€€e output resistance of the
common-collector stage depends on the output resistance of the common-source stage:
Ro2 D .Ro1==Rd/ C hie
hfe C 1
:
î€€e output resistance of the common-source stage is:
Ro1 D rd C . C 1/Rs D 65:55 k:
î€€erefore,
Ro2 D 23:2 
and the total output resistance is given by:
Ro D Ro2==Re D 23:0 :
6.1.1
DESIGN CHOICES FOR TRANSISTOR CONFIGURATION IN A
CASCADE-CONNECTED AMPLIFIER
î€€e previous example derivations and calculate on of voltage and current gain and input and out-
put resistance apply to any conï¬guration of cascade-connected ampliï¬er. As each stage is added,
the gain expression is increased by only one additional term. î€€e individual stages may be any
of the three BJT or three FET conï¬gurations and any number of these stages may be connected
in any order. î€€ere are, however, design choices that are better engineering practice than other
choices.
î€€e basic reason for choosing a multiple-stage ampliï¬er over a single-stage ampliï¬er are
one or more of the following performance characteristics:
â€¢ increased ampliï¬cation
â€¢ input impedance modiï¬cation
â€¢ output impedance modiï¬cation
Common-emitter and common-source ampliï¬er stages are ideal for increased ampliï¬cation pur-
poses. Each type exhibits signiï¬cant voltage gain and signiï¬cant current gain. In addition, when

6.2. DARLINGTON AND OTHER SIMILAR CONFIGURATIONS
433
cascade-connected, the relatively high input resistance of these stage conï¬gurations does not sig-
niï¬cantly load previous ampliï¬cation stages (voltage gain is a function of the load). Common-base
and common-gate ampliï¬ers exhibit good voltage gain but no current gain. î€€e relatively low in-
put resistance of these stages also produces a gain-reducing load to previous stages. Consequently,
these stages are most useful as low input resistance ï¬rst stages. Common-collector and common-
drain ampliï¬ers have good current gain but no voltage gain. î€€eir relatively high input resistance
allows them to follow a ampliï¬cation stage without seriously decreasing the voltage gain. î€€ese
two conï¬gurations are most useful for low output resistance ï¬nal stages. In summary, the design
choices for a cascade-connected ampliï¬er are usually are based on the following principles:
â€¢ First stage should not be common-collector or common-drain
(a) Low input resistance cases: common-base or common-gate
(b) Other cases: common-emitter or common-source
â€¢ Intermediate stages should be common-emitter or common-source
â€¢ Final stage should not be common-base or common-gate
(a) Low output resistance cases: common-collector or common-drain
(b) Other cases: common-emitter or common-source
Special purpose ampliï¬ers may violate these design principles as seen in Section 6.2.
6.2
DARLINGTON AND OTHER SIMILAR
CONFIGURATIONS
In addition to cascade-connected single-transistor ampliï¬ers, there exist several two-transistor
conï¬gurations that are commonly analyzed and often packaged as signal stages. î€€ese particular
combinations are unusual in that they seem to violate to conï¬guration principles of good ampliï¬er
design as itemized in the last section. î€€e conï¬gurations do, however, produce ampliï¬ers with
speciï¬c, signiï¬cantly-enhanced properties.
Most common among these conï¬gurations are the two Darlington BJT conï¬gurations and
the Cascode conï¬guration. Mixed BJT and FET combinations are currently not as common
as the single-type conï¬gurations. î€€e BiFET (BiCMOS) Darlington seems most promising of
these newer technology combinations.
6.2.1
THE DARLINGTON CONFIGURATIONS
î€€e Darlington two-transistor ampliï¬er conï¬gurations consist of a pair of BJTs connected so that
the emitter of the input transistor couples directly, in an AC sense, into the base of the output
transistor. A DC biasing current source is also commonly present at this transistor interconnection
node. î€€e output is taken at either the collector or the emitter of the second transistor. î€€us,

434
6. MULTIPLE-TRANSISTOR AMPLIFIERS
in a Darlington connected BJT pair, the ï¬rst transistor stage is a common-collector while the
second stage can be either common-collector or common-emitter. Figure 6.3 shows the two basic
Darlington conï¬gurations.Â³
î€€e Darlington Conï¬gurations incorporate an additional transistor so that overall circuit
performance is altered signiï¬cantly:
â€¢ Current Gain is Increased, and
â€¢ Input Resistance is Increased.
î€€ese increases in current gain and input resistance are by a factor of approximately Ë‡F . î€€e exact
change in circuit performance requires careful analysis.
Q
vB
I#JBT
Q
vC
vE
(a)
Q
vB
I#JBT
V$$
Q
vC
vE
(b)
Figure 6.3: Darlington conï¬gurations: (a) Dual common-collector pair; (b) Common-collectorâ€”
common-emitter pair.
It is common practice to analyze these two-transistor pairs as a single subcircuit. î€€is sub-
circuit takes on many of the characteristic properties of a single BJT, modiï¬ed due to the presence
of two transistors. î€€e subcircuit nodes that correspond to the so called â€œcomposite transistorâ€ are
labeled in Figure 6.4 as BC; C C and EC.
î€€e fourth terminal in Darlington subcircuits exists solely for DC biasing. Commercially pack-
aged Darlingtons allow for the fourth terminal in several diï¬€erent ways:
â€¢ by providing a separate external connection (a four terminal package),
â€¢ internally providing for the bias current or voltage source with additional circuitry within
the package (a three terminal package), or,
â€¢ in the case of the bias current source, occasionally eliminating it entirely (a three terminal
package). î€€is case is equivalent to setting the bias current source, IBias, to zero value.
Â³Other slight variations occur. î€€ese variations are due a variety of possible connections for the voltage and current biasing
sources, VCC and IBias.

6.2. DARLINGTON AND OTHER SIMILAR CONFIGURATIONS
435
Q
BC
I#JBT
Q
C C
EC
BC
C C
EC
H)
Figure 6.4: Modeling a dual common-collector darlington pair as a composite transistor.
6.2.2
THE DUAL COMMON-COLLECTOR DARLINGTON
CONFIGURATION
î€€e Dual Common-Collector Darlington Conï¬guration (Figure 6.4) is the most common of the
two Darlington Conï¬gurations: a wide variety of commercial packages of this conï¬guration of
transistors is available. In this conï¬guration, the base of the composite transistor is the base of the
ï¬rst BJT (Q1), the two BJT collectors are connected together to form the composite collector,
and the emitter of the second BJT (Q2) forms the composite emitter. As one might expect, the
composite transistor can operate in all four regions that are usually associated with BJTs: the cut-
oï¬€, saturation, forward-active, and inverse-active regions. Simpliï¬ed models, and their equivalent
circuits, of composite transistor operation in each region are of the same form as those developed
for BJTs in Section 3.4 (Book 1). However, the composite transistor will have characteristic pa-
rameters in each of these regions that vary from typical BJT values.
In the cut-oï¬€region, the composite transistor operates as three terminals with open circuits
between. In order to turn the subcircuit on, both BJT base-emitter junctions must become forward
biased. Since the composite base-emitter consists of two BJT base-emitter junctions, the typical
turn-on base-emitter voltage for this composite transistorâ´ is approximately double that of a single
BJT:
VBE.on/  1:2 V:
(6.3)
î€€e saturation region is modeled by two voltage sources: one modeling the base-emitter terminal
pair and the other modeling the collector-emitter terminal pair. î€€e composite base-emitter is
modeled by two ON BJTs. î€€us, in the saturation region,
VBE.sat/  1:6 V:
(6.4)
â´For simplicity of discussion, all values given in this section will be typical for conï¬gurations using Silicon npn transistors. Dar-
lington pairs constructed with pnp transistors will have similar values with appropriate sign diï¬€erences. î€€ese sign diï¬€erences
are discussed in Chapter 3 (Book 1).

436
6. MULTIPLE-TRANSISTOR AMPLIFIERS
î€€e transition from the saturation region into the forward-active region occurs when the
collector-emitter voltage of Q1 becomes too large. At this collector-emitter voltage, Q2 is in the
forward-active region (VCE > 0:2 V). î€€us, the composite collector-emitter voltage is the sum of
the saturation collector-emitter voltage of Q1 and the forward-active base-emitter voltage of Q2:
VCE.sat/  0:9 V:
(6.5)
î€€e forward-active region is modeled by the ratio of collector current to base current and the base-
emitter voltage. î€€e current ratio can be derived by observing that the composite collector current
is the sum of the individual collector currents:
IC D IC1 C IC2
(6.6)
D Ë‡F1IB1 C Ë‡F 2IB2
D Ë‡F1IB1 C Ë‡F 2 Å’.Ë‡F1 C 1/IB1   IBiasÂ :
(6.7)
For large values of Ë‡F , this expression is commonly approximated as:
IC  Ë‡F1Ë‡F 2IB1   Ë‡F 2IBias:
(6.8)
Incremental changes in the composite collector current are proportional to the product of the BJT
current gains: consequently it can be very large. î€€e composite base-emitter voltage is the sum of
the forward active base-emitter voltages for the two BJTs:
V  1:4 V:
(6.9)
î€€e emitter current is calculated to be:
 IE D .Ë‡F1 C 1/.Ë‡F 2 C 1/IB   .Ë‡F 2 C 1/IBias:
(6.10)
Due to the addition, in the composite transistor, of a fourth terminal with non-zero current, the
current ï¬‚owing out the emitter terminal is, in general, not equal to the sum of the base and emitter
currents.
î€€e inverse-active region is similar to the forward-active region. Darlington circuits rarely
enter into this region since the multiple transistor design brings no beneï¬ts over single transistors
operating in this region.
Small-Signal h-Parameters
When a Darlington pair in the forward-active region is used in an ampliï¬er, it is appropriate to
model the composite transistor with an h-parameter model. î€€e composite h-parameters can be
obtained from the h-parameter models of the individual BJTs as is shown in Figure 6.5.

6.2. DARLINGTON AND OTHER SIMILAR CONFIGURATIONS
437
hJF
ib
hJF
ib
ie
ic
hGFib
hGFib
ib
Figure 6.5: î€€e AC model for a dual common-collector Darlington pair.
î€€e collector current is the sum of the individual collector currents
ic D ic1 C ic2
(6.11)
D hfe1ib1 C hfe2ib2
D hfe1ib1 C hfe2.hfe1 C 1/ib1
D .hfe2 C 1/.hfe1 C 1/ib1   ib1
(6.12)
For large values of the individual BJT current gain, this expression is commonly approximated as:
ic  hfe1hfe2ib1
or
hfe  hfe1hfe2 D Ë‡F1Ë‡F 2:
(6.13)
î€€e composite current gain is the product of the current gains: in general, this is a very large
quantity. î€€e input resistance of the composite circuit is given as:
hie D hie1 C .hfe1 C 1/hie2:
(6.14)
î€€e input resistance has been multiplied signiï¬cantly and is also a very large quantity. It should
be noted that the composite transistor input resistance parameter, hie, can not be obtained from
the composite collector current in the same manner as with a BJT: the value obtained by that
process will be much too small. However, similar operations can be performed. î€€e exact value
of hie depends on the collector current IC as well an on IBias, but a good approximation can be
made that is independent of IBias. Two common bias schemes are:
â€¢ IBias D 0
â€¢ IBias set so that the two BJT collector currents are identical.

438
6. MULTIPLE-TRANSISTOR AMPLIFIERS
In the ï¬rst case, the two collector currents are approximatelyâµ diï¬€erent by a factor of Ë‡F 2:
IC1 
IC
Ë‡F 2 C 1
and
IC2  Ë‡F 2IC
Ë‡F 2 C 1:
(6.15)
î€€e individual BJT parameters can be calculated from these collector currents using Equa-
tion (5.21):
hie1 D
 hfe1 C 1
 Vt
jIC1j D .Ë‡F1 C 1/ .Ë‡F 2 C 1/ Vt
jICj
(6.16)
hie2 D
 hfe2 C 1
 Vt
jIC2j D .Ë‡F 2 C 1/2
Ë‡F 2
Vt
jICj:
(6.17)
î€€ese two values are combined with Equation (6.13) to ï¬nd hie:
hie D
"
.Ë‡F1C1/ .Ë‡F 2C1/ C
 hfe1 C 1

.Ë‡F 2 C 1/2
Ë‡F 2
#
Vt
jICj;
(6.18)
which, for large current gains, can be approximated as:
hie  2 .Ë‡F1C1/ .Ë‡F 2C1/ Vt
jICj  2Ë‡F1Ë‡F 2
Vt
jICj:
(6.19)
In the second case, IC1 D IC2 D 0:5IC. î€€is equality of current leads to:
hie D .Ë‡F1 C 1/ 2Vt
jIC1j C .Ë‡F1C1/ .Ë‡F 2C1/ 2Vt
jICj
(6.20)
which, for large current gains, can be approximated as:
hie D 2 .Ë‡F1C1/ .Ë‡F 2C2/ Vt
jICj  2Ë‡F1Ë‡F 2
Vt
jICj:
(6.21)
Notice that the approximate expressions contained in Equations (6.19) and 6.21 are identical:
they are a good approximation for hie in either bias scheme.
Consideration of the output admittance parameter, hoe, does not signiï¬cantly alter the ex-
pressions for hfe or hie. î€€e composite output admittance parameter is dependent on the output
admittance of both transistors:
hoe  hoe2 C .1 C hfe2/hoe1:
(6.22)
One must remember that each output admittance parameter depends on the collector current in
each transistor, not the total collector current. If the Bias current, IBias, is zero,
hoe  2
Ë‡Ë‡Ë‡Ë‡
IC
VA2
Ë‡Ë‡Ë‡Ë‡ :
(6.23)
âµî€€ere is an additional term of .1 C 1=hfe1) in the ratio. For reasonably large current gains this term is approximately unity.
î€€is slight variation has been ignored to simplify the derivation without signiï¬cantly changing the results.

6.2. DARLINGTON AND OTHER SIMILAR CONFIGURATIONS
439
If the IBias is set so that the two transistor currents are equal, the output admittance is greatly
increased:
hoe D
 hfe2 C 2
 Ë‡Ë‡Ë‡Ë‡
IC
VA
Ë‡Ë‡Ë‡Ë‡ :
(6.24)
Each of these two expressions has the eï¬€ect of reducing the output resistance of the composite
transistor as compared to a single transistor. î€€e reduction factor lies between 2 and hfe2 C 2
depending on the value of IBias.
Example 6.3
î€€e given circuit is constructed with Silicon BJTs with parameters:
Ë‡F D 100
VA D 400 V:
Determine the two voltage gains:
AV 1 D vo1
vs
and
AV 2 D vo2
vs
;
the current gains (deï¬ned as the ratio of current in the output resistors to the current in the
source), and the indicated AC resistances.
Q
Q
vo
vo
 ÃŠ
 LÃŠ
: LÃŠ
 LÃŠ
 7
C
 vs
 ÃŠ
RJO
Ri
Ro
Ro
Solution:
î€€e given circuit employs a dual common-collector Darlington pair with the bias current
source set to zero value. î€€e procedure for ï¬nding the required AC circuit parameters follows the
same guidelines as those presented in Chapter 5.

440
6. MULTIPLE-TRANSISTOR AMPLIFIERS
î€€e quiescent conditions for the composite transistor are obtained by inserting a DC model
of the transistor into the circuit. î€€e two signiï¬cant composite transistor parameters are given by
Equations (6.7) and (6.9):
V D 1:4 V
and
Ë‡F D 10200:
After the base circuit is replaced by its î€€Ã©venin equivalent, the resultant circuit must be analyzed
to ï¬nd the quiescent conditions:
IB D
1:714   1:4
13:714 k C 10201 .20/ D 1:443 A
IC D 10200IB D 14:723 mA
IE D .101/2IB D  14:724 mA:
 ÃŠ
: 7
: LÃŠ
IB
: 7
 7
: LÃŠ
IB
î€€e collector-emitter voltage must be checked to make sure the composite transistor is in the
forward active region:
VCE D 20   1 k.IC/   20. IE/ D 4:98 V > 0:9 V:
î€€e composite transistor is in the forward-active region. î€€e AC parameters can now be deter-
mined:
hie  2Ë‡F1Ë‡F 2
Vt
jICj D 35:32 k
and
hfe  Ë‡F1Ë‡F 2 D 10 k:
î€€e ampliï¬er circuit is, depending on which output is taken, of the form of a common-emitter
(with an emitter resistor) or a common-collector ampliï¬er. î€€e ampliï¬er performance summary
of Section 5.6 is used to determine the performance of this ampliï¬er. î€€e input resistance at the
base of the composite transistor is given by:
Ri D hie C hfe.20/ D 235 k:

6.2. DARLINGTON AND OTHER SIMILAR CONFIGURATIONS
441
î€€e input resistance to the total ampliï¬er is:
Rin D Ri==15 k==160 k D 12:96 k:
AV 1 is the composite common-emitter gain:
AV 1 D

12:96 k 
12:96 k  C 50 
 
 10 k .1 k /
235 k 

D  42:5:
î€€e corresponding current gain is easily derived from previously obtained quantities:
AI1 D io1
is
D
io1
vo
 vo
vs
 vs
is

D

1
Rload

.AV 1/ .Rin/
D

1
1 k

. 42:5/ .12:96 k/ D  551
AV 2 is the composite common-collector gain:
AV 2 D

12:96 k 
12:96 k  C 50 
 
1   35:32 k 
235 k 

D 0:850:
î€€e corresponding current gain is given by:
AI2 D io2
is
D
io2
vo
 vo
vs
 vs
is

D

1
Rload

.AV 2/ .Rin/
D

1
20 

.0:850/ .12:96 k/ D 551:
As expected, the two current gains are very nearly the same in magnitude.
î€€e output resistance of the common-emitter (with an emitter resistor) ampliï¬er is approx-
imately the load resistor:
Ro1  1:0 k:
If hoe is considered to be non-zero, the output resistance can be calculated using Equations (6.23)
and (5.75):
hoe  2
Ë‡Ë‡Ë‡Ë‡
IC
VA2
Ë‡Ë‡Ë‡Ë‡ D 214:723 mA
400 V
D 73:6 S
)
ro D 13:6 k
Ro D v
i D fRe== .Rs C hie/g C ro

1 C
hfeRe
Re C hie C Rs

D 90:4 k
Ro1 D 1:0 k==90:4 k D 990   1:0 k:
î€€e common-collector output resistance is given by:
Ro2 D .50 ==13:714 k / C 35:32 k 
10 k C 1
D 3:54 :

442
6. MULTIPLE-TRANSISTOR AMPLIFIERS
6.2.3
THE COMMON-COLLECTORâ€”COMMON-EMITTER
DARLINGTON PAIR
î€€e Common-Collectorâ€”Common-Emitter (CC-CE) Darlington Pair is not as common as the
Dual Common-Collector Pair. î€€e electrical properties of the two types are very similar, except
the CC-CE Pair always requires at least four terminal connections. If the CC-CE pair is to be
commercially packaged, it either requires the inclusion of an internal DC current source, IBias, or
necessitates that the source be zero-valued (replaced by an open).
î€€e analysis procedure of this conï¬guration is similar to that of the Dual Common-
Collector Darlington. Figure 6.6 identiï¬es the correspondence between the circuit terminals and
those of the â€œcomposite transistorâ€ equivalent.
Q
BC
I#JBT
V$$
Q
C C
EC
BC
C C
EC
H)
Figure 6.6: Modeling a CC-CE Darlington pair as a composite transistor.
In the cut-oï¬€region, the composite transistor operates as three terminals with open circuits
between. In order to turn the subcircuit on, both BJT base-emitter junctions must become forward
biased. Since the composite base-emitter consists of two BJT base-emitter junctions, the typical
turn-on base-emitter voltage for this composite transistor is approximately double that of a single
BJT:
VBE.on/  1:2 V:
î€€e saturation region is modeled by two voltage sources: one modeling the base-emitter terminal
pair and the other modeling the collector-emitter terminal pair. î€€e composite base-emitter is
modeled by two ON BJTs. î€€us, in the saturation region,
VBE.sat/  1:6 V:
(6.25)
î€€e composite collector-emitter voltage is the saturation collector-emitter voltage of Q2:
VCE.sat/  0:2 V:
(6.26)
î€€e forward-active region is modeled by the ratio of collector current to base current and the base-
emitter voltage. î€€e current ratio can be derived by observing that the composite collector current

6.2. DARLINGTON AND OTHER SIMILAR CONFIGURATIONS
443
is the same as the collector current of Q2:
IC D IC2
(6.27)
D Ë‡F 2IB2
D Ë‡F 2Å’.Ë‡F1 C 1/IB1   IBiasÂ:
(6.28)
For large values of Ë‡F , this expression is the same as the dual common-collector Darlington:
IC  Ë‡F1Ë‡F 2IB1   Ë‡F 2IBias:
(6.29)
Incremental changes in the composite collector current are proportional to the product of the BJT
current gains: consequently it can be very large. î€€e composite base-emitter voltage is the sum of
the forward active base-emitter voltages for the two BJTs:
V  1:4 V:
(6.30)
î€€e emitter current is calculated to be:
 IE D .Ë‡F 2 C 1/IB2 C IBias
 IE D .Ë‡F1 C 1/.Ë‡F 2 C 1/IB   .Ë‡F 2/IBias:
(6.31)
Due to the addition, in the composite transistor, of a fourth terminal with non-zero current, the
current ï¬‚owing out the emitter terminal is, in general, not equal to the sum of the base and emitter
currents.
î€€e inverse-active region is similar to the forward-active region. Darlington circuits rarely
enter into this region since the multiple transistor design brings no beneï¬ts over single transistors
operating in this region.
Small-signal h-Parameters
When a Darlington pair in the forward-active region, the composite h-parameters can be obtained
from the h-parameter models of the individual BJTs as is shown in Figure 6.7.
hJF
ib
hJF
ib
ie
ic
hGFib
hGFib
ib
Figure 6.7: î€€e AC model for a common-collectorâ€”common emitter Darlington pair.

444
6. MULTIPLE-TRANSISTOR AMPLIFIERS
î€€e collector current is collector current of the Q2:
ic D ic2
(6.32)
D hfe2ib2
D hfe2.hfe1 C 1/ib1:
(6.33)
For large values of the individual BJT current gain, this expression is approximated as:
ic  hfe1 hfe2 ib1
or
hfe  hfe1 hfe2:
(6.34)
î€€e composite current gain is the product of the current gains: in general, this is a very large
quantity. î€€e input resistance of the composite circuit is given as:
hie D hie1 C .hfe1 C 1/hie2:
(6.35)
î€€e input resistance has been multiplied signiï¬cantly and is also a very large quantity. It should
be noted that the composite transistor input resistance parameter, hie, can not be obtained from
the composite collector current in the same manner as with a BJT: the value obtained by that
process will be much too small. However, similar operations can be performed. î€€e exact value
of hie depends on the collector current IC as well an on IBias, but a good approximation can be
made that is independent of IBias. Two common bias schemes are:
â€¢ IBias D 0
â€¢ IBias set so that the two BJT collector currents are identical.
In the ï¬rst case, the two collector currents diï¬€erâ¶ by a factor of Ë‡F 2:
IC1  IC
Ë‡F 2
and
IC2 D IC:
(6.36)
î€€e individual BJT parameters can be calculated from these collector currents using Equa-
tion (5.21):
hie1 D
 hfe1 C 1
 Vt
jIC1j D .Ë‡F1C1/ .Ë‡F 2/ Vt
jICj
(6.37)
hie2 D
 hfe2 C 1
 Vt
jIC2j D .Ë‡F 2C1/ Vt
jICj:
(6.38)
î€€ese two values are combined with Equation (6.35) to ï¬nd hie:
hie D

.Ë‡F1C 1/ .Ë‡F 2/ C
 hfe1 C 1

.Ë‡F 2 C 1/
 Vt
jICj;
(6.39)
â¶As with the Dual Common-Collector Darlington, there is an additional term of (1 C 1=hfe1) in the ratio. For reasonably
large current gains this term is approximately unity. î€€is slight variation has been ignored to simplify the derivation without
signiï¬cantly changing the results.

6.2. DARLINGTON AND OTHER SIMILAR CONFIGURATIONS
445
which, for large current gains, can be approximated as:
hie  2Ë‡F1Ë‡F 2
Vt
jICj:
(6.40)
In the second case, IC1 D IC2 D IC. î€€is equality of current leads to:
hie D .Ë‡F1C1/ Vt
jIC1j C .Ë‡F1C1/ .Ë‡F 2C1/ Vt
jICj
(6.41)
which, for large current gains, can be approximated as:
hie D .Ë‡F1C1/ .Ë‡F 2C2/ Vt
jICj  Ë‡F1Ë‡F 2
Vt
jICj:
(6.42)
Notice that the approximate expressions contained in Equations (6.41) and (6.42) diï¬€er by a
factor of two: they present a good approximation for the range of hie.
Consideration of the output admittance parameter, hoe, does not signiï¬cantly alter the ex-
pressions for hfe or hie. î€€e composite output admittance parameter is that of Q2:
hoe D hoe2 D
Ë‡Ë‡Ë‡Ë‡
IC
VA2
Ë‡Ë‡Ë‡Ë‡ :
(6.43)
6.2.4
THE CASCODE CONFIGURATION
î€€e cascode conï¬guration consists of a pair of BJTs connected in a Common-Emitterâ€”
Common-Base conï¬guration as shown in Figure 6.8. î€€e principal attribute of the cascode con-
ï¬guration of interest here is extremely high output impedance. Other attributes that will be in-
vestigated in later chapters include: very good (compared to common-emitter) high-frequency
performance and very little reverse transmission. î€€e property of small reverse transmission (sig-
nals applied to the output appearing at the input) aids in the design of high-frequency tuned
ampliï¬ers.
Q
vB
Q
V#JBT
vE
vC
Figure 6.8: î€€e cascode conï¬guration.

446
6. MULTIPLE-TRANSISTOR AMPLIFIERS
î€€e large-signal operating conditions are characterized by the following regional parame-
ters:
VBE.on/ D 0:6
V D 0:7
VBE.SAT/ D 0:8
VCE.SAT/ D 0:4
(6.44)
with the additional qualiï¬ers that
VC  VBias   0:6
VE  VBias   1:0:
(6.45)
Small-Signal h-Parameters
When the BJTs of a Cascode are in the forward-active region, two of the composite h-parameters
can be obtained directly from Table 5.7:
hie D hie1  .Ë‡F1C1/ Vt
jICj
(6.46)
and
hfe D hfe1

hfe2
hfe2 C 1

 hfe1:
(6.47)
î€€e output admittance parameter, hoe, is calculated by calculating the output admittance of the
small-signal equivalent circuit with the base current set to zero (Figure 6.9).
hJF
ib D 
hJF
ib
V

ro
ro
I
hGFib
I D 
C
 Vo
Figure 6.9: Equivalent circuit for calculation of cascode hoe.
î€€e test for hoe requires that there be zero base current: this condition implies that the output
impedance of the common-emitter BJT is in parallel with the input impedance of the common-
base BJT. Application of a unity current to the output terminals yields:
ib2 D
 ro1
ro1 C hie2
and
V1 D
ro1hie2
ro1 C hie2
:

6.2. DARLINGTON AND OTHER SIMILAR CONFIGURATIONS
447
î€€e resultant voltage at the output terminals is determined by ï¬nding the current through hoe2
and using Kirchhoï¬€â€™s Voltage Law:
I2 D 1   hfe2ib2 D 1 C hfe2
ro1
ro1 C hie2
then,
V D V1 C I2ro2
or
V D
ro1hie2
ro1 C hie2
C

1 C hfe2
ro1
ro1 C hie2

ro2:
î€€e output admittance is the ratio of the current I to the voltage V :
hoe D
1
ro1hie2
ro1 C hie2
C

1 C hfe2
ro1
ro1 C hie2

ro2

hoe2
1 C hfe2
:
(6.48)
î€€e output admittance is an extremely small quantity. It can be calculated from the quiescent
conditions to be:
hoe 
1
hfe2
Ë‡Ë‡Ë‡Ë‡
IC
VA2
Ë‡Ë‡Ë‡Ë‡ :
(6.49)
In that the output impedance is the reciprocal of output admittance, the output impedance of a
cascode conï¬guration has been shown to be larger than that of a single common-emitter stage by
a factor of 1 C hfe.
A FET variation of the cascode conï¬guration is often found in analog design. î€€e FET
cascode consists of a Common-Sourceâ€”Common Gate connection. As one might expect, the
only major change over a single common-source stage is increased output impedance. Since the
ampliï¬cation of a common-source stage is highly dependent on the output impedance, rd, of the
FET, the FET cascode will have greatly improved voltage gain. One drawback is that maximum
symmetrical swing may be degraded with the FET cascode.
6.2.5
THE BIFET DARLINGTON CONFIGURATION
No useful all-FET Darlington circuits exist: the potential for increased input impedance and
current gain have little signiï¬cance in FET circuitry. î€€ere is, however, a useful Darlington circuit
connection that combines the properties of FETs and BJTs. In this conï¬guration the input BJT
of a Darlington pair is replaced by a FET (Figure 6.10). î€€e connection retains the near-inï¬nite
input impedance of the FET and, with the addition of the BJT, attains a larger eï¬€ective composite
transconductance, gm and a lower output resistance, rd. Common technologies currently in use

448
6. MULTIPLE-TRANSISTOR AMPLIFIERS
that allow BJTs and FETs to be produced on the same substrate include the BiCMOS and BiFET
technologies.â·
Previous analysis of similar circuitry suggests that the formation of a composite FET is
appropriate. Quiescent analysis of the BiCMOS Darlington leads to the following relationships:
I C
D D KC
V C
GS   V C
T
2   Ë‡F IBias
(6.50)
Q
vJO
Q
I#JBT
vo
V$$
Figure 6.10: BiCMOS Darlington conï¬guration.â¸
where
I C
D D the composite drain current,
V C
GS D the composite gate-source voltage,
V C
T D VT C V D the composite threshold voltage, and
KC D .1 C Ë‡F /K D the composite transconductance factor.
Similarly, a small-signal analysis of the composite transistor can be performed in a similar manner
as with previous conï¬gurations. Each transistor is replaced by its appropriate small-signal model,
a voltage source is applied to the composite transistor gate-source terminals and the short-circuit
current gain, gm, is calculated:
gC
m D
 1 C hfe

gm
1 C hie .gm C 1=rd/:
(6.51)
î€€e î€€Ã©venin output resistance, rd, is calculated by setting the composite transistor gate-source
voltage to zero and applying a current to the drain-source terminals. î€€e results of such operations
leads to:
rC
d D rd C . C 1/ hie
hfe C 1
:
(6.52)
â·BiCMOS implies CMOS and BJT transistors on the same substrate. Although BiFET is a more general term, it usually
implies JFETs and BJTs.
â¸As with the BJT Darlington circuits, the exact connection of the biasing current source may vary in particular applications. î€€e
eï¬€ect is only in the quiescent conditions and the individual small-signal parameters of each transistor: general performance
relationships are unchanged.

6.3. EMITTER-COUPLED AND SOURCE-COUPLED PAIRS
449
As expected, the addition of a common-collector stage to the FET did not signiï¬cantly change
the voltage gain of the composite transistor . D gmrd/.
6.3
EMITTER-COUPLED AND SOURCE-COUPLED PAIRS
Emitter-coupled and source-coupled pairs of transistors are widely used to form the basic el-
ement of diï¬€erential ampliï¬ers with the most common application being the input stage of an
Operational Ampliï¬er. î€€e output of such ampliï¬er stages is proportional to the diï¬€erence in the
input voltages and has a high Common-Mode Rejection Ratio. High CMRR allows the input
to be diï¬€erential or single (one input at a ï¬xed voltage). î€€e output can be similarly diï¬€erential
or single (as in the OpAmp).
Another useful property of emitter-coupled and source-coupled ampliï¬er stages is that they
can be cascaded without interstage coupling capacitors: any common-mode DC oï¬€set that may
be present has a negligible eï¬€ect on the performance of any stage. Input impedance is typically
high for FET pairs and moderate for BJT pairs: output impedance is moderate for all types.
6.3.1
EMITTER-COUPLED PAIRS
î€€e basic topology for an emitter-coupled pair is shown in Figure 6.11. In order to form a good
diï¬€erential ampliï¬er, the circuit must by a symmetric network: the transistors must have similar
properties and corresponding collector resistances should have identical values (Rc1 D Rc2 D
Rc). î€€ese collector resistances are often discrete resistors; in integrated circuit applications, they
are more often active loads.â¹ In integrated circuit realizations of an emitter-coupled pair, the
biasing network is typically in the form of a transistor current source; in other realizations it can
be as simple as a single resistor. For generality, the biasing network is shown in its most general
form as a Norton equivalent source.
î€€e topology of this ampliï¬er is very similar to that of the input section of an Emitter-
Coupled Logic gate. Previous explorations of that logic gate familyÂ¹â° found that a linear region
of ampliï¬cation exists in the transition region between the two logic levels. î€€is region extends
over a very small range of input voltage diï¬€erences: the diï¬€erence between the voltages at the two
BJT base terminals can not exceed a few tenths of a volt before one of the transistors enters the
cut-oï¬€region and the ampliï¬er saturates. Still, as has been seen in the case of the OpAmp, it is
not necessary for the input voltage diï¬€erence to be large in order to create a highly useful device.
â¹Active loads are discussed in Section 6.5.
Â¹â°Emitter-Coupled Logic gates are discussed in Section 3.5 (Book 1).

450
6. MULTIPLE-TRANSISTOR AMPLIFIERS
C
 vi
Ri
Q
Q
I&&
 V&&
R&&
vo
vo
Ri
C
 vi
Rc
Rc
V$$
Figure 6.11: A typical emitter-coupled pair circuit diagram.
DC Analysis of the Emitter-Coupled Pair
If the circuit is truly symmetric (Ri1 D Ri2 D Ri), it can be easily shown that the quiescent BJT
collector currents are equal and have value:
IC D Ë‡F
VEE C IEEREE   VBE.on/
2 .Ë‡F C 1/ REE C Ri

:
(6.53)
For values of REE larger than the output resistance, Ri, of the sources, a good approximationÂ¹Â¹
for the collector current is:
IC  Ë›F
2

IEE C VEE   VBE.on/
REE

:
From this derived value of IC and the BJT characteristic parameters, the usual small-signal BJT
h-parameters can be derived:Â¹Â²
hfe D Ë‡F ;
hie D .Ë‡F C 1/ VT
IC
;
and
hoe D IC
VA
:
Since the BJT quiescent conditions are identical, each of the two BJTs has these same h-
parameters.
Â¹Â¹î€€is approximation is particularly useful if Ri1 and Ri2 are not equal but each smaller than REE.
Â¹Â²î€€e BJT must be in the forward-active region: it is important to check VCE to make sure before continuing.

6.3. EMITTER-COUPLED AND SOURCE-COUPLED PAIRS
451
AC Analysis of the Emitter-Coupled Pair
î€€e most signiï¬cant performance parameter for a diï¬€erential ampliï¬er is the diï¬€erential mode
gain. Also of signiï¬cance is the common-mode rejection ratio: the ratio of diï¬€erential mode
gain to common-mode gainÂ¹Â³ î€€e best path to ï¬nd these performance parameters is through
AC analysis and the use of superposition. î€€e AC equivalent circuit for zero vi2 is shown in
Figure 6.12.
C
 vi
Ri
v
vo
Rc
v
Ri
R&&
Rc
vo
R
R
Figure 6.12: AC equivalent circuit for emitter-coupled pair (single input source).
î€€e gain path to vo1 is a common-emitter (with an emitter resistor) ampliï¬er stage, while
the gain path to vo2 is a two-stage cascaded ampliï¬er: a common-collector stage followed by a
common-base stage. Table 5.7 provides small-signal ampliï¬er performance parameters to guide
the AC analysis of this circuit.Â¹â´ Two derived input resistances aid in calculations. î€€e resistance,
R2, is the input resistance of a common-base ampliï¬er:
R2 D hie C Ri2
hfe C 1 :
(6.54)
R1 is the input resistance of a common-collector ampliï¬er:
R1 D hie C .hfe C 1/.REE==R2/:
(6.55)
Typically, the biasing current source output resistance, REE, is much greater than the input re-
sistance to the common-base stage, R2 (a very small value). î€€is relationship leads to a common
Â¹Â³For a more complete discussion of common-mode rejection ratio, refer to Section 1.4 (Book 1).
Â¹â´Table 5.7 assumes that the resistors Rc are small compared to 1=hoe. î€€is may not always be the case. Section 6.4 discussed
the eï¬€ect of large load resistances (in the form of active loads) on ampliï¬er performance.

452
6. MULTIPLE-TRANSISTOR AMPLIFIERS
approximation, REE==R2  R2, and
R1  hie C
 hfe C 1
 hie C Ri2
hfe C 1

D 2hie C Ri2:
(6.56)
î€€is approximation for R1 will be used in early discussions and will be tested for validity in
Example 6.5.
î€€e voltage gain to each of the output terminals can now be easily determined. î€€e voltage
gain to the vo1 terminal is simply the product of a common-emitter ampliï¬er gain and a voltage
division:
AV 1 D vo1
vi1
D
vo1
v1
  v1
vi1

AV 1 D
 hfeRc
R1
 
R1
R1 C Ri1


 hfeRc
2hie C Ri1 C Ri2
:
(6.57)
î€€e voltage gain to the vo2 terminal is the product of a common-base ampliï¬er gain, a common-
collector ampliï¬er gain, and a voltage division:
AV 2 D vo2
vi1
D
vo2
v2
 v2
v1
  v1
vi1

AV 2 D

hfeRc
hie C Ri2
 R1   hie
R1
 
R1
R1 C Ri1

rearranging terms gives the expression
AV 2 D

hfeRc
R1 C Ri1
  R1   hie
hie C Ri2

D  AV 1
 R1   hie
hie C Ri2

:
(6.58)
Cancellation and substitution of the approximate expression for R1 leads to a ï¬nal gain expression:
AV 2   AV 1
2hie C Ri2   hie
hie C Ri2

D  AV 1:
(6.59)
î€€e two gain expressions given in equations (6.57) and (6.59) are equal in magnitude:
AV 2 D  AV 1 D A
(6.60)
where
A 
hfeRc
2hie C Ri1 C Ri2
:
(6.61)
Application of symmetry to this circuit leads to similar expressions for the voltage gains to each
output from input vi2 when vi1 is set to zero value.
vo1
vi2
D A
and
vo2
vi2
D  A:
(6.62)

6.3. EMITTER-COUPLED AND SOURCE-COUPLED PAIRS
453
î€€e total voltage transfer relationships can then be expressed as a superposition of the results of
the derivations:
vo1 D  Avi1 C Avi2
vo2 D Avi1   Avi2:
(6.63)
î€€e diï¬€erential output, vod, depends only on the diï¬€erential input:Â¹âµ
vod D vo   vo2 D . Avi1 C Avi2/   .Avi1   Avi2/ D  2A.vi1   vi2/
(6.64)
vod D
 hfeRc fvi1   vi2g
hie C 1=2 fRi1 C Ri2g:
(6.65)
î€€e common output, voc, is approximately zero:
voc D 1=2.vo1 C vo2/ D 1=2f. Avi1 C Avi2/ C .Avi1   Avi2/g  0:
(6.66)
î€€e output resistance of each gain path extremely large looking into the BJT collectors. î€€e output
resistance for the total ampliï¬er is approximately equal to Rc.
It appears that an emitter-coupled BJT ampliï¬er pair forms a very good diï¬€erential am-
pliï¬er with the following properties:
Gain:
AVD D vo1   vo2
vi1   vi2
D
 hfeRc
hie C 1=2 fRi1 C Ri2g
Input Resistance:
Ri  2hie C Ri2
Output Resistance:
Ro D Rc:
Example 6.4
Determine the diï¬€erential voltage gain for the given circuit. Assume identical BJTs with
Ë‡F D 120:
Â¹âµî€€is expression is exactly twice that derived in Chapter 1 (Book 1). î€€e diï¬€erence is due to the diï¬€erential nature of the output
of this ampliï¬er compared to the single-sided output of an OpAmp. î€€e diï¬€erence also applies to the common-mode gain:
hence the CMRR of the ampliï¬er is unchanged.

454
6. MULTIPLE-TRANSISTOR AMPLIFIERS
C
 vi
 ÃŠ
Q
Q
 N"
  7
 LÃŠ
vo
vo
 ÃŠ
C
 vi
: LÃŠ
: LÃŠ
 7
Solution:
î€€e output resistance of the current source is much large than either of the output resis-
tances of the sources, thus
IC  Ë›F
2

IEE C VEE   VBE.on/
REE

IC  0:4959

6 m C 14:3
39 k

D 3:157 mA:
A check of VCE must be made:
VCE D VC   VE D .15   ICRc/   .0   IBRi   VBE.on// D 4:58   . :702/ D 5:28 V:
î€€e BJT is in the forward-active region. î€€e signiï¬cant BJT parameters are then:
hfe D 120
and
hie D 996:5 :
î€€e diï¬€erential gain is given by:
AVD D vo1   vo2
vi1   vi2
D
 hfeRc
hie C 1=2 fRi1 C Ri2g D  120 .3:3 k/
996:5 C 75 D  370:
Example 6.5
Use exact expressions for currents, resistances and gains in the circuit of Example 6.4 to determine
the single and diï¬€erential voltage gains and the CMRR for the circuit.

6.3. EMITTER-COUPLED AND SOURCE-COUPLED PAIRS
455
Solution:
î€€e exact collector current expression is:
IC D Ë‡F
VEE C IEEREE   VBE.on/
2 .Ë‡F C 1/ REE C Ri

D 120
 15 C 234   0:7
2 .121/ 39 k C 75

D 3:157 mA:
î€€ere is no signiï¬cant change from the approximate value of the previous example: the BJTs are
in the forward-active region. î€€e BJT h-parameters are:
hfe D 120
and
hie D 996:5 :
î€€e resistance R2 is given by:
R2 D hie C Ri2
hfe C 1
D 996:5 C 75
121
D 8:86 
and the resistance R1 is
R1 D hie C .hfe C 1/.REE==R2/ D 996:5 C .121/.39 k==8:86/ D 2:068 k:
î€€e load resistance for the common-collector stage is given by:
RE D REE==R2 D 8:8535 :
Which leads to the gain expressions:
AV 1 D  120.3:3 k/
2:068 k

2:068 k
2:068 k C 75

D  184:807
AV 2 D  AV 1
2:068 k   996:5
996:5 C 75

D 184:768:
î€€e total transfer relationships can then be written as:
vo1 D  184:807vi1 C 184:768vi2
and
vo2 D 184:768vi1   184:807vi2:
î€€e diï¬€erential gain is given by:
vod D vo1   vo2 D  369:575.vi1   vi2/
and the common-mode gain is
voc D vo1 C vo2
2
D   0:039234
vi1 C vi2
2

:
Which yields a common-mode rejection ratio
CMRR D 20 log10
Ë‡Ë‡Ë‡Ë‡
 369:575
 0:039234
Ë‡Ë‡Ë‡Ë‡ D 79:5 dB:

456
6. MULTIPLE-TRANSISTOR AMPLIFIERS
6.3.2
SOURCE-COUPLED PAIRS
Source-coupled ampliï¬er pairs are the Field Eï¬€ect Transistor equivalent of emitter-coupled BJT
ampliï¬ers. î€€e basic topology is shown in Figure 6.13.Â¹â¶ As in the emitter-coupled pair, it is im-
portant that the two ï¬eld-eï¬€ect transistors have similar properties. Similarly, the drain resistances,
Rd, are to have similar values and may be composed of simple discrete resistors or active loads.
î€€e bias network is almost always a current source, but is shown here as its Norton equivalent.
C
 vi
Ri
Q
Q
I44
 V44
R44
vo
vo
Ri
C
 vi
Rd
Rd
V%%
Figure 6.13: A typical source-coupled pair circuit diagram.
DC Analysis of the Source-Coupled Pair
DC analysis of FET circuits is inherently more complicated than BJT circuits due to the highly
non-linear large-signal behavior of FETs. î€€us, a closed-form expression for the quiescent FET
drain current is not easily derived. If, however, the circuit is truly symmetric, the DC analysis can
be accomplished through the use of a â€œhalf-circuitâ€ as shown in Figure 6.14.
Half-circuit analysis uses the property that the drain currents for the two FETs are identical:
thus the eï¬€ect of the Norton source on one of the FETs appears to be modiï¬ed. î€€is modiï¬cation
changes the apparent Norton source: the value of the Norton current is halved and the Norton
resistance appears to be doubled. î€€e drain current and gate-source voltage for this single FET
quiescent equivalent circuit can be obtained using the half-circuit quiescent equivalent and the
techniques outlined in Chapter 4 (Book 1). î€€ese derived quiescent conditions and the FET
Â¹â¶Here the FETs are shown as depletion mode n-channel FETs for simplicity. Any other type of FET can be used in a source-
coupled pair. Many commercially available OpAmps use source-coupled JFETs or MOSFETs for diï¬€erential ampliï¬er input
stages.

6.3. EMITTER-COUPLED AND SOURCE-COUPLED PAIRS
457
Ri
:I44
 V44
R44
Rd
V%%
Figure 6.14: A half-circuit equivalent for quiescent condition calculation.
characteristic parameters lead directly to the small-signal FET parameters:
gm D
8
Ë†Ë†<
Ë†Ë†:
or
2 ID
.VGS   VPO/
2 K .VGS   VT /
rd D
Ë‡Ë‡Ë‡Ë‡
VA
ID
Ë‡Ë‡Ë‡Ë‡ :
(6.67)
AC Analysis of the Source-Coupled Pair
As in the emitter-coupled pair, a good method of AC analysis is through the use of superposition.
î€€e AC equivalent circuit for zero vi2 is shown in Figure 6.15.
î€€e gain path to vo1 is a common-source (with a source resistor) ampliï¬er stage, while the
gain path to vo2 is a two-stage cascaded ampliï¬er, a common-drain stage followed by a common-
gate stage. Table 5.13 provides small-signal ampliï¬er performance parameters to guide the AC
analysis of this circuit. Two derived input resistances aid in calculations. î€€e resistance, R2, is the
input resistance of a common-gate ampliï¬er:
R2 D rd C Rd
1 C gmrd
(6.68)
R1 is the input resistance of a common-drain ampliï¬er:
R1  1:
Typically, the biasing current source output resistance, RSS, is much greater than the input resis-
tance to the common-gate stage, R2 (a very small value). î€€is relationship leads to a common
approximation, RS D RSS==R2  R2.

458
6. MULTIPLE-TRANSISTOR AMPLIFIERS
C
 vi
Ri
v
vo
Rd
v
Ri
R44
Rd
vo
R
R
Figure 6.15: AC equivalent circuit for source-coupled pair (single input source).
î€€e voltage gain to each of the output terminals can now be easily determined. î€€e voltage
gain to the vo1 terminal is simply the product of a common-source ampliï¬er gain and a voltage
division:
AV 1 D vo1
vi1
D
vo1
v1
  v1
vi1

AV 1 D

 gmrdRd
rd C Rd C .1 C gmrd/ RS
 1
1

  gmrdRd
2 .rd C Rd/:
(6.69)
î€€e voltage gain to the vo2 terminal is the product of a common-base ampliï¬er gain, a common-
collector ampliï¬er gain, and a voltage division:
AV 2 D vo2
vi1
D
vo2
v2
 v2
v1
  v1
vi1

AV 2 D
.1 C gmrd/ Rd
rd C Rd
 
gmrdRS
rd C Rd C .1 C gmrd/ RS
 1
1

rearranging terms leads to:
AV 2 D

gmrdRd
rd C Rd C .1 C gmrd/ RS
 .1 C gmrd/ RS
rd C Rd

D  AV 1
.1 C gmrd/ RS
rd C Rd

(6.70)

6.3. EMITTER-COUPLED AND SOURCE-COUPLED PAIRS
459
or, when the approximate value of RS is inserted,
AV 2   AV 1
0
BB@
.1 C gmrd/
 rd C Rd
1 C gmrd

rd C Rd
1
CCA D  AV 1:
(6.71)
Once again, the two gain expressions (given in Equations (6.69) and (6.71)) are equal in magni-
tude:Â¹â·
AV 2 D  AV 1 D A
where
A 
gmrdRd
2 .rd C Rd/:
(6.72)
Application of symmetry to this circuit leads to similar expressions for the voltage gains to each
output from input vi2 when vi1 is set to zero value.
vo1
vi2
D A
and
vo2
vi2
D  A:
(6.73)
î€€e total output voltage expressions can then be expressed as a superposition of the results of the
derivations:
vo1 D  Avi1 C Avi2
vo2 D Avi1   Avi2:
(6.74)
î€€e diï¬€erential output, vod, depends only on the diï¬€erential input:
vod D vo1   vo2 D . Avi1 C Avi2/   .Avi1   Avi2/ D  2A.vi1   vi2/
(6.75)
vod D  gmrdRd
.rd C Rd/ .vi1   vi2/ :
(6.76)
î€€e common output, voc, is approximately zero:
voc D 1=2.vo1 C vo2/ D 1=2f. Avi1 C Avi2/ C .Avi1   Avi2/g  0:
(6.77)
If it is assumed that RSS is large with respect to R2, the output resistance at the output terminal
of the FET is given by:
Ro  2rd C Rd:
(6.78)
Â¹â·î€€e equivalence is true only for the approximation RS D RSS==R2  R2. î€€e gain expressions of Equations (6.69) and
(6.70) are exact.

460
6. MULTIPLE-TRANSISTOR AMPLIFIERS
î€€e total output resistance (including eï¬€ects of the load resistance Rd) is given by:
Ro  Rd

1  Rd
2 .rd C Rd/

:
(6.79)
A source-coupled FET ampliï¬er pair also forms a very good diï¬€erential ampliï¬er with the fol-
lowing properties:
Gain:
AVD D vo1   vo2
vi1   vi2
D  gmrdRd
.rd C Rd/
Input Resistance:
Ri  1
Output Resistance:
Ro  Rd

1  Rd
2 .rd C Rd/

:
Example 6.6
î€€e Source-coupled ampliï¬er of Figure 6.13 is constructed with two identical JFETs with prop-
erties:
VPO D  4 V
IDSS D 8 mA
VA D 160 V
and circuit parameters:
VDD D VSS D C15 V
ISS D 6 mA
RSS D 39 k
Rd D 3:3 k:
Determine the circuit performance parameters and CMRR.
 ÃŠ
 N"
  7
 LÃŠ
: LÃŠ
 7

6.3. EMITTER-COUPLED AND SOURCE-COUPLED PAIRS
461
Solution
î€€e DC analysis uses the half-circuit analysis technique to obtain values of ID and VGS.
î€€e two signiï¬cant equations are:
ID D 8 mA

1 C VGS
4
2
and
ID D 15   VGS
78 k
C 3 mA:
î€€e solutions to the above are:
ID D 3:2111 mA
and
VGS D  1:4658 V
VDS must be checked:
VDS D 15   .3:2111 m/ .3:3 k/   1:4658 D 2:938   1:4658 C 4 D 2:534:
î€€e JFET is in the saturation region. î€€e AC small-signal parameters can now be determined:
gm D 2 .3:2111 m/
2:5342
D 2:534 mA=V
rd D
Ë‡Ë‡Ë‡Ë‡
 160
3:2111 m
Ë‡Ë‡Ë‡Ë‡ D 49:83 k:
AC analysis can now proceed.
AVD D  gmrdRd
.rd C Rd/ D  2:534 m .49:83 k/ .3:3 k/
.49:83 k C 3:3 k/
D  7:843
Ro  Rd

1  Rd
2 .rd C Rd/

D 3:3 k

1  3:3 k
2 .49:83 k C 3:3 k/

D 3:197 k:
CMRR calculations need the more exact expressions for resistances and gain. î€€e resistance R2
is given by:
R2 D rd C Rd
1 C gmrd
D 49:83 k C 3:3 k
1 C 126:27
D 417:45 
and the total resistance seen by the source of the FETs is:
RS D RSS==R2 D 39 k==417:45 D 413:03 :
î€€e two voltage gain expressions (using exact values of RS) are given by Equation (6.69):
AV 1 D

 gmrdRd
rd C Rd C .1 C gmrd/ RS

D

 126:27 .3:3 k/
49:83 k C 3:3 k C .1 C 126:27/ 413:03

D  3:94238

462
6. MULTIPLE-TRANSISTOR AMPLIFIERS
and Equation (6.70):
AV 2 D  AV 1
.1 C gmrd/ RS
rd C Rd

D  3:94238
.1 C 126:27/ 413:03
49:83 k C 3:3 k

D 3:90064:
î€€e diï¬€erential-mode gain is:
ADM D AV 1   AV 2 D  7:843
and the common-mode gain is:
ACM D AV 1 C AV 2 D  0:04175
for a CMRR of
CMRR D 20 log10
Ë‡Ë‡Ë‡Ë‡
 7:84302
 0:0417465
Ë‡Ë‡Ë‡Ë‡ D 45:5 dB:
6.3.3
VARIATIONS ON THE THEME
In an eï¬€ort to improve the various performance characteristics of emitter-coupled and source-
coupled ampliï¬ers, designers often change the circuit topology while keeping its basic character-
istics. Two common techniques for altering circuit performance are:
â€¢ Including a resistor between the emitter or source terminal and the common terminal
â€¢ Using a compound transistor (Darlington, etc.) instead of a single transistor
Additional resistors have the eï¬€ect of increasing the range of input voltages over which the am-
pliï¬er is linear and increases the input resistance of emitter-coupled ampliï¬ers. Compound tran-
sistors can have a variety of eï¬€ects. Figure 6.16 shows a simpliï¬ed schematic of the input stage
of an OpAmp that uses compound Darlington transistors and additional emitter resistors to alter
performance characteristics.
While the circuit of Figure 6.16 indicates a multiple BJT diï¬€erential ampliï¬er, the com-
pound transistors are not limited to BJTs. BiFET and BiCMOS technologies allow for the mix-
ing of transistor types in the diï¬€erential pair as long as the circuit remains symmetric. Analysis of
such ampliï¬ers follows the same basic techniques as have been demonstrated in this section. î€€e
compound transistor parameters rather than single transistor parameters are used and appropri-
ate resistances (R1 and/or R2 in the previous derivations) are modiï¬ed to reï¬‚ect any additional
emitter or source resistors.

6.3. EMITTER-COUPLED AND SOURCE-COUPLED PAIRS
463
vi
vo
Rc
RE
RE
I&&
 V&&
R&&
I#JBT
I#JBT
vi
vo
Rc
V$$
Figure 6.16: Simpliï¬ed input stage schematic: LM318 OpAmp.
6.3.4
SUMMARY
î€€e basic performance characteristics of basic emitter-coupled and source-coupled ampliï¬ers are
summarized in Table 6.1.
Table 6.1: Summary of diï¬€erential pair ampliï¬er propertiesÂ¹â¸
&NJUUFS$PVQMFE
4PVSDF$PVQMFE
%J
FSFOUJBM
7PMUBHF (BJO
 hGFRc
hJF C .Ri C Ri/=
 gmrdRd
rd C Rd
*OQVU 3FTJTUBODF
hJF C Ri
 1
 1
 rd C Rd
0VUQVU 3FTJTUBODF
 Rc
 RD

  Rd
.rd C Rd/

Â¹â¸î€€e upper row is output resistance measured at the output terminal of the transistor. î€€e lower line includes the eï¬€ect of the
load resistance Rc or Rd.

464
6. MULTIPLE-TRANSISTOR AMPLIFIERS
6.4
TRANSISTOR CURRENT SOURCES
Current sources may be used to bias the transistor circuit in the forward active region for a small-
signal ampliï¬er. î€€e biasing schemes explored thus far apply a voltage across the base-emitter
junction of the BJT or the gate-source of the FET. Current source biasing may be used in lieu
of a base or gate resistor bias network to set the quiescent collector or drain current, and is the
preferred method for biasing diï¬€erential ampliï¬ers. Bias networks in integrated circuits most
often depend on current sources.
6.4.1
SIMPLE BIPOLAR CURRENT SOURCE
A simple BJT current source that delivers an approximately constant collector current IC is shown
in Figure 6.17. For this current source to be operational, the collector voltage of the BJT must be
suï¬ƒciently more positive than the emitter voltage such that the transistor operates in the forward
active region. î€€e constant current is supplied by the collector of the transistor.
î€€e transistor collector current can be obtained, by applying the node voltage method at
VB; that is, by summing the currents at the base of Q,
0 D I1 C I2 C IB:
(6.80)
Using Kirchhoï¬€â€™s Voltage Law around the base-emitter loop yields an expression for VB,
VB D I3R3 C VBE   VEE:
(6.81)
î€€e current I1 can be expressed in terms of I3 by substituting Equation (6.81) for the base voltage,
I1 D VB
R1
D I3R3 C VBE   VEE
R1
:
(6.82)
î€€e current I2 is found in a similar manner,
I2 D VB   2Vd C VEE
R2
D I3R3 C VBE   2Vd
R2
;
(6.83)
where Vd is the voltage drop across each of the diodes D1 and D2. î€€e base current is simply,
IB D
I3
Ë‡F C 1:
(6.84)
Substitution of Equations (6.82) to (6.84) into (6.80) yields an expression in terms of the emitter
current I3,
0 D I3R3 C VBE   VEE
R1
C I3R3 C VBE   2Vd
R2
C
I3
Ë‡F C 1:
(6.85)

6.4. TRANSISTOR CURRENT SOURCES
465
Q
IC
IB
VB
I
R
R
I
R
I
 V&&
D
D
Figure 6.17: Simple BJT current source.
Solving for I3 in Equation (6.85),
I3 D R2.VEE   VBE/ C R1 .2Vd   VBE/
R2R3CR1R3C R1R2
.Ë‡F C1/
:
(6.86)
î€€e collector current is found to be,
IC D
Ë‡F
Ë‡F C1
2
664
R2.VEE   VBE/ C R1 .2Vd   VBE/
R2R3CR1R3C R1R2
.Ë‡F C1/
3
775
D Ë‡F
R2.VEE   VBE/ C R1 .2Vd   VBE/
.Ë‡F C1/ .R2R3CR1R3/ CR1R2

:
(6.87)
An additional beneï¬t of using diodes this and similar biasing networks is the reduction
of collector current dependence on base-emitter temperature. î€€e reduction of collector current
dependence on the BJT junction temperature increases the stability of the operating point.
6.4.2
CURRENT MIRROR
î€€e simple current source in Figure 6.17 is useful but requires two diodes, one transistor, and three
resistors to conï¬gure. A two transistor current source, which use fewer components (in particular,
resistors) is shown in Figure 6.18. î€€is conï¬guration is commonly called a current mirror,
î€€e constant current is supplied from the collector of Q2. î€€e base-collector voltage of Q1
is equal to zero ensuring that the BJT is operating in the forward-active region. î€€is connection

466
6. MULTIPLE-TRANSISTOR AMPLIFIERS
Q
IC
IB
R
I3&'
CV$$
IB
Q
IC
Figure 6.18: î€€e simple BJT current mirror.
is referred to as a diode-connected BJT. If the transistors are identical, both Q1 and Q2 have
the same base-emitter voltages, therefore IB1 D IB2 and IC1 D IC2 since Ë‡F1 D Ë‡F 2 D Ë‡F .
Applying Kirchhoï¬€â€™s Current Law at the collector node of Q1,
IREF D IC1 C IB1 C IB2 D IC1 C 2IC1
Ë‡F
D IC1

1 C 2
Ë‡F

:
(6.88)
î€€erefore, the collector current of Q2 is,
IC2 D IC1 D
IREF
1 C 2
Ë‡F
:
(6.89)
Solving for IREF in terms of the applied voltage VCC and resistance R,
IREF D VCC   V
R
;
(6.90)
since VCE1 D V.
Substituting Equation (6.90) into (6.89) and solving for IC1,
IC1 D
VCC   V

1 C 2
Ë‡F

R
:
(6.91)
So the Q2 collector current (constant current) is,
IC2 D IC1 D
VCC   V

1C 2
Ë‡F

R
:
(6.92)

6.4. TRANSISTOR CURRENT SOURCES
467
IC2 is also dependent on VCE2. For a constant base current, the collector current will increase
slowly as the collector-emitter voltage increases. In the current mirror of Figure 6.18, VCE2  VCE1
since VCE1 D VBE1. î€€e value of VCE2 depends on the bias voltage at the collector of Q2. Typically,
VCE2  VCE1. Depending on the quiescent conditions of Q2, IC2 may be up to 10% larger than
IC1.
Stability is an important parameter of constant current sources. Variations in parame-
ter values will cause an undesirable ï¬‚uctuation in IC2. î€€e stability factors deï¬ned in Sec-
tion 3.7 (Book 1) are,
SI D @IC2
@ICO
;
SV D @IC2
@VBE
;
SË‡ D @IC2
@Ë‡F
:
(6.93)
Using Equation (6.92)
SI D
@
@ICO
2
664
VCC   V

1C 2
Ë‡F

R
C .Ë‡F C1/ ICO
3
775 D .Ë‡F C1/ ;
(6.94)
SV D
@
@VBE
2
664
VCC   VBE

1C 2
Ë‡F

R
3
775 D  1

1C 2
Ë‡F
;

R
(6.95)
and
SË‡ D
@
@Ë‡F
2
664
VCC   V

1 C 2
Ë‡F

R
3
775 D 2.VCC   V/
R.Ë‡F C 2/2 :
(6.96)
By increasing R, better stability against variations in base-emitter voltage and quiescent
point shifts due to varying Ë‡F can be obtained. î€€e advantage of the current mirror in Figure 6.18
is the reduction in the number of resistors that makes the circuit more applicable to integrated
circuits.
6.4.3
CURRENT MIRROR WITH ADDITIONAL STABILITY
A third transistor can be added to gain more stability in the quiescent point. Using three identical
transistors, Q3 in a common collector conï¬guration at the base of Q1 and Q2 is used to provide
additional stability. î€€e three transistor current source is shown in Figure 6.19.
Since the base-emitter voltages of Q1 and Q2 are identical, IB1 D IB2 and IC1 D IC2 with
Ë‡F1 D Ë‡F 2 D Ë‡F 3 D Ë‡F . î€€e emitter current of Q3 is,
 IE3 D IB1 C IB2 D IC1
Ë‡F
C IC2
Ë‡F
D 2IC2
Ë‡F
:
(6.97)

468
6. MULTIPLE-TRANSISTOR AMPLIFIERS
Q
IC
IB
Q
IE
IB
R
I3&'
CV$$
IB
Q
IC
 C
V$&
Figure 6.19: î€€ree transistor current mirror.
î€€e base current of Q3 is therefore,
IB3 D  IE3
Ë‡F C1 D
2IC2
Ë‡F .Ë‡F C1/:
(6.98)
Using Equation (6.98) and the fact that IC1 D IC2, the reference current can be found,
IREF D IC1 C IB3 D IC2 C
2IC2
Ë‡F .Ë‡F C1/:
(6.99)
î€€e reference current is found by applying Kirchhoï¬€â€™s Voltage Law from IREF through the base-
emitter junctions of Q3 and Q1,
IREF D VCC   VBE1   VBE3
R
D VCC   2V
R
:
(6.100)
Rearranging Equation (6.99) to solve for IC2 using the expression for IREF in Equation (6.100),
IC2 D
IREF
1C
2
Ë‡F .Ë‡F C1/
D
VCC   2V
R

1C
2
Ë‡F .Ë‡F C1/
:
(6.101)
î€€e current gain stability factor is found by diï¬€erentiating Equation (6.101) with respect to Ë‡F ,
SË‡ D
@
@Ë‡F
2
664
VCC   2V
R

1C
2
Ë‡F .Ë‡F C1/

3
775
D 2 .2Ë‡F C 1/
 VCC   2V

RÅ’Ë‡F .Ë‡F C1/ C2Â2
D 2IREF .2Ë‡F C 1/
Å’Ë‡F .Ë‡F C1/ C2Â2 :
(6.102)

6.4. TRANSISTOR CURRENT SOURCES
469
Recall that in the two transistor current mirror in Section 6.4.2, the Ë‡ stability factor was
approximately proportional to Ë‡ 2
F . For the three transistor current mirror, the Ë‡ stability factor is
approximately proportional to Ë‡ 3
F . î€€erefore, the stability of the three transistor current mirror
has greater stability than the two transistor current mirror by a factor of Ë‡F . î€€is indicates that
the collector current is tightly bound to the desired value caused by operating temperature swings
or through parameter changes as a result of interchanging individual transistors with slightly
diï¬€erent characteristics, which is commonly encountered when mass producing BJT circuits.
6.4.4
WILSON CURRENT SOURCE
î€€e Wilson current source is used when low sensitivity to transistor base currents is desired and
is shown in Figure 6.20. î€€e transistors are again assumed to be identical for this analysis.
Applying Kirchhoï¬€â€™s Current Law to the collector of Q3 yields and expression for the emitter
current of Q2,
 IE2 D IB1 C IB3 C IC3 D IC1
Ë‡F
C IC3

1 C 1
Ë‡F

:
(6.103)
However, since Q1 and Q3 are identical and have identical values of base-emitter voltage, the col-
lector currents are also equal (IB1 D IB3 and IC1 D IC3 with Ë‡F1 D Ë‡F 2 D Ë‡F 3 D Ë‡F ). î€€ere-
fore, Equation (6.103) can be put in terms of only IC3,
 IE2 D IC3

1 C 2
Ë‡F

:
(6.104)
Q
IB
IB
Q
IC
IE
Q
IB
IC
R
I3&'
CV$$
IC
Figure 6.20: Wilson current mirror.

470
6. MULTIPLE-TRANSISTOR AMPLIFIERS
From Equation (6.104) the collector current of Q2 can be determined,
IC2 D  IE2
Ë‡F
Ë‡F C1 D IC3

1C 2
Ë‡F
  Ë‡F
Ë‡F C1

:
(6.105)
Applying Kirchhoï¬€â€™s Current Law at the base of Q2,
IREF D IC1 C IB2 D IC1 C IC2
Ë‡F
:
(6.106)
But since the transistors are identical, IC1 D IC3 so, rearranging Equation (6.106),
IC3 D IREF   IC2
Ë‡F
(6.107)
Substituting Equation (6.107) into (6.105),
IC2 D

IREF   IC2
Ë‡F
 
1 C 2
Ë‡F
  Ë‡F
Ë‡F C1

:
(6.108)
Rearranging Equation (6.108) yields the Q2 collector current in terms of the reference current,
IC2 D IREF
Ë‡2
F C 2Ë‡F
Ë‡2
F C 2Ë‡F C 2 D IREF

1  2
Ë‡2
F C 2Ë‡F C 2

:
(6.109)
From Equation (6.109) it is apparent that the output current diï¬€ers from the reference current
by a small amount corresponding to approximately 2=Ë‡2
F .
6.4.5
WIDLAR CURRENT SOURCE
In the two and three transistor current mirrors, the load current IC2 is approximately equal to
the reference current for large Ë‡F . To supply a load current of milliamperes with power supply
voltages in the order of 10 V, the reference resistor must be in the several thousands of Ohms. î€€is
poses little problem for the designer. However, if the load current is small (in the order of 5 A),
the required reference resistor approaches or exceeds 1 M. In Operational ampliï¬er integrated
circuits, the low input current requirement mandates a low bias current for the input emitter-
coupled diï¬€erential ampliï¬er. A resistor of this magnitude is prohibitive in terms of the area that
it would require on the chip. It is also diï¬ƒcult to fabricate accurate resistance values on integrated
circuit chips.
î€€e load and reference currents can be made to be substantially diï¬€erent by forcing the base-
emitter voltages of Q1 and Q2 to be unequal in the two transistor current mirror of Figure 6.18.
One way to achieve this goal of substantially diï¬€erent load and reference currents is the addition
of an emitter resistor to Q2 as is done in the Widlar current source shown in Figure 6.21.
Applying Kirchhoï¬€â€™s Voltage Law to the base-emitter loop of Q1 and Q2,
0 D VBE1   VBE2 C IE2R2:
(6.110)

6.4. TRANSISTOR CURRENT SOURCES
471
Q
IC
IB
R
I3&'
CV$$
IB
Q
R
IE
IC
 C
V#&
C
 V#&
Figure 6.21: î€€e Widlar current source.
î€€e collector currents of Q1 and Q2 can be related to the base-emitter voltages by using the
Ebers-Moll equation from 3.3b, Chapter 3 (Book 1)
IC D  ICS
0
B@e
VBC
Vt   1
1
CA C Ë›F IES
0
B@e
VBE
Vt   1
1
CA :
(6.111)
Equation (3.8, Chapter 3 (Book 1)) gives the saturation current values:
Ë›F IES D IS:
(6.112)
For a transistor operating in the forward active region, VBC  0. î€€erefore, Equation (6.111)
simpliï¬es to,
IC  IS
0
B@e
VBE
Vt   1
1
CA :
(6.113)
So the base-emitter voltage of a transistor is,
VBE D Vt ln
IC
IS
C 1

:
(6.114)

472
6. MULTIPLE-TRANSISTOR AMPLIFIERS
Using Equation (6.114), the loop equation of Equation (6.110) is
0 D 1Vt ln
IC1
IS1
C 1

  2Vt ln
IC2
IS2
C 1

C IE2R2
D 1Vt ln
IC1
IS1
C 1

  2Vt ln
IC2
IS2
C 1

  Ë‡F C 1
Ë‡F
IC2R2:
(6.115)
If the transistors are identical, IS1 D IS2 and 1 D 2. î€€en Equation (6.115) may be simpliï¬ed
as,
Vt ln
IC1 C IS
IC2 C IS

D Ë‡F C 1
Ë‡F
IC2R2:
(6.116)
Since the saturation current is very small compared to the collector current for BJTs in the forward
active region,
Vt ln
IC1
IC2

D Ë‡F C1
Ë‡F
IC2R2:
(6.117)
î€€is is a transcendental function that must be solved by iterative techniques for a given R2 and
IC1 (or IREF) to ï¬nd IC2.
Example 6.7
For the Widlar current source shown in Figure 6.19, the required load current is IC2 D 5 A,
IC1 D 1 mA; VCC D 5 V, VBE D 0:7 V; VT D 0:026 V, Ë‡F D 200, and  D 1. Find the two resis-
tance values and the reference current.
Solution:
From Equation (6.117),
.0:026/ ln
 
10 3
5  10 6
!
D 201
200
 5  10 6
R2;
yielding the value
R2 D 27:5 k  27 k:
Using Kirchhoï¬€â€™s Current Law at the collector node of Q1.
IREF D IC1 C IB1 C IB2
D IC1

1 C 1
Ë‡F

C IC2
Ë‡F
D 10 3

1 C
1
200

C 5  10 6
200
D 1:005 mA:

6.4. TRANSISTOR CURRENT SOURCES
473
î€€e reference resistor is found by applying Kirchhoï¬€â€™s Voltage Law to the collector-base-emitter
loop of Q1,
R1 D VCC   VBE
IREF
D
5   0:7
1:005  10 3 D 4:28 k  4:3 k:
An example of current source biasing of input emitter-coupled diï¬€erential ampliï¬er for an
OpAmp (A741) is shown in Figure 6.22. It is a Widlar current source consisting of Q12, Q11,
Q10, R4 and R5 with the load current taken oï¬€of Q10.
Q
IC
R
 LÃŠ
I3&'
Q
CV$$ D C 7
IB
IB
Q
R
 LÃŠ
IE
 V&& D   7
IC
Q
#
"
&NJUUFSDPVQMFE
%J
 BNQ
Figure 6.22: Widlar current source used to bias input stage of the A741 OpAmp.
Analysis of this circuit begins with the reference current, IREF. î€€e reference current is,
IREF D VCC   . VEE/   VBE12   VBE11
R5
D 30   1:4
39 k
D 0:73 mA
where VBE12 D VBE10 D V D 0:7 V.
î€€e output current is found using the transcendental function
VT ln
IC11
IC10

D Ë‡F C 1
Ë‡F
IC10R4  IC10R4

474
6. MULTIPLE-TRANSISTOR AMPLIFIERS
and Kirchhoï¬€â€™s Current Law applied to the collector of Q11 as described above. Using Ë‡F D 200,
a math package (MathCAD in this case) determines the output current as
IC10 D 18:90 A:
An alternate technique to ï¬nd the load current is through SPICE simulations. î€€e Multi-
sim output for the Widlar current source in Figure 6.22 is shown in Figure 6.23. Here, the output
node was arbitrarily connected to ground and the transistors were assumed to have the following
simple parameters:
IS=1pA
BF=200
BR=6:
î€€e SPICE simulation produces the same result as the transcendental equations:
IC10 D 18:87 A:
Figure 6.23: SPICE simulation of the OpAmp Widlar current source.
6.4.6
SIMPLE MOSFET CURRENT MIRROR
In MOS integrated circuits, the FETs are biased in their saturation regions through the use of a
MOSFET constant current source. A simple enhancement mode NMOSFET current mirror is
shown in Figure 6.24. FETs M1 and M2 are connected as saturated devices. î€€e reference current
IREF and the load current ID3 are determined by using the expression for the drain current.
î€€e NMOSFET M3 is assumed to be in saturation.
IREF D K1.VGS1   VT1/2 D K2.VGS2   VT 2/2
(6.118)

6.4. TRANSISTOR CURRENT SOURCES
475
M
M
I3&'
V%%
M
ID
 C
V(4
 C
V(4
C
 V(4
Figure 6.24: Simple enhancement NMOSFET current mirror.
and
ID3 D K3.VGS3   VT 3/2:
(6.119)
Apply Kirchhoï¬€â€™s Voltage Law, the gate-source voltage of M1 is found,
VGS1 D VDD   VGS2:
(6.120)
Substituting Equation (6.120) into (6.118)
K1.VDD   VGS2   VT1/2 D K2.VGS2   VT 2/2
(6.121)
Rearranging the equation yields,
"
1 C
K1
K2
 1
2 #
VGS2 D
K1
K2
 1
2
.VDD   VT1/ C VT 2:
(6.122)
Solving for VGS2 ,
VGS2 D
K1
K2
 1
2
.VDD   VT1/ C VT 2
1 C
K1
K2
 1
2
:
(6.123)
But VGS3 D VGS2, so the load current ID3 is found by substituting Equation (6.123) into Equa-
tion (6.119).

476
6. MULTIPLE-TRANSISTOR AMPLIFIERS
Example 6.8
Given an enhancement mode NMOSFET in the circuit of Figure 6.24, ï¬nd the ratio of the
transconductance of the FETs, M1 and M2, to achieve a current of
ID3 D 25 A:
î€€e other FET parameters are:
VDD D 10 V;
K3 D 0:1 mA=V2;
VT1 D VT 2 D VT 3 D 1 V;
IREF D 100 A:
Solution
Solve for VGS3 D VGS2 using Equation (6.119)
VGS2 D VGS3 D
s
ID3
K3
C VT 3 D
s
25  10 6
1  10 4 C 1 D 1:5 V:
Rearranging Equation (6.121) yields the required transconductance ratio of M1 and M2,
K2
K1

D
VDD   VGS2   VT1
VGS2   VT 2
2
D
10   1:5   1
1:5   1
2
D 255:
6.5
ACTIVE LOADS
In integrated circuit ampliï¬ers, transistor current source conï¬gurations are often used as active
loads. Since small-signal gain in ampliï¬ers is directly proportional to the load resistance, large
loads are desired to achieve large gain. However, increasing the load requires that a large power
supply voltage must be used in order to keep to transistor in the proper region of operation. î€€e
quiescent point will be also be altered. Both of these consequences to the use of a large resistor
for a load are undesirable.
Active loads using current source conï¬gurations are commonly used to provide the high
load required for increasing small-signal gain. î€€e small-signal output resistance of the current
source conï¬guration is used as the load to the amplifying circuit. A Norton and î€€Ã©venin equiv-
alent model of a transistor current source is shown in Figure 6.25.
For the Norton equivalent model, the analysis and design of current sources, discussed in
Section 6.4 using the Ebers-Moll model, is used to determine IO. î€€e output resistance RO is
found by determining the performing small-signal analysis on the current source. Since a tran-
sistor is used in place of a resistor, the load is dependent on both the inherent transistor char-
acteristics and the quiescent point of the circuit. In particular, the Early voltage, VA, is of great
importance when determining the active load of a small-signal transistor ampliï¬er.

6.5. ACTIVE LOADS
477
Ro
IO
(a)
Ro
 VO D IORo
C
(b)
Figure 6.25: (a) Norton and (b) î€€Ã©venin equivalent models of constant current sources.
6.5.1
COMMON-EMITTER AMPLIFIER WITH ACTIVE LOAD
A common-emitter ampliï¬er with an active load is shown in Figure 6.26. î€€e active load consists
of a simple pnp current mirror. î€€e pnp current mirror provides the load for the npn BJT common-
emitter ampliï¬er. î€€e current mirror also determines the range of bias currents over which the
common-emitter will be in the forward active region.
Q
C
 Vi
C
 VO
IC
Q
Q
CV$$
R
I3&'
Figure 6.26: Common-emitter ampliï¬er with pnp current mirror active load.
î€€e current mirror transistors Q1 and Q2 are assumed to be identical. For Q2 to be in the
forward-active region, its collector current and the collector current of the common-emitter BJT,
Q3, must be greater than IC;lower, where IC;lower is deï¬ned by:
IC;lower D
VCC   V

1 C
2
Ë‡FQ1

R
 IREF:
(6.124)

478
6. MULTIPLE-TRANSISTOR AMPLIFIERS
î€€is current eï¬€ectively clips and distorts the output at IC3. From the Ebers-Moll equations and
Equation (6.114), the base-emitter bias voltage of Q3 required to establish this lower current limit
of operation is,
VBE3.lower/ D Vt ln
IC3;lower
IS1
C 1

:
(6.125)
î€€erefore, the input voltage Vi must exceed VBE3;lower for operation of Q3 in the forward-active
region.
î€€e characteristic curve of the active load transistor Q1 superimposed on the set of output
characteristic curves for Q3 is shown in Figure 6.27. î€€e pnp BJT, Q1, acts as a load line of
resistance h 1
oe on the collector of the common-emitter conï¬gured npn transistor Q3. Since the
collector current is small, the load is very large. If a resistive load was used instead of an active
load, the circuit would require a very large power supply voltage to establish on end of the resistive
load line. î€€e active load line formed by Q1 transitions from the cut-oï¬€to forward active region
at IC1 D IC;lower. î€€e upper limit of ampliï¬er operation for Q3 is established when the active
load line crosses the point where Q3 saturates. î€€is point establishes the upper limit, IC;upper, on
Q3, and can be approximated as described in Equation (6.126).
IC;upper D IC;lower C VCC   VCE3.sat/
1=hoe1
:
(6.126)
î€€e corresponding base-emitter voltage of Q3 is,
VBE3.upper/ D Vt ln
IC;upper
IS1
C 1

(6.127)
A plot of the Q3 collector voltage and collector current of Q3 as a function of input voltage
is shown in Figure 6.28. î€€e Q3 collector voltage versus the input voltage in Figure 6.28 is a
transfer characteristic of the common-emitter ampliï¬er.
Small-signal analysis is used to determine the common-emitter load. î€€e AC and small-
signal models of the common-emitter circuit in Figure 6.26 is shown in Figure 6.29. To ï¬nd the
î€€Ã©venin resistance, RTH , of the pnp current mirror, the resistance looking into the nodes C3; C1,
and E1 is found. For the common-emitter circuit in Figure 6.26, the load (î€€Ã©venin) resistance
is RO D h 1
oe . From Equation (5.34), the output resistance is
RO D
1
hoe1
D jVA1j
IC1
;
(6.128)
where VA1 is the Early voltage of Q1. î€€erefore, Ro is very large for small values of collector
current.
î€€e simpliï¬ed small-signal model of the common-emitter ampliï¬er with active load in
Figure 6.29 is shown in Figure 6.30.

6.5. ACTIVE LOADS
479
IC  VQQFS
IC  MPXFS
V$&
V$$
Figure 6.27: î€€e characteristic curve of the active load device Q1 superimposed on the output char-
acteristic curves for Q3.
V$& 	7
V#& 	N7
I$& 	Â˜"




















V$&
I$
Figure 6.28: Q3 collector current and voltage as a function of the input (base-emitter) voltage.
î€€e small-signal output voltage of the ampliï¬er is,
vo D  hfe3 ib3
 h 1
oe3 kRO

:
(6.129)
But, ib3 D
vi
hie3 , so the gain of the ampliï¬er is,
AV D vo
vi
D  hfe3
hie3
 h 1
oe3 kRO

;
(6.130)

480
6. MULTIPLE-TRANSISTOR AMPLIFIERS
Q
C
 vi
C
 vo
Q
Q
R
(a)
 E
hJF
C
B
vi
 E
E
R
C
B B
hJF
hJF
hGFib
h 
PF
h 
PF
hGFib
C C
C
h 
PF
hGFib
vo
R5) D RO
(b)
Figure 6.29: (a) AC and (b) Small-signal of the common-emitter ampliï¬er with active load in Fig-
ure 6.26.
 E
hJF
ib
C
B
vi
 h 
PF
hGFib
C C
C
h 
PF
D RO
vo
Figure 6.30: Simpliï¬ed small-signal model of the common-emitter active load ampliï¬er in Fig-
ure 6.26.
where from Equation (5.21),
hie3  .Ë‡F 3 C 1/ Vt
jIC3j:
(6.131)

6.5. ACTIVE LOADS
481
Example 6.9
Design a common-emitter ampliï¬er with an active load in the conï¬guration shown in Figure 6.29.
î€€e lower current limit is required to be 100 A. î€€e following transistors are available for use:
2N2222 npn(IS=14.4E-15 BF=255 BR=6 VA=75)
2N2907 pnp(IS=650.6E-18 BF=232 BR=4 VA=116)
î€€e power supply is C15 V.
Find the input resistance, small-signal gain, and other component values.
Solution #1
Design the common-emitter ampliï¬er using the conï¬guration in Figure 6.29. Find the
resistor value R for the lower collector current limit of 100 A. Rearranging Equation (6.128),
R D
VCC   V1

1 C
2
Ë‡FQ1

IC;lower
D
15   0:7

1  2
232

10 4
D 143 k
(1% standard value).
î€€e upper limit of the collector current is found by ï¬rst determining h 1
oe1
RO D
1
hoe1

VA1
IC;lower
D 116
10 4 D 1:16 M:
î€€e upper current limit is therefore approximately,
IC;upper  IC;lower C VCC   VCE3.sat/
RO
D 10 4 C 15   0:2
1:16  106 D 113 A:
For maximum output swing, select a bias point half-way between IC;upper and IC;lower
IC;bias D 106:5 mA:
î€€e base-emitter bias voltage for Q3 is then,
VBE3.bias/ D Vt ln
IC;bias
IS3
C 1

D .0:026/ ln
 
10 4
14:3  10 15 C 1
!
D 591 mV
where  D 1.
î€€e input resistance, Ri, is,
Ri D hie3  .Ë‡F 3 C 1/ Vt
jIC3j D .256/
0:026
106:5  10 6 D 62:5 k:
î€€e small-signal gain is then,
AV D vo
vi
D  hfe3
hie3
 h 1
oe3 kRO

D   255
62:5 k .1:16M k1:16M / D  2:37 k:

482
6. MULTIPLE-TRANSISTOR AMPLIFIERS
Solution #2. SPICE
î€€e circuit in Figure 6.29 is simulated using SPICE using the value of R determined above
with a reference current of 100 A.
î€€e result of the SPICE transfer function simulation are:
5SBOTGFS 'VODUJPO "OBMZTJT

5SBOTGFS GVODUJPO
 : L

WW *OQVU JNQFEBODF
: L

0VUQVU JNQFEBODF BU 7	7	WP
7	

: L
î€€ese results are in favorable agreement with the analytical results.
6.5.2
COMMON SOURCE AMPLIFIER WITH ACTIVE LOAD
An enhancement NMOSFET common source ampliï¬er (M1) with a PMOSFET current mirror
active load is shown in Figure 6.31. FETs M2 and M3 form a current mirror where the reference
current is determined by the resistor, R. For operation in the saturation region,
IREF D ID3 D K3.VGS3   VT 3/2
(6.132)
where
VGS3 D  VSG3 D   .VDD   IREFR/ :
(6.133)
By substituting Equation (6.133) into (6.132), the reference current is found as a function of R.
î€€e transistor M1 is in cutoï¬€when VGS < VT . Under this condition, no current ï¬‚ows
through M2 and, because it is a current mirror, M3. As VGS increases above VT ; M1 enters satu-
ration and forces M2 into the ohmic region and lowers VO. Further increase in the input voltage

6.5. ACTIVE LOADS
483
M
ID
M
C
 VO
C
 Vi
M
R
I3&'
V%%
C
 V(4
C
 V4(
 C V4(
Figure 6.31: Common source ampliï¬er with active load.
forces M2 into saturation decreasing the output voltage. Finally, M1 enters the ohmic region while
M2 and M3 remain in the saturation region.
î€€e transfer function of the active load common source ampliï¬er of Figure 6.31 is shown
in Figure 6.32.
V 	7
VG 	7
ID 	Â˜"
























Vo
ID
Figure 6.32: Transfer characteristic of the active-load common-source ampliï¬er in Figure 6.31.
î€€e small-signal model of the ampliï¬er is used to determine the gain of the ampliï¬er. î€€e
AC model of Figure 6.25 is shown in Figure 6.27.
From the AC model in Figure 6.33, the small-signal model can be derived, and is shown in
Figure 6.34. î€€e load resistor consists only of the drain resistance of M2.

484
6. MULTIPLE-TRANSISTOR AMPLIFIERS
M
ID
M
C
 VO
C
 Vi
M
R
Figure 6.33: AC model of the common source ampliï¬er with active load of Figure 6.31.
 S
 C
rd
D D
rd
gmvHT
C
G
vHT
vo
Figure 6.34: Small-signal model of the common source ampliï¬er with an active load.
î€€e drain resistance is found by applying Equation (5.144),
rd D jVAj
jIDj:
(6.134)
î€€e small-signal transconductance is deï¬ned in Equation (5.132) as,
gm D 2K .VGS   VT / D 2
p
IDK:
(6.135)
î€€e gain of the ampliï¬er is,
AV D gm1 .rd1==rd2/ :
(6.136)
6.5.3
EMITTER-COUPLED DIFFERENTIAL AMPLIFIER WITH ACTIVE
LOAD
An emitter-coupled diï¬€erential ampliï¬er with an active load current mirror is shown in Fig-
ure 6.35. It is assumed that Q3 and Q4, and Q1 and Q2 are matched pairs. In this circuit, the
collector current is controlled by the Q1 side of the emitter coupled pair. It is also a single-ended
output ampliï¬er, which eliminates the common mode problem and has higher CMRR than a
single output diï¬€erential ampliï¬er with resistive loads.

6.5. ACTIVE LOADS
485
 C
vi
Ri
Q
IC
Q
Q
Ri
C
 vi
IC
Q
C
 vo
CV$$
 V&&
R&&
Figure 6.35: Emitter-coupled single-ended output diï¬€erential ampliï¬er with active load current mir-
ror.
î€€e AC model of the emitter-coupled single-ended diï¬€erential ampliï¬er with an active load of
Figure 6.35 is shown in Figure 6.36. î€€e gain for the circuit in Figure 6.36 is performed by using
a single input at vi1 and grounding vi2.
Since Q3 and Q4 form a current mirror, the collector current ic1 D hfe1ib1 through transis-
tor Q1 is equal to the collector current through Q2. Since the output resistance of the common-
base transistor, Q2, is much greater than that of the common-emitter transistor, Q4, the output
voltage is then,
vo D hfe1ib1
hoe4
:
(6.137)
î€€e emitter resistance of Q1 must be found to determine the base current ib1. î€€e emitter of Q1
is connected to REE and the emitter of Q2. Q2 appears as a common-base conï¬guration with an
input resistance,
RE2 
hie2 C Ri2
hfe2 C 1

==REE  hie2 C Ri2
hfe2 C 1 ;
(6.138)
for a large h 1
oe4 and REE.
î€€e base current for Q1 is found by using Equation (6.138),
ib1 D
vi1
.Ri1 C hie1/ C
h hfe1 C 1
 
hie2CRi2
hfe2C1
i
(6.139)

486
6. MULTIPLE-TRANSISTOR AMPLIFIERS
 C
vi
Ri
ib
Q
hGFib
Q
Q
Ri
hGFib
Q
C
 vo
R&&
Figure 6.36: AC model of the emitter coupled diï¬€erential ampliï¬er in Figure 6.35.
By substituting Equation (6.139) into (6.137), the output voltage is,
vo D
hfe1vi1
hoe4 .2Ri1 C 2hie1/ D
hfe1vi1
2hoe4 .Ri1 C hie1/:
(6.140)
î€€erefore, the gain of the ampliï¬er is,
Av D vo
vi1
D
hfe1
2hoe4 .Ri1 C hie1/
(6.141)
î€€is result is exactly one-half of that predicted by Equation (6.65) where the load resistance is
given by:
Rc D
1
hoe4
:
î€€e factor of two is the result of the single-ended rather than diï¬€erential output.
6.6
CONCLUDING REMARKS
î€€e range of transistor ampliï¬ers available for use was expanded in this chapter to include the use
of multiple transistor applications. î€€is extension to allows the designer to create ampliï¬ers that
have a combination of ampliï¬cation, input resistance, and output resistance that is not within the
capabilities of single transistor ampliï¬ers.
Cascaded-stage designs, consisting of several simple stages in series, are the dominant form
of multiple transistor ampliï¬ers. Closely related to cascaded-stage designs are the Darlington and
similar grouped-transistor ampliï¬cation stages.
Other common multiple transistor ampliï¬cation stages are based on diï¬€erential inputs
rather than inputs solely referenced to a common terminal. Emitter coupled and source coupled

6.6. CONCLUDING REMARKS
487
transistor pairs form the basis for diï¬€erential ampliï¬ers. Among the many needs for diï¬€erential
inputs are many OpAmp applications.
While the addition of additional ampliï¬cation stages complicates the process, the modeling
and analysis techniques for multiple transistor ampliï¬ers follow the same basic procedure that has
been previously described:
1. Determine the quiescent (DC) conditionsâ€”verify all transistors are in the proper operating
region
2. Determine the small-signal parameters for each transistor from the quiescent conditions
3. Create an AC equivalent circuit
4. Determine the AC performance for the circuit
5. Add the results of the DC and AC analysis to obtain total circuit performance.
Although each step of the procedure may be more complicated, simple steps taken together
provide the desired results.
Integrated circuit ampliï¬er designs are an area where the use of multiple transistors prevails.
In discrete applications resistors are cost eï¬€ective and reliable; in IC applications they create a
multitude of design obstacles. î€€e use of multiple-transistor current sources as ampliï¬er bias
networks solves many of the problems. Current sources can also provide high resistance active
loads for many of the single and multiple transistor ampliï¬er types. Active loads provide high
gain without the use of large resistors or high-voltage sources.
While the interconnection of many transistors in simple ampliï¬ers can satisfy many design
goals, it does not always provide the optimum design. î€€e sensitivity of these designs to transistor
parameter variation is, on occasion, a concern. High power applications also put constraints on
ampliï¬er designs. î€€ese design concerns and several solutions are explored in Chapters 7 and 8.
Summary Design Example
A particular electronic application requires the ampliï¬cation of the diï¬€erence of two voltages by a
factor of 200 Ë™ 20. Each input source has an output resistance of 50 . î€€e output of the ampliï¬er
must also be diï¬€erential with each output having an output resistance of 2:7 k. Available voltages
sources are at ground potential and 10 V. It is expected that this design may eventually realized
in a bipolar IC application where the individual BJTs are described by:
Ë‡F D 200
VA D 160:
Solution:
î€€e design requirements suggest a emitter-coupled diï¬€erential ampliï¬er. î€€e possibility
of eventual IC realization implies that the diï¬€erential pair should be biased with a BJT current

488
6. MULTIPLE-TRANSISTOR AMPLIFIERS
source. î€€e basic topology of the circuit is therefore as shown at the right (the load and source
resistors are speciï¬ed above):
C
 vi
 ÃŠ
Q
RSFG
Q
Q
  7
Q
 ÃŠ
C
 vi
vo
vo
: LÃŠ
: LÃŠ
 7
î€€e diï¬€erential gain of this circuit is given by:
AVD D
 hfeRc
hie C 1=2 fRi1 C Ri2g
î€€is gain requirement restricts the diï¬€erential pair BJT parameter, hie:
hie D hfeRc
AVD
  1=2 fRi1 C Ri2g D 2650 :
Such a value can only be achieved with a speciï¬c collector current in each of the diï¬€erential pair
BJTs:
hie D .Ë‡F C 1/ Vt
IC
)
IC D 1:972 mA:
î€€e bias current provided by the current source must be the sum of the diï¬€erential pair emitter
currents:
Ibias D 2
Ë‡F C1
Ë‡F

IC D 3:964 mA:
î€€is bias current can be directly related to the collector currents of the two current source BJTs:
Ibias  IC4 C .10   V/hoe4 D IC4

1 C 9:3
VA

)
IC4 D 3:746 mA
î€€e current source bias resistor value can then be determined:
RREF D
10   V
3:746
 1 C
2
200
 D 2:458k  2:46 k:

6.7. PROBLEMS
489
SPICE simulation shows the diï¬€erential gain of this ampliï¬er to be  193, which is within spec-
iï¬cations.
6.7
PROBLEMS
6.1.
î€€e ampliï¬er shown uses identical transistors with the following characteristics:
Ë‡F1 D 220;
Ë‡F 2 D 180;
VA1 D VA2 D 200 V:
(a) Determine the quiescent currents and voltages of each transistor.
(b) Find the overall voltage gain, Avs.
(c) Find the input resistance, Rin.
(d) Find the output resistance, Rout.
C
RS
 ÃŠ
CS
Q
RC
: LÃŠ
C 7
RB
: LÃŠ
RE
 ÃŠ
RE
: LÃŠ
RB
 LÃŠ
 vs
CE
Q
RC
: LÃŠ
RE
: LÃŠ
 C
Co
vo
RJO
RPVU
6.2.
Determine the voltage gain,
AV D vo
vs
;
current gain,
AI D io
is
;

490
6. MULTIPLE-TRANSISTOR AMPLIFIERS
input resistance, Rin, and output resistance, Rout, for the given two-stage cascade ampli-
ï¬er. î€€e Silicon BJTs are identical and are described by Ë‡F D 150.
 LÃŠ
is
 ÃŠ
C
 vs
: LÃŠ
vo
 ÃŠ
io
: LÃŠ
 7
 LÃŠ
 LÃŠ
RJO
RPVU
6.3.
î€€e ampliï¬er shown uses identical transistors with the following characteristics:
Ë‡F D 180
and
VA D 200 V:
(a) Find the quiescent point of the transistors
(b) Find the midband voltage gain of the ampliï¬er.
(c) Conï¬rm the results using SPICE.

6.7. PROBLEMS
491
C
RS
 ÃŠ
CS
Q
RC
: LÃŠ
IC
V$$
C 7
RE
 ÃŠ
 vs
Q
RC
 LÃŠ
IC
RE
 LÃŠ
RE
 ÃŠ
 C
CO
vo
CE
C
 V$&
C
 V$&
6.4.
It is usually not a good design choice to cascade two simple common-collector ampliï¬er
stages. Investigate this cascade by performing the following design:
(a) Using a Silicon BJT with Ë‡F D 150, design a simple one transistor, common-
collector ampliï¬er to meet the following design goals:
Emitter Resistor,
Re D 1 k
Power Supply,
VCC D 10 V
Q-point
VCEQ D 5 V
Stage Input Resistance,
Rin D 20 k
(includes bias resistors):
(b) Determine the voltage gain, current gain, and output resistance of this simple stage
(c) Capacitively cascade two stages of the design from part aâ€”compare performance
characteristics (including input resistance) of this two-stage ampliï¬er with the
single-stage ampliï¬er of part b). Comment on results.
6.5.
In most multistage ampliï¬er designs, common-base ampliï¬er stages are best used as input
stages to an ampliï¬er cascade: they have little value when used as intermediate or ï¬nal
stages. Investigate this simple design principle by comparing the voltage and current gain
of two-stage, capacitively-coupled cascades consisting of the two given ampliï¬ers in the
two conï¬gurations: CB-CE and CE-CB.

492
6. MULTIPLE-TRANSISTOR AMPLIFIERS
Assume Silicon BJTs with Ë‡F D 100.
: LÃŠ
 ÃŠ
: LÃŠ
 7
 LÃŠ
 ÃŠ
: LÃŠ
: LÃŠ
 7
 LÃŠ
6.6.
In most multistage ampliï¬er designs, common-collector ampliï¬er stages are best used
as output stages to an ampliï¬er cascade: they have little value when used as input or
intermediate stages. Investigate this simple design principle by comparing the voltage
and current gain of two-stage, capacitively-coupled cascades consisting of the two given
ampliï¬ers in the two conï¬gurations: CC-CE and CE-CC.
Assume Silicon BJTs with Ë‡F D 100.
 ÃŠ
: LÃŠ
: LÃŠ
 7
 LÃŠ
 ÃŠ
: LÃŠ
: LÃŠ
 7
 LÃŠ
6.7.
In most multistage ampliï¬er designs, common-gate ampliï¬er stages are best used as input
stages to an ampliï¬er cascade: they have little value when used as intermediate or ï¬nal
stages. Investigate this simple design principle by comparing the voltage and current gain
of two-stage, capacitively-coupled cascades consisting of the two given ampliï¬ers in the
two conï¬gurations: CG-CS and CS-CG.
Assume FET parameters: IDSS D 4 mA; VPO D  2 V and VA D 150 V.

6.7. PROBLEMS
493
: .ÃŠ
 ÃŠ
: LÃŠ
 7
 ÃŠ
: .ÃŠ
: LÃŠ
 7
6.8.
î€€e ampliï¬er shown uses identical transistors with the following characteristics:
IDSS D 10 mA; VPO D  2 V;
and
VA D 100 V:
(a) Find the overall voltage gain Avs.
(b) Find the input resistance Rin.
(c) Find the output resistance Rout.
C
Ci
R
 ÃŠ
Q
RS
 LÃŠ
RG
 LÃŠ
 vi
CS
 RG
 LÃŠ
CC
RD
: LÃŠ
C 7
Q
RS
 ÃŠ
CS
RD
: LÃŠ
C
Co
vo
RJO
RPVU
6.9.
For the circuit shown, the transistor parameters are:
Q1 W
Ë‡F D 200; V D 0:7 V; VA D 250 V
Q2 W
IDSS D 10 mA; VPO D  5 V; VA D 250 V:

494
6. MULTIPLE-TRANSISTOR AMPLIFIERS
(a) Find RB1 and RB2 for IC D 1 mA. Use the â€œrule of thumbâ€ relationship between
RE and RB for stable operation (1% change in IC for 10% change in Ë‡F ).
(b) Find the quiescent condition of the two transistors.
(c) Find the voltage gain of the ampliï¬er
(d) Find the input resistance, Rin, of the ampliï¬er.
vS
RS
CS
 ÃŠ
Q
RE
: LÃŠ
RB
CE
RC
 LÃŠ
IC D  N"
RB
V$$
C 7
R44
: LÃŠ
R44
 ÃŠ
Q
RD
: LÃŠ
ID
vO
Co
C44
RJO
6.10. For the given Darlington circuit:
(a) Determine the values of the two identical current sources, IBias, and the bias resistor,
RB, so that the quiescent BJT collector currents are the same value and the quiescent
output voltage is 2.5 V. î€€e Silicon BJTs are identical with
Ë‡F D 200; VA D 350 V:
(b) Determine the small-signal h-parameters for the composite Darlington transistor.
(c) Find the current gain of the circuit: AI D io=is.

6.7. PROBLEMS
495
vi
i
RB
 ÃŠ
io
I#JBT
I#JBT
 7
6.11. Many Darlington Silicon power transistor pairs provide built-in base-emitter shunt re-
sistors as an aid to biasing. One such Darlington pair is the 2N6387 for which a typical
circuit diagram is shown at the right. For DC analysis purposes these resistors act as
current sources of value:
IBias D
V
Rshunt
B
: LÃŠ
 ÃŠ
E
C
In AC analysis the resistors slightly decrease the eï¬€ective value of the two dominant h-
parameters, hie and hfe, in each BJT. For this Darlington pair assume each individual BJT
in the typical circuit diagram is described by Ë‡F D 60.
(a) Design a common-collector ampliï¬er using the following parts to achieve a quies-
cent collector current for the Darlington pair of 3 A.
DC power supply,
VCC D 48 V
Load resistor
RL D 8  (at the emitter)
Single bias resistor
RB D any value (use only 1 resistor)

496
6. MULTIPLE-TRANSISTOR AMPLIFIERS
(b) Determine the eï¬€ective small-signal h-parameters of each of the Darlington tran-
sistors (ï¬nd the h-parameters for each BJT with its B-E junction shunted) and the
Darlington pair as a whole.
(c) Determine the performance characteristics of the ampliï¬er, that is ï¬nd AV ; AI, and
Rin.
6.12. î€€e transistors in the circuit at the right have parameters:
IDSS D 2 mA
VPO D  2 V
VA D 100 V;
and
Ë‡F D 150
VA D 200 V:
î€€e quiescent conditions have been found to be:
jIDQj D 2 mA
VDSQ D 14 V
jICQj D 1:515 mA
VCEQ D 6:21 V
(a) Determine the small-signal parameters for the two transistors.
(b) Determine the voltage gain of the circuit.
C
 vi
: LÃŠ
Vo
 ÃŠ
 7
 ÃŠ
6.13. For the ampliï¬er shown, the transistor characteristics are:
JFET: IDSS D 8 mA
VPO D  5 V
VA D 100 V:
BJT: Ë‡F D 200
VA D 100 V:

6.7. PROBLEMS
497
(a) Complete the design of the ampliï¬er so that IE D 3 mA, and VDS D VEC D 5 V.
Find the quiescent point of all of the transistors
(b) Find the midband voltage gain of the ampliï¬er.
(c) Conï¬rm the results using SPICE.
vs
CS
RG
 LÃŠ
RG
Q
R44
C44
RD
 LÃŠ
C 7
RG
 LÃŠ
Q
RC
vo
Co
RE
 LÃŠ
IE
CE
C
 V&$
C
 V%4
6.14. Complete the design of the ampliï¬er shown.
î€€e transistor parameters are:
JFET W IDSS D  8 mA; VPO D 3:5 V; VA D 100 V
BJT W Ë‡F D 120 VA D 150 V:
(a) Find RSS; RB1, and RB2 so that IC D  1 mA and VDS D  3:9 V. Determine the
quiescent points of the transistors.
(b) Determine the midband voltage gain of the ampliï¬er
(c) Conï¬rm the results using SPICE.

498
6. MULTIPLE-TRANSISTOR AMPLIFIERS
vs
 ÃŠ
CS
 ÃŠ
C 7
Q
R44
C44
CB
Q
IC
: LÃŠ
  7
RB
RB
vo
Co
C
 V%4
6.15. For the BiFET Darlington conï¬guration shown, the bias voltage Vg is adjusted so that
the quiescent output voltage is 2.5 V. î€€e transistor parameters are as follows:
Ë‡F D 200
VA D 150 V
K D 1 mA=V2
VT D 2 V:
(a) Determine Vg.
(b) Find the voltage gain of the circuit:
AV D vo
vi
:
Vg
C
 vi
 ÃŠ
vo
 LÃŠ
 7
6.16. Determine the quiescent currents and voltages, and the midband voltage gain of the
Darlington common-base ampliï¬er shown below. Identical transistors are used with pa-
rameters:
Ë‡F D 180; VA D 200 V:

6.7. PROBLEMS
499
vS
CS
 ÃŠ
RE
Q
Q
RC
 ÃŠ
V$$
C 7
: .ÃŠ
RB
: .ÃŠ
RB
CB
vo
Co
6.17. For the circuit shown, the transistors parameters are:
Ë‡F D 180; V D 0:7 V; VA D 250 V:
(a) Complete the design by ï¬nding RC.
(b) Find the quiescent condition of the two transistors.
(c) Find the voltage gain of the ampliï¬er
vS
RS
 ÃŠ
CS
RB
 LÃŠ
Q
RC
 7
RB
 LÃŠ
CB
Q
vo
CO
RE
: LÃŠ
RB
 LÃŠ
CE

500
6. MULTIPLE-TRANSISTOR AMPLIFIERS
6.18. Determine the quiescent currents and voltages, and the midband voltage gain of the
FET/Bipolar cascode ampliï¬er shown below. î€€e transistor parameters are:
Q1 W
VPO D  4 V;
IDSS D 5 mA;
VA D 200 V:
Q2 W
Ë‡F D 220;
VA D 250 V:
vS
RS
 ÃŠ
CS
Q
R44
: LÃŠ
RG
 .ÃŠ
C44
Q
vo
Co
RC
: LÃŠ
C 7
RB
: LÃŠ
RB
: LÃŠ
CB
6.19. î€€e diï¬€erential ampliï¬er shown utilizes a simple emitter resistor to establish quiescent
conditions. Assume identical BJTs with
Ë‡F D 120:
(a) Determine the diï¬€erential-mode gain.
(b) Determine the common-mode rejection ratio (CMRR).

6.7. PROBLEMS
501
C
 vi
 ÃŠ
: LÃŠ
  7
vo
vo
 ÃŠ
C
 vi
: LÃŠ
: LÃŠ
 7
6.20. Complete the design of the diï¬€erential ampliï¬er shown below so that the CMRR D
43 dB. Assume identical transistors with Ë‡F D 120.
(a) Find REE and VEE.
(b) Conï¬rm the results using SPICE.
vi
Ri
 LÃŠ
Q
R
 ÃŠ
R
 ÃŠ
Q
Ri
 LÃŠ
vi
R&&
 V&&
vo
vo
RC
 LÃŠ
RC
 LÃŠ
C 7
6.21. For the diï¬€erential ampliï¬er shown, ï¬nd iL in terms of the common- and diï¬€erential-
mode input signals. Assume identical transistors with Ë‡F D 120.

502
6. MULTIPLE-TRANSISTOR AMPLIFIERS
vi
Ri
 ÃŠ
Q
Q
Ri
 ÃŠ
vi
R&&
 LÃŠ
  7
 V&&
vo
vo
RC
: LÃŠ
RC
: LÃŠ
C 7
RL
 LÃŠ
iL
6.22. î€€e transistors in the diï¬€erential ampliï¬er shown below are identical and have the fol-
lowing characteristics:
IDSS D 10 ma; VPO D  4:5 V;
VA D 100 V:
(a) Find the CMRR
(b) Determine the output voltage:
v02   v01:
(c) î€€e output resistance looking into the drain of Q2.
(d) Use SPICE to conï¬rm the output voltage found in part (b) and the output resistance
found in part (c).

6.7. PROBLEMS
503
vi
 LÃŠ
Q
Q
 LÃŠ
vi
 LÃŠ
  7
vo
vo
: LÃŠ
: LÃŠ
C 7
 LÃŠ
 LÃŠ
6.23. Design a 100 A Widlar current source utilizing two identical Silicon BJTs with param-
eters:
Ë‡F D 150
VA D 250 V;
two resistors, and a 10 V battery. In order to extend battery life, total power consumption
must be less than 10 mW.
6.24. It is often necessary in integrated circuit applications to design a current source with
multiple outputs. î€€e general topology of a simple current mirror with three outputs is
shown.
(a) Determine the magnitude of output currents as a function of the circuit parameters.
(b) Generalize the results of part a for circuits with n outputs.
(c) Design a four-output current source using Silicon BJTs with Ë‡F D 120 and a voltage
source of 10 VDC to have identical output currents of 300 A.
QR
Q
Q
Q
R3FG
V$$
Io
Io
Io

504
6. MULTIPLE-TRANSISTOR AMPLIFIERS
6.25. Complete the design of the ampliï¬er shown so that the quiescent value of the output
voltage, vo, has value C1 V. î€€e transistors are identical and have the following charac-
teristics:
Ë‡F D 200
and
VA D 200 V:
(a) Find the quiescent point of the transistors
(b) Find the midband voltage gain of the ampliï¬er.
(c) Conï¬rm the results using SPICE.
vs
CS
Q
RE
 ÃŠ
CE
RB
RC
 LÃŠ
IC
RB
C 7
Q
RC
 LÃŠ
IC
RE
: LÃŠ
Q
vo
RE
 LÃŠ
  7
RB
RB
C
 V$&
C
 V$&
C
 V$&
6.26. Design a simple enhancement-mode NMOSFET current mirror for a load current of
50 A. Use identical transistors with the parameters K D 0:5 mA=V2 and VT D 2 V.
Conï¬rm the analytical design using SPICE.
6.27. Design a simple depletion-mode NMOSFET current mirror for a load current of 30 A.
Use identical transistors with the parameters IDSS D 10 mA and VPO D  4 V. Conï¬rm
the analytical design using SPICE.

6.7. PROBLEMS
505
6.28. î€€e emitter-coupled ampliï¬er shown utilizes a current source to establish quiescent con-
ditions and another to provide a high resistance load. Assume BJTs with
Ë‡F D 120; VA D 250:
(a) Determine the voltage gain and the input resistance of the circuit.
(b) Verify analytic results using SPICE.
C
 vi
 ÃŠ
vo
 ÃŠ
 LÃŠ
 7
  7
6.29. î€€e diï¬€erential ampliï¬er shown uses identical BJTs. î€€e BJT parameters are:
Ë‡F D 200; VA D 250 V:
(a) Determine the midband diï¬€erential-mode and common-mode voltage gains.
(b) Design a Wilson current mirror using three identical BJTs to replace REE using the
Ë™12 V power rails. î€€e BJTs for the current mirror are identical to the BJTs for the
diï¬€erential ampliï¬er.
(c) What is the midband diï¬€erential-mode and common-mode voltage gains of the
diï¬€erential ampliï¬er biased by the Wilson current mirror?

506
6. MULTIPLE-TRANSISTOR AMPLIFIERS
vi
Ri
 ÃŠ
Q
Q
Ri
 ÃŠ
vi
R&&
 LÃŠ
  7
 V&&
vo
vo
RC
: LÃŠ
RC
: LÃŠ
V$$
C 7
6.30. Using appropriate analysis and complete explanations:
(a) Find the quiescent condition for the diï¬€erential ampliï¬er shown. î€€e transistors are
identical with parameters: Ë‡F D 200; V D 0:7 V; VA D 250 V.
(b) How large can RC1 and RC2 become in this design if the bias current IEE is to
remain constant at the value found in part (a) and still remain a viable ampliï¬er?
(c) Design a simple two transistor current mirror to replace REE.
(d) What is the impact on the ampliï¬er CMRR if REE is replaced by a simple current
mirror in the diï¬€erential ampliï¬er design?
(e) What are the design advantages to replacing RC1 and RC2 with an active load de-
signed from a simple two transistor pnp current mirror?

6.7. PROBLEMS
507
vi
Ri
 ÃŠ
Q
Q
Ri
 ÃŠ
vi
R&&
 LÃŠ
I&&
 : 7
 V&&
vo
vo
RC
: LÃŠ
RC
: LÃŠ
6.31. In order to boost the input resistance of a diï¬€erential ampliï¬er, resistors are often added
between the emitters of the emitter-coupled BJT pair. For the circuit shown calculate the
diï¬€erential voltage gain, input resistance, and the CMRR. Compare appropriate results
with a circuit without these emitter resistors (Examples 6.4 and 6.5).
Assume identical BJTs with Ë‡F D 120.
C
 vi
 ÃŠ
Q  ÃŠ
 ÃŠ
Q
 N"
  7
 LÃŠ
vo
vo
 ÃŠ
C
 vi
: LÃŠ
: LÃŠ
 7
6.32. î€€e Darlington diï¬€erential ampliï¬er, shown is designed using identical transistors with
Ë‡F D 120
and
VA D 200 V:

508
6. MULTIPLE-TRANSISTOR AMPLIFIERS
(a) Determine the quiescent operating conditions.
(b) Find the CMRR
(c) Determine the output voltage:
v02   v01:
vi
Ri
 LÃŠ
Q
Q
vo
R
 ÃŠ
R
 ÃŠ
Q
Q
Ri
 LÃŠ
vi
vo
RC
 LÃŠ
RC
 LÃŠ
V$$
C 7
Q
R&&
: LÃŠ
 V&&
  7
RB
: LÃŠ
RB
: LÃŠ
6.33. Design a common-emitter ampliï¬er with an active load. î€€e lower current limit speciï¬-
cation is 50 A. î€€e following transistors are available:
2N2222A npn (IS D 14.4f BF D 255 VA D 175)
2N2907 pnp (IS D 650E-18 BF D 232 VA D 116):
î€€e power supply is C24 V.
(a) Find the input resistance of the ampliï¬er.
(b) Find the small-signal midband gain.
(c) Conï¬rm the analytical results with SPICE.

6.7. PROBLEMS
509
6.34. Design a common-source ampliï¬er with an active load using enhancement NMOSFETs
so that the gain of the ampliï¬er is  25 Ë™ 5. î€€e following transistors are available:
.model PMOSFET PMOS(VTO D 2 KP D 20E-6 LAMBDA D 0.01)
.model NMOSFET NMOS(VTO D 2 KP D 20E-6 LAMBDA D 0.01)
Conï¬rm the analytical results with SPICE.
6.35. A diï¬€erential npn BJT ampliï¬er is biased by a 150 A emitter bias source. î€€e collector
load resistors are mismatched by 5%. Find the oï¬€set voltage required at the input so that
the diï¬€erential output voltage is zero.
6.36. A diï¬€erential ampliï¬er is design with two npn BJT transistors: one with Ë‡F D 120 and
the other with Ë‡F D 150. If all other transistor parameters and external components are
matched, determine the resulting input oï¬€set voltage.
6.37. Find the current gain stability factor, SË‡, for the Wilson current source using matched
BJTs.
6.38. Find the current gain stability factor, SË‡, for the Widlar current source using matched
BJTs.
6.39. A BJT Widlar current source is designed for a load current of 100 A using identical
transistors with Ë‡F D 150 and VA D 150 V. If the fabrication process guarantees a Ë‡F D
150 Ë™ 10, what is the resulting maximum deviation in load current from the original
design?
6.40. A BJT Wilson current source is designed for a load current of 100 A using identical
transistors with Ë‡F D 150 and VA D 150 V. If the fabrication process guarantees a Ë‡F D
150 Ë™ 10, what is the resulting maximum deviation in load current from the original
design? Compare with the results of the previous problem and comment on the beneï¬ts
of each design.
6.41. Design a BJT diï¬€erential ampliï¬er that uses a Widlar current source that ampliï¬es a
diï¬€erential input signal of 0.25 V to provide a diï¬€erential output signal of 5 V with dif-
ferential input resistance of greater than 50 k. Limit the signal amplitude across each
base-emitter junction to 5 mV to insure linear operation. î€€e BJTs are matched and have
the following characteristics:
Ë‡F D 200
and
VA D 170 V:
Conï¬rm the analytical design with SPICE.
6.42. Consider the BJT diï¬€erential ampliï¬er in Example 6.4. Determine the largest input
common-mode signal that can be applied to the ampliï¬er with the BJTs remaining in
the linear region of operation.

510
6. MULTIPLE-TRANSISTOR AMPLIFIERS
REFERENCES
[1] â€”â€”-, Small-Signal Transistors, FETs and Diodes Device Data Book, Motorola, Inc.,
Phoenix, 1991
[2] â€”â€”-, Bipolar Power Transistor Data Book, 7th. Ed., Motorola, Inc., Phoenix, 1992
[3] Ghausi, M. S., Electronic Devices and Circuits: Discrete and Integrated, Holt, Rinehart and
Winston, New York, 1985.
[4] Gray, P. R., and Meyer, R. G., Analysis and Design of Analog Integrated Circuits, 3rd. Ed.,
John Wiley & Sons, Inc., New York, 1993.
[5] Horowitz, P., and Hill, W., îe Art of Electronics, 2nd. Ed. Cambridge University Press,
Cambridge, 1992.
[6] Millman, J., Microelectronics, Digital and Analog Circuits and Systems, McGraw-Hill Book
Company, New York, 1979.
[7] Sedra, A. S. and Smith, K. C., Microelectronic Circuits, 3rd. Ed., Holt, Rinehart, and Win-
ston. Philadelphia, 1991.
[8] Tuinenga, P., SPICE: A Guide to Circuit Simulation and Analysis Using PSpice, 2nd. Ed.,
Prentice Hall, Englewood Cliï¬€s, 1992.

511
C H A P T E R
7
Power Ampliï¬ers and Output
Stages
In general, analog ampliï¬ers discussed in the previous chapters are described as small-signal cir-
cuits whose purpose is to increase the amplitude of the input signal or act as an impedance buï¬€er
between other ampliï¬er stages. In reality, these ampliï¬ers accept signals over a broad range of am-
plitudes. î€€is chapter describes ampliï¬ers (or ampliï¬cation stages) that are capable of delivering
high power levels at the output.
Power ampliï¬ers must be capable of delivering a speciï¬c amount of power to a load, such as a
stereo ampliï¬er to a pair of speakers or a radio frequency ampliï¬er to a broadcasting antenna. î€€ey
are also used as output stages in integrated circuits. Because high output powers may be involved,
the eï¬ƒciency of the ampliï¬er to convert a low-power signal to high power becomes increasingly
important. Ineï¬ƒciency causes unwanted increases in transistor operating temperature and may
lead to accelerated device failure. Because power ampliï¬er stages may deliver high output power to
low impedance loads, they are signiï¬cantly diï¬€erent from the low- power small-signal ampliï¬ers.
î€€e large signal nature of power ampliï¬ers warrants special design considerations that may
not be signiï¬cant for small-signal ampliï¬ers. î€€erefore, small-signal approximations and models
either are not appropriate or must be used with care. In large-signal operation, signals transverse
the extremes of the forward-active region of the transistor causing distortion at the output. î€€at
is, when a pure sinusoid is introduced to a power ampliï¬er, the output may no longer be a pure
sinusoid, but a signal composed of the original sinusoid (at some amplitude determined by the
ampliï¬cation) and its Fourier (harmonic) components. î€€e relative amplitude of the fundamental
component decreases with respect to the Fourier components as distortion increases.
Distortion is deï¬ned in one of several ways depending on the particular application of the
circuit. Measures of distortion include:
â€¢ Total harmonic distortion (THD) commonly used for audio circuits,
â€¢ Intermodulation distortion (IMD) using the two-tone ratio method for radio and mi-
crowave frequency circuits,
â€¢ Second- and third-order intercept points also used for radio and microwave circuits,
â€¢ Composite second-order (CSO) and composite third-order beat ratio (CTBR) used for
cable television transmission circuits.

512
7. POWER AMPLIFIERS AND OUTPUT STAGES
Description of the THD and IMD methods will be discussed, and the relationship between the
two measurements will be presented.
î€€e design and analysis concepts introduced in this chapter are:
â€¢ Analysis of distortion
â€¢ Design of large-signal (power) ampliï¬ers with particular interest in reduction of distortion
â€¢ î€€ermal consideration that must be taken into account when designing power ampliï¬ers.
7.1
POWER AMPLIFIER CLASSIFICATION
In previous chapters, ampliï¬ers were classiï¬ed in terms of their circuit conï¬gurations (common-
emitter, common-collector, common-base, common-drain, common-source, and common-gate).
Another classiï¬cation scheme is used when classifying power ampliï¬ers. î€€is scheme labels cir-
cuits according to the portion of the period of the output waveform during which the transistors
conduct. î€€e measure of designation is the conduction angle of each transistor in the circuit,
assuming a sinusoidal input.
Regardless of the classiï¬cation of the power ampliï¬er, it must be capable of handling large
signal amplitudes where the current and voltages swings may be a signiï¬cantly large fraction of
the bias values. In such cases, small-signal analysis and models may not be appropriate and large
signal (DC) transfer characteristics must be used. î€€e limitation on small-signal operation is
discussed in this section.
7.1.1
CLASSIFICATION SCHEME
î€€e ampliï¬er classiï¬cations by conduction angle for sinusoidal inputs are shown in Table 7.1. î€€e
output (collector or drain) current through a transistor for class A, B, AB, and C power ampliï¬ers
are shown in Figure 7.1. In Figure 7.1a, the current ï¬‚ows through the transistor over the whole
period: this is classiï¬ed as Class A operation. In Class B operation, shown in Figure 7.1b, each
transistor only conducts over half the period of the input sinusoidal waveform. Class AB opera-
tion, shown in Figure 7.1c, illustrates current ï¬‚ow through each transistor for greater than a half
cycle but less than the full cycle of the input sinusoid. Figure 7.1d shows Class C operation where
the each transistor conducts over less than half cycle of the input sinusoid. Class D operation is
not shown since the conduction angle could vary with time over the entire cycle.
Initially, it may seem as if Class A operation is the only conï¬guration that will yield low
distortion signals. Class B and class AB power ampliï¬ers assure signal continuity by making
use of arrangements of two transistors that allow each transistor to share portions of the input
signal conduction angle. Class C ampliï¬ers provide single-frequency sinusoidal output by driving
resonant circuits over a small portion of the cycle; the continuity of the sinusoidal output is assured
by the tuned circuit.Â¹ In Class D operation, there are two inputs, the input signal and a sampling
Â¹Class C ampliï¬ers are used for narrow-band signal applications. î€€e focus of this section is on broad-band ampliï¬ers.

7.1. POWER AMPLIFIER CLASSIFICATION
513
Table 7.1: Ampliï¬er classiï¬cations
 
Amplifier Class 
Individual Transistor Conduction Angle 
A 
360Ëš 
B 
180Ëš 
AB 
180Ëš -  360Ëš 
C 
Fixed drive, < 180Ëš 
D 
Switched operation, conduction angle may vary 
with time from 0Ëš - 360Ëš or may be fixed. 
I
ÌŸ
2ÌŸ
Ï‰t
c
(a)
ÌŸ
2ÌŸ
Ï‰t
Ic
(b)
ÌŸ
2ÌŸ
Ï‰t
Ic
(c)
ÌŸ
2ÌŸ
Ï‰t
Ic
(d)
Figure 7.1: Transistor current for various ampliï¬er classes: (a) Class A ampliï¬er, full period current
ï¬‚ow; (b) Class B ampliï¬er, half period current ï¬‚ow; (c) Class AB ampliï¬er, greater than half period
current ï¬‚ow; (d) Class C ampliï¬er, less than half the period current ï¬‚ow.
square wave or pulse width modulated signal. In essence, the sampling signal forces the transistors
to either turn on or oï¬€over the interval of the sampling wave, yielding a sampled version of the
input signal. î€€is sampled signal is then ï¬ltered to yield the desired waveform.
Class A, B, and AB are studied in some detail in this Sections 7.2, 7.3, and 7.4, respectively.
Class C and D ampliï¬ers are not discussed since their analysis is beyond the scope of this book.
7.1.2
LIMITS ON DISTORTIONLESS â€œSMALL-SIGNALâ€ OPERATION
To investigate the limitations of analyses using small-signal models, the limiting mechanisms
must be understood. Graphical method load-line analysis demonstrates the large-signal nature of

514
7. POWER AMPLIFIERS AND OUTPUT STAGES
power ampliï¬ers. î€€e power ampliï¬er is assumed to operate with large current and voltage swings
which may be a signiï¬cant fraction of its quiescent current and voltage.
As an example, consider a simple common-emitter power ampliï¬er as shown in Figure 7.2.Â²
î€€e input and output characteristics are shown in Figure 7.3.
B
R
_
_
_
+
+
+
+
=
BB
V
BE
V
L
R
iV
iv
B
R
200 â„¦
CC
V
15V
1
Q
oV
Figure 7.2: Common-emitter power ampliï¬er.
700m
650m
600m
600mV
@ 100 ÂµA
635mV
@ 300 ÂµA
Q-point
650mV
@ 500 ÂµA
550m
500m
Base-Emitter Voltage (V)
Base Current (A)
100Âµ
0
200Âµ
300Âµ
400Âµ
500Âµ
600Âµ
700Âµ
450m
400m
350m
(a)
700ÂµA
500ÂµA
300ÂµA
100ÂµA
900ÂµA
60m
50m
16.0 mA @ 6.8V
24.0 mA @ 5.2V
Q-point
5.0 mA @ 9.0V
40m
30m
Collector Current (A)
Collector-Emitter Voltage (V)
0.0
2.0
4.0
6.0
8.0
10.0
12.0
0
20m
10m
0
(b)
Figure 7.3: Characteristics of the common-emitter power ampliï¬er of Figure 7.2: (a) Input charac-
teristics; (b) Output characteristics.
î€€e common-emitter power ampliï¬er shown in Figure 7.2 has the following quiescent
conditions: IBQ D 300 A; VBEQ D 0:635 V; IC D 16 mA, and VCEQ D 6:8 V. For a large swing
on the base current of Ë™200 A, the base-emitter voltage swings from 0.60 V to 0.65 V as shown
Â²î€€is analysis is for demonstration purposes only: the simulations used a MJE340 BJT. Analysis of other BJT ampliï¬er con-
ï¬gurations and FET ampliï¬er conï¬gurations can be performed in a similar fashion.

7.1. POWER AMPLIFIER CLASSIFICATION
515
660m
650mV
600mV
Q-point
620m
640m
Base-Emitter Voltage (V)
Time (s)
0
500Âµ
1.0m
1.5m
2.0m
600m
580m
(a)
Q-point
Base-Emitter Voltage (V)
Time (s)
0
500Âµ
1.0m
1.5m
2.0m
100Âµ
200Âµ
300Âµ
400Âµ
500Âµ
(b)
Figure 7.4: Input voltage and current waveforms for the power ampliï¬er of Figure 7.2: (a) î€€e base-
emitter voltage; (b) base current (pure sinusoid).
25m
30m
24.0 mA
5.0 mA
Q-point
15m
20m
Collector Current (A)
Time (s)
0.0
500Âµ
1.0m
1.5m
2.0m
10m
5m
0
(a)
9
10
9.0 V
5.2 V
Q-point
7
8
Collector Emitter Voltage (V) 
Time (s)
0.0
500Âµ
1.0m
1.5m
2.0m
6
5
4
(b)
Figure 7.5: Output voltage and current waveforms for the power ampliï¬er of Figure 7.2: (a) collector
current; and (b) collector-emitter voltage.
in the input characteristics. î€€e result is an asymmetric base-emitter voltage excursion about the
operating point of  0:035 V and C0:015 V. î€€e output characteristics shows a corresponding
swing in collector currents of 5 mA to 24 mA; resulting in an asymmetric current excursion about
the operating point of  11 mA and C8 mA.
î€€e voltage and current waveforms can be obtained from the dynamic operating curves
of Figure 7.3 and is shown in Figures 7.4 and 7.5. For a pure sinusoidal input base current, the
base-emitter voltage, collector current, and collector-emitter voltage waveforms are shown to be

516
7. POWER AMPLIFIERS AND OUTPUT STAGES
suï¬€ering from varying degrees of distortion. From the output characteristics, the collector-emitter
voltage waveform has a quiescent value of 6.8 V and has a voltage swing from 5.2 V to 9.0 V. î€€e
output excursions about the operating point is  1:6 V and C3:8 V which is clearly asymmetrical.
For small-signal operation, the input signal is small which yields negligible distortion of
the output waveform. In power ampliï¬ers, however, the output signals are large and potentially
distorted. î€€erefore, simple linear small-signal analysis cannot necessarily be used eï¬€ectively. In-
stead, large-signal transfer characteristics are best used to determine the operating characteristics
of the power ampliï¬er.
î€€e limit of distortionless â€œsmall-signalâ€ analysis is diï¬ƒcult to deï¬ne since it is dependent
on ampliï¬er distortion speciï¬cations. However, some sense of the limitation of small-signal anal-
ysis can be found by determining the relationship between the base-emitter voltage swing and the
output current.
Assume that the base-emitter voltage is
VBE D vbe C VBEQ;
(7.1)
where
VBEQ D quiescent base-emitter voltage (DC),
vbe D AC component of the base-emitter voltage
D V1 cos !t:
(7.2)
From the Ebers-Moll equations (Equation 3.3 (Book 1)), the emitter current is
IE D  IES
0
@e
vBE
Vt   1
1
A C Ë›RICS
0
@e
vBC
Vt   1
1
A ;
(7.3)
where the base-emitter is deï¬ned by Equation (7.1).
For a strongly forward-biased transistor, VBE  Vt and VBC   Vt. Equation (7.3) can
be simpliï¬ed to
IE   IESe
vBE
Vt D  IESe
VBE
Vt e
V1 cos !t
Vt
D  IESe
VBE
Vt ex cos !t;
(7.4)
where x D V1=Vt to normalize the drive voltage.
It is apparent from Equation (7.4) that the emitter current and, in turn, the collector current
of the transistor in Figure 7.1 are proportional to the normalized ratio of ex cos !t=ex for any ï¬xed
value of x. Figure 7.6 shows the normalized emitter current (proportional to the collector current)
as a function of time over two cycles of the variation in the base-emitter voltage. î€€e plot clearly
shows that by the time x D 10, the emitter current is clearly distorted. Small-signal analysis can
still be used under these circumstances, but will not identify the distortion contained in the output
signal.

7.2. CLASS A POWER AMPLIFIERS
517
0
1
0.2
0.4
0.6
0.8
-360
-240
-120
Normalized emitter current
Ï‰ t(deg)
120
240
360
0
x = 0.5
x = 1.0
x = 2.0
x = 10
Figure 7.6: Normalized emitter current vs. angle for varying base-emitter voltages.
7.2
CLASS A POWER AMPLIFIERS
7.2.1
COMMON-COLLECTOR
Consider a common-collector power ampliï¬er driven by a voltage Vi, shown in Figure 7.7. î€€e
linear BJT models of Figure 3.8 (Book 1)) for the cutoï¬€, forward-active, and saturation regions
are used to ï¬nd the large signal transfer function for the common-collector power ampliï¬er.
_
_
+
+
_
_
+
+
+
E
R
EE
I
BE
V
iV
B
R
BI
CI
C
R
CC
V
CE
V
1
Q
oV
Figure 7.7: Common-collector power ampliï¬er.

518
7. POWER AMPLIFIERS AND OUTPUT STAGES
î€€e power ampliï¬er in Figure 7.7 is re-drawn using the equivalent models for the cutoï¬€,
forward-active, and saturation regions in Figure 7.8.
î€€e transistor Q1 is cutoï¬€when VBE < VBE.on/. No current ï¬‚ows through Q1, eï¬€ectively
creating an open circuit at the emitter, base, and collector nodes as shown in Figure 7.8a. î€€ere-
fore, VO D 0 until the transistor turns on with Vi > VBE.on/. Recall that a typical value of VBE.on/
for silicon transistors is 0.6 V.
When Q1 turns on, the transistor operates in the forward-active region and the ampliï¬er
is modeled as shown in Figure 7.8b. î€€e output voltage is,
VO D IEERE;
(7.5)
where IEE D  IE.
î€€e base-emitter loop equation is written to ï¬nd IEE in terms of Vi,
0 D Vi   IBRB   V   IEERE
D Vi  IEE
Ë‡F C 1RB   V   IEERE:
(7.6)
Solving for IEE yields,
IEE D .Ë‡F C 1/.Vi   V/
RB C .Ë‡F C 1/RE
:
(7.7)
î€€e transfer function is found by substituting Equation (7.7) into (7.5):
VO D IEERE D
 .Ë‡F C 1/.Vi   V/
RB C .Ë‡F C 1/RE

RE;
(7.8)
where the slope of the transfer function in the forward active region is .Ë‡F C 1/RE=RBC
.Ë‡F C 1/RE.
In saturation, the ampliï¬er is modeled as shown in Figure 7.8c. î€€e typical collector-emitter
voltage is VCE.sat/ D 0:2 V and the base-emitter voltage is VBE.sat/ D 0:6 V. It is useful to redraw
the circuit in Figure 7.8c to analyze this case, as shown in Figure 7.9.
î€€e transfer function for the saturation model of the common-collector ampliï¬er is easily
found by applying the superposition principle to Figure 7.9,
VO D
Vi.RE==RC/
RB C .RE==RC/   VBE.sat/.RE==RC/
RB C .RE==RC/   VCE.sat/.RB==RE/
RC C .RB==RE/ C
VCC.RB==RE/
RC C .RB==RE/
D .Vi   VBE.sat//.RE==RC/
RB C .RE==RC/
C .VCC   VCE.sat//.RB==RE/
RC C .RB==RE/
:
(7.9)
î€€e large-signal gain, VO=Vi, is proportional to .RE==RC/=Å’RB C .RE==RC/Â.

7.2. CLASS A POWER AMPLIFIERS
519
_
_
_
+
+
+
B
E
C
+
E
R
iV
B
R
BI
EE
I
CI
C
R
CC
V
CE 
V
oV
(a)
_
_
_
+
+
+
Î³V
B
E
C
+
E
R
iV
B
R
F
Î²
BI
BI
EE
I
CI
C
R
CC
V
CE 
V
oV
(b)
_
_
+
+
E
C
B
+
E
R
iV
B
R
BI
EE
I
CI
C
R
CC
V
CE (sat) 
V
BE (sat) 
V
oV
(c)
Figure 7.8: Equivalent models for the (a) cutoï¬€, (b) forward-active, and (c) saturation regions for the
common-emitter power ampliï¬er in Figure 7.7.

520
7. POWER AMPLIFIERS AND OUTPUT STAGES
_+
_
+
15V
E
R
iV
B
R
C
R
CC
V
BE (sat) 
V
CE (sat) 
V
oV
Figure 7.9: Re-drawn saturation model of the power ampliï¬er in Figure 7.8c.
î€€e boundary between the forward-active and cutoï¬€regions can be found by solving the
collector-emitter loop equation using the forward-active model of the circuit:
VCE.sat/ D VCC   ICRC   IEERE:
(7.10)
But
IC D
Ë‡F
Ë‡F C 1IEE
and
IEE D .Ë‡F C 1/IB
so;
VCE.sat/ D VCC   IEE

Ë‡F
Ë‡F C 1RC C RE

:
(7.11)
î€€e value for Vi at the boundary between the forward-active and saturation regions is found by
substituting Equation (7.7) into (7.11) and rearranging the equation,
Vi.f  a=sat/ D .VCC   VCE.sat//Å’RB C .Ë‡F C 1/REÂ
Å’.Ë‡F C 1/RE C Ë‡F RCÂ
C VBE.sat/:
(7.12)
To ï¬nd the output voltage at the forward-active and saturation region boundary, substitute Equa-
tion (7.12) into (7.8) to yield
VO.f  a=sat/ D .Ë‡F C 1/.VCC   VCE.sat//
Å’.Ë‡F C 1/RE C Ë‡F RCÂ RE:
(7.13)
A typical transfer characteristic of the circuit in Figure 7.7 is shown in Figure 7.10.
î€€e transfer characteristic in Figure 7.10 indicates that when the input voltage exceeds
Vi.f  a=sat/ then the output voltage of the common-collector power ampliï¬er will begin to â€œclipâ€
and distort the output. î€€e output will also â€œclipâ€ when the input voltage is less than VBE.
If the common-collector ampliï¬er is operating in the â€œlinearâ€ region of the large signal
transfer characteristic, it may be assumed that there is little nonlinear distortion. In this case, the
power and eï¬ƒciency calculations are straightforward.

7.2. CLASS A POWER AMPLIFIERS
521
Î³V
oV
1
Q saturated
1
Q forward-active
1
Q cutoff
iV
i(f-a/sat)
V
o(f-a/sat)
V
Figure 7.10: Transfer characteristic of the common-collector power ampliï¬er in Figure 7.7.
Recall that because power ampliï¬ers may be required to deliver large currents and voltages
at the output, the conversion eï¬ƒciency of the circuit is of interest. î€€at is, higher eï¬ƒciency power
ampliï¬ers will produce higher output power signals at the same amount of applied dc power than
lower eï¬ƒciency power ampliï¬ers.
î€€e DC power that the ampliï¬er requires from the power supply is,
PDC D VCCICQ:
(7.14)
î€€e AC power output of the common-collector ampliï¬er is found by multiplying the root-mean-
squared (rms) values of the load current and voltage in terms of the peak values,
PAC D IEP
p
2
VEP
p
2
D I 2
EPRE
2
D V 2
EP
2RE
;
(7.15)
where
IEP  the peak emitter current
VEP  the peak excursion from the quiescent voltage,
(7.16)
and VEP D VO.f  a=sat/ and IEP D VO.f  a=sat/=RE referred to Figures 7.7 and 7.10.
î€€e rms values of the peak emitter current and voltage are found from their maximum and
minimum values,
IEP
p
2
D
1
p
2
IE;max   IE;min
2
(7.17)
VEP
p
2
D
1
p
2
VE;max   VE;min
2
:
(7.18)
î€€e peak values of the emitter current and voltage are shown in Figure 7.11.

522
7. POWER AMPLIFIERS AND OUTPUT STAGES
Emitter Current (A)
Time (s)
0.0
1.0m
2.0m
-40m
-30m
-20m
-10m
0
EP
I
(a)
Ouput Voltage (V)
Time (s)
0.0
1.0m
2.0m
0
1
2
3
4
EP
V
(b)
Figure 7.11: Peak values of the (a) emitter current and (b) emitter (load) voltage derived from the
current and voltage waveforms.
î€€e AC power in terms of the peak current and voltage values are,
PAC D IEPVEP
2
D .IE;max   IE;min/.VE;max   VE;min/
8
:
(7.19)
î€€e conversion eï¬ƒciency of the applied DC power to the total AC power is deï¬ned as,
 D AC power delivered to load
DC power supplied
 100% D PAC
PDC
 100%:
(7.20)
Substituting Equations (7.19) and (7.14) into (7.20) yields an expression for the conversion eï¬ƒ-
ciency of the common-collector power ampliï¬er in terms of the maximum and minimum values
of the output current and voltage,
 D .IE;max   IE;min/.VE;max   VE;min/
8VCCICQ
 100%:
(7.21)
For maximum attainable ideal eï¬ƒciency for the common-collector power ampliï¬er conï¬guration,
the output current and voltage is set to its extremes. î€€at is,
IE;min D 0
IE;max D 2IEQ
VE;min D 0
VE;max D VCC   VCE.sat/;
for VCC   VC D 0.

7.2. CLASS A POWER AMPLIFIERS
523
î€€e maximum attainable eï¬ƒciency is for large Ë‡,
max D PAC
PDC
 100% D
IEPVEP
2.VCCICQ/  100%
D
2IEQ
2
 VCC   VCE.sat/
2

2.VCCICQ/
 100%  25%;
(7.22)
where VCC  VCE.sat/.
Naturally, the power ampliï¬er shown in Figure 7.7 will never be able to reach an eï¬ƒciency
of 25% for ï¬nite values of RC which lowers the peak output current and voltage.
Example 7.1
î€€e common-collector power ampliï¬er shown in Figure 7.7 has the following circuit element and
transistor parameter values:
VCC D 15 V
RC D 100 
RE D 100 
RB D 10 k
Ë‡F D 160:
Determine the maximum eï¬ƒciency of the power ampliï¬er assuming no additional losses due to
thermal eï¬€ects.
Solution:
From Equation (7.20), the eï¬ƒciency is
 D PAC
PDC
 100%:
But from Equation (7.15),
PAC D V 2
EP
2RE
D
1
2RE
.VO.f  a=sat/   0/
2
2
D
V 2
O.f  a=sat/
8RE
:
î€€e power delivered by the power supply is related to the peak output voltage by,
PDC D VCCICQ D VCC

Ë‡F
Ë‡F C 1
 VO.f  a=sat/
2RE

:
î€€e eï¬ƒciency is then
 D
V 2
O.f  a=sat/
8RE
VCC

Ë‡F
Ë‡F C 1

VO.f  a=sat/
2RE
 D Ë‡F C 1
Ë‡F
VO.f  a=sat/
4VCC
:

524
7. POWER AMPLIFIERS AND OUTPUT STAGES
Substituting Equation (7.13) for the maximum output voltage in to the expression for eï¬ƒciency
above yields,
 D .Ë‡F C 1/
Ë‡F
8
Ë†Ë†<
Ë†Ë†:
.Ë‡F C 1/.VCC   VCE.sat//
Å’.Ë‡F C 1/RE C Ë‡F RCÂ RE
4VCC
9
>>=
>>;
D 161
160
8
Ë†Ë†<
Ë†Ë†:
161.15   0:2/.100/
.161/.100/ C .160/.100/
.4/.15/
9
>>=
>>;
 100% D 12:5%:
As expected, the eï¬ƒciency for the common-collector power ampliï¬er of Figure 7.7 with the circuit
values of this example is less than the ideal maximum eï¬ƒciency of 25%.
Integrated circuits also use power output stages for their low distortion and low output re-
sistance characteristic. Consider the common-collector circuit biased by a current mirror shown
in Figure 7.12. Like its discrete counterpart, when this circuit is to be used as the output ampli-
ï¬er stage in an integrated circuit, it must be capable of handling large signal amplitudes where
the current and voltages swings may be a signiï¬cantly large fraction of the bias values. In such
cases, small signal analysis and models may not be appropriate and large signal (DC) transfer
characteristics must be used.
In the circuit of Figure 7.12, Q2; Q3, and RB forms a current mirror to bias the common-
collector circuit formed by Q1. î€€e large signal transfer characteristic is
VO D Vi   VBE 1;
(7.23)
where VO D IORL. Using the simpliï¬ed Ebers-Moll emitter current expression in Equa-
tion 3.3 (Book 1) when Q1 is forward biased,
IE1   IES
0
B@e
VBE1
Vt   1
1
CA   IESe
VBE1
Vt :
(7.24)
But
 IE1 D IQ C VO
RL
;
(7.25)
when Q2 is in the forward active region.
Solving for VBE1 by substituting Equation (7.25) in to (7.24) yields,
VBE1 D Vt ln
 
IQ C VO
RL
IES
!
:
(7.26)

7.2. CLASS A POWER AMPLIFIERS
525
_+
_
_
_
+
+
L
R
B
R
iV
CC
V
Q
I
E1
I
O
I
CC
V
1
Q
2
Q
3
Q
BE1
V
oV
Figure 7.12: Common-collector power ampliï¬er biased by a current mirror (formed by Q2; Q3, and
RB).
By substituting Equation (7.26) into (7.23), a nonlinear equation for the transfer function is found
under the assumption that the load resistor RL is small when compared to the output resistance
of the transistors,
VO D Vi   Vt ln
 
IQ C VO
RL
IES
!
;
(7.27)
or
Vi D Vt ln
 
IQ C VO
RL
IES
!
C VO:
(7.28)
Equation (7.28) is a transfer function for the common-collector power ampliï¬er and its transfer
characteristics are plotted in Figure 7.13 for  D 1.
Referring to the transfer characteristic shown in Figure 7.13, consider the case when the
load resistor is large (designated RL large). When the load resistor is large, the natural logarithm
in Equation (7.28) remains relatively constant with changing VO. Physically, this means that for
large load resistors, the current in the load is small and that IE1  IQ. î€€is also implies that VBE1
is approximately constant. î€€erefore, when both Q1 and Q2 are in the forward active region,
the transfer characteristic for RL large is nearly a straight line oï¬€set by the quiescent base-emitter
voltage VBEQ1 on the Vi axis.

526
7. POWER AMPLIFIERS AND OUTPUT STAGES
iv
O
V
CC
V
CE1(sat)
V
1cutoff
Q
2saturated
Q
1
Q saturated
_
CC
V
CE1(sat)
V
_
CC
V
CE2(sat) 
V
_
Q
I
L-small
R
_
CC
V
(for R
)
CE2(start)
L-large
V
_
+
+
BE1
V
+
BE1
V
BE1
V
+
Figure 7.13: Transfer characteristic of the common-collector power ampliï¬er of Figure 7.12.
As Vi is made a large positive input, the Q1 collector-base junction is forward biased and
saturates the transistor so that the output is,
VO.max/ D VCC   VCE1.sat/;
(7.29)
where the input voltage is:
Vi.max/ D VCC   VCE1.sat/ C VBE1:
(7.30)
When Vi is made large and negative, Q2 saturates and the output voltage is,
VO.min/ D  VCC C VCE2.sat/;
(7.31)
where the input voltage is,
Vi.max/ D  VCC C VCE2.sat/ C VBE1:
(7.32)
For a large and negative input voltage with small values of the load resistance, RL small1, the
natural logarithm in Equation (7.28) approaches negative inï¬nity at
VO D  IQRL small:
(7.33)
In this case, the load current is equal to IQ. î€€erefore, no current ï¬‚ows in Q1, sending it
into cutoï¬€. î€€en VO no longer increases with Vi.
For a large positive input voltage with RL small, the transfer characteristic is similar to the
case for RL large.
î€€e maximum eï¬ƒciency of the current source biased common-collector output stage is also
25%.

7.2. CLASS A POWER AMPLIFIERS
527
7.2.2
COMMON-EMITTER
Common-emitter power ampliï¬er stages are frequently used as output stage drivers of multi-
transistor ampliï¬ers. However, common-emitter output stages are not often used in integrated
circuit design because of the superior characteristics of the common-collector stages (low output
resistance and low distortion).
Consider a common-collector power ampliï¬er driven by a voltage Vi, shown in Fig-
ure 7.13. As in the common-collector power ampliï¬er analysis, the linear BJT models of Fig-
ure 3.8 (Book 1)for the cutoï¬€, forward-active, and saturation regions are used to ï¬nd the large
signal transfer function for the common-collector power ampliï¬er.
î€€e common-emitter power ampliï¬er in Figure 7.14 is analyzed in the same way as the
common-collector conï¬guration using the equivalent models for the cutoï¬€, forward-active, and
saturation regions.
_
_
_
+
_
+
+
+
+
B
R
E
R
C
R
iV
CC
V
CE
V
BI
CI
EE
I
1
Q
BE
V
o
V
Figure 7.14: Common-emitter power ampliï¬er.
Transistor Q1 does not conduct until the base-emitter voltage is VBE.on/  0:6 V. Since Q1
is in cutoï¬€, the Vi must exceed VBE.on/ for the transistor to enter the forward-active region. î€€e
output voltage at this point in the transfer characteristic is VO D VCC.
In the forward-active region, the output voltage is
VO D VCC  RC.Vi   V/
RB
Ë‡F
C

Ë‡F
Ë‡F C 1

RE
:
(7.34)

528
7. POWER AMPLIFIERS AND OUTPUT STAGES
In the saturation region, the output voltage of the common-emitter is
VO D .Vi   VBE.sat//.RE==RC/
RB C .RE==RC/
C VCE.sat/RC C VCC.RE==RB/
RC C .RE==RB/
:
(7.35)
î€€e transfer characteristic is shown in Figure 7.15.
CC
V
O
V
1cutoff
Q
1
Q saturated
1
Q forward-active
O(f-a/sat) 
V
i(f-a/sat) 
V
i
V
BE(on) 
V
Figure 7.15: Transfer characteristic of the common-emitter power ampliï¬er in Figure 7.14.
î€€e AC power output of the common-emitter ampliï¬er is found by multiplying the root-
mean-squared (rms) values of the load current and voltage in terms of the peak values,
PAC D ICP
p
2
VCP
p
2
D I 2
CPRC
2
D V 2
CP
2RC
;
(7.36)
where
ICP D the peak collector current
VCP D the peak voltage from the collector to ground
(7.37)
and VCP D VCC and ICP D .VCC   VO.f  a=sat//=RC referred to Figure 7.15.
î€€e RMS values of the peak emitter current and voltage are found from their maximum
and minimum values,
ICP
p
2
D
1
p
2
IC;max   IC;min
2
(7.38)
VCP
p
2
D
1
p
2
VC;max   VC;min
2
:
(7.39)

7.2. CLASS A POWER AMPLIFIERS
529
î€€e AC power in terms of the peak current and voltage values are,
PAC D ICPVCP
2
D .IC;max   IC;min/.VC;max   VC;min/
8
:
(7.40)
Substituting Equations (7.40) into (7.20) yields an expression for the conversion eï¬ƒciency of the
common-emitter power ampliï¬er in terms of the maximum and minimum values of the output
current and voltage,
 D .IC;max   IC;min/.VC;max   VC;min/
8VCCICQ
 100%:
(7.41)
For maximum attainable ideal eï¬ƒciency for the common-emitter power ampliï¬er conï¬guration,
the output current and voltage is set to its extremes. î€€at is,
IC;min D 0
IC;max D 2ICQ
VC;min D VCE.sat/
VC;max D VCC;
for VE D 0.
î€€e maximum attainable eï¬ƒciency is for large Ë‡F ,
max D PAC
PDC
 100% D
ICPVCP
2.VCCICQ/  100%
D
2ICQ
2
 VCC   VCE.sat/
2

2.VCCICQ/
 100%  25%;
(7.42)
where VCC  VCE.sat/.
Naturally, the power ampliï¬er shown in Figure 7.14 will never be able to reach an eï¬ƒciency
of 25% for ï¬nite values of RE which lowers the peak output current and voltage.
A common-emitter integrated circuit power output stage is shown in Figure 7.16. î€€e
transistor Q2 is part of a constant current source that establishes the Q-point for transistor Q1.
î€€e large signal characteristic is derived by ï¬rst inspecting the load resistance node,
IO D IQ   IC1:
(7.43)
î€€e output voltage Vo is,
VO D IORL:
(7.44)
î€€e collector current IC1, for Q1 assuming operation in the forward active region is found using
Ebers-Moll Equation 3.3 (Book 1),
IC1  Ë›F IESe
VBE1
Vt D
Ë‡F
Ë‡F C 1IESe
VBE1
Vt :
(7.45)

530
7. POWER AMPLIFIERS AND OUTPUT STAGES
_
_
_
_
+
+
+
B
R
L
R
iV
CC
V
CC
V
C1
I
Q
I
O
I
3
Q
1
Q
2
Q
BE1
V
oV
Figure 7.16: Common-emitter power ampliï¬er biased by a current mirror (formed by Q2; Q3, and
RB).
But
IC1 D IQ   VO
RL
;
(7.46)
when Q2 is in the forward active region.
Substituting Equation (7.46) in to (7.45) and knowing that VBE1 D Vi yields,
Ë‡F
Ë‡F C 1IESe
VBE1
Vt D IQ   VO
RL
:
(7.47)
î€€e output voltage is
VO D  RL
0
B@
Ë‡F
Ë‡F C 1IESe
VBE1
Vt   IQ
1
CA :
(7.48)
If RL is small, much oï¬€IQ ï¬‚ows through the load when Vi is reduced. With Vi small or negative,
the ï¬rst term in the parenthesis in Equation (7.48) becomes negligible. î€€erefore, for RL small,
the output voltage is,
VO D IQRL small:
(7.49)

7.2. CLASS A POWER AMPLIFIERS
531
If RL is large, Vo increases with decreasing Vi until Q2 saturates. î€€erefore, for RL large,
VO D VCC   VCE2.sat/:
(7.50)
For either small or large load resistance, as Vi increases and becomes more positive, IQ increases
and VO becomes negative until Q1 saturates.
Equation (7.48) is a nonlinear equation for the transfer function of the common-emitter
ampliï¬er biased by a current source in Figure 7.16 and is plotted in Figure 7.17 for  D 1.
O
V
2
Q saturated
iv
CC
V
CE2(sat)
V
1cutoff
Q
Exponential
_
CC
V
CE2(sat) 
V
_
Q
I
L-small
R
(for R
)
L-large
(for R
)
L-small
+
BE1
V
Figure 7.17: Transfer characteristic of the common-emitter power ampliï¬er of Figure 7.16.
From Equation (7.48), the transfer function is an exponential. î€€erefore, the transfer char-
acteristics shows a curvature. between the extreme output voltages. î€€is causes distortion of the
output signal that is signiï¬cantly more pronounced than that of the common-collector ampliï¬er
of Figure 7.12. As in the common-collector power ampliï¬er in Figure 7.12, the upper limit of the
transfer function depends on the size of RL.
î€€e maximum eï¬ƒciency of the current source biased common-emitter output stage is also
25%.
7.2.3
TRANSFORMER-COUPLED CLASS A POWER AMPLIFIER
If a load is connected directly to the transistor as in the common-emitter power ampliï¬er in
Figure 7.14, the quiescent current must pass through the load. î€€e load increases the required DC
power and reduces eï¬ƒciency since the quiescent current through the load does not contribute to
the AC signal component. To circumvent this problem, the load is commonly transformer coupled
to the transistor as shown in Figure 7.18.
î€€e transformer is used as an impedance matching element. To transfer a signiï¬cant
amount of power to a low impedance load, such as a the voice coil of a loudspeaker which is
typically between 4 and 15 , it is necessary to use an output matching transformer.

532
7. POWER AMPLIFIERS AND OUTPUT STAGES
_
_
+
+
_
+
_
+
+
:
_
+
_
+
B
R
i
C
L
R
L
Râ€™
iv
CC
V
BB
V
CE
V
1v
1n
2n
2v
1
Q
BE
V
ov
Figure 7.18: Class A power ampliï¬er with a transformer coupled output.
For an ideal transformer, the AC voltage-current relations are,
v1 D n1
n2
v2
and
i1 D n2
n1
i2;
(7.51)
where v1 and v2 are the voltages across the primary and secondary windings, respectively, and i1
and i2 are the currents through the primary and secondary windings, respectively. n1 and n2 are
the number of turns in the primary and secondary, respectively, of the transformer.
Using Equation (7.50), the eï¬€ective input resistance looking into the primary winding is
R0
L D v1
i1
D
n1
n2
2
RL:
(7.52)
î€€e DC and AC loadlines for the circuit in Figure 7.18 are shown on the output transistor char-
acteristics in Figure 7.19.
î€€e DC load line is nearly vertical due to the very small primary resistance in the trans-
former. If, however, a emitter resistor is present, the DC load line will have a slope of  1=RE. î€€e
maximum peak-to-peak output voltage is 2VCC, and the maximum peak-to-peak output current
is 2IC. î€€erefore, the maximum peak-to-peak AC power is,
PAC D VP IP
2
D VCCIC
2
:
(7.53)
î€€e maximum possible eï¬ƒciency for a transformer coupled Class A power ampliï¬er is,
max D PAC
PDC
 100% D VCCIC
2VCCIC
 100% D 50%;
(7.54)

7.2. CLASS A POWER AMPLIFIERS
533
Collector Current (A) 
Collector - Emitter Voltage (V)
DC load line
AC load line
0
0
5
10
15
20
25
100m
200m
300m
400m
500m
Figure 7.19: Output characteristics of the transformer-coupled Class A power ampliï¬er shown in
Figure 7.18.
which is double the maximum eï¬ƒciency of Class A ampliï¬ers that directly drives a load resistor.
Naturally, the eï¬ƒciency of real transformer coupled Class A power ampliï¬ers will be lower than
50% due to additional losses (e.g., transformer losses).
Example 7.2
Using graphical techniques, design a transformer coupled Class A transistor amplifying stage to
meet the following requirements:
Load Resistance:
2 k
Output Transformer Eï¬ƒciency:
67% (itâ€™s a BAD transformer)
Power output:
1 W (maximum, sinusoidal)
Temperature:
27Ä±C
Supply Voltage:
12 V
Frequency:
400 Hz
A 2N6474 npn transistor is available with the following SPICE characteristic parameters:
IS D 2.45 pA
BF D 208
BR D 13
XTI D 3
XTB D 1.5
VAF D 100.
Solution:
From the speciï¬cations, the Class A ampliï¬er may be assumed to enter the saturation and
cutoï¬€regions of the transistor characteristics for power delivery in excess of 1 W of full load power
(PFL).

534
7. POWER AMPLIFIERS AND OUTPUT STAGES
Since the transformer eï¬ƒciency is 67%, the ampliï¬er stage must supply
PAC D
PFL
xf mr
D 1:0
0:67 D 1:5 W:
Assume that the ampliï¬er is conï¬gured identically to Figure 7.18.
î€€e peak-to-peak collector current can be found by applying the expression for the AC
power delivered and by considering the saturation region of the transistor:
PAC D 1:5 D VP
p
2
IP
p
2
" VCC   1
2VCE.sat/

p
2
# .2IC/
2
p
2

D
IC

VCC   1
2VCE.sat/

2
:
Rearranging the equation above, solve for the maximum (peak-to-peak) collector current,
IC;max D 2IC D
4PAC
VCC   1
2VCE.sat/
D 4.1:5/
12   :1  0:5 A:
î€€e peak-to-peak output voltage is,
VC;max p p D 2VCC   VCE.sat/:
î€€erefore, the load seen by the transistor is,
R0
L D VC;max p p
IC;max
D 2.12/   0:2
0:5
 48 :
î€€e quiescent point is
VCE D 12 V
IC D 0:25 A;
resulting in a standby dissipation of VCEIC D 3 W. î€€e load line analysis is shown below.
Collector Current (A) 
Collector-Emitter Voltage (V)
DC load line
3W power hyperbola
AC load line
0
0
5
10
15
20
25
100m
200m
300m
400m
500m

7.3. CLASS B POWER AMPLIFIERS
535
î€€e quiescent base current is approximately IB D 1:1 mA. Also drawn on the load line
graph is the 3 W constant power dissipation hyperbola. A rough calculation may be made to
determine the base bias resistor RBB. Assuming that VBB D VCC,
RBB D VCC   VBE
IB
D 12   0:7
3  10 3  3:9 k:
7.3
CLASS B POWER AMPLIFIERS
Class B ampliï¬ers are widely used because of the low standby DC current requirements, unlike
Class A ampliï¬ers that require an operating point characterized by a large collector current. î€€e
reduction in the standby or DC current requirement in Class B operation is achieved by biasing
each of the two transistors at cut-oï¬€. î€€is in turn reduces the quiescent collector power dissipation
in the transistors.
Since Class B power ampliï¬er operation has transistors conducting in only one half of the
period of the input signal, two transistors are necessary in a push-pull arrangement to add the two
halves of the cycle for the reconstruction of the entire ampliï¬ed sinusoid, shown in Figure 7.20.
î€€e transformer load coupling shown in the Figure 7.7 is widely used. î€€e collector supply is fed
into the center tap of the output transformer primary. î€€e base bias current is fed into the center
tap of the input transformer secondary.
_+
+
S
R
BB
R
L
R
iV
BB
V
+
CC
V
C1
i
O
i
C2
i
1n
1n
2n
1
Q
2
Q
Figure 7.20: Class B common-emitter push-pull power ampliï¬er.
A graphical construction for determining the output waveforms of a single Class B tran-
sistor stage (half of the push-pull stage) is shown in Figure 7.21.
A disadvantage of using Class B operation is the inherently nonlinear nature of the input
characteristic of BJTs. î€€is leads to distortion near the zero crossings of the output current iO.

536
7. POWER AMPLIFIERS AND OUTPUT STAGES
0
0
B
V
0
0
B
V
C
V
C
V
BI
PI
BI
0.5
Q
CC
V
CE(sat)
V
B
V
B
V
Dynamic
transfer
characteristic
AC load line
Input Signal
Output Signal
â€œCrossover distortionâ€
C
i
C
i
C
i
CP
I
Ï‰t
Ï‰t
Ï‰t
Figure 7.21: Waveforms of a single class B transistor stage (half of a push-pull stage) constructed
with graphical methods.
î€€e input characteristics and the resulting output in Figure 7.21 clearly shows the load current
distortion. î€€is distortion is referred to as the crossover distortion. Crossover distortion is best
understood by studying Figure 7.22. î€€e nonlinear input/output characteristic of the push-pull
conï¬guration is shown. î€€e exponential nature of the curve indicates high input resistance at low
signal levels. Little base current ï¬‚ows until the base-emitter voltage exceeds V. î€€e resulting col-
lector current will also be small until the input voltage is suï¬ƒciently high since the IC is essentially
proportional to the base current. î€€e resulting output from a push-pull Class B conï¬guration is
a sinusoid that exhibits crossover distortion.
It is customary to treat only one transistor when analyzing the push-pull conï¬guration since
each is operating at identical currents and voltages into an identical load, under the assumption
that the transistors have identical characteristics. î€€e output characteristic with load line of one
of the transistors in the Class B ampliï¬er of Figure 7.20 is shown in Figure 7.23.
î€€e DC load line per transistor is one-half of the resistance of the output transformer pri-
mary. If high-quality output transformers are used, the resistance of the primary can be assumed
to be negligible. î€€erefore, the DC load line has an inï¬nite negative slope. î€€e AC load line has
a slope of  1=R0
L, where
R0
L D
n1
n2
2
RL:
(7.55)

7.3. CLASS B POWER AMPLIFIERS
537
0
0
1
Q
1
Q
CC
V
Small Input
Large Input
Crossover
saturated
2
Q saturated
Ideal transfer
characteristic
2
Q conducting
1
Q cutoff
conducting
2
Q cutoff
C
I
iv
Ï‰t
Ï‰t
CE1 (sat)
-V
CC
-(V
CE2 (sat)
-V
)
BE (on)
-V
BE (on)
V
BE 
V
Figure 7.22: Output waveforms of a Class B ampliï¬er for varying input signals.
R0
L is the AC load per transistor, n1 is one-half the total number of primary turns on the output
transformer, n2 is the number of secondary turns on the output transformer, and RL is the actual
load.
To analyze the Class B push-pull conï¬guration, it is assumed that each transistor is op-
erating at identical levels driving identical loads. î€€e DC load per stage consists of one-half of
the total primary DC resistance which, for good transformers, can be considered to be negligi-
ble. Each collector circuit has only one-half of the total primary turns or n1 turns (referred to
Figure 7.20) for an AC resistance of R0
L per transistor or a total AC primary resistance of 4R0
L.
In Figure 7.23, the load line indicates an operating point at IC D 0 and VCE D VCC. A load
line joins this point with IC D ICP and VCE D 0:2 V. î€€en the AC resistance is,
R0
L D VCC   VCE.sat/
ICP
 VCC
ICP
;
for VCC  VCE.sat/:
(7.56)

538
7. POWER AMPLIFIERS AND OUTPUT STAGES
Collector Current (A) 
Collector-Emitter Voltage (V)
DC load line
AC load line
0
0.0
4.0
8.0
12.0
16.0
50m
100m
150m
Q
Figure 7.23: Output characteristic with load line of one of the transistors in the Class B ampliï¬er of
Figure 7.20.
î€€e power delivered per transistoris to the load is,
PAC;per transistor D 1
2
VCC   VCE.sat/
p
2
 ICP
p
2

 VCCICP
4
:
(7.57)
î€€e factor of 1=2 is used because each transistor passes a half-wave signal. For the push-pull pair,
PAC D
VCC   VCE.sat/
p
2
 ICP
p
2

 VCCICP
2
:
(7.58)
î€€e DC power delivered to the Class B push-pull ampliï¬er is negligible during standby operation.
When a sinusoid of peak amplitude ICP is produced by the ampliï¬er, each transistor conducts
during one half of the period of the sinusoid,
IDC;Q1 D IDC;Q2 D 1
T
Z
T
2
0
ICP sin !t dt:
(7.59)
Solving Equation (7.59) yields,
IDC;Q1 D IDC;Q2 D
Z
T
2
0
ICP sin !t dt
D !
2
Z

!
0
ICP sin !t dt
D ICP
 :
(7.60)

7.3. CLASS B POWER AMPLIFIERS
539
î€€erefore, the total current delivered by the power supply is,
IDC D IDC;Q1 C IDC;Q2 D 2ICP

:
(7.61)
î€€en the total power delivered by the power supply is,
PDC D VCCIDC D 2VCCICP

:
(7.62)
î€€e maximum eï¬ƒciency of the Class B push-pull power ampliï¬er is found to be,
max D PAC
PDC
 100% D
VCCICP
2
2VCCICP

 100% D 
4  100%  78%:
(7.63)
For Class B power ampliï¬ers,  is linearly dependent on signal strength, while in Class A ampli-
ï¬ers, it is dependent on the square of the signal strength.
Should a Class B power ampliï¬er be driven to a fraction of its total allowable swing,
ÂVC D kVC;max
and
ÂIC D kIC;max;
(7.64)
where k is a fraction of the otal allowable swing, and ÂVC and ÂIC are the actual voltage and
current swings, respectively. î€€erefore, the actual full load power is,
PFL;actual D .kVC;max/.kIC;max/
4
:
(7.65)
Example 7.3
Design a 10 W servo ampliï¬er to meet the following speciï¬cations:
Rated load power:
10 W
Load:
500  (a small instrument motor)
Overload capacity:
10%
Input resistance:
50 k minimum
Output transformer eï¬ƒciency:
80%
Carrier frequency:
400 Hz
Power Supplies:
28 V.
Matched transistors are available: MJE15028 (npn) and MJE15029 (pnp).
Solution:
î€€e circuit arrangement of Figure 7.20 will be used.

540
7. POWER AMPLIFIERS AND OUTPUT STAGES
î€€e full load power is PFL D 10 W . To supply PFL to the load is,
Transformer Primary Power D PFL
xfmr
D 10
0:8 D 12:5 W:
For a 10% overload capacity, the power ampliï¬er must be capable of handling
.110%/.12:5/ D 13:7 W:
î€€erefore, each transistor in the Class B push-pull ampliï¬er must supply
13:7 W
2
D 6:85 W:
Collector Current (A) 
Collector-Emitter Voltage (V)
28 Î© load line
CC
0.0
0
10
20
30
40
50
60
70
500.0m
1.0
1.5
Q
V
28V
=
C, max
I
From the load line analysis shown,
VC;max D VCC   VCE.sat/  VCC D 28 V:
For each transistor under overload conditions,
PAC per transistor D VC;maxIC;max
4
:
Solving for IC;max,
IC;max D 4PAC per transistor
VC;max
D 4.6:85/
28
 1:0 A:
î€€erefore, the AC load that each transistor must drive is,
R0
L D VC;max
IC;max
D 28
1 D 28 ;

7.3. CLASS B POWER AMPLIFIERS
541
(which is the negative reciprocal of the slope of the load line), and the total primary AC load
resistance is
R0
L D 22.28/ D 112 :
î€€e output transformer turns ratio is then
n1
n2
D
s
R0
L
RL
D
r
28
500 D 0:24:
î€€e full load power for each transistor is,
PFL;per transistor D PFL
2
D 12:5
2
D 6:25 W:
î€€e actual swings for the rated full load are found using the laws of similar triangles applied to
the load line graph,
PFL;actual D .ÂIC/.ÂVC/
4
D .kIC;max/.kVC;max/
4
:
î€€is yields k D 0:89. î€€erefore, the maximum output swings are,
ÂIC D kIC;max  0:9 A
and
ÂVC D kVC;max  25 V;
and the actual full load power is .0:9/.25/ D 5:6 W per transistor or 11.2 W total.
7.3.1
COMPLEMENTARY CLASS B (PUSH-PULL) OUTPUT STAGE
A simpliï¬ed version of a complementary Class B ampliï¬er arrangement that is often used as an
integrated circuit output stage is shown in Figure 7.24. î€€is arrangement uses complementary
transistors (one pnp and one npn) in common-collector conï¬guration. By using complementary
transistors, the need for input and output transformers is eliminated. î€€e transfer characteristic
is identical to that of the transformer coupled Class B power ampliï¬er.
î€€e principle of operation of the simpliï¬ed complementary Class B output stage is as fol-
lows. For jVij < VBE.on/, both Q1 and Q2 are cutoï¬€. When Vi > VBE.on/; Q1 turns on and enters
the forward saturation region. Q2 remains in cutoï¬€. î€€e upper limit on Vo occurs when Q1
saturates at Vi D VCC   VCE1.sat/. For negative values of Vi, the same situation holds true with
when the roles of Q1 and Q2 are reversed. î€€e lower limit on Vo occurs when Q2 saturates at
Vi D  .VCC   VCE2.sat//.
CMOS power buï¬€ers in the inverter conï¬guration, as discussed in Chapter 4 (Book 1), are
commonly used to interface CMOS logic to saturated logic (e.g., TTL). î€€is practice is common
in instances where a conventional CMOS gate may not be able to supply the required input power,
while at the same time provide suï¬ƒciently low output voltages for the TTL gates.

542
7. POWER AMPLIFIERS AND OUTPUT STAGES
_
+
_
+
+
L
R
iV
CC
V
-
CC
V
1
Q
2
Q
oV
Figure 7.24: Simpliï¬ed complementary Class B output stage.
It is common to use feedback to reduce or eliminate crossover distortion.Â³ One arrangement
that is used is to employ feedback with an unity gain OpAmp conï¬guration shown in Figure 7.25.
_
_
+
+
_
+
+
L
R
1
R
A
V
2V
1V
iV
CC
V
+ CC
V
1
Q
2
Q
oV
-
CC
V
-
CC
V
Figure 7.25: Use of feedback to eliminate crossover distortion in Class B ampliï¬ers.
Deï¬ne the open-loop gain of the OpAmp as A which is very large ( 200 k). î€€en the
output voltage from the OpAmp is,
VA D A.V2   V1/:
(7.66)
Â³Chapter 8 provides a complete discussion of the use of the reduction of distortion due to feedback.

7.4. CLASS AB POWER AMPLIFIERS
543
From Equation (7.66) when VA D VBE.on/ D 0:6 V,
VA
A D 0:6
A D V2   V1:
(7.67)
î€€erefore, when V1 D 0, then
V2 D 0:6
A D
0:6
200  103  0:6 V:
(7.68)
Equation (7.68) indicates that for a very small input at V2 D Vi, the output voltage from the push-
pull stage is zero. î€€erefore, the crossover region in the transfer characteristic has been reduced
from Ë™VBE.on/ to less than 5 V. So essentially, there is no crossover distortion to speak of when
using the conï¬guration in Figure 7.25.
7.4
CLASS AB POWER AMPLIFIERS
In Section 7.3, Class B power ampliï¬ers were shown to have a maximum eï¬ƒciency of approxi-
mately 78.5%. Unfortunately, feedback was required to eliminate the nonlinear transfer charac-
teristic caused by crossover distortion.
An alternate method to feedback for reducing or nearly eliminating crossover distortion
is to bias each transistor in the push-pull conï¬guration so that they are barely in the forward
active region with Vi D 0. One possible conï¬guration to achieve this bias condition to eliminate
crossover distortion is shown in Figure 7.26. î€€is class of ampliï¬er is called a Class AB power
ampliï¬er/output stage since the transistors are always biased as in Class A operation, but is biased
at a fraction of the peak load current as in Class B operation.
_+
S
R
1
R
2
R
L
R
iV
+
CC
V
C1
i
O
i
C2
i
1n
1n
2n
1
Q
2
Q
Figure 7.26: Class AB power ampliï¬er conï¬guration.
In Figure 7.26, the resistors R1 and R2 are adjusted to that the transistors Q1 and Q2 are
just barely forward biased, or VBQ1 D VBQ2 D VBE.on/ for matched transistors. î€€e operation of
the circuit in Figure 7.26 is as follows:

544
7. POWER AMPLIFIERS AND OUTPUT STAGES
Both Q1 and Q2 are biased so that the base-emitter voltage of each transistor is VBE.on/
for Vi D 0. For an input to Q1 of less than Vi, the transistor is cutoï¬€. For Vi  VBE.on/; Q1 turns
on and is in the forward active region. î€€e output voltage due to Q1 saturates at VCC   VCE1.sat/.
Conversely for Q2, if Vi > VBE.on/ the transistor is cutoï¬€. Q2 turns on when Vi  VBE.on/. î€€e
output voltage due to Q2 saturates at  .VCC   VCE2.sat//. î€€e transfer characteristic is shown in
Figure 7.27. î€€e characteristic curve for each transistor is shown as well as the resulting compos-
ite transfer characteristic. î€€e composite transfer characteristic is found by adding the transfer
characteristics of the two transistors. î€€e resulting composite transfer characteristic shows no
crossover distortion.
O
V
CC
V
CE1(sat)
V
1cutoff
Q
2conducting
Composite
Trasnfer Curve
Q
2cutoff
Q
1conducting
Q
2 saturated
Q
1
Q saturated
_
CC
(V
CE2(start)
V
)
_
+
BE(on)
V
BE(on)
-V
Figure 7.27: î€€e transfer characteristic of the Class AB power ampliï¬er shown in Figure 7.26.
An integrated circuit implementation of a Class AB output stage is shown in Figure 7.28a.
î€€e Class AB output stage shown is used in the  A741 OpAmp. A simpliï¬ed version of the
 A741 output stage is shown in Figure 7.28b.
In analyzing Figure 7.28b, Q13 A acts as a constant current source of 0.22 mA. Q23 is the
input transistor to the Class AB output stage. With Vi D 0, the output complementary transistor
pair Q14 and Q20 are biased at a collector current of about 0.17 mA by the diodes Q19 and Q18.
î€€e current through Q19 and Q18 produces a voltage,
VBE19 C VBE18 D VBE14 C VEB20:
(7.69)
As Vi goes negative, the base of Q20 and VO follows (since Q23 and Q20 are in common-collector
conï¬gurations), with Q20 drawing current from RL. When Vi is  VCC, the output voltage is
limited to
VO.neg/ D  VCC   VBE23   VBE20:
(7.70)
î€€e negative voltage limit is about 0:7 V C 0:7 V D 1:4 V more positive than the negative rail
voltage . VCC/.

7.4. CLASS AB POWER AMPLIFIERS
545
_
+
_
+
Bias
40 kÎ©
0.17 mA
0.22 mA
+
L
R
10
R
iV
CC
V
-
CC
V
14
Q
20
Q
23
Q
18
Q
19
Q
13A
Q
oV
(a)
_
+
_
+
Bias
0.17 mA
0.22 mA
+
L
R
iV
CC
V
-
CC
V
14
Q
20
Q
23
Q
18
Q
19
Q
13A
Q
oV
â–¼
â–¼
(b)
Figure 7.28:  A741 OpAmp output stage (a) Actual schematic; (b) Simpliï¬ed schematic.
As Vi increases in the positive direction from Vi D 0, the output voltage and the base of
Q20 follows with Q14 delivering the current to the load. When Vi is CVCC, the output voltage is
limited by Q13 A saturating. î€€e positive limit of the output voltage is,
VO.pos/ D VCC   VCE13 A.sat/   VBE14:
(7.71)
î€€e positive voltage limit is approximately 0:7 V C 0:2 V D 0:9 V less than the positive voltage
rail .VCC/.
î€€e conversion eï¬ƒciency of a Class AB ampliï¬er is somewhat less that that of a Class B
ampliï¬er. î€€is reduction in eï¬ƒciency is due to an additional term in the DC power due to the
quiescent current necessary to achieve minimal crossover distortion:
PDC D 2VCCICP

C VCCIBias:
(7.72)
î€€erefore, the maximum eï¬ƒciency fora Class AB ampliï¬er is given by:
max D
VCCICP
2
2VCCICP

C VCCIBias
 100% D
ICP
4ICP C 2IBias
 100%:
(7.73)

546
7. POWER AMPLIFIERS AND OUTPUT STAGES
It is interesting to compare the eï¬ƒciency of well-designed ampliï¬ers as a function of output
signal strength (Figure 7.29). î€€e output power of all ampliï¬ers is proportional to the square of
output signal strength. Class A ampliï¬ers are characterized by constant DC power: this results in
a parabolic eï¬ƒciency curve. Class B ampliï¬ers are characterized by DC power that is proportional
to signal strength: a linear eï¬ƒciency curve results. Class AB ampliï¬ers lie between the two other
classes with Class B as an upper limit.
0
0
0.1
0.2
0.3
0.4
0.5
È 
0.6
0.7
0.8
Class B 
Class A 
Class 
AB
Class A w/transformer
0.2
0.4
1
0.6
0.8
opeak
V
cmax
V
Figure 7.29: Typical conversion eï¬ƒciency of well-designed power ampliï¬ers as a function of output
signal amplitude.
In order to increase the gain of output stages in integrated circuits while reducing base
currents, compound transistors in dual common-collector Darlington pairs are commonly used
(see Section 6.2.1). Compound pnp Darlington conï¬gurations are also used. Since in good quality
pnp BJTs are diï¬ƒcult to fabricate in integrated circuits, an alternate compound conï¬guration
shown in Figure 7.30 is often used. î€€is compound transistor has a current gain of Ë‡  Ë‡1Ë‡2.
1
2
Î² = Î²  Î²
1
Q
2
Q
Figure 7.30: Compound pnp BJT.

7.5. DISTORTION
547
7.5
DISTORTION
When the output signal waveform of an ampliï¬er diï¬€ers in general shape from the input signal
waveform, the output is said to be distorted. In particular, if a single-frequency input to an am-
pliï¬er results in an output composed of the input frequency and other frequencies, the ampliï¬er
has distorted the signal. î€€e creation of additional frequencies is typically the result of non-linear
distortion.
Earlier, it was shown that large input signals to ampliï¬ers caused the ampliï¬er under test to
yield distorted output signals. In this section, a systematic description of distortion is developed.
With this description, two common industry deï¬nitions of distortion are developed and related
to each other.
An incrementally linear power ampliï¬erâ´ has a transfer characteristic described by
vO D VDC C a1vi;
(7.74)
where
vO  the output voltage,
vi  the input voltage (AC and DC components possible),
a1  the voltage gain,
VDC  the DC oï¬€set voltage at the output.
î€€e principle of superposition applies to incrementally linear systems in a unique manner. î€€at
is, if
vO1 D VDC C a1vi1
and
vO2 D VDC C a1vi2;
(7.75)
then the total output of a incrementally linear system is,
vO D VDC C a1.vi1 C vi2/:
(7.76)
In electronic ampliï¬ers, the DC component, VDC, consists of the bias or quiescent point of the
circuit.
Superposition no longer applies when the transfer characteristic is non-linear. Figure 7.31
shows a transfer characteristic of a power ampliï¬er.
î€€e region in Figure 7.31 that is not clipped is described by the power series,
vO D VDC C a1vi C a2v2
i C a3v3
i C    :
(7.77)
For a sinusoidal input, vi D X cos !t, the power series in Equation (7.77) is,
vO D VDC C a1X cos !t C a2 .X cos !t/2 C a3 .X cos !t/3 C    :
(7.78)
â´Incremental linearity was previously discussed in Chapter 5.

548
7. POWER AMPLIFIERS AND OUTPUT STAGES
Clipping
iv
O
V
Figure 7.31: Non-linear transfer characteristic of a power ampliï¬er.
Using trigonometric identities, Equation (7.78) is,
vO D

VDC C a2X2
2

C

a1X C 3a3X3
4

cos !t
C
a2X2
2

cos 2!t C
a3X3
4

cos 3!t C   
(7.79)
where the fourth and higher harmonics may be ignored with negligible error.âµ Inspection of
Equation (7.79) shows that harmonics are generated by the non-linear transfer characteristic.
Harmonics are sinusoidal terms that are multiples of the fundamental frequency, !, that is the
same frequency as the input signal. For linear power ampliï¬ers, the presence of harmonics is
undesirable and are the direct result of non-linear distortion.
Additionally, there is a shift in the DC or quiescent point by the addition of a term con-
taining the constant for the squared term in the power series. î€€e fundamental .cos !t/ term
also has increased beyond the ampliï¬cation constant associated with the fundamental by a term
proportional to the constant for the cubed term in the power series.
Equation (7.79) can be represented by a Fourier Series,
vO D VDC C A0 C A1 cos !t C A2 cos 2!t C A3 cos 3!t C    ;
(7.80)
where A0; A1; A2, and A3 are the Fourier coeï¬ƒcients. One method that may be used to determine
the Fourier coeï¬ƒcients is a method due to Espley.â¶ A pure sinusoidal signal voltage is applied to
the input of the power ampliï¬er. î€€e input and output waveforms are sampled at several times
intervals to obtain the Fourier coeï¬ƒcients of Equation (7.80). To evaluate the four coeï¬ƒcients
âµî€€is approximation is valid in typical ampliï¬ers where distortion is relatively small. In cases of extremely large distortion,
higher-order terms must be considered.
â¶Espley, D.C., î€€e Calculation of Harmonic Production in î€€ermionic Valves with Resistive Loads, Proc. IRE, vol. 21,
pp. 1439â€“1446, October, 1933.

7.5. DISTORTION
549
in Equation (7.80), the values of the output at the four input voltages are determined as shown
in Figure 7.32. For this example, the samples are taken at !t D 0Ä±; 60Ä±; 120Ä±, and 180Ä±. with the
corresponding output voltage is designated as V0Ä±; V60Ä±; V120Ä±; V180Ä±. î€€e value at !t D 90Ä± is
VDC (the quiescent point). As noted earlier, the DC or quiescent point of the output has shifted
away from the average value of the signal.
iV
iV
Ï‰t
0Âº
V
60Âº
V
120Âº
V
180Âº
V
DC
V
oV
Figure 7.32: Graphical determination of the distortion content in the output voltage.
î€€e values of the Fourier coeï¬ƒcients A0; A1; A2 and A3 in Equation (7.80) can theoretically
be determined by substituting the values of the angle .!t/ into Equation (7.80) and solving the
four simultaneous equations. î€€at is,
!t D 0Ä± W
Vmax D VDC C A0 C A1 C A2 C A3;
!t D 60Ä± W
V60 D VDC C A0 C A1
2   A2
2   A3;
!t D 120Ä± W
V120 D VDC C A0   A1
2   A2
2 C A3;
!t D 180Ä± W
Vmin D VDC C A0   A1 C A2   A3:
(7.81)

550
7. POWER AMPLIFIERS AND OUTPUT STAGES
î€€e solution to the four simultaneous equations in Equation (7.81) yields the expressions for the
Fourier coeï¬ƒcients in Equation (7.80),
A0 D 1
6 .V0Ä± C V180Ä±/ C 1
3 .V60Ä± C V120Ä±/   VDC;
A1 D 1
3 .V0Ä±   V180Ä±/ C 1
3 .V60Ä±   V120Ä±/ ;
A2 D 1
3 .V0Ä± C V180Ä±/   1
3 .V60Ä± C V120Ä±/ ;
A3 D 1
6 .V0Ä±   V180Ä±/   1
3 .V60Ä±   V120Ä±/ :
(7.82)
î€€e harmonic distortion is deï¬ne as,
D2  jA2j
jA1j
and
D3  jA3j
jA1j;
(7.83)
and is commonly given as a percentage or in decibels where D2 is the second harmonic distortion
and D3 is the third harmonic distortion. In terms of decibels, the second and third harmonic
distortions are
D2Å’dBÂ  20 log jA2j
jA1j
and
D3Å’dBÂ  20 log jA3j
jA1j;
(7.84)
and are negative numbers indicating that the voltage amplitude of the harmonic components is
less than the fundamental. î€€e total harmonic distortion (THD) is commonly given as a percent-
age and is expressed as the ratio of the rms values of all the harmonic terms to the eï¬€ective value
of the fundamental, and is used extensively in audio ampliï¬er speciï¬cations,
THD D
q
A2
2 C A2
3 C   
jA1j
 100% D
q
D2
2 C D2
3 C     100%:
(7.85)
If the distortion is not negligible, the total power delivered at the output load RL is,
PO D .A2
1 C A2
2 C A2
3 C    /
2RL
D
(
1 C

A1
THD
100
2)
P1;
(7.86)
where the fundamental power is
P1 D A2
1
2RL
:
(7.87)
As an example, state-of-the-art audio power ampliï¬ers that incorporate negative feedback to
compensate for non-linearlity typically have THD of less than 0.003% at low frequencies and low

7.5. DISTORTION
551
output power levels.â· In cable television applications, the radio frequency (RF) power ampliï¬ers
also require very low distortion levels to deliver acceptable picture quality.
Because the distortion levels are so low, the method of Espley using the direct measure of
the transfer characteristic yields inaccurate distortion data due to noise and other spurious factors.
Instead, it is common practice to test ampliï¬er non-linearlity directly by using a pure sinusoidal
input. At the output, the harmonics are measured directly using a spectrum analyzer which dis-
plays the rms magnitude (or power) of the frequency components of the output signal. î€€e fun-
damental and harmonics appear on the CRT of the spectrum analyzer as spikes. Measurement
of the peak of the harmonic spikes relative to the fundamental spike yields the ampliï¬er THD.
Other analyzers (e.g., audio analyzers) perform the above operation automatically and display the
THD on its front panel.
Another method, commonly used in RF and microwave electronics, for ï¬nding the amount
of distortion of an ampliï¬er is the two-tone ratio (TTR) method for determining harmonic and
intermodulation distortion (IMD) products. In the TTR method, two signals with identical am-
plitudes that are separated by some frequency are combined and used as the input to the ampliï¬er.
î€€e output frequency components are then analyzed for distortion.
Consider the non-linear transfer function of Equation (7.77) rewritten here for conve-
nience,
vO D VDC C a1vi C a2v2
i C a3v3
i C    :
Two sinusoids are added so that the input signal is,
vi D X1 cos !1t C X2 cos !2t:
(7.88)
Substituting Equation (7.88) into Equation (7.77) yields,
vO D VDC C a1 .X1 cos !1t C X2 cos !2t/ C a2 .X1 cos !1t C X2 cos !2t/2
C a3 .X1 cos !1t C X2 cos !2t/3 C    :
(7.89)
By using trigonometric identities, Equation (7.89) is put in a form similar to Equation (7.79) to
yield the magnitude and frequency components of the output signal,
vo D

VDC C 1
2a2 .X1 C X2/

(DC term)
â·Negative feedback is discussed in Chapters 8 and 11 (Book 3).

552
7. POWER AMPLIFIERS AND OUTPUT STAGES
C

a1X1 C 3
2a2
 X1X2
2 C 1
2X3
1
 cos !1t
C

a1X2 C 3
2a3
 X2X2
1 C 1
2X3
2
 cos !2t
)
(fundamentals)
C 1
2a2
 X2
1 cos 2!1t C X2
2 cos 2!2t

(2nd harmonics)
C a2X1X2 Å’cos .!1   !2/ t C cos .!1 C !2/ tÂ
2nd-order IMD products
C 1
4a3
 X3
1 cos 3!1t C X3
2 cos 3!2t

3rd harmonics
C 3
4a3X2
1X2 Å’cos .2!1   !2/ t C cos .2!1 C !2/ tÂ
C 3
4a3X1X2
2 Å’cos .2!2   !1/ t C cos .2!2 C !1/ tÂ
)
3rd-order IMD products:
(7.90)
In the TTR method, new sum and diï¬€erence frequencies of the two input frequencies are created
and are called intermodulation (IMD) products or sometimes â€œbeatâ€ frequencies. î€€e new sum
and diï¬€erence frequencies are not harmonically related to either of the two fundamental input
frequencies.
î€€ere are several reasons for using the TTR method over single frequency harmonic mea-
surement methods. î€€ey include:
â€¢ Diï¬ƒculty in generating a pure sinusoid. All real signal generators have some harmonic
content.
â€¢ In single octaveâ¸ systems (those systems that only operate in one octave) with multiple
sinusoids closely spaced in frequency within the single octave, third order IMD products
are of interest.
î€€e relationship between the results of the TTR results and the harmonic coeï¬ƒcients for the
Fourier series in Equation (7.80) can be found. î€€e combination of the equal amplitude TTR
input signals are adjusted to equal the total input power of a single sinusoid for the harmonic
measurement. î€€is relationship implies that the rms power of the two combined sinusoids for the
TTR is equal to the rms value of the single input for the harmonic measurement,
X2 D
 X1
p
2
2
C
 X2
p
2
2
;
(7.91)
where X1 and X2 are the TTR inputs, and X is the input for the single frequency harmonic
measurement.
For equal amplitude TTR inputs, X1 D X2 so,
X1 D X2 D X
p
2
:
(7.92)
â¸An octave consists of a range of frequencies spanned by a factor of two.

7.5. DISTORTION
553
Using Equation (7.92), the following relationships are found:
fundamental two tone
fundamental single tone D
1
p
2
;
2ndharmonic two tone
2ndharmonic single tone D 1
2;
2ndIMD
2ndharmonic single tone D 1;
3rdharmonic two tone
3rdharmonic single tone D
1
2
p
2
;
3rdIMD
3rdharmonic single tone D
3
2
p
2
:
(7.93)
î€€erefore, given TTR measure results, the Fourier coeï¬ƒcients in Equation (7.80) and the con-
stants in the power series in Equation (7.77) can be found by applying Equation (7.93).
In Figure 7.31, as the output voltage starts to clip, another form of distortion takes place.
î€€is type of distortion is called gain compression and is due to a gradual decrease in the voltage gain
of the ampliï¬er which, in simple terms, reduces the gain coeï¬ƒcient to the fundamental signal in
the Fourier series in Equation (7.77). î€€is has the eï¬€ect of increasing the ratio of the non-linear
distortion products to the fundamental.
î€€e push-pull arrangement of the Class B power ampliï¬er (shown again in Figure 7.33)
not only increases eï¬ƒciency, but despite the eï¬€ects of crossover distortion, has unique distortion
canceling properties.
_+
S
R
BB
R
L
R
iV
+
CC
V
+
BB
V
C1
i
B1
i
B2
i
O
i
C2
i
1n
1n
2n
1
Q
2
Q
Figure 7.33: Class B push-pull arrangement.
Consider the base current in Q1,
iB1 D IB.max/ cos !t:
(7.94)

554
7. POWER AMPLIFIERS AND OUTPUT STAGES
î€€e resulting Q1 collector current can be expressed as a Fourier series,
iC1 D ICQ1 C A0 C A1 cos !t C A2 cos 2!t C A3 cos 3!t C    :
(7.95)
î€€e corresponding base current in Q2 is,
iB2 D  iB1 D IB.max/ cos .!t C / :
(7.96)
Equation (7.96) implies that,
iB2 .!t/ D iB1 .!t C / :
(7.97)
î€€erefore, the Q2 collector current is,
iC2 D ICQ2 C A0 C A1 cos .!t C / C A2 cos 2 .!t C / C A3 cos 3 .!t C / C    : (7.98)
Simplifying Equation (7.98) yields,
iC2 D ICQ2 C A0   A1 cos !t C A2 cos 2!t   A3 cos 3!t C    :
(7.99)
Since the collector currents of Q1 and Q2 are in opposite directions through the output trans-
former primary, the total output current is proportional to the diï¬€erence in collector currents,
ixfmr D k .iC1   iC2/
D 2k .A1 cos !t C A3 cos 3!t C    / ;
(7.100)
where k is a proportionality factor.
Equation (7.100) shows that there are only odd harmonics in the output signal when
matched transistors are used. Even harmonics have been canceled out.
Because no even harmonics are present in the output of a push-pull ampliï¬er, such a circuit
will give more output per active device for a given amount of THD.
SPICE performs Fourier analysis on any waveform in a transient analysis using the Fourier
command,
.FOUR <frequency value> <output variable>
î€€e .FOUR command computes the amplitude and phase of any waveform with respect to fre-
quency. î€€e Fourier components may then be plotted.
SPICE can also calculated the intermodulation distortion components of a waveform using
the command,
.DISTO <RLname> <number of points> <fstart> <fstop> <reference power>

7.6. THERMAL CONSIDERATIONS
555
7.6
THERMAL CONSIDERATIONS
î€€e removal of heat from the BJT collector-base junction or the FET channel warrants consider-
able attention in power transistors due to the high power delivered to the load. For power BJTs,â¹
metallic heat sinks are often necessary to remove the heat to the surrounding air. When possible,
the metallic portion of the transistor case should make contact with the heat sink. However, it is
common practice to use a mica washer as electrical insulation between the case and the heat sink.
î€€e washer is used to electrically isolate the heat sink from the case because in some power BJT
packages, the collector is directly attached to the case.
A speciï¬cation for the maximum allowable collector-junction temperature is found in the
manufacturerâ€™s transistor speciï¬cations. î€€is temperature is usually 150Ä±C for silicon devices. Ex-
ceeding this temperature may cause irreparable damage to the transistor. î€€e operating junction
temperature, Tj, is dependent on the ambient temperature, Ta (typically 25Ä±C), the thermal resis-
tance, T , of the heat transfer path from the junction to the surrounding and the power dissipated,
PD. î€€is relationship is expressed as:
Tj D Ta C T PD
in Ä±C:
(7.101)
î€€e total thermal resistance, T has the units of Celsius/Watt.
î€€e power dissipated by the transistor is almost entirely at the collector junction. î€€erefore,
the power dissipated is,
PD D VCEIC:
(7.102)
î€€e maximum power dissipation is described by the maximum dissipation hyperbola and is,
PD.max/ D .VCEIC/max D
 Tj.max/   Ta

T
:
(7.103)
î€€e total thermal resistance is found by solving the heat transfer network analogous to an electrical
network shown in Figure 7.34.
î€€e current source represents the heat generated (or power dissipated by the BJT), and the
three resistances represent the thermal resistances of the junction to case (jc), case to heat sink
(cs), and heat sink to the ambient environment (sa ). î€€e total thermal resistance is,
T D jc C cs C sa D ja:
(7.104)
For power transistors, the values of jc is typically about 10Ä±C/W. If the transistor case and the
heat sink are insulated by a mica washer, cs has values of around 0:5Ä±C/W. î€€e primary mode of
heat removal from a power transistor is conduction by the heat sink and convection from the heat
sink to the ambient surroundings. By blowing air over the heat sink, more heat may be removed.
â¹î€€e discussion that follows is equally applicable to FETs.

556
7. POWER AMPLIFIERS AND OUTPUT STAGES
jc
Î¸
cs
Î¸
sa
Î¸
P
Junction temperature = 
Case temperature = 
Sink temperature = 
Ambient temperature = 
jT
cT
sT
aT
Figure 7.34: Heat transfer model.
Casual inspection of Equation (7.104) indicates that by removing the heat sink in the ther-
mal path, the limitation on the power handling capacity is eliminated. However, by doing so,
the case to ambient convection and radiation has signiï¬cantly higher thermal resistance thereby
reducing the ability of the device to dissipate heat: power handling capacity is actually diminished
for this case.
Not shown in Figure 7.34 are associated thermal capacitances in parallel with each resis-
tance. î€€e capacitance is used to model transient thermal behaviour. î€€e thermal time constant
(resistance times capacitance) is long for the external components of the thermal model, but short
for the transistor itself.
îermal runaway can result if the rate of increase in the power dissipation with junction
temperature exceeds the ability of the heat transfer network to remove the heat. î€€e dissipated
heat energy removed by the networks is found by diï¬€erentiating Equation (7.101) with respect
to Tj. î€€e necessary condition for thermal stability is,
@VCEIC
@Tj
< 1
T
:
(7.105)
For a constant collector-emitter voltage, the stability condition is,
VCE
@IC
@Tj
< 1
T
:
(7.106)
Variations in the current ampliï¬cation factor and in the leakage current of the transistor causes the
change in collector current with temperature, and is ultimately dependent on the bias circuitry.

7.6. THERMAL CONSIDERATIONS
557
With leakage current suspected of being the chief contributor to the collector current excursions,
VCE
 @IC
@ICO
 @ICO
@Tj

max
< 1
T
:
(7.107)
But from Section 3.7 (Book 1), the stability factor
SI D @IC
@ICO
:
(7.108)
For a thermally stable network, Equation (7.107) is rewritten as,
@ICO
@Tj

max
<
1
T VCESI
:
(7.109)
Despite using stable bias arrangements and eï¬€ective heat transfer conï¬gurations, the transis-
tor case temperature cannot be held at ambient temperature. î€€erefore, manufacturers provide a
power-temperature derating curve (shown in Figure 7.35).
CO
T
jc
Î¸
D(max) 
in W
P
Maximum
Power Dissipation
Slope =
1
C(max)
T
C in Celcius
T
Figure 7.35: Transistor power dissipation derating curve.
In Figure 7.35, TCO is the temperature where the derating begins. î€€e maximum safe power
dissipation, as speciï¬ed by the manufacturer, is achieved when TC D TC.max/. î€€e curve of the
same form as in Figure 7.35 can be used to ï¬nd the power dissipation as a function of the junction
temperature Tj, where Tj is the abscissa.
Example 7.4
For a case temperature of 120Ä±C for a 50 W power transistor rated at 35Ä±C, ï¬nd the maximum
power dissipated. î€€e slope of the derating curve is 0.55 W/Ä±C.
Solution
PD.max/ D 50 W at 35Ä±C:
Using the equation of a line the power dissipated at 120Ä±C can be found,
.120Ä±C   35Ä±C/.0:55 W=Ä±C/ D 46:75 W:

558
7. POWER AMPLIFIERS AND OUTPUT STAGES
î€€erefore, the device power dissipation at 120Ä±C is,
PD D .50 W   46:75 W/ D 3:25 W at 120Ä±C:
7.7
CONCLUDING REMARKS
Diï¬€erent classes of ampliï¬ers designed for the transfer of high power to loads were analyzed. î€€e
analysis of the ampliï¬ers required the use of large-signal analysis methods. Because of the large
signal excursions, the output waveforms experience distortion.
î€€e most commonly used power ampliï¬er/output stage classiï¬cations are the Class A, B,
and AB. In Class A operation, the transistor conducts over the whole period (360Ä±) of the input
signal. In Class B operation, each of the two transistors conducts over half the period (180Ä±). In
Class AB operation, each transistor conducts over a time greater than half the period.
Since high powers may be delivered by these circuits, the conversion of DC power to signal
power must be eï¬ƒcient. î€€e theoretical maximum eï¬ƒciencies for the diï¬€erent Classes of am-
pliï¬ers are: 25% for Class A, 50% for Class A output transformer coupled ampliï¬ers, 78.5% for
Class B, and less than 78.5% for Class AB operation.
Distortion analysis was presented with a comparison between the Total Harmonic Distor-
tion and Two-Tone Ratio methods of measurement.
Since power ampliï¬ers deliver high power to their loads, the transistor may dissipate large
amounts of power in the form of heat. î€€erefore, a heat transfer model was analyzed and related
to the stability factor.
Summary Design Example: Public Address (PA) System Ampliï¬er
In most audio electronic systems, the object is to drive one or more speakers. Typically, these
speakers can be modelled as 8  devices. î€€erefore, the output stage of audio electronic systems
require the ability to provide maximum power transfer to a very low resistance device. One com-
mon method to drive low resistance devices is through the use of an output transformer. î€€e
purpose of the output transformer is to provide for impedance matching between the active de-
vices and the speaker.
î€€e output stage of a PA system will require the application of an electronic signal to an
8  speaker. Although PA systems generally do not require high audio ï¬delity, a low distortion
system is desired since some music may be ampliï¬ed on the system. For a low to moderate power
PA system, the rated (or full) load power can be in the order of 25 W, with an overload capacity
of 10%. A single rail C24 V volt power supply is commonly used. î€€e output resistance of the
circuit that drives the output stage is 600 .
Design an output power ampliï¬er stage to fulï¬ll the requirements given.
Solution:

7.7. CONCLUDING REMARKS
559
Several alternate output power stages topologies can be used in the design. î€€ese include:
â€¢ Class A
â€¢ Class B
â€¢ Class AB
A transformer-coupled Class AB power ampliï¬er topology, shown below, is chosen because
of its low distortion characteristic, and since power dissipation is not speciï¬ed.
_+
S
R
1
R
2
R
L
R
iV
+
CC
V
C1
i
O
i
C2
i
1n
1n
2n
1
Q
2
Q
B1
i
B2
i
Assuming 80% output transformer eï¬ƒciency, the transformer primary power is,
Transformer Primary Power D PFL
xfmr
D 25
0:8 D 31:25 W:
For a 10% overload capacity, the power ampliï¬er must be capable of handling
.110%/.31:25/ D 34:4 W:
î€€erefore, each transistor in the Class AB push-pull ampliï¬er must supply 34:4 W=2 D 17:2 W.
î€€e maximum collector voltage for each transistor is,
VC;max D VCC   VCE.sat/  VCC D 24 V:
For each transistor under overload conditions,
PACper transistor D VC;maxIC;max
4
:
Solving for IC;max,
IC;max D 4PACper transistor
VC;max
D 4.17:2/
24
 2:87 A:

560
7. POWER AMPLIFIERS AND OUTPUT STAGES
î€€erefore, the AC load that each transistor must drive is,
R0
L D VC;max
IC;max
D 24
2:87 D 8:4 ;
and the total primary AC load resistance is
R0
L D 22.8:4/ D 33:6 :
î€€e output transformer turns ratio is then
n1
n2
D
s
R0
L
RL
D
r
8:36
8
 1:
î€€e full load power for each transistor is,
PFL;per transistor D PFL
2
D 31:25
2
D 5:6 W:
Assuming identical transistors and a base-emitter turn on voltage of VBE.on/ D 0:6 V,
VBE.on/ D 0:6 
VCCR2
R1 C R2
D 24.600/
R1
;
where R1==R2 D 600 .
î€€en R1 D 24 k and R2 D 620 .

7.8. PROBLEMS
561
7.8
PROBLEMS
7.1.
î€€e design goals of the class A ampliï¬er shown include:
â€¢ Maximum sinusoidal power delivered to the load of at least 40 mW, and
â€¢ Minimum possible power supply current.
Complete the design (including a realization of the current source) using a selection of
resistors and BJTs with characteristics:
Ë‡F D 150
and
VA D 200:
Bias
I
+10V
- 10V
820 â„¦
v
iv
o
7.2.
î€€e design goals of the class A ampliï¬er shown include:
â€¢ Maximum sinusoidal power delivered to the load of at least 0.6 W, and
â€¢ Minimum possible power supply current.
Complete the design (including a realization of the current source) using a selection of
resistors and BJTs with characteristics:
Ë‡F D 100
and
VA D 200:
Bias
I
+25V
- 25V
470â„¦
v
iv
o

562
7. POWER AMPLIFIERS AND OUTPUT STAGES
7.3.
A power ampliï¬er to drive a load, RL D 220 , with the basic topology shown is under
design. î€€e Silicon power BJT is described by:
Ë‡F D 180
and
VA D 100 V:
î€€e pertinent design goals are:
â€¢ maximum symmetrical output voltage swing
â€¢ Rin  5 k
(a) Complete the design by determining the proper bias resistors.
(b) Compute the maximum conversion eï¬ƒciency of the design.
+20V
470 â„¦
in
R
L
R
v
iv
o
7.4.
î€€e ampliï¬er of Problem 7-3 is to be redesigned for a new load, RL D 82 . î€€e other
design goals remain the same.
(a) Complete the design by determining the proper bias resistors.
(b) Compute the maximum conversion eï¬ƒciency of the design.
7.5.
î€€e common-drain class A ampliï¬er shown uses devices for which
VPO D  2 V
IDSS D 5 mA
VA D 120 V:
For linear operation (the FETs must be within the saturation region), what is the range
of output voltages obtained with RL D 1? What is the range for RL D 100 ?
Verify the analytic results using SPICE.

7.8. PROBLEMS
563
+10V
-10V
L
R
v
iv
o
7.6.
î€€e BiFET common-emitter class A ampliï¬er shown uses devices described by:
BJT:
Ë‡F D 150
FET:
VPO D  2 V
IDSS D 7:5 mA:
(a) For linear operation, what is the maximum symmetrical range of output voltages
possible?
(b) Determine the conversion eï¬ƒciency when the circuit is operating with maximum
symmetrical output.
iÎ½
+
oÎ½
12V
-12V
120 â„¦
7.7.
Redesign the class A ampliï¬er of Problem 7-5 by replacing the FET current with a BJT
current source. For the redesigned ampliï¬er, determine
(a) the maximum symmetrical range of output voltages possible maintaining linear op-
eration?
(b) the conversion eï¬ƒciency when the circuit is operating with maximum symmetrical
output.

564
7. POWER AMPLIFIERS AND OUTPUT STAGES
7.8.
î€€e circuit shown uses BJTs described by:
Ë‡F D 120
and
VA D 160 V:
(a) For linear operation, what is the maximum symmetrical range of output voltages
possible?
(b) Determine the conversion eï¬ƒciency when the circuit is operating with maximum
symmetrical output.
+10V
-10V
2.2 kâ„¦
2.7 kâ„¦
iV
oV
7.9.
Complete the design of the Class A transformer-coupled power ampliï¬er, shown below,
to drive an 8  speaker. î€€e required input resistance of the ampliï¬er is Rin D 600 .
î€€e power ampliï¬er is required to deliver 10 W of power (AC) to the 8  speaker load.
Design the biasing network so that a 1% change in IC corresponds to a 10% change in
Ë‡F .
(a) Show all circuit values and the transformer turns ratio.
(b) Specify minimum transistor power dissipation rating.
(c) Conï¬rm the operation of the design using SPICE. î€€e transformer coupling ef-
ï¬ciency is 0.999 and the BJT characteristics are Ë‡F D 70; IS D 0:3 pA and VA D
75 V.

7.8. PROBLEMS
565
n
1
:
+15V
8 â„¦
_
+
L
R
B2
R
in
R
B1
R
S
C
E
R
E
C
CC
V
1
Q
sv
7.10. Given a Class A BJT power ampliï¬er with a load resistance of 4  and power transistor
rating of
PC;max D 10 W; VCE.sat/ D 0:2 V;
and
VCE.max/ D 60 V;
(a) Determine the maximum attainable voltage swing at the output, the maximum
power dissipated by the load, and the eï¬ƒciency when transformer coupling is not
used.
(b) Repeat part (a) when a transformer coupling is used with a transformer turns ratio
of 2.
7.11. For the complementary push-pull ampliï¬er shown below, determine the peak-to-peak
voltage of the largest possible undistorted sinusoidal output. î€€e Silicon transistor is
described by Ë‡F D 75.
+5V
sÎ½
oÎ½
2 kâ„¦
_
+
_
+
E
R
S
C
O
C
E
C
1
Q
2
Q

566
7. POWER AMPLIFIERS AND OUTPUT STAGES
7.12. For the Class B ampliï¬er shown, ï¬nd the following:
(a) maximum undistorted peak output voltage
(b) maximum DC power consumed
(c) output AC power
(d) the maximum ampliï¬er eï¬ƒciency, .
Assume that the transistors are matched with
Ë‡F D 100; IS D 0:03 pA
and
VD1 D 0:7 V:
oÎ½
1 kâ„¦
+20V
-20V
â–¼
8 â„¦
sv
L
R
1
Q
1
D
2
Q
B1
R
1 kâ„¦
B2
R
1 kâ„¦
B3
R
7.13. î€€e push-pull power ampliï¬er shown uses identical transistors with Ë‡F D 75. Find the
maximum positive and negative values of Vo for:
(a) RL D 10 k
(b) RL D 1 k.

7.8. PROBLEMS
567
L
R
+12V
-12V
sÎ½
oV
2
Q
1
Q
3
Q
15 kâ„¦
E
R
7.14. î€€e common-drain class B ampliï¬er shown uses devices for which
VT D 1 V
and
K D 200 A=V2:
For a sinusoidal input,
(a) at what input voltages do the respective FETs enter the saturation region?
(b) what is the maximum peak output voltage level?
(c) what is the maximum conversion eï¬ƒciency of this circuit?
iÎ½
oÎ½
+15V
-15V
100 â„¦
7.15. Complete the design of the Class B push-pull ampliï¬er, shown below, which uses
matched BJTs with Ë‡F D 75; IS D 0:03 pA and VA D 120 V. Assume 99% transformer
eï¬ƒciency, rated load power of 12 W, and an overload capacity of 10%.
(a) Determine the input transformer ratio, np, for maximum power transfer.

568
7. POWER AMPLIFIERS AND OUTPUT STAGES
(b) Determine the output transformer ratio, n1 W n2.
(c) Find the maximum values of iC1; iC2, and io.
(d) Find the power delivered to the load per transistor, PACper transistor, collector power
dissipation, PC, and DC power dissipation, PDC.
(e) Calculate the ampliï¬er eï¬ƒciency, .
(f) Plot the transfer characteristic of the power ampliï¬er using SPICE.
600 â„¦
22 â„¦
50 â„¦
_+
1 :
+ 12V
+ 4V
iv
S
R
BB
R
L
R
C1
i
O
i
C2
i
1n
pn
1n
2n
1
Q
2
Q
7.16. î€€e class AB ampliï¬er shown uses two 10 k resistors to establish quiescent current
through two diodes bridging the base-emitter junctions of a matched BJT pair. î€€is
quiescent current increases the DC power drawn from the power supplies and therefore
decreases the eï¬ƒciency of the ampliï¬er. î€€e transistors have characteristics:
Ë‡F D 150
and
VA D 200:
(a) Determine the maximum conversion eï¬ƒciency.
(b) What is the conversion eï¬ƒciency if the output is reduced to one-half the maximum
possible undistorted amplitude?

7.8. PROBLEMS
569
oÎ½
+10V
-10V
IÎ½
10 kâ„¦
220 â„¦
10 kâ„¦
â–¼
â–¼
7.17. A class AB ampliï¬er with the general topology shown at the right is under design. î€€e
power transistors being used are Silicon Darlington pairs (shown in schematic form). A
Zener diode is being used to eliminate crossover distortion and a current source provides
biasing.
(a) What should the Zener voltage, Vz, be to eliminate crossover distortion?
(b) What is the maximum sinusoidal amplitude of the output voltage?
(c) î€€e typical DC current gain of the Darlington pairs is 2500, and the Zener diode
requires a minimum diode current of 2 mA to ensure regulation. What is the maxi-
mum value of the resistor, R, necessary to keep the Zener diode in regulation while
achieving maximum output power?
(d) Determine the maximum eï¬ƒciency of this circuit with the above determined diode,
transistor, and resistor parameters.

570
7. POWER AMPLIFIERS AND OUTPUT STAGES
8 â„¦
120 â„¦
120 â„¦
8.0 kâ„¦
R
D
40V
- 40V
2N6387
2N6667
8.0 kâ„¦
_+
iV
oV
â–¼
7.18. A class AB ampliï¬er with the general topology shown is under design. î€€e transistors
being used are Silicon Darlington pairs (shown in schematic form). A Zener diode is
being used to eliminate crossover distortion. î€€is Zener diode requires a minimum diode
current of 500 A to ensure regulation. î€€e individual BJTs in the Darlington pairs are
Silicon with Ë‡F D 60.
(a) What should the diode Zener voltage, Vz, be in order to eliminate crossover distor-
tion?
(b) If the design goals include delivering 55 W of signal power to the load, what is the
minimum undistorted output voltage swing?
(c) For purposes of simple analysis, the resistors shunting the BJT base-emitter junc-
tions can be considered to act as current sources of value:
IBias D
V
Rshunt
:
Determine the maximum value of the resistor labeled â€œRâ€ to meet the design goal
(55 W of signal power delivered to the load).
(d) Determine the maximum eï¬ƒciency of this circuit using the design value of the re-
sistor determined in part c and the Zener voltage determined in part (a).

7.8. PROBLEMS
571
8 â„¦
120 â„¦
120 â„¦
8.0 kâ„¦
R
D
40V
- 40V
2N6387
2N6667
8.0 kâ„¦
_+
iV
oV
â–¼
7.19. Complete the design of the Class AB power ampliï¬er, shown below, which uses matched
BJTs with Ë‡F D 50; IS D 0:3 pA and VA D 150 V. Assume 99% transformer eï¬ƒciency,
rated load power of 15 W, and an overload capacity of 15%.
(a) Determine the input transformer ratio, np, for maximum power transfer.
(b) Determine the output transformer ratio, n1 W n2.
(c) Find the maximum values of iC1; iC2, and io.
(d) Find the power delivered to the load per transistor, PACper transistor, collector power
dissipation, PC, and DC power dissipation, PDC.
(e) Calculate the ampliï¬er eï¬ƒciency, .
(f) Plot the transfer characteristic of the power ampliï¬er using SPICE.

572
7. POWER AMPLIFIERS AND OUTPUT STAGES
600 â„¦
510 â„¦
75 â„¦
1 :
+ 24V
S
R
pn
_+
1
R
2
R
L
R
iV
C1
i
O
i
C2
i
1n
1n
2n
1
Q
2
Q
7.20. Complete the design of a direct-coupled output push-pull ampliï¬er, shown to achieve a
maximum output to an 8  load. î€€e circuit uses matched transistors with the following
speciï¬cations:
PC;max D 8 W;
iC;max D 1:5 A;
Ë‡F D 60;
VA D 120 V;
IS D 0:05 pA
and
VCE;max D 55 V:
(a) Determine the maximum input voltage for an undistorted output signal.
(b) Plot the transfer characteristic of the power ampliï¬er using SPICE.
oi
pn
pn
_+
1
75 â„¦
8 â„¦
+ 12V
- 12V
sv
L
R
C1
i
1
Q
B1
R
B2
R
S
R
2
Q
7.21. Design a Class B power ampliï¬er stage to deliver an average power of 75 W into a 12 
load. î€€e power supply must be 5 volts greater than the peak sinusoidal output signal.

7.8. PROBLEMS
573
(a) Draw the schematic of the power ampliï¬er.
(b) Determine the required power supply voltage, peak power supply current, total DC
power consumed by the circuit, and eï¬ƒciency of the ampliï¬er.
(c) Determine the maximum possible power dissipation per transistor for a sinusoidal
input signal.
7.22. Design a Class AB direct-coupled output power ampliï¬er using matched BJTs with
Ë‡F D 60; IS D 0:05 pA and VA D 120 V. î€€e ampliï¬er is required to provide a rated
load power of 15 W, and an overload capacity of 15%. Assume 99% transformer eï¬ƒ-
ciency and a power supply of Ë™24 V.
7.23. Complete the design of the Class AB power ampliï¬er shown below for RB1==RB2 D
RB3==RB4 D 12 k. î€€e transistors are matched and have the parameters Ë‡F D
60; IS D 0:033 pA and VA D 120 V.
(a) Design the bias network to eliminate crossover distortion (adjust to VBE.on/ D
0:6 V).
(b) What is the maximum undistorted power delivered to the load?
(c) Determine the DC power dissipation, PDC, and the eï¬ƒciency, , of the ampliï¬er
for maximum output current.
(d) Plot the transfer characteristic of the power ampliï¬er using SPICE.
ov
1
Q
2
Q
sv
+24V
B1
R
B2
R
B3
R
B4
R
S1
C
S2
C
10 â„¦
C1
R
10 â„¦
C2
R
8 â„¦
L
R
CC
V
-24V
EE
-V

574
7. POWER AMPLIFIERS AND OUTPUT STAGES
7.24. A direct-coupled Class-AB power ampliï¬er is shown below using matching transistors
with parameters Ë‡F D 75; IS D 0:033 pA, and VA D 100 V. Resistors RE1 and RE2 are
included to guard against the possibility of transistor thermal runaway.
(a) For RL D 1, ï¬nd the quiescent current through each transistor and calculate vo.
(b) For RL D 1, ï¬nd the collector current through each transistor when vs D C5 V
and calculate vo.
(c) For RL D 75 , ï¬nd the collector current through each transistor when vs D C5 V
and calculate vo.
(d) Plot the transfer characteristic of the ampliï¬er using SPICE for RL D 75 .
ov
Oi
2
Q
1
Q
sv
+24V
C1
i
C2
i
300 â„¦
S
R
S
C
8.2 â„¦
E3
R
10 â„¦
E1
R
10 â„¦
E2
R
L
R
3
Q
4
Q
8.2 â„¦
E4
R
CC
V
-24V
EE
-V
7.25. A class B ampliï¬er has the transfer characteristic shown. Determine the second and third
harmonic distortion (in dB) and the total harmonic distortion for the following amplitude
input sinusoids:
(a) 14 cos.!t/ V
(b) 8 cos.!t/ V
î€€e scale is 10 V/major division.

7.8. PROBLEMS
575
O
V
IV
7.26. A class A ampliï¬er has the transfer characteristic shown (the quiescent point for the
ampliï¬er is the central point the diagram). Determine the second and third harmonic
distortion (in dB) and the total harmonic distortion for the following amplitude input
sinusoids:
(a) 0:1 cos.!t/ V
(b) 0:2 cos.!t/ V
î€€e vertical scale is 5 V/major division and the horizontal scale is 0.2 V/major division.
O
V
IV
7.27. î€€e input to an ampliï¬er is a pure, undistorted sinusoid. One cycle of the resultant output
waveform is shown. î€€e vertical scale is 1 V/div. and the horizontal scale is 50 s/div.
(a) Determine the ampliï¬er second and third harmonic distortion by sampling the
waveform at appropriately positioned data points and performing appropriate cal-
culations.

576
7. POWER AMPLIFIERS AND OUTPUT STAGES
(b) What is the total harmonic distortion of the ampliï¬er with this input?
0
7.28. î€€e input to an ampliï¬er is a pure, undistorted sinusoid. One cycle of the resultant output
waveform is shown. î€€e vertical scale is 0.5 V/div. and the horizontal scale is 20 ms/div.
(a) Determine the ampliï¬er second and third harmonic distortion by sampling the
waveform at appropriately positioned data points and performing appropriate cal-
culations.
(b) What is the total harmonic distortion of the ampliï¬er with this input?
7.29. Ampliï¬ers may distort the input signal in rather unusual ways. For instance a Class A,
common-emitter ampliï¬er with an emitter resistor responds to an overly-large input as
show.
Determine the second, third, and total harmonic distortion of the output waveform
shown.

7.8. PROBLEMS
577
7.30. A Class A, common-emitter ampliï¬er with an emitter resistor responds to an overly-
large amplitude input signal by â€œreï¬‚ectingâ€ a portion of the signal (see output waveform
shown in the previous problem). î€€is â€œreï¬‚ectionâ€ occurs while the BJT is in the saturation
region of operation. Investigate this phenomenon by using simple BJT regional models to
analyze the output voltage waveform of circuit shown for the following amplitude input
sinusoids:
(a) vi.t/ D 0:5 sin.!t/
(b) vi.t/ D 1:5 sin.!t/
(c) vi.t/ D 3:0 sin.!t/
î€€e Silicon BJT is described by Ë‡F D 100.
+10V
_+
10 kâ„¦
3.3 kâ„¦
1.5 kâ„¦
3.2 V 
iÎ½
oÎ½
7.31. Perform the distortion investigation of the circuit shown in the previous problem using
SPICE. Comment on results.
7.32. It seems reasonable to assume that the â€œreï¬‚ectionâ€ distortion found in common-emitter
ampliï¬ers with an emitter resistor might also be present in common-source ampliï¬ers
with a source resistor. Investigate the distortion present in the FET circuit shown using
SPICE and compare results to those found in Problems 7-27 or 7-28. Comment on the
similarities and/or diï¬€erences in the output of the two circuits. Explain what character-
istics in FET and BJT performance cause these similarities and/or diï¬€erences. î€€e FET
in the given circuit is described by:
VT D 1:0 V
K D 5 mA=V 2
VA D 160 V:

578
7. POWER AMPLIFIERS AND OUTPUT STAGES
v
+10V
_+
10 kâ„¦
3.3 kâ„¦
1.5 kâ„¦
3.2V 
iv
o
7.33. An ampliï¬er is characterized using the two tone measurement method with a total aver-
age input power of 100 W. î€€e resulting intermodulation results were: IMD2 D  35 dB
and IMD3 D  40 dB. î€€e ampliï¬er is not experiencing gain compression.
(a) Find the second and third harmonic ratios (to the fundamentals).
(b) Determine the Fourier coeï¬ƒcients of the output signal.
(c) Use SPICE or other computer software package to plot the transfer function of the
output compared to the ideal undistorted transfer characteristic.
(d) Maintaining a 5 dB diï¬€erence in IMD2 and IMD3, determine the distortion level
where there is a 5% diï¬€erence between the transfer function of the ampliï¬er and
the ideal.
7.34. Consider the Class-B push-pull ampliï¬er shown in Figure 7.33. î€€e ampliï¬er distortion
characteristics are given as IMD2 D  30 dB and IMD3 D  40 dB for the input signal
power used.
(a) If the base current in Q1 is iB1 D IB1.cos !ot C 0:02 cos 2!ot/, ï¬nd the corre-
sponding Q2 collector current and the total output current at the load.
(b) If the base current in Q1 is iB1 D IB1.cos !ot C 0:02 cos 3!ot/, ï¬nd the corre-
sponding Q2 collector current and the total output current at the load.
(c) Use SPICE to simulate parts (a) and (b). î€€e transistors are matched with param-
eters Ë‡F D 75; IS D 0:033 pA, and VA D 100 V.
7.35. Data from a transistor speciï¬cation sheet shows that the maximum junction temper-
ature is 150Ä±C and the maximum allowable dissipation at any temperature is 15 W.
î€€e transistor should be derated above 25Ä±C ambient. Assume a heat sink is used with
cs D 0:7Ä±C=W and sa D 1:5Ä±C=W. Let PD D 7 W at a 40Ä±C ambient. Find:
(a) the junction temperature

7.8. PROBLEMS
579
(b) the case temperature
(c) the heat sink temperature.
7.36. A thermal equivalent circuit has sa D 0:2Ä±C=mW; cs D 0:1Ä±C=mW, and jc D
0:1Ä±C=mW for a particular transistor.
(a) If the thermal system (transistor and heat sink) dissipates 0.1 W into an ambient
environment at 30Ä±C, ï¬nd the junction temperature, Tj, case temperature, Tc, and
heat sink temperature, Ts.
(b) If Tj D 150Ä±C with TA D 50Ä±C, ï¬nd TC and PD.
7.37. A typical transistor may have thermal data as follows: â€œTotal device dissipation at TA D
25Ä±C is 1 W; derate above 25Ä±C, 10 mW/Ä±C.â€ What is the safe power dissipation at an
ambient temperature of
(a) 75Ä±C
(b) 0Ä±C
(c) If jc D 0:03Ä±C=mW, what is ca (case-to-ambient thermal resistance)?
7.38. Given a BJT with the following parameters:
Ë‡F D 75; IS D 0:033 pA;
and
VA D 100 V;
and a power supply voltage of 15 V: Assume that the BJT SPICE parameters XTB D 1:5
and XTI D 3 yielding VBE D 0:7 V @ 25Ä±C and decreasing linearly by 1.3 mV/Ä±C.
(a) Design a stable biasing circuit for IC D 5 mA Ë™ 0:05 mA and VCE D 5 V Ë™ 1 V for
 55Ä±C  T  125Ä±C. Assume that the BJT SPICE parameters XTB D 1:5 and
XTI D 3 yielding, VBE D 0:7 V@25Ä±C and decreasing linearly by 1:3 mV=Ä±C.
(b) Find the junction temperature at ambient temperatures of  55Ä±C and 125Ä±C.
7.39. A transistor is speciï¬ed for a maximum allowable case temperature of 150Ä±C. î€€e max-
imum allowable dissipation is 150 mW, and the transistor should be derated above
TC D 25Ä±C. If cs D 0:1Ä±C=mW and sa D 0:4Ä±C=mW, ï¬nd the temperature of the heat
sink when:
(a) 150 mW is being dissipated and TC D 25Ä±C
(b) 150 mW is being dissipated and TC D 0Ä±C
(c) as much power as possible is being dissipated and TC D 100Ä±C.
7.40. î€€e given power derating curve of a FET shows maximum power dissipation as a function
of ambient temperature. If ca D 2Ä±C=mW, ï¬nd:

580
7. POWER AMPLIFIERS AND OUTPUT STAGES
(a) ja
(b) jc
(c) What is the maximum safe value of PD if TA D 100Ä±C?
(d) How much power may be dissipated if TC D 100Ä±C?
AO
25
10
150
T
D(max) 
in W
P
Maximum
Power Dissipation
A(max)
T
A in Celcius
T
REFERENCES
[1] Carson, R. S., Radio Concepts: Analog, John Wiley & Sons, New York, 1990.
[2] Clarke, K. K. and Hess, D. T., Communication Circuits: Analysis and Design, Addison-
Wesley, Reading, 1971.
[3] Colclaser, R. A., Neaman, D. A., and Hawkins, C. F., Electronic Circuit Analysis: Basic
Principles, John Wiley & Sons, New York, 1984.
[4] Espley, D. C., î€€e Calculation of Harmonic Production in î€€ermionic Valves with Resis-
tive Loads, Proc. IRE, vol. 21, pp.1439-1446, October, 1933.
[5] Ghausi, M. S., Electronic Devices and Circuits: Discrete and Integrated, Holt, Rinehart and
Winston, New York, 1985.
[6] Gray, P. R. and Meyer, R. G. Analysis and Design of Analog Integrated Circuits, 3rd. Ed.,
John Wiley & Sons, Inc., New York, 1993.
[7] Millman, J. and Halkias, C. C., Integrated Electronics: Analog and Digital Circuits and Sys-
tems, McGraw-Hill Book Company, New York, 1972.
[8] Sedra, A. S. and Smith, K. C., Microelectronic Circuits, 3rd. Ed., Holt, Rinehart, and Win-
ston. Philadelphia, 1991.

581
C H A P T E R
8
Feedback Ampliï¬er Principles
Feedback is the process of combining a portion of the output of a system with the system input to
achieve modiï¬ed performance characteristics. Negative feedback is especially import in ampliï¬er
design as it produces several signiï¬cant beneï¬ts. î€€e primary beneï¬ts are:
â€¢ î€€e gain of the ampliï¬er is stabilized against variation in the characteristic parameters of
the active devices due to voltage or current supply changes, temperature changes, or de-
vice degradation with age. Similarly, ampliï¬er performance is stabilized within a group of
ampliï¬ers that have, by necessity, active devices with diï¬€erent characteristic parameters.
â€¢ î€€e input and output impedances of the ampliï¬er can be selectively increased or decreased.
â€¢ Non-linear signal distortion is reduced.
â€¢ î€€e midband frequency range is increased. Discussion of this aspect is delayed until Chap-
ter 11 (Book 3).
It is a rare occurrence when beneï¬ts come without a price. In the case of negative feedback, the
above listed beneï¬ts are accompanied by two primary drawbacks:
â€¢ î€€e gain of the circuit is reduced. In order to regain the losses due to feedback, additional
ampliï¬cation stages must be included in the system design. î€€is adds complexity, size,
weight, and cost to the ï¬nal design.
â€¢ î€€ere is a possibility for oscillation to occur. Oscillation will destroy the basic gain properties
of the ampliï¬er. Discussion of this aspect will also be delayed until Chapter 11 (Book 3).
In this chapter the beneï¬ts of negative feedback are considered. Basic deï¬nitions are followed
by a general discussion of the properties of a feedback system. Ampliï¬ers are divided into four
categories of feedback topology and the speciï¬c properties of each topological type are derived.
While the emphasis of discussions must focus on circuit analysis techniques, a clear understanding
of the of feedback in general, and eï¬€ects of circuit topology in particular, is a necessity for good
feedback ampliï¬er design.
î€€e Summary Design Example explores the common design practice of modifying existing
circuitry to meet new, but similar, performance speciï¬cations. Minimal alteration of the existing
design is explored as a possible, discretionary design criterion.

582
8. FEEDBACK AMPLIFIER PRINCIPLES
8.1
BASIC FEEDBACK CONCEPTS
î€€e basic topology of a feedback ampliï¬er is shown in Figure 8.1. î€€is ï¬gure shows a feedback
system in its most general form: each signal symbolized with fX. /g can take the form of either
a voltage or a current, and travels only in the direction of the indicated arrows. î€€e triangular
symbol is a linear ampliï¬er of gain, A, as has been described in several of the preceding Chapters.
î€€e rectangle indicates a feedback network that samples the output signal, scales it by a factor, f ,
and passes it forward to the input of the system. î€€e circular symbol is a summing (or mixing)
junction that subtracts the feedback signal, Xf , from the inputs. Subtraction of the two inputs at
the summing junction is a key factor in negative feedback systems.
+
âˆ‘
A
f
Î´
i
X
f
X
o
X
X
Figure 8.1: Basic negative feedback topology.
î€€e system can be mathematically modeled in the following fashion. î€€e output of the
ampliï¬er, Xo, is related to its input signal XÄ± by a linear ampliï¬cation factor (gain), A, often
called the forward or open-loop gain:
Xo D A.XÄ±/:
(8.1)
Since the quantities Xo and XÄ± can be either voltage or current signals, the forward gain, A, can
be a voltage gain, a current gain, a transconductance, or a transresistance.Â¹ î€€e feedback signal,
Xf (a fraction of the output signal, Xo) is then subtracted
XÄ± D .Xi   Xf / D .Xi   fXo/;
(8.2)
where f is the feedback ratio deï¬ning the relationship between Xf and Xo:
Xf D fXo:
(8.3)
î€€e feedback ratio, f , can also be a ratio of voltages, currents, transconductance, or transresis-
tance. In order to have stable negative feedback, it is necessary that the mathematical sign of f be the
same as that of A.Â² î€€us, the product, Af , called the loop gain, is a positive, dimensionless quantity.
Â¹Gain quantities are ratios of an output quantity to an input quantity. Transresistance implies the ratio of an output voltage to
an input current: transconductance is the ratio of an output current to an input voltage.
Â²î€€is mathematical sign identity is necessary in the midband frequency region: Chapter 11 (Book 3) explores frequency-
dependent phase shifts in the gain and feedback quantities and their consequences.

8.1. BASIC FEEDBACK CONCEPTS
583
î€€e input-output relationship for the overall system is derived from Equations (8.1) and (8.2):
Xo D
A
1 C A f Xi D Af Xi:
(8.4)
î€€e overall gain of the system including the eï¬€ects of feedback is then written as:
Af D Xo
Xi
D
A
1 C A f :
(8.5)
Notice that Af does not need to be either a voltage or current gain: it will have the same di-
mensions as the forward gain, A. Equation (8.5) has special signiï¬cance in the study of feedback
systems and is called the basic feedback equation. î€€e denominator of the basic feedback equation
is identiï¬ed as the return diï¬€erence, D, also referred to as the amount of feedback:
D D 1 C Af:
(8.6)
î€€e return diï¬€erence, for negative feedback systems, has magnitude larger than unity (in the
midband frequency region) and is often speciï¬ed in decibels:
DdB D 20 log10 j1 C Af j:
(8.7)
î€€e return diï¬€erence quantiï¬es the degradation in gain due to the addition of feedback to the
system. It also plays a signiï¬cant role in quantifying changes in input and output impedance and
frequency bandwidth.
î€€e derivation of the basic feedback equation is based on two basic idealized assumptions:
â€¢ î€€e reverse transmission through the ampliï¬er is zero (applying a signal at the output pro-
duces no signal at the input).
â€¢ î€€e forward transmission (left to right in Figure 8.1) through the feedback network is zero.
While these assumptions are impossible to meet in practice, a reasonable approximation is ob-
tained with the following realistic requirements:
â€¢ î€€e reverse transmission through the ampliï¬er is negligible compared to the reverse trans-
mission through the feedback network.
â€¢ î€€e forward transmission through the feedback network is negligible compared to the for-
ward transmission through the ampliï¬er.
In most feedback ampliï¬ers the ampliï¬er is an active device with signiï¬cant forward gain and
near-zero reverse gain; the feedback network is almost always a passive network. î€€us, in the
forward direction, the large active gain will exceed the passive attenuation signiï¬cantly. Similarly,
in the reverse direction, the gain of the feedback network, albeit typically small, is signiï¬cantly

584
8. FEEDBACK AMPLIFIER PRINCIPLES
greater than the near-zero reverse gain of the ampliï¬er. In almost every electronic application, the
above stated requirements for the use of the basic feedback equation are easily met by the typical
feedback ampliï¬er.
Some of the drawbacks and beneï¬ts of feedback systems can be investigated on a simple
level by looking at the properties of the basic feedback equation (Equation (8.5)):Â³
1. îe gain of the circuit is reduced. It has been already shown that the overall gain is the gain
of the simple ampliï¬er without feedback divided the return diï¬€erence, which is larger in
magnitude than one.
2. îere is a possibility for oscillation to occur. It will be shown in Chapters 10 and 11 (Book 3)
that the gain decreases and the phase of the gain of an ampliï¬er changes as frequency in-
creases. î€€is change in phase may cause the loop gain, Af , to change sign from positive to
negative. If this change in sign occurs at the same frequency that the magnitude of the loop
gain approaches unity, the return diï¬€erence approaches zero at that frequency. Division by
zero indicates an instability: that instability is realized as an oscillation. Linear oscillators
are discussed in Chapter 12 (Book 4).
3. îe gain of the ampliï¬er is stabilized against variation in the characteristic parameters of the
active devices. It has been shown in previous chapters, that the gain, A, of an ampliï¬er
is highly dependent on the parameters of the active devices. î€€ese parameters are highly
dependent on temperature, bias conditions, and manufacturing tolerances. It is therefore
desirable to design ampliï¬ers that are reasonably insensitive to the variation of the device
parameters.
î€€e relationship between the diï¬€erential change in gain due to device parameter variation
with and without feedback is obtained by diï¬€erentiating Equation (8.5):
d Af D
1
.1 C A f /2 d A;
(8.8)
which is more typically expressed as:
Ë‡Ë‡Ë‡Ë‡
d Af
Af
Ë‡Ë‡Ë‡Ë‡ D
Ë‡Ë‡Ë‡Ë‡
1
.1 C A f /
Ë‡Ë‡Ë‡Ë‡
Ë‡Ë‡Ë‡Ë‡
d A
A
Ë‡Ë‡Ë‡Ë‡ :
(8.9)
Stable negative feedback ampliï¬ers require that the return diï¬€erence have magnitude greater than
unity:
.1 C Af / > 1I
(8.10)
Â³î€€e change in the input and output impedances can not be investigated at this level: it is necessary to specify the nature (voltage
or current) of the input and output quantities. Discussion of these properties of feedback systems is found in Section 8.3.

8.1. BASIC FEEDBACK CONCEPTS
585
thus the variation of the overall ampliï¬er gain, Af , is reduced by a factor of the return ratio.
Example 8.1
A feedback ampliï¬er is constructed with an ampliï¬er that is subject to a 3% variation in gain as its
fundamental forward-gain element. It is desired that the feedback ampliï¬er have no more than
0.1% variation in its overall gain due to the variation in this element. Determine the necessary
return diï¬€erence to achieve this design goal.
Solution:
Equation (8.9) is the signiï¬cant relationship:
Ë‡Ë‡Ë‡Ë‡
d Af
Af
Ë‡Ë‡Ë‡Ë‡ D
Ë‡Ë‡Ë‡Ë‡
1
.1 C A f /
Ë‡Ë‡Ë‡Ë‡
Ë‡Ë‡Ë‡Ë‡
d A
A
Ë‡Ë‡Ë‡Ë‡ :
î€€e signiï¬cant properties are:
0:001 
Ë‡Ë‡Ë‡Ë‡
1
.1 C A f /
Ë‡Ë‡Ë‡Ë‡ 0:03
)
D D 1 C A f  30:
î€€e minimum necessary return ratio is 30: more often identiï¬ed as its decibel equivalent,
DdB D 20 log10 D D 29:54 dB:
Equation (8.9) is useful for small changes in ampliï¬cation due to parameter variation. If
the change are large, the mathematical process must involve diï¬€erences rather than diï¬€erentials:
Â Af D A2f   A1f D
A2
1 C A2f  A1
1 C A1f :
(8.11)
In order to put this into the same format as Equation (8.9), it is necessary to divide both sides of
the equation by A1f :
Ë‡Ë‡Ë‡Ë‡
Â Af
A1f
Ë‡Ë‡Ë‡Ë‡ D
Ë‡Ë‡Ë‡Ë‡
A2
1 C A2f
1 C A1f
A1

  1
Ë‡Ë‡Ë‡Ë‡ D
Ë‡Ë‡Ë‡Ë‡
.A2   A1/
1 C A2f
 1
A1
Ë‡Ë‡Ë‡Ë‡ ;
(8.12)
or
Ë‡Ë‡Ë‡Ë‡
Â Af
A1f
Ë‡Ë‡Ë‡Ë‡ D
Ë‡Ë‡Ë‡Ë‡
1
1 C A2 f
Ë‡Ë‡Ë‡Ë‡
Ë‡Ë‡Ë‡Ë‡
Â A
A1
Ë‡Ë‡Ë‡Ë‡ D
Ë‡Ë‡Ë‡Ë‡
1
1 C .A1 C Â A/ f
Ë‡Ë‡Ë‡Ë‡
Ë‡Ë‡Ë‡Ë‡
Â A
A1
Ë‡Ë‡Ë‡Ë‡ :
(8.13)
Example 8.2
A feedback ampliï¬er is constructed with an ampliï¬er with nominal gain, A D 100, that is subject
to a 30% variation in gain as its fundamental forward-gain element. It is desired that the feedback

586
8. FEEDBACK AMPLIFIER PRINCIPLES
ampliï¬er have no more than 1% variation in its overall gain due to the variation in this element.
Determine the necessary return diï¬€erence to achieve this design goal.
Solution:
î€€is problem statement is a duplicate of Example 8.1 with the variation increased by a
factor of 10. Use of Equation (8.9) will produce the same results (D D 30). î€€e large variation,
however, requires the use of Equation (8.13)
j0:01j 
Ë‡Ë‡Ë‡Ë‡
1
1 C .A1 C ÂA/f
Ë‡Ë‡Ë‡Ë‡ j0:3j
)
1 C .A1 C ÂA/f  30;
where A1 D 100 and ÂA D Ë™0:3.A1/ D Ë™30. Solving the above inequality using both values of
ÂA leads to two values of the feedback ratio, f :
f  0:2231
or
f  0:4143:
Good design practice indicates that both inequalities should be satisï¬ed. î€€us,
D D .1 C A1f / D .1 C 100f0:4143g/ D 42:43;
and
DdB D 20 log10 D D 32:55 dB:
î€€is result is about 3 dB more than predicted using the methods in Example 8.1.
4. Non-linear signal distortion is reduced. Stabilization of gain with parameter variation suggests
that the gain will be stabilized with respect to other gain-changing eï¬€ects. One such eï¬€ect
is non-linear distortion: this type of distortion is a variation of the gain with respect to
input signal amplitude. A simple example of non-linear distortion is shown in Figure 8.2.
Here the transfer characteristic of a simple ampliï¬er is approximated by two regions, each of
which is characterized by diï¬€erent ampliï¬cation, A1 and A2. To this transfer characteristic,
a small amount of feedback is applied so that A1f D 1, and the resultant feedback transfer
characteristic is also shown.
As can be easily seen, the overall feedback transfer characteristic also consists of two regions
with overall ampliï¬cation A1f and A2f . In this demonstration, the ampliï¬cation ratios are:
A1
A2
D 3
and
A1f
A2f
D 1:5:
Feedback has signiï¬cantly improved the linearity of the system and reduced non-linear
distortion. Larger amounts of feedback (increasing the feedback ratio, f ) will continue to

8.1. BASIC FEEDBACK CONCEPTS
587
no 
feedback
with
feedback 
o
X
i
X
2
A
2f
A
1f
A
1
A
Figure 8.2: î€€e eï¬€ect on feedback on an ampliï¬er transfer characteristic.
improve the linearity. For this example, increasing the feedback ratio by a factor of 5 will
result in a ratio of overall gain in the two regions of 1.067 (as compared to 1.5, above).
It should be noted that the saturation level of an ampliï¬er is not signiï¬cantly altered by the
introduction of negative feedback. Since the incremental gain in saturation is essentially
zero, the feedback diï¬€erence is also zero. No signiï¬cant change to the input occurs and the
output remains saturated.
Another possible viewpoint on gain stabilization comes from another form of the basic
feedback equation:
Af D
A
1 C A f D 1
f

1  1
1 C A f

 1
f :
(8.14)
For large return diï¬€erence .D D 1 C Af / the overall gain with feedback is dominated by
the feedback ratio, f .
5. îe midband frequency range is increased. While this property is discussed extensively in
Chapter 11 (Book 3), it can be considered a special case of the reduction in gain variation.
As frequencies increase, the performance parameters of an ampliï¬er degrade. Similarly,
coupling and bypass capacitors will degrade low-frequency performance. Feedback reduces
the eï¬€ects of these frequency-dependent degradations and thereby increases the frequency
band over which the ampliï¬er has stable gain.

588
8. FEEDBACK AMPLIFIER PRINCIPLES
8.2
FEEDBACK AMPLIFIER TOPOLOGIES
As has been seen in the previous section, general discussions provide great insight into many of the
properties of feedback systems. In order to consider the design of electronic feedback ampliï¬ers,
it is necessary, however, to specify the details of the feedback sampling and mixing processes
and the circuits necessary to accomplish these operations. î€€e sampling and mixing processes
have a profound eï¬€ect on the input impedance, the output impedance, and the deï¬nition of the
forward gain quantity that undergoes quantiï¬ed change due to the application of feedback.â´ î€€is
section will analyze the various idealized feedback conï¬gurations: Section 8.3 will look at practical
feedback conï¬gurations.
As has been previously stated, both the mixing and the sampling process for a feedback
ampliï¬er can utilize either voltages or currents. Voltage mixing (subtraction) implies a series con-
nection of voltages at the input of the ampliï¬er: current mixing implies a shunt connection. Volt-
age sampling implies a shunt connection of the sampling probes across the output voltage: current
sampling implies a series connection so that the output current ï¬‚ows into the sampling network.
Either type of mixing can be combined with either type of sampling. î€€us, a feedback ampli-
ï¬er may have one of four possible combinations of the mixing and sampling processes. î€€ese
four combinations are commonly identiï¬ed by a hyphenated term: (mixing topology)-(sampling
topology). î€€e four types are:
â€¢ shunt-shunt feedback (current mixing & voltage sampling)
â€¢ shunt-series feedback (current mixing & current sampling)
â€¢ series-shunt feedback (voltage mixing & voltage sampling)
â€¢ series-series feedback (voltage mixing & current sampling)
î€€e four basic feedback ampliï¬er topologies are shown schematically in Figure 8.3. A source
and a load resistance have been attached to model complete operation. In each diagram the input,
feedback and output quantities are shown properly as voltages or currents. Forward gain, A, must
be deï¬ned as the ratio of the output sampled quantity divided by the input quantity that under-
goes mixing. As such it is a transresistance, current gain, voltage gain, or transconductance. î€€e
feedback network, as described by the feedback ratio .f /, must sample the output quantity and
present a quantity to the mixer that is of the same type (current or voltage) as the input quantity.
As such it is a transconductance, current gain, voltage gain, or transresistance. Table 8.1 is listing
of the appropriate quantities mixed at the input, the output sampled quantity, the forward gain,
and the feedback ratio for each of the four feedback ampliï¬er topologies. It is important to re-
member that the product, Af , must be dimensionless and, in the midband region of operation,
positive.
â´For any gain topology, all forward gain quantities may undergo change: the gain quantity listed in Table 8.1 is the single
quantity that is altered as described by the basic feedback equation (Equation (8.5)).

8.2. FEEDBACK AMPLIFIER TOPOLOGIES
589
_
+
Ov
RM
f
Î´i
ii
fi
(a)
f
AI
Î´i
oi
oi
ii
fi
(b)
f
_
+
_
+
_
+
Ov
AV
Î´
iv
v
fv
_+
(c)
oi
oi
f
_
+
_
+
GM
Î´
iv
v
fv
_+
(d)
Figure 8.3: Feedback ampliï¬er topologies (a) shunt-shunt feedback; (b) shunt-series feedback;
(c) series-shunt feedback; and (d) series-series feedback.
Table 8.1: Feedback ampliï¬er topology parameters
shunt-shunt
shunt-series
series-shunt
series-series
input, Xi
current, is
current, is 
voltage, vs
voltage, vs
output, Xo
voltage, vo
current, io 
voltage, vo
current, io
forward gain, A 
transresistance, RM 
current gain, AI 
voltage gain, AV 
transconductance, GM
feedback ratio, f
if /vo
if /io
vf /vo
vf /io
In the previous section, all drawbacks and beneï¬ts of feedback were discussed except the
modiï¬cation of input and output impedance. î€€e speciï¬c deï¬nitions of the four feedback ampli-
ï¬er topologies allow for that discussion to begin here. î€€e mixing process alters the input impedance

590
8. FEEDBACK AMPLIFIER PRINCIPLES
of a negative feedback ampliï¬er. Shunt mixing decreases the input resistance and series mixing
increases the input impedance.
1. Shunt mixing decreases the input resistance. For the shunt-shunt feedback ampliï¬er (Fig-
ure 8.4), the voltage across its input terminals (arbitrarily identiï¬ed as v) and the input
current, ii, are related by the feedback ampliï¬er input resistance, Rif:
v D iiRif:
(8.15)
Similarly, the forward gain ampliï¬er has input quantities related by its input impedance,
Ri:
v D iÄ±Ri:
(8.16)
_
+
ov
RM
f
if
R
i
R
o
R
of
R
Î´i
ii
fi
Figure 8.4: Input and output resistance for shunt-shunt feedback.
î€€e two input currents, ii and iÄ±, are related through the forward gain and the feedback
ratio:
iÄ± D ii   if D ii   iÄ±.RMf /
)
ii D iÄ±.1 C RMf /:
(8.17)
î€€erefore, combining Equations (8.15) and (8.17) yields:
Rif D v
ii
D
v
iÄ±.1 C RMf / D
Ri
1 C RMf :
(8.18)
î€€e input resistance to feedback ampliï¬er is the input resistance of the forward gain am-
pliï¬er reduced by a factor of the return diï¬€erence. Shunt-series feedback ampliï¬er input
resistance is similarly derived (replacing RM by AI). î€€e same basic reduction in input
resistance occurs:
Rif D
Ri
1 C AIf :
(8.19)

8.2. FEEDBACK AMPLIFIER TOPOLOGIES
591
2. Series mixing increases input resistance. For the series-series feedback ampliï¬er of Figure 8.5,
the voltage across its input terminals vi and the input current (arbitrarily identiï¬ed as i),
are related by the feedback ampliï¬er input resistance, Rif:
vi D iRif:
(8.20)
f
_
+
_
+
GM
Î´v
fv
_+
oi
oi
if
R
of
R
iv
i
R
o
R
i
Figure 8.5: Input and output resistance for series-series feedback.
Similarly, the forward gain ampliï¬er has input quantities related by its input impedance,
Ri:
vÄ± D iRi:
(8.21)
î€€e two input voltages, vi and vÄ± , are related through the forward gain and the feedback
ratio:
vÄ± D vi   vf D vi   vÄ±.GMf /
)
vi D vÄ±.1 C GMf /:
(8.22)
î€€erefore, combining Equations (8.20) and (8.22) yields:
Rif D vi
i D vÄ±.1 C GMf /
i
D Ri .1 C GMf / :
(8.23)
î€€e input resistance to feedback ampliï¬er is the input resistance of the forward gain am-
pliï¬er increased by a factor of the return diï¬€erence. Series-shunt feedback ampliï¬er input
resistance is similarly derived (replacing GM by AV ). î€€e same basic increase in input re-
sistance occurs:
Rif D Ri .1 C AV f / :
(8.24)
It should be noted that resistors shunting the input, such as biasing resistors, often do not
ï¬t within the topological standards of series mixing. î€€us, they must be considered separate
from the feedback ampliï¬er in order to properly model feedback ampliï¬er characteristics
using the techniques outlined in this, and following, chapters. Examples of such resistors
will be found in the next section of this chapter.

592
8. FEEDBACK AMPLIFIER PRINCIPLES
îe sampling process alters the output impedance of the feedback ampliï¬er. Here shunt sam-
pling decreases the output resistance and series sampling increases the output resistance.
1. Shunt sampling decreases the output resistance. For the shunt-shunt feedback ampliï¬er of Fig-
ure 8.4, the output resistance is measured by applying a voltage source of value, v, to the
output terminals with the input, ii, set to zero value. A simpliï¬ed schematic representation
of that measurement is shown in Figure 8.6. In this ï¬gure, the forward-gain ampliï¬er has
been shown with its appropriate gain parameter, RM, and output resistance, Ro.
i
R
vf
o
R
RM iÎ´
of
R
Î´
v
i
fi
i
_+
_
+
Figure 8.6: Schematic representation of shunt-shunt feedback for output resistance calculations.
î€€e output resistance of the feedback system is the ratio,
Rof D v
i :
(8.25)
In the case where the input current has been set to zero,
iÄ± D  if D  f v:
(8.26)
Combining Equations (8.25) and (8.26) yields:
i D v   RM. f v/
Ro
)
Rof D v
i D
Ro
1 C RMf :
(8.27)
î€€e output resistance of the feedback ampliï¬er is the output resistance of the forward gain
ampliï¬er decreased by a factor of the return diï¬€erence. Series-shunt feedback ampliï¬er out-
put resistance is similarly derived (replacing RM by AV ). î€€e same basic reduction in input
resistance occurs:
Rof D
Ro
1 C AV f :
(8.28)
Resistors that shunt the output terminals, such as a load resistor, are considered as part of
the feedback ampliï¬er. î€€e forward gain parameter (RM or AV ) must be calculated in a
consistent fashion with the consideration of these elements.

8.2. FEEDBACK AMPLIFIER TOPOLOGIES
593
2. Series sampling increases the output resistance. For the series-series feedback ampliï¬er of Fig-
ure 8.5, the output resistance is measured by applying a current source of value, i, to the
output terminals with the input, vi, set to zero value. A simpliï¬ed schematic representation
of that measurement is shown in Figure 8.7. In this ï¬gure, the forward-gain ampliï¬er has
been shown with its appropriate gain parameter, AV , and output resistance, Ro.
fv
if
Î´v
GM
of
R
Î´
v
_
+
_
+
_
+
v
_
+
i
R
o
R
i
Figure 8.7: Schematic representation of series-series feedback for output resistance calculations.
î€€e output resistance of the feedback system is the ratio,
Rof D v
i :
(8.29)
î€€e voltage, v, is given by:
v D .i   GMvÄ±/Ro:
(8.30)
Since the input voltage, vi, has been set to zero value,
vÄ± D  vf D  fi:
(8.31)
Combining Equations (8.30) and (8.31) yields:
v D .i   GMf f ig/Ro D i.1 C GMf /Ro:
(8.32)
î€€e output resistance is then given by:
Rof D v
i D .1 C GMf / Ro:
(8.33)
î€€e output resistance of the feedback ampliï¬er is the output resistance of the forward gain
ampliï¬er increased by a factor of the return diï¬€erence. Shunt-series feedback ampliï¬er out-
put resistance is similarly derived (replacing GM by AI). î€€e same basic increase in input
resistance occurs:
Rof D .1 C AIf / Ro:
(8.34)

594
8. FEEDBACK AMPLIFIER PRINCIPLES
It should be noted that resistances shunting the output, such as load resistances, do not ï¬t
within the topological standards of series sampling. î€€us, they must be considered separate
from the feedback ampliï¬er in order to properly model feedback ampliï¬er characteristics
using the techniques outlined in this, and following, chapters. î€€e forward gain parameters,
AI and GM, must be calculated excluding these resistances. Examples of such resistances
will be found in the next section of this chapter.
Table 8.2: Summary of feedback ampliï¬er resistance parametersâµ
shunt-shunt
shunt-series
series-shunt
series-series
Input 
Resistance
1
i
if
M
R
R
R
f
 

1
i
if
I
R
R
A f
 



1
if
i
V
R
R
A f
 



1
if
i
M
R
R
G f
 

Output
Resistance
1
o
of
M
R
R
R
f
 



1
of
o
I
R
R
A f
 

1
o
of
V
R
R
A f
 



1
of
o
M
R
R
G
f
 

8.3
PRACTICAL FEEDBACK CONFIGURATIONS
Previous discussions of feedback and feedback conï¬gurations have been limited to idealized sys-
tems and ampliï¬ers. î€€e four idealized feedback schematic diagrams of Figure 8.3 identify the
forward-gain ampliï¬er and the feedback network as two-port networks with a very speciï¬c prop-
erty: each is a device with one-way gain. Realistic electronic feedback ampliï¬ers can only approx-
imate that idealized behavior. In addition, in practical feedback ampliï¬ers there is always some
interaction between the forward-gain ampliï¬er and the feedback network. î€€is interaction most
often takes the form of input and output resistive loading of the forward-gain ampliï¬er. î€€e di-
vision of the practical feedback ampliï¬er into its forward-gain ampliï¬er and feedback network
is also not always obvious. î€€ese apparent obstacles to using idealized feedback analysis can be
resolved through the use of two-port network relationships in the derivation of practical feed-
back ampliï¬er properties. Once ampliï¬er gain and impedance relationships have been derived,
the utility of the two-port representations becomes minimal and is typically discarded.
Feedback topology is determined through careful observation of the interconnection of the
feedback network and forward-gain ampliï¬er. Shunt mixing occurs at the input terminal of the
ampliï¬er. î€€us, shunt mixing is identiï¬ed by a connection of feedback network and the forward-
gain ampliï¬er at the input terminal of ï¬rst active device within the ampliï¬er, that is:
âµSeries mixing feedback ampliï¬ers that have resistors shunting the input require special care in the application of these formulas.
Also, feedback ampliï¬ers with series sampling and loads that shunt the output require similar care. See Section 8.3 for examples
of proper calculations.

8.3. PRACTICAL FEEDBACK CONFIGURATIONS
595
â€¢ at the base of a BJT for a common-emitter or common-collector ï¬rst stage,
â€¢ at the emitter of a BJT for a common-base ï¬rst stage,
â€¢ at the gate of a FET for a common-source or common-drain ï¬rst stage, or
â€¢ at the source of a FET for a common-gate ï¬rst stage.
Series mixing occurs in a loop that contains the input terminal of the forward-gain ampliï¬er
and the controlling port of the ï¬rst active device. î€€e controlling port of a BJT in the forward-
active region is the base-emitter junction: a FET in the saturation region is controlled by the
voltage across the gate-source input port. Series mixing is characterized by a circuit element which
is both connected to the output and in series with the input voltage and the input port of the ï¬rst
active device.
Identiï¬cation of the sampling is derived from direct observation of the connection of the
output of the basic forward ampliï¬er and the feedback network. Shunt sampling is typically char-
acterized by a direct connection of the feedback network to the output node: series sampling im-
plies a series connection of the ampliï¬er output, the feedback network, and the load. Two tests
performed at the feedback ampliï¬er output can aid in the determination of sampling topology:
â€¢ If the feedback quantity vanishes for a short-circuit load, the output voltage must be the
sampled quantity. î€€us, zero feedback for a short-circuit load implies shunt sampling.
â€¢ If the feedback quantity vanishes for an open-circuit load, the output current must be the
sampled quantity. î€€us, zero feedback for a open-circuit load implies series sampling.
After the topological type has been identiï¬ed, each ampliï¬er must be transformed into a
form that allows for the use of the idealized feedback formulations. î€€is transformation includes
modeling the ampliï¬er and the feedback network with a particular two-port representation that
facilitates combination of elements. Once the transformations are accomplished, the ampliï¬er
performance parameters are easily obtained using the methods previously outlined in this Chap-
ter. î€€e particular operations necessary to transform each of the four feedback ampliï¬er topo-
logical types require separate discussion. î€€e examples in this section demonstrate the typical
interconnection of a basic forward ampliï¬er and a feedback network for each feedback topol-
ogy. While BJT ampliï¬ers form the examples of this section, the general approach applies to all
feedback ampliï¬ers regardless of active device type.
8.3.1
SHUNT-SHUNT FEEDBACK
Figure 8.8 shows the small-signal model of a typical shunt-shunt feedback ampliï¬er. In this rep-
resentation, the forward-gain ampliï¬er and the feedback network have been replaced by their
equivalent y-parameter two-port network representations so that parallel parameters can be easily
combined. A resistive load has been applied to the output port; and, since shunt-shunt feedback

596
8. FEEDBACK AMPLIFIER PRINCIPLES
ampliï¬ers are transresistance ampliï¬ers, a Norton equivalent source has been shown as the input.
It should also be noted that the forward-gain parameter of each two-port, y21, is the transadmit-
tance.
ii
si
2i
1v
_
11
a
y
22
a
y
22
f
y
12
a
o
y v
21
a
1
y v
+
0v
_
+
Amplifier Circuit
Feedback Circuit
12
f
o
y v
21
f
1
y v
s
R
L
R
Figure 8.8: Two-port realization of a shunt-shunt feedback ampliï¬er.
î€€e basic feedback equation for a transresistance ampliï¬er takes the form:
RMf D
RM
1 C RM f :
(8.35)
î€€e application of the basic feedback equation to this circuit in its current form is not immediately
clear. It is necessary to transform the feedback ampliï¬er circuit into a form that allows for easy
application of the basic feedback equation, Equation (8.35). Such a transformation must meet
the previously stated feedback requirements:
â€¢ î€€e forward-gain ampliï¬er is to be a forward transmission system onlyâ€”its reverse trans-
mission must be negligible.
â€¢ î€€e feedback network is to be a reverse transmission system that presents a feedback current,
dependent on the output voltage, to the ampliï¬er input port.
While a mathematically rigorous derivation of the transformation is possible, greater insight to
the process comes with a heuristic approach.
î€€e two-port y-parameter representation, in conjunction with the shunt-shunt connection,
is used to describe the two main elements of this feedback ampliï¬er so that all the input port
elements of both two-port networks are in parallel. Similarly, all output port elements are in
parallel. It is well known that circuit elements in parallel may be rearranged and, so long as they
remain in parallel, the circuit continues to function in an identical fashion. Hence, it is possible,
for analysis purposes only, to conceptually move elements from one section of the circuit into another

8.3. PRACTICAL FEEDBACK CONFIGURATIONS
597
(from the feedback circuit to the ampliï¬er circuit or the reverse). î€€e necessary conceptual changes
made for the transformation are:
â€¢ î€€e source resistance, the load resistance, and all input and output admittances, y11 and
y22, are placed in the modiï¬ed ampliï¬er circuit,â¶
â€¢ All forward transadmittances, y21, (represented by current sources dependent on the input
voltage, v1) are placed in the modiï¬ed ampliï¬er circuit, and
â€¢ All reverse transadmittances, y12, (represented by current sources dependent on the output
voltage, vo) are placed in the modiï¬ed feedback circuit.
î€€e dependent current source can be easily combined:
yt
12 D ya
12 C yf
12;
(8.36)
and
yt
21 D ya
21 C yf
21:
(8.37)
In virtually every practical feedback ampliï¬er the reverse transadmittance of the forward-gain
ampliï¬er is much smaller than that of the feedback network (ya
12  yf
12) and the forward
transadmittance of the feedback network is much smaller than that of the forward-gain ampliï¬er
(yf
21  ya
21). î€€us, approximate simpliï¬cations of the ampliï¬er representation can be made:
yt
12 D ya
12 C yf
12  yf
12;
(8.38)
and
yt
21 D yf
21 C ya
21  ya
21:
(8.39)
î€€e shunt-shunt feedback ampliï¬er circuit of Figure 8.8 is, with these changes and approxima-
tions, thereby transformed into the circuit shown in Figure 8.9.
î€€is transformed circuit is composed of two simple elements:
â€¢ î€€e original ampliï¬er with its input shunted by the source resistance and the feedback
network short-circuit input admittance, yf
11, and its output shunted by the load resistance
and the feedback network short-circuit output admittance, yf
22.
â€¢ A feedback network composed solely of the feedback network reverse transadmittance, yf
12.
â¶Inclusion of the source and load resistance in the ampliï¬er seems, at ï¬rst, counterproductive. It is necessary, however, to
include these resistances so that the use of the feedback properties produces correct results for input and output resistance
(after appropriate transformations).

598
8. FEEDBACK AMPLIFIER PRINCIPLES
Î´i
si
s
R
L
R
1v
_
fi
11
f
y
22
ay
22
fy
11
M
a
y
+
ov
of
R
if
R
_
+
Approximate R    Circuit
Approximate Æ’ Circuit
21
a
1
y v
12
f
o
y v
Figure 8.9: Redistributed shunt-shunt realization.
It is also important to notice that the input resistance, Rif, of this circuit includes the source
resistance, Rs: as such it is not the same as the input resistance of the true ampliï¬er, Rin. î€€e input
resistance of the true ampliï¬er can be obtained as:
Rin D
 1
Rif
  1
Rs
 1
:
(8.40)
Similarly, the output resistance, Rof, of this circuit includes the load resistance, RL: similar oper-
ations may be necessary to obtain the true output resistance of the ampliï¬er.
î€€e y-parameters of the feedback network can be obtained as outlined in Chapter 5:
yf
11 D if
v1
Ë‡Ë‡Ë‡Ë‡
voD0
;
yf
22 D i2
v0
Ë‡Ë‡Ë‡Ë‡
v1D0
;
and
yf
12 D if
v0
Ë‡Ë‡Ë‡Ë‡
v1D0
;
(8.41)
where i2 is the current entering the output port of the feedback network (see Figure 8.8). With
the determination of these two-port parameters, the circuit has been transformed into a form that
is compatible with all previous discussions. î€€e forward-gain parameter (in this case, RM) of the
loaded basic ampliï¬er must be calculated, while the feedback ratio has been determined from the
two-port analysis of the feedback network:
f D yf
12:
(8.42)
In the case of totally resistive feedback networks, the shunting resistances can be found in a simple
fashion:
â€¢ rin D .yf
11/ 1 is found by setting the output voltage to zero value, vo D 0 and determining
the resistance from the input port of the feedback network to ground.
â€¢ rout D .yf
22/ 1 is found by setting the input voltage to zero value, vi D 0 and determining
the resistance from the output port of the feedback network to ground.

8.3. PRACTICAL FEEDBACK CONFIGURATIONS
599
î€€e feedback ratio, f , is simply the ratio of the feedback current, if , to the output voltage when
the input port of the feedback network, vi, is set to zero value.
All idealized feedback methods can be applied to this transformed ampliï¬er and all previ-
ously derived feedback results are valid.
Example 8.3
Determine the small-signal midband voltage gain,
Avf D vo
vi
;
and the indicated input and output resistances for the feedback ampliï¬er shown. î€€e Silicon BJT
is described by Ë‡F D 150.
ov
_+
iv
in
R
out
R
3.3 kâ„¦
3.9 kâ„¦
16 V
500 â„¦
27 â„¦
Solution::
î€€is ampliï¬er has typical shunt-shunt topology with a simple resistor as the feedback net-
work. î€€is resistor is directly connected to the base of the input of a common-emitter ampliï¬er:
this connection signiï¬es shunt mixing. Similarly, the direct connection to the output node sig-
niï¬es shunt sampling (if the load is replaced by a short circuit, the feedback goes to zero). As
outlined above, analysis of feedback ampliï¬ers follows a distinct procedure:
DC Analysis:
As in all ampliï¬er designs, the DC quiescent conditions must be determined so that the BJT
h-parameters can be determined. î€€e primary equation of interest for this ampliï¬er is a loop
equation passing through the DC source and the BJT base-emitter junction:
16   3:9 k.151IB/   3:3 kIB   0:7   27.151IB/ D 0:

600
8. FEEDBACK AMPLIFIER PRINCIPLES
î€€is equation leads to the quiescent conditions:
IB D 25:66 A;
IC D 3:849 mA;
and
VCE D 0:785 V:
î€€e signiï¬cant BJT h-parameters are determined from these conditions to be:
hfe D 150
hie D 1:020 k:
Partition the Circuit into its Functional Modules:
î€€e AC equivalent ampliï¬er circuit must be partitioned into its basic functional modules so that
analysis can proceed. In addition a Norton equivalent of the source must be made so that the
source resistance shunts the input. î€€e functional modules necessary are: the basic forward am-
pliï¬er, the feedback network, and the source. î€€e load resistance and the output resistance of the
source must be included in the basic forward ampliï¬er module.
si
iv
500
=
fi
if
R
of
R
ii
ov
Basic Forward Amp 
Feedback Network
3.3 kâ„¦
3.9 kâ„¦
27 â„¦
500 â„¦
Load the Basic Forward Ampliï¬er:
î€€e input and output of the basic forward ampliï¬er must be loaded with the short-circuit input
and output admittances of the feedback network. î€€at process is accomplished by: shunting the
input with a duplicate of the feedback network whose output has been shorted; and shunting the
output with a duplicate of the feedback network whose input has been shorted. î€€e results of such
operations are shown at the right. Notice that the feedback network resistances (in this case the
3:3 k resistor) may appear in this loaded circuit more than once. After identifying the feedback
current, if , on the output portion of the circuit, the feedback quantity, f , can also be determined
from this circuit from the duplicate of the feedback network loading the output:
f D if
vo
Ë‡Ë‡Ë‡Ë‡
viD0
D
 1
3:3 k:

8.3. PRACTICAL FEEDBACK CONFIGURATIONS
601
fi
ii
ov
Loaded Basic Forward Amplifier
i
R
o
R
3.3 kâ„¦
3.3 kâ„¦
27 â„¦
500 â„¦
Determine the Performance of the Loaded Forward Ampliï¬er:
î€€e determination of the AC performance of the loaded forward ampliï¬er follows the procedures
that have been developed in previous chapters. î€€e input resistance is given by:
Ri D 3:3k=500=
Ëš
hie C .1 C hfe/27
	
D 434:2= f1:02k C .1 C 150/27g D 400:1 :
î€€e output resistance is:
Ro D 3:9 k==3:3 k D 1:788 k:
î€€e ampliï¬er forward transresistance is given by:
RM D vo
ii
D
vo
vi
 vi
ii

D .AV / .Ri/
RM D

 150f3:9 k=3:3 kg
f1:020 k C .1 C 150/27g

.400:12/ D  21:05 k:
Apply the Feedback Relationships to Obtain Total Circuit Performance:
All of the necessary quantities have been determined for the use of the feedback relationships.
D D 1 C Af D 1 C RMf D 1   21:05 k
  1
3:3 k

D 7:3782
Rif D Ri
D D 400; 12
7:3782 D 54:23
Rof D Ro
D D 1:7875
7:7:3782 D 242:3
RMf D RM
D D  21:05 k
7:3782
D  2:8525 k:
î€€e feedback circuit performance parameters are obtained through simple relationships. î€€e volt-
age gain is obtained with the current/voltage relationship of a Norton/î€€Ã©venin transformation:
AVf D vo
vs
Ë‡Ë‡Ë‡Ë‡
f
D vo
is
Ë‡Ë‡Ë‡Ë‡
f
is
vs
D RMf
 1
500

D  2:8527 k
500
D  5:705   5:70:

602
8. FEEDBACK AMPLIFIER PRINCIPLES
î€€e output resistance is as shown and does not require modiï¬cation:
Rout D Rof  242 :
î€€e input resistance must undergo the transformation of Equation (8.40):
Rin D
 1
Rif
 1
500
 1
D

1
54:23  1
500
 1
 60:8 :
It is helpful to reiterate the procedure for ï¬nding the performance parameters of a feedback
ampliï¬er. In order to ï¬nd the feedback ampliï¬er performance parameters, the following procedure
is followed:
â€¢ Perform a DC analysis to obtain active device performance parameters
â€¢ Draw an AC equivalent circuit of the entire circuit
â€¢ Partition the circuit into its functional modules
â€¢ Load the Basic Forward Ampliï¬er
â€¢ Determine the Performance of the Loaded Forward Ampliï¬er.
â€¢ Apply the Feedback Relationships to Obtain Total Circuit Performance
â€¢ If necessary, transform these performance parameters into equivalent performance param-
eters as speciï¬ed.
î€€is procedure can be followed with all four feedback topologies in the same manner as
has been shown in Example 8.3. î€€e speciï¬cs of loading the basic forward ampliï¬er and the
application of the feedback formulas will vary according to the topology.
8.3.2
SHUNT-SERIES FEEDBACK
Figure 8.10 shows the small-signal model of a typical shunt-series feedback ampliï¬er. In this
representation, the forward-gain ampliï¬er and the feedback network have been replaced by their
equivalent g-parameter two-port network representations so that input and output parameters
can be easily combined. A resistive load has been applied to the output port; and, since shunt-
series feedback ampliï¬ers are current ampliï¬ers, a Norton equivalent source has been shown as
the input. î€€e forward-gain parameter of each two-port, g21, is the voltage gain.
î€€e basic feedback equation for a current ampliï¬er takes the form:
Aif D
AI
1 C AIf :
(8.43)

8.3. PRACTICAL FEEDBACK CONFIGURATIONS
603
ii
0i
_
11
f
g
22
f
g
22
a
g
+
0v
_
+
_+
_+
2v
_
+
Amplifier Circuit
Feedback Circuit
11
a
g
si
sR
L
R
1v
12
a
o
g
i
21
a
1
g
v
12
f
o
g
i
21
f
1
g
v
Figure 8.10: Two-port realization of a shunt-series feedback ampliï¬er.
Once again, it is necessary to transform the feedback ampliï¬er circuit into a form that allows
for easy application of the basic feedback equation, Equation (8.43). Such a transformation must
meet the previously stated feedback requirements:
â€¢ î€€e forward-gain ampliï¬er is to be a forward transmission system onlyâ€”its reverse trans-
mission must be negligible.
â€¢ î€€e feedback network is to be a reverse transmission system that presents a feedback current,
dependent on the output voltage, to the ampliï¬er input port.
î€€e two-port g-parameter representation, in conjunction with the shunt-series connection,
is used to describe the two main elements of this feedback ampliï¬er so that all the input port
elements of both two-port networks are in parallel. In contrast, all output port elements are in
series. For analysis purposes only, elements are conceptually moved elements from one section of
the circuit into another (from the feedback circuit to the ampliï¬er circuit or the reverse). î€€e
necessary conceptual changes made for the transformation are:
â€¢ î€€e source resistance; all input admittances .g11/, and output impedances .g22/, are placed
in the modiï¬ed ampliï¬er circuit. î€€e load resistance is kept separate.
â€¢ All forward voltage gains .g21/ (represented by voltage sources dependent on the input
voltage, v1) are placed in the modiï¬ed ampliï¬er circuit, and

604
8. FEEDBACK AMPLIFIER PRINCIPLES
â€¢ All reverse current gains .g12/ (represented by current sources dependent on the output
current, io) are placed in the modiï¬ed feedback circuit.
î€€e dependent current source can be easily combined:
gt
12 D ga
12 C gf
12;
(8.44)
and
gt
21 D ga
21 C gf
21:
(8.45)
In virtually every practical feedback ampliï¬er the reverse current gain of the forward-gain ampli-
ï¬er is much smaller than that of the feedback network .ga
12  gf
12/ and the forward voltage gain
of the feedback network is much smaller than that of the forward-gain ampliï¬er .gf
21  ga
21/.
î€€us, approximate simpliï¬cations of the ampliï¬er representation can be made:
gt
12 D ga
12 C gf
12  gf
12;
(8.46)
and
gt
21 D ga
21 C gf
21  ga
21:
(8.47)
î€€e shunt-series feedback ampliï¬er circuit of Figure 8.10 is, with these changes and approxima-
tions, thereby transformed into the circuit shown in Figure 8.11.
î€€is transformed circuit is composed of two simple elements:
â€¢ î€€e original ampliï¬er with its input shunted by the source resistance and the feedback net-
work open-circuit input admittance, gf
11, and its output in series with the feedback network
short-circuit output admittance, gf
22 and the load resistance.
â€¢ A feedback network composed solely of the feedback network reverse transadmittance, gf
12.
As in the other case of shunt mixing, it is important to notice that the input resistance, Rif, of
this circuit includes the source resistance, Rs: as such it is not the same as the input resistance of the
true ampliï¬er, Rin. î€€e input resistance of the true ampliï¬er can be obtained as:
Rin D
 1
Rif
  1
Rs
 1
:
(8.48)
î€€e output resistance, Rof, of this circuit does not include the load resistance, RL.
î€€e g-parameters of the feedback network can be obtained as outlined in Chapter 5:
gf
11 D if
v1
Ë‡Ë‡Ë‡Ë‡
ioD0
;
gf
22 D v2
i0
Ë‡Ë‡Ë‡Ë‡
v1D0
;
and
gf
12 D if
i0
Ë‡Ë‡Ë‡Ë‡
v1D0
;
(8.49)

8.3. PRACTICAL FEEDBACK CONFIGURATIONS
605
Î´i
s
R
L
R
oi
1v
_
fi
11
f
g
22
a
g
22
f
g
11
I
a
g
+
of
R
if
R
_+
Approximate A  Circuit
Approximate Æ’ Circuit
si
21
a
1
g v
12
f
o
g
i
Figure 8.11: Redistributed shunt-series realization.
where v2 is the voltage across the output port of the feedback network (see Figure 8.10). With
the determination of these two-port parameters, the circuit has been transformed into a form that
is compatible with all previous discussions. î€€e forward-gain parameter (in this case, AI) of the
loaded basic ampliï¬er must be calculated, while the feedback ratio has been determined from the
two-port analysis of the feedback network:
f D gf
12:
(8.50)
In the case of totally resistive feedback networks, the loading resistances can be found in a simple
fashion:
â€¢ rin D

gf
11
 1
is found by setting the output current to zero value, io D 0 and determining
the resistance from the input port of the feedback network to ground. rin shunts the input.
â€¢ rout D gf
22 is found by setting the input voltage to zero value, vi D 0 and determining the
resistance from the output port of the feedback network to ground. rout is in series with the
output.
î€€e feedback ratio, f , is simply the ratio of the feedback current, if , to the output current
when the input port of the feedback network, vi, is set to zero value.

606
8. FEEDBACK AMPLIFIER PRINCIPLES
Example 8.4
î€€e circuit shown below is a shunt-series feedback ampliï¬er. Determine the indicated input and
output resistances and the midband voltage gain:
Av D vo
vs
:
î€€e Silicon BJTs are described by Ë‡F D 150.
ov
_+
sv
in
R
out
R
82 kâ„¦
4.4 kâ„¦
12 V
500 â„¦
470 â„¦
1.2 kâ„¦
1 kâ„¦
100 â„¦
1.2 kâ„¦
2.2 kâ„¦
10 kâ„¦
Solution::
As in Example 8.3, the direct connection of the feedback network to the base of the input
BJT signiï¬es shunt mixing. At the output, however, the feedback is connected to the emitter of
the output BJT, whereas the output is at the collector. Simple shorting of the output voltage has
no eï¬€ect on the feedback, while opening the collector of the output BJT eliminates all feedback:
the sampling topology must be series sampling.
DC Analysis:
As in all ampliï¬er designs, the DC quiescent conditions must be determined so that the BJT
h-parameters can be determined. After setting all capacitors to open circuits, the usual analysis
techniques lead to:
Ic1 D 1:136 mA
)
hie1 D 3:46 k
Ic2 D 7:494 mA
)
hie2 D 524 :
Partition the Circuit into its Functional Modules:
î€€e AC equivalent ampliï¬er circuit must be partitioned into its basic functional modules so that
analysis can proceed. In addition a Norton equivalent of the source must be made so that the

8.3. PRACTICAL FEEDBACK CONFIGURATIONS
607
source resistance shunts the input. î€€e functional modules necessary are: the basic forward am-
pliï¬er, the feedback network, the source, and the load. î€€e output resistance of the source must
be included in the basic forward ampliï¬er module.
500 â„¦
100 â„¦
10 â„¦
100 â„¦
500 â„¦
82 kâ„¦
4.4 kâ„¦
1.2 kâ„¦
1.2 kâ„¦
Feedback Network
Basic Forward Amplifier
if
R
of
R
1 kâ„¦
2.2 kâ„¦
si
fi
oi
ov
Replacing the source with its Norton equivalent gives to the relationship:
is D vs
500:
Load the Basic Forward Ampliï¬er:
î€€e basic forward ampliï¬er must have its input and output ports loaded. î€€e input port is shunted
with the feedback network whose output port has been open-circuited (shown as a series con-
nection of 1:2 k and 100 ). î€€e output must have the feedback network, with its input port
shorted to ground, placed in series with the output current (here at the emitter of the output BJT).
î€€is basic loading is shown above. Resistors in parallel (from the partitioned circuit) have been
combined in order to simplify later calculations.
100 â„¦
1.2 kâ„¦
100 â„¦
473.4 â„¦
942.9 â„¦
687.5 â„¦
1.2 kâ„¦
ov
si
iR
1
R
2
R
o
R
b2
i
b1
i
2i
oi
fi

608
8. FEEDBACK AMPLIFIER PRINCIPLES
In addition, the feedback ratio, f , is easily determined from the output loading circuit. î€€e feed-
back current is identiï¬ed in the output circuit (feedback current is subtracted from the input, thus
it ï¬‚ows toward the output port) and a ratio is formed:
f D if
io
D
 if
ie2
 ie2
io

D

100
100 C 1:2 k
 151
150

D 0:07744:
Determine the Performance of the Loaded Forward Ampliï¬er:
î€€e input resistance of each ampliï¬er stage is calculated:
R1 D hie1 D 3:46 k
R2 D hie2 C 151.1:2 k==100/ D 14:46 k:
î€€e input resistance of the basic loaded ampliï¬er is given by:
Ri D 1:3 k==473:4==R1 D 315:4 :
î€€e current gain can be calculated as:
AI D
io
is

D
 io
ib2
 ib2
i2
  i2
ib1
 ib1
is

AI D .150/

942:9
942:9 C 14:46 k

.150/

1:3 k==473:4
1:3 k==473:4 C 3:46 k

D 125:6:
î€€e output resistance is approximately inï¬nite.
Apply the Feedback Relationships to Obtain Total Circuit Performance:
With the calculation of the input and output resistance, the current gain, and the feedback ratio,
it becomes possible to use the feedback relationships to ï¬nd circuit performance including the
eï¬€ects of both the loading and feedback.
D D 1 C AIf D 1 C 125:6.0:07744/ D 10:72
AIf D AI
D D 125:6
10:72 D 11:71
Rif D Ri
D D 315:4
10:72 D 29:42
Rof  1:
î€€e deï¬ned performance characteristics are altered forms of the above relationships:
AVf D vo
vs
Ë‡Ë‡Ë‡Ë‡
f
D
vo
io
  
io
is
Ë‡Ë‡Ë‡Ë‡
f
!  is
vs

D .1 k==2:2 k/ .11:71/
 1
500

D 16:1
Rin D
 1
Rif
  1
Rs
 1
D 31:3 
Rout D Rof ==1 k D 1 k:

8.3. PRACTICAL FEEDBACK CONFIGURATIONS
609
8.3.3
SERIES-SHUNT FEEDBACK
Figure 8.12 is the small-signal model of a typical series-shunt feedback ampliï¬er. In this rep-
resentation, the forward-gain ampliï¬er and the feedback network have been replaced by their
equivalent h-parameter two-port network representations. A resistive load has been applied to
the output port; and, since series-shunt feedback ampliï¬ers are voltage ampliï¬ers, a î€€Ã©venin
equivalent source has been shown as the input. î€€e forward-gain parameter of each two-port,
h21, is the current gain.
ii
22
a
h
22
f
h
ov
_
+
_+
_+
_+
Amplifier Circuit
Feedback Circuit
11
a
h
11
f
h
sR
L
R
sv
12
a
o
h v
12
f
o
h v
21
a
o
h
i
21
f
1
h
i
Figure 8.12: Two-port realization of a series-shunt feedback ampliï¬er.
î€€e basic feedback equation for a voltage ampliï¬er takes the form:
AVf D
AV
1 C AV f :
(8.51)
Again a transformation of the circuit is necessary. î€€e two-port h-parameter representation,
in conjunction with the series-shunt connection, is used to describe the two main elements of this
feedback ampliï¬er so that all the input port elements of both two-port networks are in series. All
output port elements are in parallel. For analysis purposes only, elements are conceptually moved
from one section of the circuit into another:
â€¢ î€€e load resistance all input impedances (h11) and all output admittances (h22) are placed
in the modiï¬ed ampliï¬er circuit,
â€¢ All forward current gains, h21, (represented by current sources dependent on the input cur-
rent, ii) are placed in the modiï¬ed ampliï¬er circuit, and
â€¢ All reverse voltage gains, h12, (represented by voltage sources dependent on the output
voltage, vo) are placed in the modiï¬ed feedback circuit.

610
8. FEEDBACK AMPLIFIER PRINCIPLES
î€€e usual combinations and approximations hold:
ht
12 D ha
12 C hf
12  hf
12;
(8.52)
and
ht
21 D ha
21 C hf
21  ha
21:
(8.53)
î€€e series-shunt feedback ampliï¬er circuit of Figure 8.12 is, with these changes and approxima-
tions, thereby transformed into the circuit shown in Figure 8.13.
ii
22
a
h
0v
_
+
Î´v
_
+
fv
_
+
_+
_+
Approximate A  Circuit
Approximate f  Circuit
V
11
a
h
11
f
h
sR
if
R
of
R
L
R
sv
22
f
h
21
a
1
h
i
12
f
o
h v
Figure 8.13: Redistributed series-shunt realization.
î€€is transformed circuit is composed of two simple elements:
â€¢ î€€e original ampliï¬er with its output shunted by the load resistance and the feedback net-
work open-circuit output admittance, hf
22, and its input in series with the feedback network
short-circuit input admittance, hf
11 and the source resistance.
â€¢ A feedback network composed solely of the feedback network reverse voltage gain, hf
12.
It is important to notice that the output resistance, Rof, of this circuit includes the load resistance,
RL: as such it may not the same as the output resistance of the true ampliï¬er, Rout. If the load resistance
is not included in Rout, the correct expression is:
Rout D
 1
Rof
  1
RL
 1
:
(8.54)
î€€e input resistance, Rif, of this circuit does not include the source resistance, Rs or any other
resistances in series with the input of the basic forward ampliï¬er.

8.3. PRACTICAL FEEDBACK CONFIGURATIONS
611
î€€e h-parameters of the feedback network can be obtained as outlined in Chapter 5:
hf
11 D v1
if
Ë‡Ë‡Ë‡Ë‡
voD0
;
hf
22 D i2
v0
Ë‡Ë‡Ë‡Ë‡
i1D0
;
and
hf
12 D vf
v0
Ë‡Ë‡Ë‡Ë‡
i1D0
;
(8.55)
where i1 is the current entering the input port of the feedback network (see Figure 8.13). With
the determination of these two-port parameters, the circuit has been transformed into a form that
is compatible with all previous discussions. î€€e forward-gain parameter (in this case, AV ) of the
loaded basic ampliï¬er must be calculated, while the feedback ratio has been determined from the
two-port analysis of the feedback network:
f D hf
12:
(8.56)
In the case of totally resistive feedback networks, the loading resistances can be found in a simple
fashion:
â€¢ rin D hf
11 is found by setting the output voltage to zero value, vo D 0 and determining the
resistance from the input port of the feedback network to ground. rin is in series with the
input.
â€¢ rout D

hf
22
 1
is found by setting the input current to zero value, i1 D 0 and determining
the resistance from the output port of the feedback network to ground. rout shunts the
output.
î€€e feedback ratio, f , is simply the ratio of the feedback voltage, vf , to the output voltage when
the input current of the feedback network, i1, is set to zero value.
Example 8.5
For the circuit shown, determine the indicated input and output resistances and the midband
voltage gain,
Av D vo
vs
:
î€€e Silicon BJTs are described by Ë‡F D 150.

612
8. FEEDBACK AMPLIFIER PRINCIPLES
ov
_+
sv
in
R
out
R
82 kâ„¦
4.4 kâ„¦
12 V
500 â„¦
470 â„¦
1.2 kâ„¦
1 kâ„¦
100 â„¦
1.2 kâ„¦
2.2 kâ„¦
10 kâ„¦
Solution::
In this circuit the feedback network is connected at the emitter of the input BJT. Feedback
in the form of a voltage will appear here in series with a î€€Ã©venin source and the base-emitter
junction of the BJT: this is series mixing. î€€e direct connection of the feedback network to the
output node implies shunt sampling (replacing the load with a short eliminates all feedback).
DC Analysis:
î€€e DC portion of this circuit is identical to that of Example 8.4. î€€e only changes have been in
the feedback (which is capacitively coupled) and the resistors bypassed by capacitors. î€€us, the
DC quiescent conditions of the BJTs remain unchanged. î€€e h-parameters are also the same as
in Example 8.4:
hie1 D 3:46 k
hie2 D 524 :
Partition the Circuit into its Functional Modules:
î€€e AC equivalent ampliï¬er circuit must be partitioned into its basic functional modules so that
analysis can proceed. î€€e functional modules necessary are: the basic forward ampliï¬er, the feed-
back network, and the source. Of particular interest is that the bias resistors at the input of the
ï¬rst BJT must be partitioned within the source. î€€is partitioning is due to the requirement of
series mixing that items at the input must be in series. î€€e load resistance is included in the basic
forward ampliï¬er module.

8.3. PRACTICAL FEEDBACK CONFIGURATIONS
613
Basic Forward Amplifier
Feedback Network
ov
_+
sv
fv
i
R
o
R
500 â„¦
470 â„¦
82 kâ„¦
1.2 kâ„¦
10 kâ„¦
4.4 kâ„¦
1.2 kâ„¦
2.2 kâ„¦
1 kâ„¦
i
Load the Basic Forward Ampliï¬er:
î€€e basic forward ampliï¬er must have its input and output ports loaded. î€€e output port is
shunted with the feedback network whose input port has been open-circuited (shown as a se-
ries connection of 1:2 k and 470 ). î€€e input must have the feedback network, with its output
port shorted to ground, placed in series with the input active device (shown as the parallel connec-
tion 1:2 k and 470  in series with the emitter of the BJT). î€€is basic loading is shown above.
Resistors in parallel (from the partitioned circuit) have been combined in order to simplify later
calculations.
ov
_
+
_
+
iR
o
R
470 â„¦
687.5 â„¦
470 â„¦
1.2 kâ„¦
1.2 kâ„¦
942.9 â„¦
ii
iv
fv
In addition, the feedback ratio, f , is easily determined from the output loading circuit. î€€e
feedback voltage is identiï¬ed on the output loading circuit (feedback voltage is subtracted from
the input, thus its positive pole is toward the output port) and a ratio is formed:
f D vf
vo
D
470
470 C 1:2 k D 0:2814:

614
8. FEEDBACK AMPLIFIER PRINCIPLES
Determine the Performance of the Loaded Forward Ampliï¬er:
î€€e input and output resistance of the loaded ampliï¬er are calculated to be:
Ri D hie1 C 151.470==1:2 k/ D 54:46 k;
and
Ro D 687:5==1:67 k D 487:0 :
î€€e voltage gain is given by:
AV D
vo
vi

D
vo
v1
 v1
vi

D
 150.487:0/
524
  150.942:9==524/
54:46 k

D 129:4:
Apply the Feedback Relationships to Obtain Total Circuit Performance:
All necessary components are now available to use the feedback formulas:
D D 1 C AVf D 37:40
AVf D AV
D D 3:46
Rif D RiD D 2:037 M
Rof D Ro
D D 13:02 :
In order to match the performance parameter deï¬nitions of the stated problem there must be a
few alterations:
Rin D Rif==10 k==82 k D 8:87 k
Rout D
 1
Rof
 1
2:2 k
 1
D 13:1 
AV D vo
vs
D
vo
vi
 vi
vs

D AVf

Rin
Rin C 500

D 3:27:
8.3.4
SERIES-SERIES FEEDBACK
Figure 8.8 shows the small-signal model of a typical series-series feedback ampliï¬er. In this rep-
resentation, the forward-gain ampliï¬er and the feedback network have been replaced by their
equivalent z-parameter two-port network representations. A resistive load has been applied to
the output port; and, since series-series feedback ampliï¬ers are transconductance ampliï¬ers, a
î€€Ã©venin equivalent source has been shown as the input. î€€e forward-gain parameter of each
two-port, z21, is the transimpedance.
î€€e basic feedback equation for a transconductance ampliï¬er takes the form:
GMf D
GM
1 C GM f :
(8.57)

8.3. PRACTICAL FEEDBACK CONFIGURATIONS
615
ii
oi
22
f
z
_+
_+
_+
_+
_+
Amplifier Circuit
Feedback Circuit
11
a
z
22
a
z
11
f
z
sR
L
R
sv
12
a
o
z
i
21
a
1
z
i
12
f
o
z
i
21
f
1
z
i
Figure 8.14: Two-port realization of a series-series feedback ampliï¬er.
Again a transformation of the circuit is necessary. î€€e two-port z-parameter representation, in
conjunction with the series-series connection, is used to describe the two main elements of this
feedback ampliï¬er so that all the input port elements of both two-port networks are in series.
All output port elements are in also in series. For analysis purposes only, elements are conceptually
moved from one section of the circuit into another:
â€¢ î€€e input and output impedances, z11 and z22, are placed in the modiï¬ed ampliï¬er circuit,
â€¢ All forward transresistance, z21, (represented by voltage sources dependent on the input
current, i1) are placed in the modiï¬ed ampliï¬er circuit, and
â€¢ All reverse transresistance, z12, (represented by voltage sources dependent on the output
current, io) are placed in the modiï¬ed feedback circuit.
î€€e usual combinations and approximations hold:
zt
12 D za
12 C zf
12  zf
12;
(8.58)
and
zt
21 D za
21 C zf
21  za
21:
(8.59)
î€€e series-series feedback ampliï¬er circuit of Figure 8.14 is, with these changes and approxima-
tions, thereby transformed into the circuit shown in Figure 8.15.
î€€is transformed circuit is composed of two simple elements:
â€¢ î€€e original ampliï¬er with its input in series with the feedback network short-circuit input
impedance, zf
11 and the source resistance and its output in series with the feedback network
short-circuit output impedance zf
22, and the load.

616
8. FEEDBACK AMPLIFIER PRINCIPLES
ii
oi
_+
_+
_
+
_+
Amplifier G    Circuit
M
Approximate f Circuit
11
a
z
22
a
z
22
f
z
11
f
z
sR
L
R
iv
Î´v
_
+
fv
21
a
1
z
i
12
f
o
z
i
Figure 8.15: Redistributed series-series realization.
â€¢ A feedback network composed solely of the feedback network reverse transresistance, zf
12.
î€€e z-parameters of the feedback network can be obtained as outlined in Chapter 5:
zf
11 D v1
i1
Ë‡Ë‡Ë‡Ë‡
ioD0
;
zf
22 D v0
io
Ë‡Ë‡Ë‡Ë‡
i1D0
;
and
zf
12 D vf
i0
Ë‡Ë‡Ë‡Ë‡
i1D0
;
(8.60)
where i1 is the current entering the input port of the feedback network (see Figure 8.14). With
the determination of these two-port parameters, the circuit has been transformed into a form
that is compatible with all previous discussions. î€€e forward-gain parameter (in this case, GM)
of the loaded basic ampliï¬er must be calculated, while the feedback ratio is determined from the
two-port analysis of the feedback network:
f D zf
12:
(8.61)
In the case of totally resistive feedback networks, the loading resistances can be found in a simple
fashion:
â€¢ rin D zf
11 is found by setting the output current to zero value, io D 0 and determining the
resistance from the input port of the feedback network to ground. rin is in series with the
input.
â€¢ rout D zf
22 is found by setting the input current to zero value, i1 D 0 and determining the
resistance from the output port of the feedback network to ground. rout is in series with the
output.
î€€e feedback ratio, f , is simply the ratio of the feedback voltage, vf , to the output current when
the input current of the feedback network, i1, is set to zero value.

8.3. PRACTICAL FEEDBACK CONFIGURATIONS
617
Example 8.6
Determine the following midband performance parameters for the circuit shown: î€€e indicted
input and output resistances and voltage gain:
Av D vo
vs
:
î€€e transistors are silicon with parameters Ë‡F D 150.
ov
_+
sv
in
R
out
R
82 kâ„¦
4.4 kâ„¦
12 V
500 â„¦
1.2 kâ„¦
1 kâ„¦
100 â„¦
1.2 kâ„¦
2.2 kâ„¦
10 kâ„¦
Solution::
In this circuit, the feedback network is connected to the base of the input BJT, but the
input is at the emitter. Again, feedback will appear in series with the input and the base-emitter
junction of the BJT: this is series mixing. î€€e connection of the feedback network at the out-
put characterizes series sampling (opening both load resistors at the collector of the output BJT
eliminated all feedback).
DC Analysis:
As in all ampliï¬er designs, the DC quiescent conditions must be determined so that the BJT
h-parameters can be determined. After setting all capacitors to open circuits, the usual analysis
techniques lead to:
Ic1 D 1:074 mA
)
hie1 D 3:66 k
Ic2 D 8:030 mA
)
hie2 D 489 :
Partition the Circuit into its Functional Modules:
î€€e ampliï¬er is partitioned into its two functional modules. Series mixing implies the need for a
î€€Ã©venin source. Since there is series mixing at both input and output port, the source and load
resistances are excluded from the basic forward ampliï¬er.

618
8. FEEDBACK AMPLIFIER PRINCIPLES
î€€e AC model of the partitioned ampliï¬er is shown below with all parallel resistances
combined.
i
R
500 â„¦
1.2 kâ„¦
8.913 kâ„¦
687.5 â„¦
942.9 â„¦
100 â„¦
ov
o
R
oi
ii
_+
Basic Feedback Amplifier
Feedback Network
sv
Load the Basic Forward Ampliï¬er:
î€€e input loading is achieved by setting the output current, io, to zero value. î€€is opens the
output port of the feedback network and forms the input loading circuit connected to the base of
the input BJT. î€€e output loading is achieved by setting the input current, ii, to zero value. î€€is
opens the input port of the feedback network and forms the output loading circuit connected to
the emitter of the output BJT.
î€€e feedback quantity, vf , is then drawn on the output loading circuit (positive end toward
the load). î€€e feedback ratio is determined to be:
f D vf
io
D
 151
150
 
100
100 C 1:2 k C 8:913 k

.8:913 k/ D  87:85:

8.3. PRACTICAL FEEDBACK CONFIGURATIONS
619
ov
_+
_
+
sv
fv
o
R
i
R
2i
ii
iv
oi
b2
i
500 â„¦
1.2 kâ„¦
100 â„¦
1.2 kâ„¦
8.913 kâ„¦
8.913 kâ„¦
687.5 â„¦
942.9 â„¦
100 â„¦
Determine the Performance of the Loaded Forward Ampliï¬er:
î€€e following relationships can be determined for the loaded basic forward ampliï¬er. î€€e input
resistance to the total circuit is given by the input resistance of a common-base ampliï¬er:
Ri D hie1 C Rb
hfe C 1
D 3:66 k C .8:913 k==1:3 k/
151
D 31:72 :
î€€e input resistance to the common emitter stage is given by:
Ri1 D hie2 C 151 .100== .1:2 k C 8:913 k// D 15:441 k:
With these two relationships, the forward transconductance can be calculated:
GM D io
vi
D
 io
ib2
 ib2
i2
 i2
ii
  ii
vi

D . 150/

942:9
942:9 C Ri2
 150
151
  1
Ri

D  0:2703 S:
î€€e output resistance of this ampliï¬er is approximately inï¬nite.
Apply the Feedback Relationships to Obtain Total Circuit Performance:
With the forward-gain, feedback ratio, input resistance and output resistance calculated for the
basic loaded forward ampliï¬er. î€€e eï¬€ects of feedback can now be easily calculated:
D D 1 C GMf D 1 C . 0:2703/. 87:85/ D 24:75
Rif D RiD D 785
Rof D RoD  1
GMf D GM
D D  0:010923:
î€€ese results are then transformed into the proper performance parameters as deï¬ned in the
statement of the problem:
AVf D vo
vs
Ë‡Ë‡Ë‡Ë‡
f
D
vo
io
  
io
vi
Ë‡Ë‡Ë‡Ë‡
f
!  
vi
vs
Ë‡Ë‡Ë‡Ë‡
f
!
D .1 k==2:2 k/
 GMf
 
Rif
Rif C 500

D  4:59;

620
8. FEEDBACK AMPLIFIER PRINCIPLES
Rin D Rif D 785 
Rout D Rof ==1 k D 1 k:
8.4
CONCLUDING REMARKS
î€€e fundamental advantages of the use of feedback in electronic ampliï¬ers have been described in
this chapter. Reduction in non-linear distortion, variation in ampliï¬er performance parameters,
and control of input and out impedance are all signiï¬cant beneï¬ts available through the use of
feedback.
î€€e analysis of feedback ampliï¬ers can be a complex process complicated by the interaction
of the basic forward ampliï¬er and the feedback network. It is, however, possible to simplify this
analysis process through the use of a few basic feedback relationships and a systematic analysis
method. î€€is analysis method consists of a seven step process:
â€¢ Identify the Feedback Topology
â€¢ Perform a DC Analysis to Obtain Active Device Performance Parameters
â€¢ Partition the AC Equivalent Circuit into its Functional Modules
â€¢ Load the Basic Forward Ampliï¬er
â€¢ Determine the Performance of the Loaded Forward Ampliï¬er
â€¢ Apply the Feedback Relationships to Obtain Total Circuit Performance
â€¢ If Necessary, Transform these Performance Parameters into Equivalent Performance Pa-
rameters as Speciï¬ed.
Vital to the analysis method are the partitioning of the circuit into its functional modules
and loading the basic forward ampliï¬er. Table 8.3 serves as an aid in that process, itemizing the
process variation due to feedback topology.
Another signiï¬cant beneï¬t of feedback, the increase in the midband frequency range, will
be extensively discussed in Chapter 11 (Book 3).
Summary Design Example
î€€e design process often involves the modiï¬cation of an existing design to meet new, but similar,
performance speciï¬cations. As an example, the feedback ampliï¬er shown below constructed with
enhancement-mode FETs with the following properties:
K D 1 mA=V
VT D 1:5 V
VA D 160 V:

8.4. CONCLUDING REMARKS
621
Table 8.3: Feedback ampliï¬er analysis
shunt-shunt
shunt-series
Topology
series-shunt
series-series
input
Xi
current, is 
current, is 
voltage, vs 
voltage, vs
output
Xo
voltage, vo 
current, io 
voltage, vo 
current, io
Signal
Source
Norton
Norton
ThÃ©venin
ThÃ©venin
Input
Circuit
Include Shunt 
Resistances;
Set vo = 0 
Include Shunt 
Resistances;
Set io = 0 
Exclude Shunt 
Resistances;
Set vo = 0 
Exclude Shunt 
Resistances;
Set io = 0 
Output
Circuit
Include Shunt 
Resistances;
Set vi = 0 
Exclude Shunt 
Resistances;
Set vi = 0 
Include Shunt 
Resistances;
Set ii = 0 
Exclude Shunt 
Resistances;
Set ii = 0 
feedback 
ratio
f
if /vo
if /io
vf /vo
vf /io
forward
gain 
A
transresistance 
RM
current gain 
AI
voltage gain 
AV
transconductance 
GM
Input
Resistance
1
i
if
M
R
R
R
f
 

1
i
if
I
R
R
A f
 



1
if
i
V
R
R
A f
 



1
if
i
M
R
R
G f
 

Output
Resistance
1
o
of
M
R
R
R
f
 



1
of
o
I
R
R
A f
 

1
o
of
V
R
R
A f
 



1
of
o
M
R
R
G
f
 

Notes:
Input/Output Circuit: î€€ese procedures give the basic forward ampliï¬er without feedback but including the
eï¬€ects of loading due to the feedback network.
Resistance: Resistance: the resistance modiï¬ed at shunted ports will include all shunting resistances that were
included in the basic forward ampliï¬er. î€€e resistance modiï¬ed at series ports will only include the resistances
included in the basic forward ampliï¬er. î€€e true ampliï¬er input and output impedance must be modiï¬ed to
reï¬‚ect the point of measurement desired.

622
8. FEEDBACK AMPLIFIER PRINCIPLES
ov
_+
sv
iv
1
2
Q
10 kâ„¦
15 V
50 â„¦
330 kâ„¦
1.24 Mâ„¦
4.7 kâ„¦
470 â„¦
10 kâ„¦
Q
î€€is ampliï¬er is known to have the to have high input resistance . 260 k/, moderate output
resistance . 300 /, and a midband voltage gain:
A D vo
vs
 18:3:
î€€e quiescent conditions for the transistors are known to be:
ID1 D 1:19 mA
and
ID2 D 2:47 mA:
It is desired to design an ampliï¬er with similar input and output resistance and a midband voltage
gain of 15. Redesign the ampliï¬er to meet the new design goals.
Solution:
If at all possible, a redesign process should minimize the number of changes. For the given
ampliï¬er, the FET AC parameters will remain the same if the quiescent drain currents are not
changed. î€€us, it seems advantageous to retain the same Q-poing. î€€is proposed redesign con-
straint limits changes to the feedback resistor .10 k/ and the load resistor .4:7 k/. While vari-
ation in either will alter the maximum symmetrical output swing, voltage gain is more strongly
dependent on the feedback resistor: less variation in quiescent output voltage will result in chang-
ing the feedback resistor. It is therefore decided to alter only the feedback resistor to accomplish the
new design goals.
î€€is ampliï¬er is a series-shunt feedback ampliï¬er: the gain parameter that is stabilized is the
voltage gain from the input port to the output port. In order to meet the new design goals the gain
with feedback must be (the input resistance of this ampliï¬er simply is the parallel combination of
the bias resistors and does not change with variation in feedback):
Avf D A D
Rin
Rin C 50 D 15:0029:

8.4. CONCLUDING REMARKS
623
î€€e expression for the loaded gain of the ampliï¬er without feedback is given by:
Av D

 gm1rd1.10 k/
rd1 C 10 k C gm1rd1.470==Rf /
   gm2

rd2==4:7 k==.470 C Rf /

:
î€€e feedback quantity is given by:
f D vf
vo
D
470
470 C Rf
:
If the quiescent condition do not change with the redesign, the FET parameters can easily be
found to be:
gm D 2
p
IDK
)
gm1 D 2:18 mA=V;
gm2 D 3:14 mA=V
rd D VA
ID
)
rd1 D 134 k;
rd2 D 64:8 k:
î€€us, for the original design the gain is given by:
Av D . 10:6/. 9:7/ D 102:8
f D 0:04489
Avf D 18:31:
Two alternatives exist for ï¬nding the value of Rf so that the design goals are met:
â€¢ a mathematical search of the exact gain expression
â€¢ reasonable approximations of the gain expression
In this case, neither provides a signiï¬cant advantage in the trade oï¬€between diï¬ƒculty and ac-
curacy of the result. A mathematical search provides Rf D 7:882 k. One reasonable set of ap-
proximations are shown below.
In the expression for Av, the parallel combination of Rf with 470  is unlikely to change
signiï¬cantly with reasonable variation in Rf . A good approximation to the unloaded gain is there-
fore:
Av D . 10:6/
  gm2

rd2==4:7 k==
 470 C Rf

D 0:03328

4:382 k==
 470 C Rf

:
î€€e gain with feedback can then be written as:
Avf D
0:03328
 4:382 k.470 C Rf /
4:382 k C .470 C Rf /

1 C 0:03328
 4:382 k.470 C Rf /
4:382 k C .470 C Rf /
 
470
.470 C Rf /
:
Signiï¬cant cancellation occurs:
Avf D
0:03328
Ëš
4:382 k.470 C Rf /
	
4:382 k C .470 C Rf / C 0:03328 f4:382 kg f470g:

624
8. FEEDBACK AMPLIFIER PRINCIPLES
î€€is expression can easily be solved for Rf so that the gain Avf D 15:0029:
Rf D Avf .4:382 k C 0:03328 .4:382 k/ .470//
0:03328 f4:382 kg   Avf
  470 D 7:892 k:
î€€e variation between this approximate solution and the exact solution is 0.127%. î€€e closest
standard value resistor is 7:87 k.
Redesign summary:
î€€e original circuit remains essentially the same with the exception that the feedback re-
sistor is reduced in value from 10 k to 7:87 k.
8.5
PROBLEMS
8.1.
î€€e voltage gain of an ampliï¬er is subject to a variation given by
A D 238 Ë™ 4 V=V:
It is desired to use this ampliï¬er as the fundamental forward-gain element in a feedback
ampliï¬er. î€€e feedback ampliï¬er must have no more than 0.15% variation in its voltage
gain.
(a) Determine the necessary feedback ratio to achieve this variation while achieving
maximum gain.
(b) What is the gain of the feedback ampliï¬er?
8.2.
An ampliï¬er with an open-loop voltage gain AV D 1000 Ë™ 100 is given. î€€e ampliï¬er
must be altered so that the voltage gain varies by no more than 0.5%.
(a) Find the feedback factor, f , to achieve this variation while achieving maximum
gain.
(b) Find the gain of the feedback ampliï¬er.
8.3.
A feedback ampliï¬er must be designed to have a closed-loop voltage gain of 120 utilizing
a feedback network with an feedback factor f D 0:02. Determine the range of values of
the gain, AV , for which the closed-loop gain, AVf, is:
(a) 120 Ë™ 1
(b) 120 Ë™ 0:2
8.4.
Design a feedback ampliï¬er that has a nominal gain of 200 with no more than 1% vari-
ation in overall gain due to the variation of individual elements. î€€e individual elements
available are ampliï¬er stages having a gain of 2000 with 25% variation. Other constraints
require that feedback be applied only to each individual stage and that such stages be con-
nected in cascade.

8.5. PROBLEMS
625
8.5.
Design a feedback ampliï¬er that has a nominal gain of 200 with no more than 1% vari-
ation in overall gain due to the variation of individual elements. î€€e individual elements
available are ampliï¬er stages having a gain of 2000 with 25% variation. Other constraints
require that stages be connected in cascade and that feedback be applied only to the total
cascade-connected ampliï¬er.
8.6.
î€€e gain of an ampliï¬er is described by the relationship:
A.v/ D 10
Ë‡Ë‡Ë‡atan
v
4
Ë‡Ë‡Ë‡ C 5;
for input voltages ranging from  10 V to C10 V. Feedback is applied to the circuit so
that the feedback ratio, f D 0:1
(a) Plot the voltage transfer relationship of the original ampliï¬er.
(b) On the same graph, plot the voltage transfer relationship of the feedback ampliï¬er.
(c) Quantitatively, compare the linearity of the feedback ampliï¬er to that of the ampli-
ï¬er without feedback. Comment on results.
8.7.
î€€e gain of an ampliï¬er is described by the relationship:
A.v/ D 10
Ë‡Ë‡Ë‡atan
v
4
Ë‡Ë‡Ë‡ C 5:
(a) Determine the input, v, necessary to produce an output of value, 50.
(b) If a sinusoid of the amplitude, v (determined in part (a)), is the input to this ampli-
ï¬er, what is the total harmonic distortion of the output?
(c) Feedback is applied to the circuit so that the feedback ratio, f D 0:1. What value
of the input to the new ampliï¬er will produce an output of 50?
(d) Repeat part b with an input of amplitude, v, as determined in part (c). Compare
results.
8.8.
î€€e gain of an ampliï¬er is described by the relationship:
A.v/ D v2
10 C v
2 C 4;
for input voltages ranging from  5 V to C5 V. Feedback is applied to the circuit so that
the feedback ratio, f D 0:6
(a) Plot the voltage transfer relationship of the original ampliï¬er.
(b) On the same graph, plot the voltage transfer relationship of the feedback ampliï¬er.
(c) Quantitatively, compare the linearity of the feedback ampliï¬er to that of the ampli-
ï¬er without feedback. Comment on results.

626
8. FEEDBACK AMPLIFIER PRINCIPLES
8.9.
î€€e gain of an ampliï¬er is described by the relationship:
A.v/ D v2
10 C v
2 C 4;
(a) Determine the input, v, necessary to produce an output of value, 20.
(b) If a sinusoid of the amplitude, v (determined in part (a)), is the input to this ampli-
ï¬er, what is the total harmonic distortion of the output?
(c) Feedback is applied to the circuit so that the feedback ratio, f D 0:6. What value
of the input to the new ampliï¬er will produce an output of 20?
(d) Repeat part b with an input of amplitude, v, as determined in part (c). Compare
results.
8.10. Despite the prominent crossover distortion inherent in Class B ampliï¬ers, several
OpAmp types use a Class B output stage. A simple model for such an OpAmp is shown.
î€€e application of feedback in the form of resistors connecting the input and output
OpAmp terminals signiï¬cantly reduces the crossover distortion so that the OpAmp can
be used as an eï¬€ective circuit element that is essentially linear.
(a) Determine the amplitude of an input sinusoidal voltage, vi, that will produce a 1 V
amplitude output for the circuit shown. Determine the total harmonic distortion of
the output using SPICE (either with a .FOUR or .DISTO statement). Assume the
OpAmp is loaded with a 470  resistor and the BJTs are Silicon with Ë‡F D 75.
(b) Design an OpAmp inverting ampliï¬er with a voltage gain of 10 using the given
OpAmp model and appropriate resistors. Using SPICE, apply a 0.1 V sinusoid to
this ampliï¬er (loaded with a 470  resistor) and determine the total harmonic dis-
tortion of the output. Compare results to those obtained in part (a).
_+
Non-linear OpAmp Model
_
+
iv
iv
ov
+15 V
-15 V
500 k
1M â„¦
8.11. It is not intuitively obvious as to whether local or global feedback is most beneï¬cial in
a multistage ampliï¬er. î€€e two ampliï¬ers shown are examples of each for a two-stage

8.5. PROBLEMS
627
ampliï¬er. î€€e two feedback ratios, f1 and f2, are chosen so that the total gain, Af , of
each circuit is identical. î€€e total gain includes all feedback eï¬€ects and is deï¬ned as:
Af D vo
vi
:
Investigate which feedback ampliï¬er conï¬guration has greater resistance in the total gain,
Af , to variation in the gain of the individual stages, A.
iv
ov
1
1
A
f
A
f
Local Feedback
iv
ov
2
A
A
f
Global Feedback
8.12. Complex ampliï¬ers may incorporate both local and global feedback. î€€e ampliï¬er shown
is an example of such a complex ampliï¬er. Derive the transfer characteristic for this am-
pliï¬er.
1
1
A
2
A
+
-
-
+
âˆ‘
âˆ‘
f
2f
i
X
o
X

628
8. FEEDBACK AMPLIFIER PRINCIPLES
8.13. î€€e BJT in the shunt-shunt feedback ampliï¬er of Example 8.3 is replace by a BJT de-
scribed by Ë‡F D 120.
(a) Determine the change in the small-signal midband gain of the ampliï¬er due to this
substitution.
(b) Verify the gain with SPICE simulation
(c) Verify that the gain variation is within that predicted by the gain stabilization for-
mulas.
8.14. î€€e shunt-shunt feedback ampliï¬er of Example 8.3 is to be redesigned to have a small-
signal midband gain of:
Avf D vo
vi
D   6:0 Ë™ 0:05:
î€€is change is to be accomplished by alteration of the value of the feedback resistor only.
(a) Determine the new resistance value that will meet the gain speciï¬cations.
(b) Determine the change in the input resistance due to the change.
(c) Verify results using SPICE.
8.15. For the single stage ampliï¬er shown, the FET parameters are:
K D 1 mA=V2;
VT D 1:5 V;
and
VA D 160 V:
î€€e FET is replaced by another described by:
K D 1:2 mA=V2;
VT D 1:6 V;
and
VA D 150 V:
(a) Determine the change in the small-signal midband gain of the ampliï¬er due to this
substitution.
A D vo
vs
:
(b) Verify that the gain variation is within that predicted by the gain stabilization for-
mulas.

8.5. PROBLEMS
629
_+
sv
50 â„¦
ov
15 V
6.8 kâ„¦
2.2 kâ„¦
1.5 kâ„¦
8.16. î€€e design goal for the given feedback ampliï¬er is a voltage gain
A D vo
vs
D  5:
Redesign the ampliï¬er to achieve that voltage gain goal. î€€e FET is described by:
K D 1:2 mA=V2;
VT D 1:6 V;
and
VA D 150 V:
_+
sv
50 â„¦
ov
15 V
6.8 kâ„¦
2.2 kâ„¦
1.5 kâ„¦
8.17. For the circuit shown, assume the transistors are biased into the forward-active region.
(a) Identify the topology of the feedback.
(b) Draw a circuit diagram of the loaded basic forward ampliï¬er.
(c) Write the expression for the feedback ratio, f .

630
8. FEEDBACK AMPLIFIER PRINCIPLES
(d) Write the expression for the midband voltage gain in terms of the circuit and BJT
parameters.
CC
V
c1
R
f1
R
f2
R
f3
R
c2
R
c3
R
_+
sV
s
R
oV
8.18. For the single stage ampliï¬er shown, determine the value of Rf to achieve an overall
midband voltage gain of magnitude 8.
î€€e FET parameters are:
K D 1 mA=V2;
VT D 1:5 V;
and
VA D 160 V:
fR
_+
sv
100 â„¦
ov
12 V
8.2 kâ„¦
1.8 kâ„¦
8.19. Complete the design of the circuit shown to achieve a closed-loop gain
AVf D  10:

8.5. PROBLEMS
631
î€€e JFET characteristic parameters are:
VPO D  3:5 V;
IDSS D 8 mA;
and
VA D 120 V:
_
_
+
+
S
R
fC
1
Q
f
R
Î¼F
27
Î¼F
68
G1
R
51 â„¦
ov
sv
+20 V
510 kâ„¦
D
R
o
C
Î¼F
47
SS
C
Î¼F
33
SS
C
10 kâ„¦
SS
R
5.6 kâ„¦
G1
R
100 kâ„¦
8.20. Complete the design of the circuit shown for a closed-loop gain AVf D  10. î€€e JFET
characteristic parameters are:
VPO D  4 V;
IDSS D 8 mA;
and
VA D 120 V:
î€€e JFET is to be biased such that:
VGS D  1 V
and
VDS D 7 V:

632
8. FEEDBACK AMPLIFIER PRINCIPLES
_
_
+
+
fC
1
Q
f
R
Î¼F
27
Î¼F
68
51 â„¦
ov
sv
+15 V
510 kâ„¦
D
R
Î¼F
47
Î¼F
33
SS
R
510 kâ„¦
68 kâ„¦
270 â„¦
8.21. î€€e performance parameters of the given OpAmp circuit can be determined using feed-
back techniques. î€€e characteristics of the OpAmp are:
input resistance
1 M
output resistance
75 
voltage gain
500 kV/V
(a) Identify the feedback topology
(b) Draw a circuit diagram for the loaded basic forward ampliï¬er.
(c) Determine the voltage gain for the total circuit using feedback techniques. Compare
results to those determined using the techniques described in Chapter 1 (Book 1).
_
_
+
+
iv
10 kâ„¦
33 kâ„¦
ov

8.5. PROBLEMS
633
8.22. Use the principles of feedback analysis to ï¬nd the closed-loop voltage gain, the input
resistance R0
if, and output resistance R0
of. î€€e OpAmp open-loop gain is AV D 10 kV=V,
input resistance of the OpAmp is 1 M, and the output resistance of the OpAmp is 75 .
_
+
+15 V
-15 V
_
_
+
+
ov
sv
2.2 kâ„¦
2.2 kâ„¦
2.2 kâ„¦
2.2 kâ„¦
100 kâ„¦
8.23. Determine
the
closed-loop
gain,
input
resistance,
and
output
resistance
of
the ampliï¬er shown below. î€€e transistors have the following characteristics:
npn:
Ë‡F D 200;
and
VA D 120 V
pnp:
Ë‡F D 200;
and
VA D 100 V

634
8. FEEDBACK AMPLIFIER PRINCIPLES
_
_
+
+
S
R
1
Q
2
Q
C1
R
CC
V
5.1 kâ„¦
sv
ov
+15 V
5.1 kâ„¦
f
R
10 kâ„¦
C2
R
1 kâ„¦
B1
R
5.1 kâ„¦
E1
R
4.12 kâ„¦
E1
C
E2
R
Î¼F
33
Î¼F
47
S
C
Î¼F
68
O
C
820 â„¦
8.24. Determine the closed-loop gain, input resistance, and output resistance of the ampliï¬er
shown below. î€€e transistors are identical and have the following characteristic parame-
ters:
Ë‡F D 200
and
VA D 120 V:
_
_
+
+
S
R
1
Q
2
Q
C1
R
CC
V
100â„¦
sv
ov
+12 V
3.3 kâ„¦
E22
R
270 â„¦
L
R
100 â„¦
E21
R
2.2 kâ„¦
E11
R
22 â„¦
E2
R
Î¼F
33
S
C
Î¼F
68
O
C
1 kâ„¦

8.5. PROBLEMS
635
8.25. Determine the closed-loop gain, input resistance (not including the source resistor, RS),
and output resistance of the ampliï¬er shown below. î€€e transistors are identical and have
the following characteristics:
Ë‡F D 180
and
VA D 200 V:
_
_
+
+
S
R
2
Q
C1
R
CC
V
600â„¦
sv
ov
+12 V
3.3 kâ„¦
E22
R
330 â„¦
E21
R
2 kâ„¦
E11
R
51 â„¦
C2
R
Î¼F
47
S
C
Î¼F
68
E
C
Î¼F
33
O
C
1 kâ„¦
1
Q
8.26. Determine the closed-loop gain, input resistance (not including the source resistor, RS),
and output resistance of the ampliï¬er shown below. î€€e transistors are identical and have
the following characteristic parameters:
Ë‡F D 200
and
VA D 120 V:

636
8. FEEDBACK AMPLIFIER PRINCIPLES
_
_
+
+
1
Q
2
Q
47 â„¦
sv
ov
+15 V
Î¼F
33
Î¼F
68
Î¼F
27
Î¼F
33
Î¼F
27
2 kâ„¦
1 kâ„¦
4.7 kâ„¦
3.3 kâ„¦
3.3 kâ„¦
5.1 kâ„¦
1.6 kâ„¦
47 â„¦
8.27. î€€e shunt-series feedback ampliï¬er of Example 8.4 is to be redesigned to have a voltage
gain:
Av D vo
vs
D 20 Ë™ 0:1:
î€€e change is to be accomplished by alteration of the feedback (1.2 k) resistor only.
Complete this redesign and determine the eï¬€ect of the change on input and output re-
sistance of the ampliï¬er. Use SPICE to verify the redesigned ampliï¬er performance.
8.28. In an attempt to create a circuit with a midband voltage gain,
Av D vo
vs
;
of twenty (20), the circuit shown was created.
î€€e p-channel MOSFET transistors have parameters,
VPO D 2 V;
IDSS D  5 mA
and
VA D 200 V:
(a) Identify the circuit topology.
(b) Determine the voltage gain of the circuit without modiï¬cation.
(c) Rework the design so that the correct voltage gain (20) is attained by changing the
feedback (9.1 k) resistor only.

8.5. PROBLEMS
637
100 â„¦
300 â„¦
240 â„¦
1.2 Mâ„¦
1.15 Mâ„¦
ov
-20 V
3.9 kâ„¦
4.7 kâ„¦
9.1 kâ„¦
_+
sv
8.29. Determine the closed-loop gain, input resistance, and output resistance of the ampliï¬er
shown below. î€€e NMOSFETs are identical with the following characteristic parame-
ters:
K D 1:25 mA=V2;
VT D 2 V;
and
VA D 120 V:
_
_
+
+
1
Q
2
Q
5.1 kâ„¦
sv
S
R
S
C
510 kâ„¦
G
R
105 â„¦
SS1
R
12 kâ„¦
D1
R
10 kâ„¦
D2
R
+15 V
DD
V
105 â„¦
SS2
R
10 kâ„¦
fR
10 kâ„¦
L
R
3 V
GG
V
ov
Î¼F
33
o
C
Î¼F
68
SS
C
Î¼F
47

638
8. FEEDBACK AMPLIFIER PRINCIPLES
8.30. î€€e BJT cascode ampliï¬er shown below uses identical transistors with the parameters:
Ë‡F D 200;
and
VA D 200 V:
(a) Complete the design of the ampliï¬er for IE D  2 mA, and VCE1 D VCE2 D 5 V.
Find the quiescent point of all of the transistors.
(b) Find the closed-loop gain, input resistance, and output resistance of the ampliï¬er.
(c) Conï¬rm the closed-loop gain using SPICE.
2
Q
1
Q
680 kâ„¦
B11
R
1.5 kâ„¦
C
R
3.3 kâ„¦
fR
510 kâ„¦
B21
R
1 kâ„¦
E
R
+15 V
CC
+V
ov
sv
o
C
Î¼F
47
f
C
Î¼F
33
S
C
B12
R
B22
R
EI
Î¼F
33
E
C
Î¼F
68
8.31. î€€e ampliï¬er shown is to be used as the basis for a series-shunt feedback ampliï¬er with
a voltage gain of twelve (12). î€€e JFETs are described by:
VPO D  2 V;
IDSS D 4 mA
and
VA D 200 V:
(a) Complete the design by inserting a single feedback resistor-capacitor network.
(b) Verify the design using SPICE.

8.5. PROBLEMS
639
75 â„¦
15V
330 â„¦
910 kâ„¦
870 kâ„¦
4.7 kâ„¦
3.9 kâ„¦
sv
_+
ov
180 â„¦
8.32. For the ampliï¬er shown, the transistor characteristics are:
JFET:
IDSS D 8 mA;
VA D 100 V;
VPO D  5 V;
BJT:
Ë‡F D 200;
VA D 100 V:
(a) Complete the design of the ampliï¬er for ID D 1 mA, IE D 3 mA, and VCE D
VDS D 5 V. Find the quiescent point of all of the transistors.
(b) Find the closed-loop gain, input resistance, and output resistance of the ampliï¬er.
(c) Conï¬rm the closed-loop gain using SPICE.
_
+
_
+
2
Q
1
Q
sv
ov
+10 V
Î¼F
33
Î¼F
68
Î¼F
27
1 kâ„¦
510 kâ„¦
510 kâ„¦
DS
V
EC
V
EI
E
R
SS
R
G2
R

640
8. FEEDBACK AMPLIFIER PRINCIPLES
8.33. For the diï¬€erential ampliï¬er shown, ï¬nd the closed-loop gain, input resistance, and out-
put resistance of the ampliï¬er. Assume identical transistors with Ë‡F D 120. Use SPICE
to conï¬rm closed-loop gain of the ampliï¬er.
1
Q
2
Q
+12 V
-12 V
Î¼F
27
1 kâ„¦
i1
v
oV
C3
R
1.8 kâ„¦
C2
R
1.8 kâ„¦
C1
R
S
C
10 kâ„¦
i1
R
100 kâ„¦
EE1
R
100 kâ„¦
EE2
R
1 kâ„¦
f2
R
9.09 kâ„¦
f1
R
1 mA
EE1
I
5 mA
EE2
I
8.34. î€€e transistors in the diï¬€erential ampliï¬er shown are identical and have the following
characteristics:
IDSS D 10 mA;
VA D 100 V;
and
VPO D  4:5 V:
(a) Find the closed-loop gain, input resistance, and output resistance of the ampliï¬er.
(b) Use SPICE to conï¬rm closed-loop gain of the ampliï¬er.

8.5. PROBLEMS
641
1
Q
2
Q
+12 V
-12 V
Î¼F
27
1 kâ„¦
i1
v
oV
C3
R
10 kâ„¦
D2
R
10 kâ„¦
D1
R
S
C
1 kâ„¦
i1
R
100 kâ„¦
SS
R
510 â„¦
G1
R
SS
-V
DD
-V
100 kâ„¦
EE
R
510 kâ„¦
f2
R
1 kâ„¦
f2
R
1 mA
EE1
I
5 mA
EE2
I
8.35. î€€e series-shunt feedback ampliï¬er of Example 8.5 is to be redesigned to have larger
voltage gain. î€€is change is to be accomplished by alteration of the feedback (1:2 k) resistor
only. If the requirement on the midband input resistance, Rin, is reduced to:
Rin  8:80 k;
from the current value (8.87 k), what is the maximum midband voltage gain that can
be achieved?
8.36. î€€e performance parameters of the given OpAmp circuit can be determined using feed-
back techniques. î€€e characteristics of the OpAmp are:
input resistance
- 2 M
output resistance
- 50 
voltage gain
- 800 kV=V
(a) Identify the feedback topology.
(b) Draw a circuit diagram for the loaded basic forward ampliï¬er.
(c) Determine the voltage gain for the total circuit using feedback techniques. Compare
results to those determined using the techniques described in Chapter 1 (Book 1).

642
8. FEEDBACK AMPLIFIER PRINCIPLES
_
_
+
+
iv
12 kâ„¦
50 â„¦
39 kâ„¦
ov
8.37. Many circuits incorporate both local and global feedback: the simple OpAmp circuit
shown is an example of one such circuit. For simplicity, assume the ideal OpAmp ex-
pressions derived in Chapter 1 (Book 1) can be used to describe the local feedback char-
acteristics of the ampliï¬er.
(a) Identify the global feedback topology.
(b) Use feedback techniques to determine the overall voltage gain and input resistance
of the circuit.
_
_
+
+
iv
_
+
15 kâ„¦
22 kâ„¦
39 kâ„¦
12 kâ„¦
47 kâ„¦
10 kâ„¦
ov
8.38. î€€e characteristics of the ampliï¬er shown include high input resistance with moderate
voltage gain and output resistance. It is desired to reduce the output resistance of the
ampliï¬er through the use of feedback without signiï¬cantly altering the input resistance.
î€€e transistors in the circuit have parameters:
IDSS D 2:5 mA;
VPO D  2:5 VA D 100 V;
and
Ë‡F D 150 VA D 200 V;

8.5. PROBLEMS
643
the quiescent conditions have been found to be:
jIDQj D 2:10 mA
VDSQ D 14:7 V;
(8.62)
jICQj D 1:95 mA
VCEQ D  6:49 V:
(8.63)
(a) What feedback topology will lower the output resistance while maintaining high
input resistance?
(b) Design a feedback network that will meet the following design goals:
â€¢ Transistor quiescent conditions are not changed.
â€¢ voltage gain no less than 10.
â€¢ minimal output resistance.
(c) Determine the output resistance of the ampliï¬er designed in part (b).
_+
iv
50 kâ„¦
100 â„¦
505 â„¦
16 V
180 â„¦
4.7 kâ„¦
ov
8.39. For the feedback ampliï¬er shown, the Silicon transistors are described by:
Ë‡F D 120:
Assume vi has zero DC component.
(a) Identify the feedback topology.
(b) Determine the quiescent conditions.
(c) Determine the voltage gain,
AV D vo
vi
:
(d) Determine the input resistance, Rin.

644
8. FEEDBACK AMPLIFIER PRINCIPLES
ov
_+
iv
in
R
5 kâ„¦
51 kâ„¦
470 â„¦
10 kâ„¦
12 V
150 â„¦
8.40. For the feedback ampliï¬er shown, the Silicon transistors are described by Ë‡F D 100.
(a) Identify the feedback topology.
(b) Determine the quiescent conditions.
(c) Determine the voltage gain,
AV D vo
vi
:
(d) Verify the results of parts (b) and (c) using SPICE.

8.5. REFERENCES
645
_+
iv
50 â„¦
5 V
953 â„¦
1 kâ„¦
4.07 kâ„¦
43 kâ„¦
3.48 kâ„¦
15 kâ„¦
ov
REFERENCES
[1] Ghausi, M. S., Electronic Devices and Circuits: Discrete and Integrated, Holt Rinehart and
Winston, New York, 1985.
[2] Gray, P. R., and Meyer, R. G., Analysis and Design of Analog Integrated Circuits, 3rd. Ed.,
John Wiley & Sons, Inc., New York, 1993.
[3] Hurst, P. J., â€œA Comparison of Two Approaches to Feedback Circuit Analysis,â€ IEEE
Transactions on Education, Vol. 35, No. 3, 1992.
[4] Millman, J., Microelectronics, Digital and Analog Circuits and Systems, McGraw-Hill Book
Company, New York, 1979.
[5] Nilsson, J. W., Electric Circuits, 3rd. Ed., Addison-Wesley, New York, 1990.
[6] Rosenstark, S., Feedback Ampliï¬er Principles, Macmillan, New York, 1986.
[7] Sedra, A. S. and Smith, K. C., Microelectronic Circuits, 3rd. Ed., Holt Rinehart and Win-
ston, New York, 1991.


647
Authorsâ€™ Biographies
î€€omas F. Schubert, Jr., and Ernest M. Kim are colleagues in the Electrical Engineering
Department of the Shiley-Marcos School of Engineering at the University of San Diego.
THOMAS F. SCHUBERT, JR.
î€€omas Schubert received BS, MS, and PhD degrees in Elec-
trical Engineering from the University of California at Irvine
(UCI). He was a member of the ï¬rst engineering graduating
class and the ï¬rst triple-degree recipient in engineering at UCI.
His doctoral work discussed the propagation of polarized light
in anisotropic media.
Dr. Schubert arrived at the University of San Diego in
August, 1987 as one of the two founding faculty of its new En-
gineering Program. From 1997â€“2003, he led the Department as
Chairman, a position that became Director of Engineering Pro-
grams during his leadership tenure. Prior to coming to USD, he
was at the Space and Communications Division of Hughes Air-
craft Company, the University of Portland, and Portland State
University. He is a Registered Professional Engineer in the State of Oregon.
In 2012, Dr. Schubert was awarded the Robert G. Quinn Award by the American So-
ciety of Engineering Education â€œin recognition of outstanding contributions in providing and
promoting excellence in engineering experimentation and laboratory instruction.â€

648
AUTHORSâ€™ BIOGRAPHIES
ERNEST M. KIM
Ernest Kim received his B.S.E.E. from the University of
Hawaii at Manoa in Honolulu, Hawaii in 1977, an M.S.E.E.
in 1980 and Ph.D. in Electrical Engineering in 1987 from New
Mexico State University in Las Cruces, New Mexico. His dis-
sertation was on precision near-ï¬eld exit radiation measure-
ments from optical ï¬bers.
Dr. Kim worked as an Electrical Engineer for the Uni-
versity of Hawaii at the Naval Ocean Systems Center, Hawaii
Labs at Kaneohe Marine Corps Air Station after graduating
with his B.S.E.E. Upon completing his M.S.E.E., he was an
electrical engineer with the National Bureau of Standards in
Boulder, Colorado designing hardware for precision ï¬ber optic
measurements. He then entered the commercial sector as a staï¬€
engineer with Burroughs Corporation in San Diego, California developing ï¬ber optic LAN sys-
tems. He left Burroughs for Tacan/IPITEK Corporation as Manager of Electro-Optic Systems
developing ï¬ber optic CATV hardware and systems. In 1990 he joined the faculty of the Univer-
sity of San Diego. He remains an active consultant in radio frequency and analog circuit design,
and teaches review courses for the engineering Fundamentals Examination.
Dr. Kim is a member of the IEEE, ASEE, and CSPE. He is a Licensed Professional
Electrical Engineer in California.


