# Digital-lock
Designed and implemented a 4-bit Digital Lock System using Verilog HDL with configurable password, wrong-attempt lockout, and password update functionality.
Implemented on FPGA and validated through hardware-level IC realization.
