Analysis & Synthesis report for DE2-project
Thu Jun 22 14:06:09 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Jun 22 14:06:08 2023              ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; DE2-project                                    ;
; Top-level Entity Name              ; c10lp_golden_top                               ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; c10lp_golden_top   ; DE2-project        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Thu Jun 22 14:05:58 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2-project -c DE2-project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/lattice_sensor.vhd
    Info (12022): Found design unit 1: tdc_decode-beh File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/lattice_sensor.vhd Line: 32
    Info (12023): Found entity 1: tdc_decode File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/lattice_sensor.vhd Line: 24
Info (12021): Found 4 design units, including 4 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tdc.v
    Info (12023): Found entity 1: primitive_carry File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v Line: 2
    Info (12023): Found entity 2: primitive_ff File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v Line: 36
    Info (12023): Found entity 3: primitive_carry_in File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v Line: 64
    Info (12023): Found entity 4: carry_chain File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v Line: 99
Info (12021): Found 9 design units, including 9 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/sboxalg.v
    Info (12023): Found entity 1: GF_SQ_2 File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 29
    Info (12023): Found entity 2: GF_MULS_2 File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 53
    Info (12023): Found entity 3: GF_MULS_SCL_2 File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 68
    Info (12023): Found entity 4: GF_INV_4 File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 83
    Info (12023): Found entity 5: GF_MULS_4 File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 126
    Info (12023): Found entity 6: GF_INV_8 File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 147
    Info (12023): Found entity 7: MUX21I File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 190
    Info (12023): Found entity 8: SELECT_NOT_8 File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 199
    Info (12023): Found entity 9: bSbox File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v Line: 215
Info (12021): Found 1 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/aes_tiny_tb.v
    Info (12023): Found entity 1: AES_TB File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/aes_tiny_TB.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/timesx.vhd
    Info (12022): Found design unit 1: timesx-dfl File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/timesx.vhd Line: 37
    Info (12023): Found entity 1: timesx File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/timesx.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/shiftrows.vhd
    Info (12022): Found design unit 1: shiftrows-Behavioral File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/shiftrows.vhd Line: 38
    Info (12023): Found entity 1: shiftrows File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/shiftrows.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/sbox8.vhd
    Info (12022): Found design unit 1: sbox8-canright File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sbox8.vhd Line: 38
    Info (12023): Found entity 1: sbox8 File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sbox8.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/sbox.vhd
    Info (12022): Found design unit 1: sbox-dfl File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sbox.vhd Line: 39
    Info (12023): Found entity 1: sbox File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sbox.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/reg.vhd
    Info (12022): Found design unit 1: reg-dfl File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/reg.vhd Line: 51
    Info (12023): Found entity 1: reg File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/rcon.vhd
    Info (12022): Found design unit 1: rcon-Behavioral File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/rcon.vhd Line: 31
    Info (12023): Found entity 1: rcon File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/rcon.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/mix_column.vhd
    Info (12022): Found design unit 1: mix_column-Behavioral File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/mix_column.vhd Line: 31
    Info (12023): Found entity 1: mix_column File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/mix_column.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/keyschedule.vhd
    Info (12022): Found design unit 1: keyschedule-dfl File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/keyschedule.vhd Line: 37
    Info (12023): Found entity 1: keyschedule File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/keyschedule.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/flipflop_en.vhd
    Info (12022): Found design unit 1: flipflop_en-dfl File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/flipflop_en.vhd Line: 38
    Info (12023): Found entity 1: flipflop_en File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/flipflop_en.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/databody.vhd
    Info (12022): Found design unit 1: dataBody-dfl File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/dataBody.vhd Line: 37
    Info (12023): Found entity 1: dataBody File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/dataBody.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/counter.vhd
    Info (12022): Found design unit 1: counter-dfl File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/counter.vhd Line: 35
    Info (12023): Found entity 1: counter File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/counter.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/controler.vhd
    Info (12022): Found design unit 1: controler-fsm File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/controler.vhd Line: 39
    Info (12023): Found entity 1: controler File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/controler.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/aes_tiny.vhd
    Info (12022): Found design unit 1: aes_tiny-Behavioral File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/aes_tiny.vhd Line: 36
    Info (12023): Found entity 1: aes_tiny File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/aes_tiny.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/uarttx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/uartrx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/sender.v
    Info (12023): Found entity 1: sender File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/sender.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/receiver.v
    Info (12023): Found entity 1: receiver File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/receiver.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/pll.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/memory.v
    Info (12023): Found entity 1: cipher_memory File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 4
    Info (12023): Found entity 2: trace_memory File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 262
Info (12021): Found 1 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/clock.v
    Info (12023): Found entity 1: clock File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/clock.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/sca-djay/documents/github/e17-4yp-investigating/fpga setup/altera/c10lp_golden_top.v
    Info (12023): Found entity 1: c10lp_golden_top File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at memory.v(286): created implicit net for "r_valid" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 286
Warning (10236): Verilog HDL Implicit Net warning at memory.v(287): created implicit net for "w_valid" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 287
Warning (10236): Verilog HDL Implicit Net warning at c10lp_golden_top.v(175): created implicit net for "AESResetn" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v Line: 175
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(47): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(48): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v Line: 48
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(49): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v Line: 49
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(50): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v Line: 50
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(51): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v Line: 51
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(23): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(24): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(25): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(26): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(27): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v Line: 27
Info (12127): Elaborating entity "c10lp_golden_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at c10lp_golden_top.v(135): object "keyRdy" assigned a value but never read File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v Line: 135
Warning (10036): Verilog HDL or VHDL warning at c10lp_golden_top.v(145): object "param" assigned a value but never read File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v Line: 145
Warning (10230): Verilog HDL assignment warning at c10lp_golden_top.v(249): truncated value with size 32 to match size of target (11) File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v Line: 249
Info (12128): Elaborating entity "clock" for hierarchy "clock:clkmanager" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v Line: 165
Info (12128): Elaborating entity "pll" for hierarchy "clock:clkmanager|pll:p1" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/clock.v Line: 20
Info (12128): Elaborating entity "altpll" for hierarchy "clock:clkmanager|pll:p1|altpll:altpll_component" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/pll.v Line: 108
Info (12130): Elaborated megafunction instantiation "clock:clkmanager|pll:p1|altpll:altpll_component" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/pll.v Line: 108
Info (12133): Instantiated megafunction "clock:clkmanager|pll:p1|altpll:altpll_component" with the following parameter: File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/pll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-project/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "clock:clkmanager|pll:p1|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "cipher_memory" for hierarchy "cipher_memory:cm0" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v Line: 166
Warning (10036): Verilog HDL or VHDL warning at memory.v(20): object "ctMemory" assigned a value but never read File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at memory.v(21): object "keyMemory" assigned a value but never read File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at memory.v(22): object "ptMemory" assigned a value but never read File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at memory.v(25): object "w_data_valid" assigned a value but never read File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at memory.v(25): object "transmit_reg" assigned a value but never read File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 25
Warning (10270): Verilog HDL Case Statement warning at memory.v(43): incomplete case statement has no default case item File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 43
Warning (10270): Verilog HDL Case Statement warning at memory.v(81): incomplete case statement has no default case item File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 81
Warning (10270): Verilog HDL Case Statement warning at memory.v(120): incomplete case statement has no default case item File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 120
Info (10264): Verilog HDL Case Statement information at memory.v(40): all case item expressions in this case statement are onehot File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 40
Warning (10776): Verilog HDL warning at memory.v(35): variable gen_output in static task or function gen_output may have unintended latch behavior File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 35
Warning (10241): Verilog HDL Function Declaration warning at memory.v(35): function "gen_output" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 35
Info (10264): Verilog HDL Case Statement information at memory.v(216): all case item expressions in this case statement are onehot File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 216
Warning (10030): Net "gen_output" at memory.v(35) has no driver or initial value, using a default initial value '0' File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 35
Warning (10034): Output port "r_dvld" at memory.v(15) has no driver File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 15
Warning (10034): Output port "w_dvld" at memory.v(17) has no driver File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 17
Info (12128): Elaborating entity "trace_memory" for hierarchy "trace_memory:tm0" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v Line: 167
Warning (10036): Verilog HDL or VHDL warning at memory.v(286): object "r_valid" assigned a value but never read File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 286
Warning (10036): Verilog HDL or VHDL warning at memory.v(287): object "w_valid" assigned a value but never read File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v Line: 287
Info (12128): Elaborating entity "sender" for hierarchy "sender:s0" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v Line: 168
Warning (10230): Verilog HDL assignment warning at sender.v(73): truncated value with size 16 to match size of target (8) File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/sender.v Line: 73
Info (10264): Verilog HDL Case Statement information at sender.v(97): all case item expressions in this case statement are onehot File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/sender.v Line: 97
Warning (10230): Verilog HDL assignment warning at sender.v(238): truncated value with size 3 to match size of target (1) File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/sender.v Line: 238
Warning (10230): Verilog HDL assignment warning at sender.v(248): truncated value with size 3 to match size of target (1) File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/sender.v Line: 248
Info (12128): Elaborating entity "uart_tx" for hierarchy "sender:s0|uart_tx:uartTX" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/sender.v Line: 60
Warning (10230): Verilog HDL assignment warning at uartTX.v(91): truncated value with size 32 to match size of target (16) File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v Line: 91
Warning (10230): Verilog HDL assignment warning at uartTX.v(109): truncated value with size 32 to match size of target (16) File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v Line: 109
Warning (10230): Verilog HDL assignment warning at uartTX.v(119): truncated value with size 32 to match size of target (3) File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v Line: 119
Warning (10230): Verilog HDL assignment warning at uartTX.v(139): truncated value with size 32 to match size of target (16) File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v Line: 139
Info (12128): Elaborating entity "receiver" for hierarchy "receiver:r0" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v Line: 169
Info (12128): Elaborating entity "uart_rx" for hierarchy "receiver:r0|uart_rx:ur0" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/receiver.v Line: 29
Warning (10230): Verilog HDL assignment warning at uartrx.v(81): truncated value with size 32 to match size of target (8) File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v Line: 81
Warning (10230): Verilog HDL assignment warning at uartrx.v(92): truncated value with size 32 to match size of target (8) File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v Line: 92
Warning (10230): Verilog HDL assignment warning at uartrx.v(103): truncated value with size 32 to match size of target (3) File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v Line: 103
Warning (10230): Verilog HDL assignment warning at uartrx.v(121): truncated value with size 32 to match size of target (8) File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v Line: 121
Info (12128): Elaborating entity "carry_chain" for hierarchy "carry_chain:tp" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v Line: 174
Info (12128): Elaborating entity "primitive_carry_in" for hierarchy "carry_chain:tp|primitive_carry_in:mycarry_in" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v Line: 119
Error (14036): WYSIWYG LCELL COMB primitive "mycarryin" has illegal value for LUT_MASK parameter -- value must be 4-digit hexadecimal number or 16-digit binary number File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v Line: 84
Error (12152): Can't elaborate user hierarchy "carry_chain:tp|primitive_carry_in:mycarry_in" File: C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v Line: 119
Info (144001): Generated suppressed messages file C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-project/output_files/DE2-project.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 43 warnings
    Error: Peak virtual memory: 4822 megabytes
    Error: Processing ended: Thu Jun 22 14:06:09 2023
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/sca-djay/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-project/output_files/DE2-project.map.smsg.


