{"result": {"query": ":facetid:toc:\"db/conf/hipeac/hipeac2007.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "165.78"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "21", "@dc": "21", "@oc": "21", "@id": "40550066", "text": ":facetid:toc:db/conf/hipeac/hipeac2007.bht"}}, "hits": {"@total": "21", "@computed": "21", "@sent": "21", "@first": "0", "hit": [{"@score": "1", "@id": "5170727", "info": {"authors": {"author": [{"@pid": "90/2732", "text": "Major Bhadauria"}, {"@pid": "m/SallyAMcKee", "text": "Sally A. McKee"}, {"@pid": "00/505", "text": "Karan Singh"}, {"@pid": "99/123", "text": "Gary S. Tyson"}]}, "title": "Leveraging High Performance Data Cache Techniques to Save Power in Embedded Systems.", "venue": "HiPEAC", "pages": "23-37", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/BhadauriaMST07", "doi": "10.1007/978-3-540-69338-3_3", "ee": "https://doi.org/10.1007/978-3-540-69338-3_3", "url": "https://dblp.org/rec/conf/hipeac/BhadauriaMST07"}, "url": "URL#5170727"}, {"@score": "1", "@id": "5170728", "info": {"authors": {"author": [{"@pid": "18/4408", "text": "Weihaw Chuang"}, {"@pid": "27/3820", "text": "Satish Narayanasamy"}, {"@pid": "c/BradCalder", "text": "Brad Calder"}, {"@pid": "47/4244", "text": "Ranjit Jhala"}]}, "title": "Bounds Checking with Taint-Based Analysis.", "venue": "HiPEAC", "pages": "71-86", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/ChuangNCJ07", "doi": "10.1007/978-3-540-69338-3_6", "ee": "https://doi.org/10.1007/978-3-540-69338-3_6", "url": "https://dblp.org/rec/conf/hipeac/ChuangNCJ07"}, "url": "URL#5170728"}, {"@score": "1", "@id": "5170729", "info": {"authors": {"author": {"@pid": "91/1557", "text": "Thomas M. Conte"}}, "title": "Keynote: Insight, Not (Random) Numbers: An Embedded Perspective.", "venue": "HiPEAC", "pages": "3", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/Conte07", "doi": "10.1007/978-3-540-69338-3_1", "ee": "https://doi.org/10.1007/978-3-540-69338-3_1", "url": "https://dblp.org/rec/conf/hipeac/Conte07"}, "url": "URL#5170729"}, {"@score": "1", "@id": "5170730", "info": {"authors": {"author": [{"@pid": "22/3120", "text": "Paolo D&apos;Alberto"}, {"@pid": "37/6355", "text": "Markus P\u00fcschel"}, {"@pid": "53/6455", "text": "Franz Franchetti"}]}, "title": "Performance/Energy Optimization of DSP Transforms on the XScale Processor.", "venue": "HiPEAC", "pages": "201-214", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/DAlbertoPF07", "doi": "10.1007/978-3-540-69338-3_14", "ee": "https://doi.org/10.1007/978-3-540-69338-3_14", "url": "https://dblp.org/rec/conf/hipeac/DAlbertoPF07"}, "url": "URL#5170730"}, {"@score": "1", "@id": "5170731", "info": {"authors": {"author": [{"@pid": "61/2980", "text": "Grigori Fursin"}, {"@pid": "71/5538", "text": "John Cavazos"}, {"@pid": "07/521", "text": "Michael F. P. O&apos;Boyle"}, {"@pid": "35/1139", "text": "Olivier Temam"}]}, "title": "MiDataSets: Creating the Conditions for a More Realistic Evaluation of Iterative Optimization.", "venue": "HiPEAC", "pages": "245-260", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/FursinCOT07", "doi": "10.1007/978-3-540-69338-3_17", "ee": "https://doi.org/10.1007/978-3-540-69338-3_17", "url": "https://dblp.org/rec/conf/hipeac/FursinCOT07"}, "url": "URL#5170731"}, {"@score": "1", "@id": "5170732", "info": {"authors": {"author": [{"@pid": "42/1625", "text": "Apala Guha"}, {"@pid": "77/1117", "text": "Kim M. Hazelwood"}, {"@pid": "s/MaryLouSoffa", "text": "Mary Lou Soffa"}]}, "title": "Reducing Exit Stub Memory Consumption in Code Caches.", "venue": "HiPEAC", "pages": "87-101", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/GuhaHS07", "doi": "10.1007/978-3-540-69338-3_7", "ee": "https://doi.org/10.1007/978-3-540-69338-3_7", "url": "https://dblp.org/rec/conf/hipeac/GuhaHS07"}, "url": "URL#5170732"}, {"@score": "1", "@id": "5170733", "info": {"authors": {"author": [{"@pid": "48/4675", "text": "Klaas L. Hofstra"}, {"@pid": "03/5243", "text": "Sabih H. Gerez"}]}, "title": "Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms.", "venue": "HiPEAC", "pages": "215-226", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/HofstraG07", "doi": "10.1007/978-3-540-69338-3_15", "ee": "https://doi.org/10.1007/978-3-540-69338-3_15", "url": "https://dblp.org/rec/conf/hipeac/HofstraG07"}, "url": "URL#5170733"}, {"@score": "1", "@id": "5170734", "info": {"authors": {"author": [{"@pid": "27/221", "text": "Chunling Hu"}, {"@pid": "96/2151", "text": "Daniel A. Jim\u00e9nez"}, {"@pid": "19/6266", "text": "Ulrich Kremer"}]}, "title": "Efficient Program Power Behavior Characterization.", "venue": "HiPEAC", "pages": "183-197", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/HuJK07", "doi": "10.1007/978-3-540-69338-3_13", "ee": "https://doi.org/10.1007/978-3-540-69338-3_13", "url": "https://dblp.org/rec/conf/hipeac/HuJK07"}, "url": "URL#5170734"}, {"@score": "1", "@id": "5170735", "info": {"authors": {"author": [{"@pid": "62/267", "text": "Johnny Huynh"}, {"@pid": "a/JoseNelsonAmaral", "text": "Jos\u00e9 Nelson Amaral"}, {"@pid": "76/6143", "text": "Paul Berube"}, {"@pid": "70/4274", "text": "Sid Ahmed Ali Touati"}]}, "title": "Evaluation of Offset Assignment Heuristics.", "venue": "HiPEAC", "pages": "261-275", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/HuynhABT07", "doi": "10.1007/978-3-540-69338-3_18", "ee": "https://doi.org/10.1007/978-3-540-69338-3_18", "url": "https://dblp.org/rec/conf/hipeac/HuynhABT07"}, "url": "URL#5170735"}, {"@score": "1", "@id": "5170736", "info": {"authors": {"author": [{"@pid": "65/1103", "text": "Georgios Keramidas"}, {"@pid": "34/4253", "text": "Polychronis Xekalakis"}, {"@pid": "k/StefanosKaxiras", "text": "Stefanos Kaxiras"}]}, "title": "Applying Decay to Reduce Dynamic Power in Set-Associative Caches.", "venue": "HiPEAC", "pages": "38-53", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/KeramidasXK07", "doi": "10.1007/978-3-540-69338-3_4", "ee": "https://doi.org/10.1007/978-3-540-69338-3_4", "url": "https://dblp.org/rec/conf/hipeac/KeramidasXK07"}, "url": "URL#5170736"}, {"@score": "1", "@id": "5170737", "info": {"authors": {"author": [{"@pid": "13/1277", "text": "Simon Kluyskens"}, {"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}]}, "title": "Branch History Matching: Branch Predictor Warmup for Sampled Simulation.", "venue": "HiPEAC", "pages": "153-167", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/KluyskensE07", "doi": "10.1007/978-3-540-69338-3_11", "ee": "https://doi.org/10.1007/978-3-540-69338-3_11", "url": "https://dblp.org/rec/conf/hipeac/KluyskensE07"}, "url": "URL#5170737"}, {"@score": "1", "@id": "5170738", "info": {"authors": {"author": [{"@pid": "22/4693", "text": "Lixia Liu"}, {"@pid": "81/3637", "text": "Xiao-Feng Li"}, {"@pid": "c/MichaelKChen", "text": "Michael K. Chen"}, {"@pid": "j/RoyDzChingJu", "text": "Roy Dz-Ching Ju"}]}, "title": "A Throughput-Driven Task Creation and Mapping for Network Processors.", "venue": "HiPEAC", "pages": "227-241", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/LiuLCJ07", "doi": "10.1007/978-3-540-69338-3_16", "ee": "https://doi.org/10.1007/978-3-540-69338-3_16", "url": "https://dblp.org/rec/conf/hipeac/LiuLCJ07"}, "url": "URL#5170738"}, {"@score": "1", "@id": "5170739", "info": {"authors": {"author": [{"@pid": "90/4032", "text": "Sonia L\u00f3pez"}, {"@pid": "d/StevenGDropsho", "text": "Steve Dropsho"}, {"@pid": "44/1649", "text": "David H. Albonesi"}, {"@pid": "79/4873", "text": "Oscar Garnica"}, {"@pid": "49/4412", "text": "Juan Lanchares"}]}, "title": "Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches.", "venue": "HiPEAC", "pages": "136-150", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/LopezDAGL07", "doi": "10.1007/978-3-540-69338-3_10", "ee": "https://doi.org/10.1007/978-3-540-69338-3_10", "url": "https://dblp.org/rec/conf/hipeac/LopezDAGL07"}, "url": "URL#5170739"}, {"@score": "1", "@id": "5170740", "info": {"authors": {"author": [{"@pid": "24/1972", "text": "Vijay Nagarajan"}, {"@pid": "g/RajivGupta", "text": "Rajiv Gupta 0001"}, {"@pid": "70/4957", "text": "Arvind Krishnaswamy"}]}, "title": "Compiler-Assisted Memory Encryption for Embedded Processors.", "venue": "HiPEAC", "pages": "7-22", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/NagarajanGK07", "doi": "10.1007/978-3-540-69338-3_2", "ee": "https://doi.org/10.1007/978-3-540-69338-3_2", "url": "https://dblp.org/rec/conf/hipeac/NagarajanGK07"}, "url": "URL#5170740"}, {"@score": "1", "@id": "5170741", "info": {"authors": {"author": [{"@pid": "07/6882", "text": "Mazen A. R. Saghir"}, {"@pid": "10/1889", "text": "Mohamad El-Majzoub"}, {"@pid": "43/6437", "text": "Patrick Akl"}]}, "title": "Customizing the Datapath and ISA of Soft VLIW Processors.", "venue": "HiPEAC", "pages": "276-290", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/SaghirEA07", "doi": "10.1007/978-3-540-69338-3_19", "ee": "https://doi.org/10.1007/978-3-540-69338-3_19", "url": "https://dblp.org/rec/conf/hipeac/SaghirEA07"}, "url": "URL#5170741"}, {"@score": "1", "@id": "5170742", "info": {"authors": {"author": [{"@pid": "72/4861", "text": "Phillip Stanley-Marbell"}, {"@pid": "59/2715", "text": "Diana Marculescu"}]}, "title": "Sunflower :  Full-System, Embedded Microarchitecture Evaluation.", "venue": "HiPEAC", "pages": "168-182", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/Stanley-MarbellM07", "doi": "10.1007/978-3-540-69338-3_12", "ee": "https://doi.org/10.1007/978-3-540-69338-3_12", "url": "https://dblp.org/rec/conf/hipeac/Stanley-MarbellM07"}, "url": "URL#5170742"}, {"@score": "1", "@id": "5170743", "info": {"authors": {"author": [{"@pid": "34/1350", "text": "Hans Vandierendonck"}, {"@pid": "08/6044", "text": "Andr\u00e9 Seznec"}]}, "title": "Fetch Gating Control Through Speculative Instruction Window Weighting.", "venue": "HiPEAC", "pages": "120-135", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/VandierendonckS07", "doi": "10.1007/978-3-540-69338-3_9", "ee": "https://doi.org/10.1007/978-3-540-69338-3_9", "url": "https://dblp.org/rec/conf/hipeac/VandierendonckS07"}, "url": "URL#5170743"}, {"@score": "1", "@id": "5170744", "info": {"authors": {"author": [{"@pid": "08/6303", "text": "I-Wei Wu"}, {"@pid": "26/5079", "text": "Shih-Chia Huang"}, {"@pid": "70/4576", "text": "Chung-Ping Chung"}, {"@pid": "79/277", "text": "Jean Jyh-Jiun Shann"}]}, "title": "Instruction Set Extension Generation with Considering Physical Constraints.", "venue": "HiPEAC", "pages": "291-305", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/WuHCS07", "doi": "10.1007/978-3-540-69338-3_20", "ee": "https://doi.org/10.1007/978-3-540-69338-3_20", "url": "https://dblp.org/rec/conf/hipeac/WuHCS07"}, "url": "URL#5170744"}, {"@score": "1", "@id": "5170745", "info": {"authors": {"author": [{"@pid": "89/5901-8", "text": "Jun Yan 0008"}, {"@pid": "z/WeiZhang2", "text": "Wei Zhang 0002"}]}, "title": "Virtual Registers: Reducing Register Pressure Without Enlarging the Register File.", "venue": "HiPEAC", "pages": "57-70", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/YanZ07", "doi": "10.1007/978-3-540-69338-3_5", "ee": "https://doi.org/10.1007/978-3-540-69338-3_5", "url": "https://dblp.org/rec/conf/hipeac/YanZ07"}, "url": "URL#5170745"}, {"@score": "1", "@id": "5170746", "info": {"authors": {"author": [{"@pid": "71/192", "text": "Chang-Ching Yeh"}, {"@pid": "33/5698", "text": "Kuei-Chung Chang"}, {"@pid": "90/6680", "text": "Tien-Fu Chen"}, {"@pid": "y/ChingweiYeh", "text": "Chingwei Yeh"}]}, "title": "Reducing Branch Misprediction Penalties Via Adaptive Pipeline Scaling.", "venue": "HiPEAC", "pages": "105-119", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/YehCCY07", "doi": "10.1007/978-3-540-69338-3_8", "ee": "https://doi.org/10.1007/978-3-540-69338-3_8", "url": "https://dblp.org/rec/conf/hipeac/YehCCY07"}, "url": "URL#5170746"}, {"@score": "1", "@id": "5243176", "info": {"authors": {"author": [{"@pid": "b/KoenraadDeBosschere", "text": "Koen De Bosschere"}, {"@pid": "k/DavidRKaeli", "text": "David R. Kaeli"}, {"@pid": "48/2905", "text": "Per Stenstr\u00f6m"}, {"@pid": "83/6922", "text": "David B. Whalley"}, {"@pid": "u/TheoUngerer", "text": "Theo Ungerer"}]}, "title": "High Performance Embedded Architectures and Compilers, Second International Conference, HiPEAC 2007, Ghent, Belgium, January 28-30, 2007, Proceedings", "venue": ["HiPEAC", "Lecture Notes in Computer Science"], "volume": "4367", "publisher": "Springer", "year": "2007", "type": "Editorship", "key": "conf/hipeac/2007", "doi": "10.1007/978-3-540-69338-3", "ee": "https://doi.org/10.1007/978-3-540-69338-3", "url": "https://dblp.org/rec/conf/hipeac/2007"}, "url": "URL#5243176"}]}}}