
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse Md5Core.v
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined" "*.svh"]] 
# }
# synth_design -top Md5Core \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top Md5Core -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26103
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.871 ; gain = 0.000 ; free physical = 264034 ; free virtual = 439319
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Md5Core' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined/Md5Core.v:54]
INFO: [Synth 8-6155] done synthesizing module 'Md5Core' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined/Md5Core.v:54]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.871 ; gain = 0.000 ; free physical = 263547 ; free virtual = 438833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.871 ; gain = 0.000 ; free physical = 264285 ; free virtual = 439571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2725.746 ; gain = 7.875 ; free physical = 264284 ; free virtual = 439570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 264193 ; free virtual = 439480
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 64    
	   2 Input   32 Bit       Adders := 64    
+---XORs : 
	   3 Input     32 Bit         XORs := 16    
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 1144  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 263663 ; free virtual = 439001
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 263647 ; free virtual = 438976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5801] Static shift register (width=64,length=18) is implemented as 4 RAMB18E1 cells. [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined/Md5Core.v:370]
INFO: [Synth 8-5801] Static shift register (width=128,length=15) is implemented as 8 RAMB18E1 cells. [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined/Md5Core.v:462]
INFO: [Synth 8-5801] Static shift register (width=96,length=19) is implemented as 6 RAMB18E1 cells. [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined/Md5Core.v:450]
INFO: [Synth 8-5801] Static shift register (width=96,length=19) is implemented as 6 RAMB18E1 cells. [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined/Md5Core.v:306]
INFO: [Synth 8-5801] Static shift register (width=128,length=11) is implemented as 8 RAMB18E1 cells. [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined/Md5Core.v:282]
INFO: [Synth 8-5801] Static shift register (width=160,length=15) is implemented as 9 RAMB18E1 cells. [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined/Md5Core.v:326]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 263715 ; free virtual = 439041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 265029 ; free virtual = 440355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 265037 ; free virtual = 440363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 265064 ; free virtual = 440390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 265064 ; free virtual = 440390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 265064 ; free virtual = 440390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 265065 ; free virtual = 440390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Md5Core     | w38_reg[7][31]  | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w40_reg[13][31] | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w45_reg[12][31] | 14     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w44_reg[9][31]  | 20     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|Md5Core     | w48_reg[0][31]  | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w49_reg[7][31]  | 11     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w53_reg[3][31]  | 11     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w52_reg[12][31] | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w56_reg[8][31]  | 23     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|Md5Core     | w46_reg[15][31] | 24     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|Md5Core     | w57_reg[15][31] | 11     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w60_reg[4][31]  | 23     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|Md5Core     | w34_reg[11][31] | 16     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w32_reg[5][31]  | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w61_reg[11][31] | 27     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|Md5Core     | w35_reg[14][31] | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w63_reg[9][31]  | 19     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|Md5Core     | w36_reg[1][31]  | 20     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|Md5Core     | w37_reg[4][31]  | 14     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w8_reg[8][31]   | 8      | 32    | NO           | YES                | YES               | 32     | 0       | 
|Md5Core     | w33_reg[8][31]  | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w29_reg[2][31]  | 27     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|Md5Core     | w26_reg[3][31]  | 23     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|Md5Core     | w41_reg[0][31]  | 22     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|Md5Core     | w42_reg[3][31]  | 16     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w6_reg[6][31]   | 6      | 32    | NO           | YES                | YES               | 32     | 0       | 
|Md5Core     | w43_reg[6][31]  | 26     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|Md5Core     | w12_reg[12][31] | 12     | 32    | NO           | YES                | YES               | 32     | 0       | 
|Md5Core     | w31_reg[12][31] | 19     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|Md5Core     | w7_reg[7][31]   | 7      | 32    | NO           | YES                | YES               | 32     | 0       | 
|Md5Core     | w30_reg[7][31]  | 23     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|Md5Core     | w13_reg[13][31] | 13     | 32    | NO           | YES                | YES               | 32     | 0       | 
|Md5Core     | w14_reg[14][31] | 14     | 32    | NO           | YES                | YES               | 32     | 0       | 
|Md5Core     | w9_reg[9][31]   | 9      | 32    | NO           | YES                | YES               | 32     | 0       | 
|Md5Core     | w22_reg[15][31] | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|Md5Core     | w10_reg[10][31] | 10     | 32    | NO           | YES                | YES               | 32     | 0       | 
|Md5Core     | w5_reg[5][31]   | 5      | 32    | NO           | YES                | YES               | 32     | 0       | 
|Md5Core     | w18_reg[11][31] | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1024|
|3     |LUT1     |    12|
|4     |LUT2     |  2131|
|5     |LUT3     |  1214|
|6     |LUT4     |  1668|
|7     |LUT5     |  2275|
|8     |LUT6     |  1463|
|9     |MUXCY_L  |    21|
|10    |RAMB18E1 |    41|
|11    |SRL16E   |   800|
|12    |SRLC32E  |   416|
|13    |FDRE     | 10043|
|14    |IBUF     |   641|
|15    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 21878|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 265059 ; free virtual = 440382
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 265059 ; free virtual = 440382
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2725.754 ; gain = 7.883 ; free physical = 265052 ; free virtual = 440375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2725.754 ; gain = 0.000 ; free physical = 265131 ; free virtual = 440454
INFO: [Netlist 29-17] Analyzing 1086 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Md5Core' is not ideal for floorplanning, since the cellview 'Md5Core' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2725.754 ; gain = 0.000 ; free physical = 265007 ; free virtual = 440329
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances

Synth Design complete, checksum: ad8edeeb
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:09 . Memory (MB): peak = 2725.754 ; gain = 8.012 ; free physical = 265170 ; free virtual = 440493
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined/util_temp_Md5Core_vivado_synth.log
# report_timing_summary -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined/timing_temp_Md5Core_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2956.562 ; gain = 230.809 ; free physical = 263192 ; free virtual = 438541
# report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined/power_temp_Md5Core_vivado_synth.log
Command: report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/md5_pipelined/power_temp_Md5Core_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Aug 31 23:30:01 2022...
real 112.77
user 104.87
sys 9.98
