

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Fri Nov 30 12:07:16 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobellab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.81|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  53967659|  53967659|  53967659|  53967659|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+----------+
        |                   |        |  Latency  |  Interval | Pipeline |
        |      Instance     | Module | min | max | min | max |   Type   |
        +-------------------+--------+-----+-----+-----+-----+----------+
        |grp_getVal_fu_444  |getVal  |    2|    2|    1|    1| function |
        +-------------------+--------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                               |       Latency       | Iteration|  Initiation Interval  |   Trip  |          |
        |           Loop Name           |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- OperatorLines_OperatorRows1  |  51888016|  51888016|        42|         25|         25|  2075520|    yes   |
        |- ZerosFirstRow                |      1920|      1920|         2|          1|          1|     1920|    yes   |
        |- ZerosLastRow                 |      1920|      1920|         2|          1|          1|     1920|    yes   |
        |- ZerosFirstLine               |      1086|      1086|         8|          1|          1|     1080|    yes   |
        |- ZerosLastLine                |      1086|      1086|         8|          1|          1|     1080|    yes   |
        |- IMG                          |   2073601|   2073601|         3|          1|          1|  2073600|    yes   |
        +-------------------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1646|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|    1155|   1463|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    735|
|Register         |        0|      -|    1218|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      0|    2373|   3908|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|       2|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |grp_getVal_fu_444              |getVal                       |        0|      0|   19|  135|
    |sobel_filter_AXILiteS_s_axi_U  |sobel_filter_AXILiteS_s_axi  |        0|      0|  112|  168|
    |sobel_filter_gmem0_m_axi_U     |sobel_filter_gmem0_m_axi     |        2|      0|  512|  580|
    |sobel_filter_gmem1_m_axi_U     |sobel_filter_gmem1_m_axi     |        2|      0|  512|  580|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        4|      0| 1155| 1463|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |superCache_U  |sobel_filter_supebkb  |        4|  0|   0|  7680|    8|     1|        61440|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |        4|  0|   0|  7680|    8|     1|        61440|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_458_p2                       |     +    |      0|  0|  30|          23|          23|
    |grp_fu_462_p2                       |     +    |      0|  0|  30|          23|          23|
    |grp_fu_466_p2                       |     +    |      0|  0|  19|          14|          14|
    |i_1_fu_1427_p2                      |     +    |      0|  0|  13|          11|           1|
    |i_2_fu_1454_p2                      |     +    |      0|  0|  23|          16|           1|
    |i_3_fu_1475_p2                      |     +    |      0|  0|  28|          21|          11|
    |i_4_fu_1506_p2                      |     +    |      0|  0|  28|          21|          11|
    |i_5_fu_1538_p2                      |     +    |      0|  0|  28|          21|           1|
    |i_s_fu_661_p2                       |     +    |      0|  0|  13|           1|          11|
    |indvar_flatten_next_fu_641_p2       |     +    |      0|  0|  28|           1|          21|
    |inter_pix2_sum6_fu_927_p2           |     +    |      0|  0|  41|          34|          34|
    |inter_pix2_sum_fu_881_p2            |     +    |      0|  0|  41|          34|          34|
    |j_1_fu_951_p2                       |     +    |      0|  0|  13|          11|           1|
    |out_pix4_sum1_fu_1470_p2            |     +    |      0|  0|  38|          31|          31|
    |out_pix4_sum2_fu_1501_p2            |     +    |      0|  0|  38|          31|          31|
    |out_pix4_sum5_fu_904_p2             |     +    |      0|  0|  40|          33|          33|
    |out_pix4_sum8_fu_1433_p2            |     +    |      0|  0|  38|          31|          21|
    |out_pix4_sum_fu_858_p2              |     +    |      0|  0|  40|          33|          33|
    |tmp13_fu_1002_p2                    |     +    |      0|  0|  15|           9|           9|
    |tmp8_fu_1143_p2                     |     +    |      0|  0|  15|           9|           9|
    |tmp_15_fu_946_p2                    |     +    |      0|  0|  19|          14|          14|
    |tmp_28_fu_1371_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_37_fu_1336_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_38_fu_1184_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_59_fu_1149_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_mid2_fu_839_p2                  |     +    |      0|  0|  30|          13|          23|
    |x_weight_127_2_fu_1252_p2           |     +    |      0|  0|  11|          11|          11|
    |x_weight_1_1_2_fu_1030_p2           |     +    |      0|  0|  11|          11|          11|
    |x_weight_1_2_2_fu_1088_p2           |     +    |      0|  0|  13|          11|          11|
    |x_weight_2_2_fu_1310_p2             |     +    |      0|  0|  13|          11|          11|
    |y_weight_130_2_fu_1260_p2           |     +    |      0|  0|  14|          10|          10|
    |y_weight_1_1_2_fu_1038_p2           |     +    |      0|  0|  14|          10|          10|
    |tmp_2_fu_545_p2                     |     -    |      0|  0|  30|          23|          23|
    |tmp_2_mid1_fu_709_p2                |     -    |      0|  0|  30|          23|          23|
    |tmp_40_fu_1341_p2                   |     -    |      0|  0|  15|           1|           8|
    |tmp_45_fu_1359_p2                   |     -    |      0|  0|  15|           1|           8|
    |tmp_62_fu_1154_p2                   |     -    |      0|  0|  15|           1|           8|
    |tmp_65_fu_1172_p2                   |     -    |      0|  0|  15|           1|           8|
    |tmp_6_fu_593_p2                     |     -    |      0|  0|  19|          14|          14|
    |tmp_6_mid1_fu_773_p2                |     -    |      0|  0|  19|          14|          14|
    |tmp_9_fu_629_p2                     |     -    |      0|  0|  19|          14|          14|
    |tmp_9_mid1_fu_817_p2                |     -    |      0|  0|  19|          14|          14|
    |x_weight_0_2_fu_1116_p2             |     -    |      0|  0|  15|           9|           9|
    |x_weight_127_1_fu_1137_p2           |     -    |      0|  0|  13|          11|          11|
    |x_weight_1_0_2_fu_975_p2            |     -    |      0|  0|  15|           9|           9|
    |x_weight_1_1_1_fu_996_p2            |     -    |      0|  0|  13|          11|          11|
    |x_weight_1_2_fu_1051_p2             |     -    |      0|  0|  11|          11|          11|
    |x_weight_2_fu_1273_p2               |     -    |      0|  0|  11|          11|          11|
    |y_weight_1_2_1_fu_1074_p2           |     -    |      0|  0|  11|          11|          11|
    |y_weight_1_2_2_fu_1094_p2           |     -    |      0|  0|  11|          11|          11|
    |y_weight_1_2_fu_1057_p2             |     -    |      0|  0|  13|          11|          11|
    |y_weight_2_1_fu_1296_p2             |     -    |      0|  0|  11|          11|          11|
    |y_weight_2_2_fu_1316_p2             |     -    |      0|  0|  11|          11|          11|
    |y_weight_2_fu_1279_p2               |     -    |      0|  0|  13|          11|          11|
    |ap_block_pp0_stage10_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state36_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state38_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state42_pp0_stage15_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state43_pp0_stage16_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state46_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state53_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state60_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state61_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state66_pp3_stage0_iter7   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state69_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state70_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state75_pp4_stage0_iter7   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state84_pp5_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state85_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1875                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1898                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1967                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1993                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_3080                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_3097                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op195_readreq_state4   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op196_readreq_state4   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op222_call_state12     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op259_call_state27     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op260_call_state27     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op261_call_state28     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op262_call_state28     |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_563_p2                   |    and   |      0|  0|   2|           1|           1|
    |or_cond_mid1_fu_735_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_1532_p2                |   icmp   |      0|  0|  18|          21|          16|
    |exitcond2_fu_1448_p2                |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_flatten_fu_635_p2          |   icmp   |      0|  0|  18|          21|          16|
    |tmp_10_fu_1421_p2                   |   icmp   |      0|  0|  13|          11|           9|
    |tmp_1_fu_515_p2                     |   icmp   |      0|  0|  13|          11|           2|
    |tmp_1_mid1_fu_671_p2                |   icmp   |      0|  0|  13|          11|           2|
    |tmp_20_fu_1460_p2                   |   icmp   |      0|  0|  18|          21|          16|
    |tmp_22_fu_1322_p2                   |   icmp   |      0|  0|  13|          11|           1|
    |tmp_25_fu_1354_p2                   |   icmp   |      0|  0|  13|          11|           1|
    |tmp_29_fu_1383_p2                   |   icmp   |      0|  0|  11|           8|           6|
    |tmp_31_fu_1491_p2                   |   icmp   |      0|  0|  18|          21|          16|
    |tmp_32_fu_1100_p2                   |   icmp   |      0|  0|  13|          11|           1|
    |tmp_35_fu_1167_p2                   |   icmp   |      0|  0|  13|          11|           1|
    |tmp_39_fu_1196_p2                   |   icmp   |      0|  0|  11|           8|           6|
    |tmp_3_fu_551_p2                     |   icmp   |      0|  0|  13|          11|           2|
    |tmp_3_mid1_fu_723_p2                |   icmp   |      0|  0|  13|          11|           2|
    |tmp_43_fu_1389_p2                   |   icmp   |      0|  0|  11|           8|           8|
    |tmp_44_fu_1202_p2                   |   icmp   |      0|  0|  11|           8|           8|
    |tmp_4_fu_557_p2                     |   icmp   |      0|  0|  13|          11|          11|
    |tmp_4_mid1_fu_729_p2                |   icmp   |      0|  0|  13|          11|          11|
    |tmp_s_fu_647_p2                     |   icmp   |      0|  0|  13|          11|           9|
    |ap_block_pp0_stage9_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage9_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state37_io                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_io                  |    or    |      0|  0|   2|           1|           1|
    |tmp_49_fu_1403_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_67_fu_1216_p2                   |    or    |      0|  0|   2|           1|           1|
    |edge_val_1_i1_fu_1409_p3            |  select  |      0|  0|   8|           1|           8|
    |edge_val_1_i_fu_1222_p3             |  select  |      0|  0|   8|           1|           8|
    |i_mid2_fu_831_p3                    |  select  |      0|  0|  11|           1|          11|
    |j_mid2_fu_653_p3                    |  select  |      0|  0|  11|           1|           1|
    |or_cond_mid2_fu_741_p3              |  select  |      0|  0|   2|           1|           1|
    |p_i1_fu_1395_p3                     |  select  |      0|  0|   2|           1|           2|
    |p_i_fu_1208_p3                      |  select  |      0|  0|   2|           1|           2|
    |tmp_1_mid2_fu_677_p3                |  select  |      0|  0|   2|           1|           1|
    |tmp_2_mid2_fu_715_p3                |  select  |      0|  0|  23|           1|          23|
    |tmp_41_fu_1347_p3                   |  select  |      0|  0|   8|           1|           8|
    |tmp_46_fu_1364_p3                   |  select  |      0|  0|   8|           1|           8|
    |tmp_63_fu_1160_p3                   |  select  |      0|  0|   8|           1|           8|
    |tmp_66_fu_1177_p3                   |  select  |      0|  0|   8|           1|           8|
    |tmp_6_mid2_fu_779_p3                |  select  |      0|  0|  14|           1|          14|
    |tmp_9_mid2_fu_823_p3                |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1             |    xor   |      0|  0|   2|           2|           1|
    |edge_val_1_fu_1190_p2               |    xor   |      0|  0|   8|           8|           2|
    |edge_val_fu_1377_p2                 |    xor   |      0|  0|   8|           8|           2|
    |tmp_7_cast_fu_599_p2                |    xor   |      0|  0|   3|           2|           3|
    |tmp_7_cast_mid1_fu_787_p2           |    xor   |      0|  0|   3|           2|           3|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|1646|        1131|        1102|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  241|         56|    1|         56|
    |ap_enable_reg_pp0_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter7                  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter7                  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2                  |    9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_371_p4               |    9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_360_p4  |    9|          2|   21|         42|
    |ap_phi_mux_j_phi_fu_382_p4               |    9|          2|   11|         22|
    |ap_sig_ioackin_gmem0_ARREADY             |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem1_ARREADY             |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem1_AWREADY             |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem1_WREADY              |    9|          2|    1|          2|
    |gmem0_ARADDR                             |   15|          3|   32|         96|
    |gmem0_blk_n_AR                           |    9|          2|    1|          2|
    |gmem0_blk_n_R                            |    9|          2|    1|          2|
    |gmem1_AWADDR                             |   41|          8|   32|        256|
    |gmem1_AWLEN                              |   21|          4|   32|        128|
    |gmem1_WDATA                              |   27|          5|   32|        160|
    |gmem1_blk_n_AR                           |    9|          2|    1|          2|
    |gmem1_blk_n_AW                           |    9|          2|    1|          2|
    |gmem1_blk_n_B                            |    9|          2|    1|          2|
    |gmem1_blk_n_R                            |    9|          2|    1|          2|
    |gmem1_blk_n_W                            |    9|          2|    1|          2|
    |grp_getVal_fu_444_xDiff                  |   21|          4|    2|          8|
    |grp_getVal_fu_444_yDiff                  |   21|          4|    2|          8|
    |i1_reg_389                               |    9|          2|   11|         22|
    |i2_reg_400                               |    9|          2|   16|         32|
    |i3_reg_411                               |    9|          2|   21|         42|
    |i4_reg_422                               |    9|          2|   21|         42|
    |i5_reg_433                               |    9|          2|   21|         42|
    |i_reg_367                                |    9|          2|   11|         22|
    |indvar_flatten_reg_356                   |    9|          2|   21|         42|
    |j_reg_378                                |    9|          2|   11|         22|
    |superCache_address0                      |   21|          4|   13|         52|
    |superCache_ce0                           |   15|          3|    1|          3|
    |superCache_d0                            |   15|          3|    8|         24|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  735|        159|  351|       1186|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  55|   0|   55|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2              |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem0_ARREADY         |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem1_ARREADY         |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem1_AWREADY         |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem1_WREADY          |   1|   0|    1|          0|
    |edge_val_1_i1_reg_1813               |   8|   0|    8|          0|
    |edge_val_1_i_reg_1787                |   8|   0|    8|          0|
    |exitcond1_reg_1894                   |   1|   0|    1|          0|
    |exitcond1_reg_1894_pp5_iter1_reg     |   1|   0|    1|          0|
    |exitcond2_reg_1838                   |   1|   0|    1|          0|
    |exitcond_flatten_reg_1587            |   1|   0|    1|          0|
    |gmem0_addr_1_read_reg_1661           |   8|   0|    8|          0|
    |gmem0_addr_1_reg_1638                |  32|   0|   32|          0|
    |gmem0_addr_read_reg_1671             |   8|   0|    8|          0|
    |gmem0_addr_reg_1655                  |  32|   0|   32|          0|
    |gmem1_addr_2_reg_1644                |  32|   0|   32|          0|
    |gmem1_addr_2_reg_1644_pp0_iter1_reg  |  32|   0|   32|          0|
    |gmem1_addr_3_reg_1632                |  32|   0|   32|          0|
    |gmem1_addr_3_reg_1632_pp0_iter1_reg  |  32|   0|   32|          0|
    |gmem1_addr_6_reg_1887                |  30|   0|   32|          2|
    |gmem1_addr_reg_1575                  |  30|   0|   32|          2|
    |grp_getVal_fu_444_ap_start_reg       |   1|   0|    1|          0|
    |i1_reg_389                           |  11|   0|   11|          0|
    |i2_reg_400                           |  16|   0|   16|          0|
    |i3_reg_411                           |  21|   0|   21|          0|
    |i4_reg_422                           |  21|   0|   21|          0|
    |i5_reg_433                           |  21|   0|   21|          0|
    |i_mid2_reg_1627                      |  11|   0|   11|          0|
    |i_reg_367                            |  11|   0|   11|          0|
    |indvar_flatten_next_reg_1591         |  21|   0|   21|          0|
    |indvar_flatten_reg_356               |  21|   0|   21|          0|
    |j_1_reg_1676                         |  11|   0|   11|          0|
    |j_mid2_reg_1596                      |  11|   0|   11|          0|
    |j_reg_378                            |  11|   0|   11|          0|
    |or_cond_mid2_reg_1613                |   1|   0|    1|          0|
    |or_cond_mid2_reg_1613_pp0_iter1_reg  |   1|   0|    1|          0|
    |out_pix3_reg_1557                    |  30|   0|   30|          0|
    |out_pix4_sum1_reg_1851               |  31|   0|   31|          0|
    |out_pix4_sum2_reg_1871               |  31|   0|   31|          0|
    |out_pix4_sum8_reg_1827               |  31|   0|   31|          0|
    |reg_470                              |  14|   0|   14|          0|
    |reg_475                              |   8|   0|    8|          0|
    |tmp13_reg_1751                       |   9|   0|    9|          0|
    |tmp8_reg_1782                        |   9|   0|    9|          0|
    |tmp_10_reg_1818                      |   1|   0|    1|          0|
    |tmp_13_cast_reg_1650                 |  32|   0|   32|          0|
    |tmp_15_reg_1666                      |  14|   0|   14|          0|
    |tmp_17_reg_1681                      |   8|   0|    8|          0|
    |tmp_18_reg_1691                      |   8|   0|    8|          0|
    |tmp_19_reg_1701                      |   8|   0|    8|          0|
    |tmp_1_mid2_reg_1603                  |   1|   0|    1|          0|
    |tmp_1_mid2_reg_1603_pp0_iter1_reg    |   1|   0|    1|          0|
    |tmp_20_reg_1847                      |   1|   0|    1|          0|
    |tmp_21_reg_1711                      |   8|   0|    8|          0|
    |tmp_22_reg_1802                      |   1|   0|    1|          0|
    |tmp_23_reg_1721                      |   8|   0|    8|          0|
    |tmp_24_reg_1731                      |   8|   0|    8|          0|
    |tmp_27_reg_1741                      |   8|   0|    8|          0|
    |tmp_2_mid2_reg_1607                  |  16|   0|   23|          7|
    |tmp_31_reg_1867                      |   1|   0|    1|          0|
    |tmp_32_reg_1766                      |   1|   0|    1|          0|
    |tmp_36_reg_1792                      |   8|   0|    8|          0|
    |tmp_42_reg_1807                      |   8|   0|    8|          0|
    |tmp_51_reg_1686                      |   8|   0|    8|          0|
    |tmp_52_reg_1696                      |   8|   0|    8|          0|
    |tmp_53_reg_1706                      |   8|   0|    8|          0|
    |tmp_54_reg_1716                      |   8|   0|    8|          0|
    |tmp_55_reg_1726                      |   8|   0|    8|          0|
    |tmp_56_reg_1736                      |   8|   0|    8|          0|
    |tmp_58_reg_1756                      |   8|   0|    8|          0|
    |tmp_5_cast_reg_1581                  |  34|   0|   34|          0|
    |tmp_64_reg_1771                      |   8|   0|    8|          0|
    |tmp_6_mid2_reg_1617                  |   7|   0|   14|          7|
    |tmp_9_mid2_reg_1622                  |   7|   0|   14|          7|
    |tmp_cast1_reg_1562                   |  30|   0|   31|          1|
    |tmp_cast_reg_1569                    |  30|   0|   33|          3|
    |val_reg_1903                         |   8|   0|    8|          0|
    |x_weight_127_1_reg_1777              |  11|   0|   11|          0|
    |x_weight_1_1_1_reg_1746              |  11|   0|   11|          0|
    |y_weight_1_2_2_reg_1761              |  11|   0|   11|          0|
    |y_weight_2_2_reg_1797                |  11|   0|   11|          0|
    |tmp_20_reg_1847                      |  64|  32|    1|          0|
    |tmp_31_reg_1867                      |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1218|  64| 1121|         29|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|interrupt               | out |    1| ap_ctrl_hs | sobel_filter | return value |
|m_axi_gmem0_AWVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR      | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN       | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK      | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE     | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA       | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID         | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR      | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN       | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK      | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE     | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA       |  in |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID         |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP       |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP       |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID         |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR      | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN       | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK      | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE     | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA       | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID         | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR      | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN       | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK      | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE     | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA       |  in |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST       |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID         |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER       |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP       |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP       |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID         |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER       |  in |    1|    m_axi   |     gmem1    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

