// Seed: 1501626984
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
  reg id_4;
  reg id_5, id_6, id_7;
  always @(posedge id_5) begin
    if (1) begin
      SystemTFIdentifier(id_7, id_4);
      if (1) id_5 <= id_7;
    end else if (1)
      if ("")
        if (id_2) id_7 <= id_4;
        else id_3 <= #1 SystemTFIdentifier;
      else id_6 = id_6;
    else if (1'b0) begin
      id_3 <= 1;
      id_4 <= 1'b0;
      id_3 = id_4 ^ 1;
    end else begin
      id_3 <= id_4;
    end
  end
endmodule
