TimeQuest Timing Analyzer report for problem1_19101196
Mon Oct 18 22:21:51 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width
 10. Propagation Delay
 11. Minimum Propagation Delay
 12. Fast Model Setup Summary
 13. Fast Model Hold Summary
 14. Fast Model Recovery Summary
 15. Fast Model Removal Summary
 16. Fast Model Minimum Pulse Width
 17. Propagation Delay
 18. Minimum Propagation Delay
 19. Multicorner Timing Analysis Summary
 20. Progagation Delay
 21. Minimum Progagation Delay
 22. Clock Transfers
 23. Report TCCS
 24. Report RSKM
 25. Unconstrained Paths
 26. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                    ;
+--------------------+-------------------------------------------------+
; Quartus II Version ; Version 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name      ; problem1_19101196                               ;
; Device Family      ; Stratix II                                      ;
; Device Name        ; EP2S15F484C3                                    ;
; Timing Models      ; Final                                           ;
; Delay Model        ; Combined                                        ;
; Rise/Fall Delays   ; Unavailable                                     ;
+--------------------+-------------------------------------------------+


----------
; Clocks ;
----------
No clocks to report.


---------------------------
; Slow Model Fmax Summary ;
---------------------------
No paths to report.


----------------------------
; Slow Model Setup Summary ;
----------------------------
No paths to report.


---------------------------
; Slow Model Hold Summary ;
---------------------------
No paths to report.


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


----------------------------------
; Slow Model Minimum Pulse Width ;
----------------------------------
Nothing to report.


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; a          ; y           ; 7.127 ; 7.127 ; 7.127 ; 7.127 ;
; b          ; y           ; 7.262 ; 7.262 ; 7.262 ; 7.262 ;
; c          ; y           ; 8.119 ; 8.119 ; 8.119 ; 8.119 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; a          ; y           ; 7.127 ; 7.127 ; 7.127 ; 7.127 ;
; b          ; y           ; 7.262 ; 7.262 ; 7.262 ; 7.262 ;
; c          ; y           ; 8.119 ; 8.119 ; 8.119 ; 8.119 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------
; Fast Model Setup Summary ;
----------------------------
No paths to report.


---------------------------
; Fast Model Hold Summary ;
---------------------------
No paths to report.


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


----------------------------------
; Fast Model Minimum Pulse Width ;
----------------------------------
Nothing to report.


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; a          ; y           ; 4.153 ; 4.153 ; 4.153 ; 4.153 ;
; b          ; y           ; 4.209 ; 4.209 ; 4.209 ; 4.209 ;
; c          ; y           ; 4.794 ; 4.794 ; 4.794 ; 4.794 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; a          ; y           ; 4.153 ; 4.153 ; 4.153 ; 4.153 ;
; b          ; y           ; 4.209 ; 4.209 ; 4.209 ; 4.209 ;
; c          ; y           ; 4.794 ; 4.794 ; 4.794 ; 4.794 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                        ;
+------------------+-------+------+----------+---------+---------------------+
; Clock            ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+------+----------+---------+---------------------+
; Worst-case Slack ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; 0.0                 ;
; Design-wide TNS  ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; N/A                 ;
+------------------+-------+------+----------+---------+---------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; a          ; y           ; 7.127 ; 7.127 ; 7.127 ; 7.127 ;
; b          ; y           ; 7.262 ; 7.262 ; 7.262 ; 7.262 ;
; c          ; y           ; 8.119 ; 8.119 ; 8.119 ; 8.119 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; a          ; y           ; 4.153 ; 4.153 ; 4.153 ; 4.153 ;
; b          ; y           ; 4.209 ; 4.209 ; 4.209 ; 4.209 ;
; c          ; y           ; 4.794 ; 4.794 ; 4.794 ; 4.794 ;
+------------+-------------+-------+-------+-------+-------+


-------------------
; Clock Transfers ;
-------------------
No clock transfers to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design.


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Oct 18 22:21:51 2021
Info: Command: quartus_sta problem1_19101196 -c problem1_19101196
Info: qsta_default_script.tcl version: #2
Warning: Found USE_TIMEQUEST_TIMING_ANALYZER=OFF. The TimeQuest Timing Analyzer is not the default Timing Analysis Tool during full compilation.
Critical Warning: Synopsys Design Constraints File file not found: 'problem1_19101196.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning: No clocks defined in design.
Info: write_sdc -pt
Info: No clocks to report
Info: Analyzing Slow Model
Info: No fmax paths to report
Info: No setup paths to report
Info: No hold paths to report
Info: No recovery paths to report
Info: No removal paths to report
Warning: At least one of the filters had some problems and could not be matched.
    Warning: * could not be matched with a register.
Info: No minimum pulse width or minimum period width checks to report
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 1 output pins without output pin load capacitance assignment
    Info: Pin "y" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning: No clocks defined in design.
Info: No setup paths to report
Info: No hold paths to report
Info: No recovery paths to report
Info: No removal paths to report
Warning: At least one of the filters had some problems and could not be matched.
    Warning: * could not be matched with a register.
Info: No minimum pulse width or minimum period width checks to report
Warning: At least one of the filters had some problems and could not be matched.
    Warning: * could not be matched with a clock.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 226 megabytes
    Info: Processing ended: Mon Oct 18 22:21:51 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


