

================================================================
== Vitis HLS Report for 'sha224Accel'
================================================================
* Date:           Tue Jul 22 20:45:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha224Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.547 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333  |sha224Accel_Pipeline_VITIS_LOOP_12_2  |      450|      450|  4.500 us|  4.500 us|  449|  449|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360  |sha224Accel_Pipeline_VITIS_LOOP_23_3  |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385  |sha224Accel_Pipeline_VITIS_LOOP_35_4  |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406  |sha224Accel_Pipeline_VITIS_LOOP_43_5  |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_fu_427                        |chunkProcessor                        |      272|      272|  2.720 us|  2.720 us|  272|  272|                                              no|
        |grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436  |sha224Accel_Pipeline_VITIS_LOOP_49_7  |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |        ?|        ?|       826|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 16 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 11 
10 --> 9 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 5 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%counter = alloca i32 1" [sha224Accel.cpp:4]   --->   Operation 20 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%addSize_2_loc = alloca i64 1"   --->   Operation 21 'alloca' 'addSize_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%addSize_1_loc = alloca i64 1"   --->   Operation 22 'alloca' 'addSize_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "%buffer = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 23 'alloca' 'buffer' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "%buffer_1 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 24 'alloca' 'buffer_1' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "%buffer_2 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 25 'alloca' 'buffer_2' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "%buffer_3 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 26 'alloca' 'buffer_3' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "%buffer_4 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 27 'alloca' 'buffer_4' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "%buffer_5 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 28 'alloca' 'buffer_5' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "%buffer_6 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 29 'alloca' 'buffer_6' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "%buffer_7 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 30 'alloca' 'buffer_7' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "%buffer_8 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 31 'alloca' 'buffer_8' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "%buffer_9 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 32 'alloca' 'buffer_9' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "%buffer_10 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 33 'alloca' 'buffer_10' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "%buffer_11 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 34 'alloca' 'buffer_11' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "%buffer_12 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 35 'alloca' 'buffer_12' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "%buffer_13 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 36 'alloca' 'buffer_13' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "%buffer_14 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 37 'alloca' 'buffer_14' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "%buffer_15 = alloca i64 1" [sha224Accel.cpp:5]   --->   Operation 38 'alloca' 'buffer_15' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "%interHash = alloca i64 1" [sha224Accel.cpp:6]   --->   Operation 39 'alloca' 'interHash' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "%wordsout = alloca i64 1" [sha224Accel.cpp:40]   --->   Operation 40 'alloca' 'wordsout' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "%message = alloca i64 1" [sha224Accel.cpp:41]   --->   Operation 41 'alloca' 'message' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%interHash_addr = getelementptr i32 %interHash, i64 0, i64 0" [sha224Accel.cpp:6]   --->   Operation 42 'getelementptr' 'interHash_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln6 = store i32 3238371032, i3 %interHash_addr" [sha224Accel.cpp:6]   --->   Operation 43 'store' 'store_ln6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%interHash_addr_1 = getelementptr i32 %interHash, i64 0, i64 1" [sha224Accel.cpp:6]   --->   Operation 44 'getelementptr' 'interHash_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln6 = store i32 914150663, i3 %interHash_addr_1" [sha224Accel.cpp:6]   --->   Operation 45 'store' 'store_ln6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln4 = store i64 0, i64 %counter" [sha224Accel.cpp:4]   --->   Operation 46 'store' 'store_ln4' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%interHash_addr_2 = getelementptr i32 %interHash, i64 0, i64 2" [sha224Accel.cpp:6]   --->   Operation 47 'getelementptr' 'interHash_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln6 = store i32 812702999, i3 %interHash_addr_2" [sha224Accel.cpp:6]   --->   Operation 48 'store' 'store_ln6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%interHash_addr_3 = getelementptr i32 %interHash, i64 0, i64 3" [sha224Accel.cpp:6]   --->   Operation 49 'getelementptr' 'interHash_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln6 = store i32 4144912697, i3 %interHash_addr_3" [sha224Accel.cpp:6]   --->   Operation 50 'store' 'store_ln6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%interHash_addr_4 = getelementptr i32 %interHash, i64 0, i64 4" [sha224Accel.cpp:6]   --->   Operation 51 'getelementptr' 'interHash_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln6 = store i32 4290775857, i3 %interHash_addr_4" [sha224Accel.cpp:6]   --->   Operation 52 'store' 'store_ln6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%interHash_addr_5 = getelementptr i32 %interHash, i64 0, i64 5" [sha224Accel.cpp:6]   --->   Operation 53 'getelementptr' 'interHash_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln6 = store i32 1750603025, i3 %interHash_addr_5" [sha224Accel.cpp:6]   --->   Operation 54 'store' 'store_ln6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%size_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %size"   --->   Operation 55 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [sha224Accel.cpp:3]   --->   Operation 56 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %bitstream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %bitstream"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %size"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %size, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i224 %output_r"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i224 %output_r, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%interHash_addr_6 = getelementptr i32 %interHash, i64 0, i64 6" [sha224Accel.cpp:6]   --->   Operation 63 'getelementptr' 'interHash_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln6 = store i32 1694076839, i3 %interHash_addr_6" [sha224Accel.cpp:6]   --->   Operation 64 'store' 'store_ln6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%interHash_addr_7 = getelementptr i32 %interHash, i64 0, i64 7" [sha224Accel.cpp:6]   --->   Operation 65 'getelementptr' 'interHash_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln6 = store i32 3204075428, i3 %interHash_addr_7" [sha224Accel.cpp:6]   --->   Operation 66 'store' 'store_ln6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 67 [1/1] (1.29ns)   --->   "%br_ln10 = br void %while.cond" [sha224Accel.cpp:10]   --->   Operation 67 'br' 'br_ln10' <Predicate = true> <Delay = 1.29>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%addSize = phi i1 0, void %entry, i1 %addSize_2, void %VITIS_LOOP_43_5"   --->   Operation 68 'phi' 'addSize' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%iterneeded = phi i1 1, void %entry, i1 %iterneeded_1, void %VITIS_LOOP_43_5"   --->   Operation 69 'phi' 'iterneeded' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %iterneeded, void %while.end, void %VITIS_LOOP_12_2" [sha224Accel.cpp:10]   --->   Operation 70 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%counter_load_1 = load i64 %counter"   --->   Operation 71 'load' 'counter_load_1' <Predicate = (iterneeded)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (1.29ns)   --->   "%call_ln0 = call void @sha224Accel_Pipeline_VITIS_LOOP_12_2, i1 %addSize, i64 %counter_load_1, i1 %bitstream, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i64 %size_read, i1 %addSize_1_loc"   --->   Operation 72 'call' 'call_ln0' <Predicate = (iterneeded)> <Delay = 1.29> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %counter_load_1, i32 9, i32 63" [sha224Accel.cpp:12]   --->   Operation 73 'partselect' 'tmp' <Predicate = (iterneeded)> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (1.76ns)   --->   "%interHash_load = load i3 %interHash_addr_6" [sha224Accel.cpp:53]   --->   Operation 74 'load' 'interHash_load' <Predicate = (!iterneeded)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.94>
ST_6 : Operation 75 [1/2] (2.94ns)   --->   "%call_ln0 = call void @sha224Accel_Pipeline_VITIS_LOOP_12_2, i1 %addSize, i64 %counter_load_1, i1 %bitstream, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i64 %size_read, i1 %addSize_1_loc"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 2.94> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 3.60>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sha224Accel.cpp:10]   --->   Operation 76 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%addSize_1_loc_load = load i1 %addSize_1_loc"   --->   Operation 77 'load' 'addSize_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 %tmp, i9 448" [sha224Accel.cpp:12]   --->   Operation 78 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %addSize_1_loc_load, void %for.body19.preheader, void %_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.preheader" [sha224Accel.cpp:22]   --->   Operation 79 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (1.29ns)   --->   "%call_ln12 = call void @sha224Accel_Pipeline_VITIS_LOOP_23_3, i64 %or_ln, i1 %bitstream, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i64 %size_read, i1 %addSize_2_loc" [sha224Accel.cpp:12]   --->   Operation 80 'call' 'call_ln12' <Predicate = (!addSize_1_loc_load)> <Delay = 1.29> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 81 [2/2] (3.60ns)   --->   "%call_ln0 = call void @sha224Accel_Pipeline_VITIS_LOOP_35_4, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i64 %size_read"   --->   Operation 81 'call' 'call_ln0' <Predicate = (addSize_1_loc_load)> <Delay = 3.60> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 2.95>
ST_8 : Operation 82 [1/2] (2.95ns)   --->   "%call_ln12 = call void @sha224Accel_Pipeline_VITIS_LOOP_23_3, i64 %or_ln, i1 %bitstream, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i64 %size_read, i1 %addSize_2_loc" [sha224Accel.cpp:12]   --->   Operation 82 'call' 'call_ln12' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%addSize_2_loc_load = load i1 %addSize_2_loc"   --->   Operation 83 'load' 'addSize_2_loc_load' <Predicate = (!addSize_1_loc_load)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (1.29ns)   --->   "%br_ln0 = br void %VITIS_LOOP_43_5"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!addSize_1_loc_load)> <Delay = 1.29>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%counter_load = load i64 %counter" [sha224Accel.cpp:23]   --->   Operation 85 'load' 'counter_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (2.92ns)   --->   "%counter_5 = add i64 %counter_load, i64 512" [sha224Accel.cpp:23]   --->   Operation 86 'add' 'counter_5' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha224Accel_Pipeline_VITIS_LOOP_43_5, i32 %message, i1 %buffer, i1 %buffer_1, i1 %buffer_2, i1 %buffer_3, i1 %buffer_4, i1 %buffer_5, i1 %buffer_6, i1 %buffer_7, i1 %buffer_8, i1 %buffer_9, i1 %buffer_10, i1 %buffer_11, i1 %buffer_12, i1 %buffer_13, i1 %buffer_14, i1 %buffer_15"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 88 [1/1] (1.29ns)   --->   "%store_ln4 = store i64 %counter_5, i64 %counter" [sha224Accel.cpp:4]   --->   Operation 88 'store' 'store_ln4' <Predicate = true> <Delay = 1.29>

State 10 <SV = 7> <Delay = 4.25>
ST_10 : Operation 89 [1/2] (4.25ns)   --->   "%call_ln0 = call void @sha224Accel_Pipeline_VITIS_LOOP_35_4, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i64 %size_read"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 90 [1/1] (1.29ns)   --->   "%br_ln0 = br void %VITIS_LOOP_43_5"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>

State 11 <SV = 9> <Delay = 4.17>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%addSize_2 = phi i1 1, void %_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.preheader, i1 %addSize_2_loc_load, void %for.body19.preheader"   --->   Operation 91 'phi' 'addSize_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/2] (4.17ns)   --->   "%call_ln0 = call void @sha224Accel_Pipeline_VITIS_LOOP_43_5, i32 %message, i1 %buffer, i1 %buffer_1, i1 %buffer_2, i1 %buffer_3, i1 %buffer_4, i1 %buffer_5, i1 %buffer_6, i1 %buffer_7, i1 %buffer_8, i1 %buffer_9, i1 %buffer_10, i1 %buffer_11, i1 %buffer_12, i1 %buffer_13, i1 %buffer_14, i1 %buffer_15"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln48 = call void @chunkProcessor, i32 %interHash, i32 %message, i32 %wordsout, i32 %kValues" [sha224Accel.cpp:48]   --->   Operation 93 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln48 = call void @chunkProcessor, i32 %interHash, i32 %message, i32 %wordsout, i32 %kValues" [sha224Accel.cpp:48]   --->   Operation 94 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 95 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha224Accel_Pipeline_VITIS_LOOP_49_7, i32 %wordsout, i32 %interHash"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 13> <Delay = 4.15>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%iterneeded_1 = phi i1 0, void %_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.preheader, i1 1, void %for.body19.preheader"   --->   Operation 96 'phi' 'iterneeded_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/2] (4.15ns)   --->   "%call_ln0 = call void @sha224Accel_Pipeline_VITIS_LOOP_49_7, i32 %wordsout, i32 %interHash"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln10 = br void %while.cond" [sha224Accel.cpp:10]   --->   Operation 98 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.76>
ST_16 : Operation 99 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load = load i3 %interHash_addr_6" [sha224Accel.cpp:53]   --->   Operation 99 'load' 'interHash_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 100 [2/2] (1.76ns)   --->   "%interHash_load_1 = load i3 %interHash_addr_5" [sha224Accel.cpp:53]   --->   Operation 100 'load' 'interHash_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 101 [2/2] (1.76ns)   --->   "%interHash_load_2 = load i3 %interHash_addr_4" [sha224Accel.cpp:53]   --->   Operation 101 'load' 'interHash_load_2' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 17 <SV = 6> <Delay = 1.76>
ST_17 : Operation 102 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load_1 = load i3 %interHash_addr_5" [sha224Accel.cpp:53]   --->   Operation 102 'load' 'interHash_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 103 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load_2 = load i3 %interHash_addr_4" [sha224Accel.cpp:53]   --->   Operation 103 'load' 'interHash_load_2' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 104 [2/2] (1.76ns)   --->   "%interHash_load_3 = load i3 %interHash_addr_3" [sha224Accel.cpp:53]   --->   Operation 104 'load' 'interHash_load_3' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 105 [2/2] (1.76ns)   --->   "%interHash_load_4 = load i3 %interHash_addr_2" [sha224Accel.cpp:53]   --->   Operation 105 'load' 'interHash_load_4' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 18 <SV = 7> <Delay = 1.76>
ST_18 : Operation 106 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load_3 = load i3 %interHash_addr_3" [sha224Accel.cpp:53]   --->   Operation 106 'load' 'interHash_load_3' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_18 : Operation 107 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load_4 = load i3 %interHash_addr_2" [sha224Accel.cpp:53]   --->   Operation 107 'load' 'interHash_load_4' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_18 : Operation 108 [2/2] (1.76ns)   --->   "%interHash_load_5 = load i3 %interHash_addr_1" [sha224Accel.cpp:53]   --->   Operation 108 'load' 'interHash_load_5' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_18 : Operation 109 [2/2] (1.76ns)   --->   "%interHash_load_6 = load i3 %interHash_addr" [sha224Accel.cpp:53]   --->   Operation 109 'load' 'interHash_load_6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 19 <SV = 8> <Delay = 1.76>
ST_19 : Operation 110 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load_5 = load i3 %interHash_addr_1" [sha224Accel.cpp:53]   --->   Operation 110 'load' 'interHash_load_5' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 111 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load_6 = load i3 %interHash_addr" [sha224Accel.cpp:53]   --->   Operation 111 'load' 'interHash_load_6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i32.i32.i32.i32.i32.i32.i32, i32 %interHash_load_6, i32 %interHash_load_5, i32 %interHash_load_4, i32 %interHash_load_3, i32 %interHash_load_2, i32 %interHash_load_1, i32 %interHash_load" [sha224Accel.cpp:53]   --->   Operation 112 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_auto.i224P0A, i224 %output_r, i224 %tmp_5" [sha224Accel.cpp:53]   --->   Operation 113 'write' 'write_ln53' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [sha224Accel.cpp:54]   --->   Operation 114 'ret' 'ret_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bitstream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kValues]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
counter            (alloca        ) [ 01111111111111110000]
addSize_2_loc      (alloca        ) [ 00111111111111110000]
addSize_1_loc      (alloca        ) [ 00111111111111110000]
buffer             (alloca        ) [ 00111111111111110000]
buffer_1           (alloca        ) [ 00111111111111110000]
buffer_2           (alloca        ) [ 00111111111111110000]
buffer_3           (alloca        ) [ 00111111111111110000]
buffer_4           (alloca        ) [ 00111111111111110000]
buffer_5           (alloca        ) [ 00111111111111110000]
buffer_6           (alloca        ) [ 00111111111111110000]
buffer_7           (alloca        ) [ 00111111111111110000]
buffer_8           (alloca        ) [ 00111111111111110000]
buffer_9           (alloca        ) [ 00111111111111110000]
buffer_10          (alloca        ) [ 00111111111111110000]
buffer_11          (alloca        ) [ 00111111111111110000]
buffer_12          (alloca        ) [ 00111111111111110000]
buffer_13          (alloca        ) [ 00111111111111110000]
buffer_14          (alloca        ) [ 00111111111111110000]
buffer_15          (alloca        ) [ 00111111111111110000]
interHash          (alloca        ) [ 00111111111111110000]
wordsout           (alloca        ) [ 00111111111111110000]
message            (alloca        ) [ 00111111111111110000]
interHash_addr     (getelementptr ) [ 00111111111111111111]
store_ln6          (store         ) [ 00000000000000000000]
interHash_addr_1   (getelementptr ) [ 00111111111111111111]
store_ln6          (store         ) [ 00000000000000000000]
store_ln4          (store         ) [ 00000000000000000000]
interHash_addr_2   (getelementptr ) [ 00011111111111111110]
store_ln6          (store         ) [ 00000000000000000000]
interHash_addr_3   (getelementptr ) [ 00011111111111111110]
store_ln6          (store         ) [ 00000000000000000000]
interHash_addr_4   (getelementptr ) [ 00001111111111111100]
store_ln6          (store         ) [ 00000000000000000000]
interHash_addr_5   (getelementptr ) [ 00001111111111111100]
store_ln6          (store         ) [ 00000000000000000000]
size_read          (read          ) [ 00000111111111110000]
spectopmodule_ln3  (spectopmodule ) [ 00000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000]
interHash_addr_6   (getelementptr ) [ 00000111111111111000]
store_ln6          (store         ) [ 00000000000000000000]
interHash_addr_7   (getelementptr ) [ 00000000000000000000]
store_ln6          (store         ) [ 00000000000000000000]
br_ln10            (br            ) [ 00001111111111110000]
addSize            (phi           ) [ 00000110000000000000]
iterneeded         (phi           ) [ 00000111111111110000]
br_ln10            (br            ) [ 00000000000000000000]
counter_load_1     (load          ) [ 00000010000000000000]
tmp                (partselect    ) [ 00000011000000000000]
call_ln0           (call          ) [ 00000000000000000000]
specloopname_ln10  (specloopname  ) [ 00000000000000000000]
addSize_1_loc_load (load          ) [ 00000111111111110000]
or_ln              (bitconcatenate) [ 00000000100000000000]
br_ln22            (br            ) [ 00000000000000000000]
call_ln12          (call          ) [ 00000000000000000000]
addSize_2_loc_load (load          ) [ 00000111111111110000]
br_ln0             (br            ) [ 00000111111111110000]
counter_load       (load          ) [ 00000000000000000000]
counter_5          (add           ) [ 00000000000000000000]
store_ln4          (store         ) [ 00000000000000000000]
call_ln0           (call          ) [ 00000000000000000000]
br_ln0             (br            ) [ 00000111111111110000]
addSize_2          (phi           ) [ 00001100000111110000]
call_ln0           (call          ) [ 00000000000000000000]
call_ln48          (call          ) [ 00000000000000000000]
iterneeded_1       (phi           ) [ 00001100000111110000]
call_ln0           (call          ) [ 00000000000000000000]
br_ln10            (br            ) [ 00001111111111110000]
interHash_load     (load          ) [ 00000000000000000111]
interHash_load_1   (load          ) [ 00000000000000000011]
interHash_load_2   (load          ) [ 00000000000000000011]
interHash_load_3   (load          ) [ 00000000000000000001]
interHash_load_4   (load          ) [ 00000000000000000001]
interHash_load_5   (load          ) [ 00000000000000000000]
interHash_load_6   (load          ) [ 00000000000000000000]
tmp_5              (bitconcatenate) [ 00000000000000000000]
write_ln53         (write         ) [ 00000000000000000000]
ret_ln54           (ret           ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bitstream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitstream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kValues">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kValues"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha224Accel_Pipeline_VITIS_LOOP_12_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i55.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i55.i9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha224Accel_Pipeline_VITIS_LOOP_23_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha224Accel_Pipeline_VITIS_LOOP_35_4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha224Accel_Pipeline_VITIS_LOOP_43_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunkProcessor"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha224Accel_Pipeline_VITIS_LOOP_49_7"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i224.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i224P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="counter_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="addSize_2_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addSize_2_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="addSize_1_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addSize_1_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buffer_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buffer_1_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buffer_2_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buffer_3_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="buffer_4_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="buffer_5_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buffer_6_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_6/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="buffer_7_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_7/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buffer_8_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_8/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buffer_9_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_9/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="buffer_10_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_10/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="buffer_11_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_11/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="buffer_12_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_12/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="buffer_13_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_13/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="buffer_14_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_14/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="buffer_15_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_15/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="interHash_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="interHash/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="wordsout_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wordsout/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="message_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="message/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="size_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln53_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="224" slack="0"/>
<pin id="195" dir="0" index="2" bw="224" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/19 "/>
</bind>
</comp>

<comp id="199" class="1004" name="interHash_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="0"/>
<pin id="212" dir="0" index="4" bw="3" slack="0"/>
<pin id="213" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="0"/>
<pin id="215" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln6/1 store_ln6/1 store_ln6/2 store_ln6/2 store_ln6/3 store_ln6/3 store_ln6/4 store_ln6/4 interHash_load/5 interHash_load_1/16 interHash_load_2/16 interHash_load_3/17 interHash_load_4/17 interHash_load_5/18 interHash_load_6/18 "/>
</bind>
</comp>

<comp id="218" class="1004" name="interHash_addr_1_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="interHash_addr_2_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="interHash_addr_3_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="3" slack="0"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_3/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="interHash_addr_4_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_4/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="interHash_addr_5_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_5/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="interHash_addr_6_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_6/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="interHash_addr_7_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_7/4 "/>
</bind>
</comp>

<comp id="282" class="1005" name="addSize_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addSize (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="addSize_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="addSize/5 "/>
</bind>
</comp>

<comp id="294" class="1005" name="iterneeded_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="iterneeded (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="iterneeded_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iterneeded/5 "/>
</bind>
</comp>

<comp id="305" class="1005" name="addSize_2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addSize_2 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="addSize_2_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="2"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="addSize_2/11 "/>
</bind>
</comp>

<comp id="318" class="1005" name="iterneeded_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="iterneeded_1 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="iterneeded_1_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="6"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="5"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iterneeded_1/15 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="0" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="64" slack="0"/>
<pin id="337" dir="0" index="3" bw="1" slack="0"/>
<pin id="338" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="339" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="340" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="341" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="342" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="343" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="344" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="345" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="346" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="347" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="348" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="349" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="350" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="351" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="352" dir="0" index="18" bw="1" slack="2147483647"/>
<pin id="353" dir="0" index="19" bw="1" slack="2147483647"/>
<pin id="354" dir="0" index="20" bw="64" slack="1"/>
<pin id="355" dir="0" index="21" bw="1" slack="4"/>
<pin id="356" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="365" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="366" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="367" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="368" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="369" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="370" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="371" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="372" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="373" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="374" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="375" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="376" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="377" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="378" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="379" dir="0" index="18" bw="1" slack="2147483647"/>
<pin id="380" dir="0" index="19" bw="64" slack="3"/>
<pin id="381" dir="0" index="20" bw="1" slack="6"/>
<pin id="382" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="389" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="390" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="391" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="392" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="393" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="394" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="395" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="396" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="397" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="398" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="399" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="400" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="401" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="402" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="403" dir="0" index="17" bw="64" slack="3"/>
<pin id="404" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="0" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="410" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="411" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="412" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="413" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="414" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="415" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="416" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="417" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="418" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="419" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="420" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="421" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="422" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="423" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="424" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="425" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_chunkProcessor_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="0" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="4" bw="32" slack="0"/>
<pin id="433" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="0" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="4"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_load_1/5 counter_load/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln4_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="64" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="55" slack="0"/>
<pin id="453" dir="0" index="1" bw="64" slack="0"/>
<pin id="454" dir="0" index="2" bw="5" slack="0"/>
<pin id="455" dir="0" index="3" bw="7" slack="0"/>
<pin id="456" dir="1" index="4" bw="55" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="addSize_1_loc_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="6"/>
<pin id="463" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addSize_1_loc_load/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="0" index="1" bw="55" slack="2"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="addSize_2_loc_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="8"/>
<pin id="474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addSize_2_loc_load/9 "/>
</bind>
</comp>

<comp id="475" class="1004" name="counter_5_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="0" index="1" bw="11" slack="0"/>
<pin id="478" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_5/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln4_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="8"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_5_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="224" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="0" index="3" bw="32" slack="1"/>
<pin id="491" dir="0" index="4" bw="32" slack="1"/>
<pin id="492" dir="0" index="5" bw="32" slack="2"/>
<pin id="493" dir="0" index="6" bw="32" slack="2"/>
<pin id="494" dir="0" index="7" bw="32" slack="3"/>
<pin id="495" dir="1" index="8" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/19 "/>
</bind>
</comp>

<comp id="500" class="1005" name="counter_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="counter "/>
</bind>
</comp>

<comp id="507" class="1005" name="addSize_2_loc_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="6"/>
<pin id="509" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="addSize_2_loc "/>
</bind>
</comp>

<comp id="513" class="1005" name="addSize_1_loc_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="4"/>
<pin id="515" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="addSize_1_loc "/>
</bind>
</comp>

<comp id="519" class="1005" name="interHash_addr_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="7"/>
<pin id="521" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="interHash_addr "/>
</bind>
</comp>

<comp id="524" class="1005" name="interHash_addr_1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="7"/>
<pin id="526" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="interHash_addr_1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="interHash_addr_2_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="5"/>
<pin id="531" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="interHash_addr_2 "/>
</bind>
</comp>

<comp id="534" class="1005" name="interHash_addr_3_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="5"/>
<pin id="536" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="interHash_addr_3 "/>
</bind>
</comp>

<comp id="539" class="1005" name="interHash_addr_4_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="3"/>
<pin id="541" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="interHash_addr_4 "/>
</bind>
</comp>

<comp id="544" class="1005" name="interHash_addr_5_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="3"/>
<pin id="546" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="interHash_addr_5 "/>
</bind>
</comp>

<comp id="549" class="1005" name="size_read_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="1"/>
<pin id="551" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="556" class="1005" name="interHash_addr_6_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="1"/>
<pin id="558" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="interHash_addr_6 "/>
</bind>
</comp>

<comp id="561" class="1005" name="counter_load_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="1"/>
<pin id="563" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="counter_load_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="55" slack="2"/>
<pin id="568" dir="1" index="1" bw="55" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="571" class="1005" name="addSize_1_loc_load_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="2"/>
<pin id="573" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="addSize_1_loc_load "/>
</bind>
</comp>

<comp id="575" class="1005" name="or_ln_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="1"/>
<pin id="577" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="583" class="1005" name="interHash_load_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="3"/>
<pin id="585" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="interHash_load "/>
</bind>
</comp>

<comp id="588" class="1005" name="interHash_load_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="2"/>
<pin id="590" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="interHash_load_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="interHash_load_2_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="2"/>
<pin id="595" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="interHash_load_2 "/>
</bind>
</comp>

<comp id="598" class="1005" name="interHash_load_3_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="interHash_load_3 "/>
</bind>
</comp>

<comp id="603" class="1005" name="interHash_load_4_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="interHash_load_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="96" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="174" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="217"><net_src comp="199" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="223"><net_src comp="174" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="227"><net_src comp="218" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="236"><net_src comp="228" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="245"><net_src comp="237" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="254"><net_src comp="246" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="263"><net_src comp="255" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="272"><net_src comp="264" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="278"><net_src comp="12" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="281"><net_src comp="273" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="316"><net_src comp="305" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="330"><net_src comp="318" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="318" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="332"><net_src comp="324" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="357"><net_src comp="66" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="358"><net_src comp="286" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="359"><net_src comp="0" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="383"><net_src comp="82" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="384"><net_src comp="0" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="405"><net_src comp="84" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="434"><net_src comp="90" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="6" pin="0"/><net_sink comp="427" pin=4"/></net>

<net id="441"><net_src comp="92" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="442" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="450"><net_src comp="12" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="457"><net_src comp="68" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="442" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="70" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="72" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="469"><net_src comp="78" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="80" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="471"><net_src comp="464" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="479"><net_src comp="442" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="86" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="496"><net_src comp="94" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="207" pin="7"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="207" pin="3"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="486" pin="8"/><net_sink comp="192" pin=2"/></net>

<net id="503"><net_src comp="98" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="510"><net_src comp="102" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="360" pin=20"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="516"><net_src comp="106" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="333" pin=21"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="522"><net_src comp="199" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="527"><net_src comp="218" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="532"><net_src comp="228" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="537"><net_src comp="237" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="542"><net_src comp="246" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="547"><net_src comp="255" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="552"><net_src comp="186" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="333" pin=20"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="360" pin=19"/></net>

<net id="555"><net_src comp="549" pin="1"/><net_sink comp="385" pin=17"/></net>

<net id="559"><net_src comp="264" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="564"><net_src comp="442" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="569"><net_src comp="451" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="574"><net_src comp="461" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="464" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="586"><net_src comp="207" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="486" pin=7"/></net>

<net id="591"><net_src comp="207" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="486" pin=6"/></net>

<net id="596"><net_src comp="207" pin="7"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="486" pin=5"/></net>

<net id="601"><net_src comp="207" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="486" pin=4"/></net>

<net id="606"><net_src comp="207" pin="7"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="486" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {19 }
 - Input state : 
	Port: sha224Accel : bitstream | {5 6 7 8 }
	Port: sha224Accel : size | {4 }
	Port: sha224Accel : kValues | {12 13 }
  - Chain level:
	State 1
		interHash_addr : 1
		store_ln6 : 2
		interHash_addr_1 : 1
		store_ln6 : 2
		store_ln4 : 1
	State 2
		store_ln6 : 1
		store_ln6 : 1
	State 3
		store_ln6 : 1
		store_ln6 : 1
	State 4
		store_ln6 : 1
		store_ln6 : 1
	State 5
		br_ln10 : 1
		call_ln0 : 1
		tmp : 1
	State 6
	State 7
		br_ln22 : 1
		call_ln12 : 1
	State 8
	State 9
		counter_5 : 1
		store_ln4 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp_5 : 1
		write_ln53 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333 |    0    |  20.704 |   224   |   245   |    0    |
|          | grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360 |    0    |  20.704 |   225   |   247   |    0    |
|   call   | grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385 |    0    |    0    |    17   |    65   |    0    |
|          | grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406 |    0    |  41.408 |   180   |   555   |    0    |
|          |            grp_chunkProcessor_fu_427            |    4    | 21.4894 |   1363  |   1330  |    0    |
|          | grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436 |    0    |  1.294  |    71   |    35   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                 counter_5_fu_475                |    0    |    0    |    0    |    71   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |              size_read_read_fu_186              |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   write  |             write_ln53_write_fu_192             |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|partselect|                    tmp_fu_451                   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                   or_ln_fu_464                  |    0    |    0    |    0    |    0    |    0    |
|          |                   tmp_5_fu_486                  |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                 |    4    | 105.599 |   2080  |   2548  |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|  buffer |    0   |    2   |    1   |    0   |
| buffer_1|    0   |    2   |    1   |    0   |
|buffer_10|    0   |    2   |    1   |    0   |
|buffer_11|    0   |    2   |    1   |    0   |
|buffer_12|    0   |    2   |    1   |    0   |
|buffer_13|    0   |    2   |    1   |    0   |
|buffer_14|    0   |    2   |    1   |    0   |
|buffer_15|    0   |    2   |    1   |    0   |
| buffer_2|    0   |    2   |    1   |    0   |
| buffer_3|    0   |    2   |    1   |    0   |
| buffer_4|    0   |    2   |    1   |    0   |
| buffer_5|    0   |    2   |    1   |    0   |
| buffer_6|    0   |    2   |    1   |    0   |
| buffer_7|    0   |    2   |    1   |    0   |
| buffer_8|    0   |    2   |    1   |    0   |
| buffer_9|    0   |    2   |    1   |    0   |
|interHash|    0   |   64   |    4   |    0   |
| kValues |    1   |    0   |    0   |    -   |
| message |    0   |   32   |    8   |    0   |
| wordsout|    0   |   32   |    4   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    1   |   160  |   32   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|addSize_1_loc_load_reg_571|    1   |
|   addSize_1_loc_reg_513  |    1   |
|   addSize_2_loc_reg_507  |    1   |
|     addSize_2_reg_305    |    1   |
|      addSize_reg_282     |    1   |
|  counter_load_1_reg_561  |   64   |
|      counter_reg_500     |   64   |
| interHash_addr_1_reg_524 |    3   |
| interHash_addr_2_reg_529 |    3   |
| interHash_addr_3_reg_534 |    3   |
| interHash_addr_4_reg_539 |    3   |
| interHash_addr_5_reg_544 |    3   |
| interHash_addr_6_reg_556 |    3   |
|  interHash_addr_reg_519  |    3   |
| interHash_load_1_reg_588 |   32   |
| interHash_load_2_reg_593 |   32   |
| interHash_load_3_reg_598 |   32   |
| interHash_load_4_reg_603 |   32   |
|  interHash_load_reg_583  |   32   |
|   iterneeded_1_reg_318   |    1   |
|    iterneeded_reg_294    |    1   |
|       or_ln_reg_575      |   64   |
|     size_read_reg_549    |   64   |
|        tmp_reg_566       |   55   |
+--------------------------+--------+
|           Total          |   499  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                grp_access_fu_207                |  p0  |   8  |   3  |   24   ||    0    ||    39   |
|                grp_access_fu_207                |  p1  |   4  |  32  |   128  ||    0    ||    9    |
|                grp_access_fu_207                |  p2  |   7  |   0  |    0   ||    0    ||    36   |
|                grp_access_fu_207                |  p4  |   4  |   3  |   12   ||    0    ||    9    |
|                 addSize_reg_282                 |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|                addSize_2_reg_305                |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|               iterneeded_1_reg_318              |  p0  |   3  |   1  |    3   ||    0    ||    9    |
| grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
| grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360 |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                      |      |      |      |   427  || 13.4572 ||    0    ||   138   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   105  |  2080  |  2548  |    0   |
|   Memory  |    1   |    -   |   160  |   32   |    0   |
|Multiplexer|    -   |   13   |    0   |   138  |    -   |
|  Register |    -   |    -   |   499  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   119  |  2739  |  2718  |    0   |
+-----------+--------+--------+--------+--------+--------+
