<stg><name>conv_layer</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
codeRepl:4  %OFFSET_read = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %OFFSET)

]]></Node>
<StgValue><ssdm name="OFFSET_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:7  %K_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %K)

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
codeRepl:8  %TI_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %TI)

]]></Node>
<StgValue><ssdm name="TI_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:9  %TO_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %TO_r)

]]></Node>
<StgValue><ssdm name="TO_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM_1P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2048" op_0_bw="64">
<![CDATA[
codeRepl:11  %bias = alloca [16 x i2048], align 8

]]></Node>
<StgValue><ssdm name="bias"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2048" op_0_bw="64">
<![CDATA[
codeRepl:13  %scale = alloca [16 x i2048], align 8

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="23">
<![CDATA[
codeRepl:15  %zext_ln197 = zext i23 %OFFSET_read to i24

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="7">
<![CDATA[
codeRepl:16  %zext_ln204 = zext i7 %TI_read to i13

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="6">
<![CDATA[
codeRepl:17  %zext_ln204_1 = zext i6 %TO_read to i13

]]></Node>
<StgValue><ssdm name="zext_ln204_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
codeRepl:18  %mul_ln204 = mul i13 %zext_ln204_1, %zext_ln204

]]></Node>
<StgValue><ssdm name="mul_ln204"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="13">
<![CDATA[
codeRepl:19  %zext_ln204_2 = zext i13 %mul_ln204 to i17

]]></Node>
<StgValue><ssdm name="zext_ln204_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="4">
<![CDATA[
codeRepl:20  %zext_ln204_3 = zext i4 %K_read to i17

]]></Node>
<StgValue><ssdm name="zext_ln204_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl:21  %mul_ln204_1 = mul i17 %zext_ln204_3, %zext_ln204_2

]]></Node>
<StgValue><ssdm name="mul_ln204_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="21" op_0_bw="17">
<![CDATA[
codeRepl:22  %zext_ln204_4 = zext i17 %mul_ln204_1 to i21

]]></Node>
<StgValue><ssdm name="zext_ln204_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="21" op_0_bw="4">
<![CDATA[
codeRepl:23  %zext_ln204_5 = zext i4 %K_read to i21

]]></Node>
<StgValue><ssdm name="zext_ln204_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
codeRepl:24  %mul_ln204_2 = mul i21 %zext_ln204_5, %zext_ln204_4

]]></Node>
<StgValue><ssdm name="mul_ln204_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="21">
<![CDATA[
codeRepl:25  %trunc_ln204 = trunc i21 %mul_ln204_2 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln204"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="13" op_2_bw="11">
<![CDATA[
codeRepl:26  %shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i13.i11(i13 %trunc_ln204, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
codeRepl:27  %add_ln204 = add i24 %zext_ln197, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="20" op_0_bw="20" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:28  %trunc_ln = call i20 @_ssdm_op_PartSelect.i20.i24.i32.i32(i24 %add_ln204, i32 4, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="6">
<![CDATA[
codeRepl:29  %empty = trunc i6 %TO_read to i5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="2048" op_3_bw="128" op_4_bw="5" op_5_bw="20">
<![CDATA[
codeRepl:30  call fastcc void @load_bias_scale([16 x i2048]* %bias, [16 x i2048]* %scale, i128* %ddr_V, i5 %empty, i20 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ln204"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="22" op_0_bw="23">
<![CDATA[
codeRepl:31  %empty_61 = trunc i23 %OFFSET_read to i22

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7">
<![CDATA[
codeRepl:33  %empty_63 = trunc i7 %TI_read to i6

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="4">
<![CDATA[
codeRepl:35  %empty_65 = trunc i4 %K_read to i2

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="2048" op_3_bw="128" op_4_bw="5" op_5_bw="20">
<![CDATA[
codeRepl:30  call fastcc void @load_bias_scale([16 x i2048]* %bias, [16 x i2048]* %scale, i128* %ddr_V, i5 %empty, i20 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ln204"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:5  %P_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %P)

]]></Node>
<StgValue><ssdm name="P_read"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:6  %S_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %S)

]]></Node>
<StgValue><ssdm name="S_read"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
codeRepl:10  %OSIZE_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %OSIZE)

]]></Node>
<StgValue><ssdm name="OSIZE_read"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="7">
<![CDATA[
codeRepl:32  %empty_62 = trunc i7 %OSIZE_read to i6

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="4">
<![CDATA[
codeRepl:34  %empty_64 = trunc i4 %S_read to i2

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="22" op_6_bw="6" op_7_bw="5" op_8_bw="6" op_9_bw="2" op_10_bw="1" op_11_bw="2" op_12_bw="0" op_13_bw="0">
<![CDATA[
codeRepl:36  call fastcc void @dataflow_parent_loop.1(i21 %mul_ln204_2, [25088 x i288]* %input_V, [12544 x i1536]* %outbuf_V_4, i128* %ddr_V, i22 %empty_61, i6 %empty_62, i5 %empty, i6 %empty_63, i2 %empty_64, i1 %P_read, i2 %empty_65)

]]></Node>
<StgValue><ssdm name="call_ln204"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="22" op_6_bw="6" op_7_bw="5" op_8_bw="6" op_9_bw="2" op_10_bw="1" op_11_bw="2" op_12_bw="0" op_13_bw="0">
<![CDATA[
codeRepl:36  call fastcc void @dataflow_parent_loop.1(i21 %mul_ln204_2, [25088 x i288]* %input_V, [12544 x i1536]* %outbuf_V_4, i128* %ddr_V, i22 %empty_61, i6 %empty_62, i5 %empty, i6 %empty_63, i2 %empty_64, i1 %P_read, i2 %empty_65)

]]></Node>
<StgValue><ssdm name="call_ln204"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1536" op_2_bw="288" op_3_bw="2048" op_4_bw="2048" op_5_bw="6" op_6_bw="5" op_7_bw="23" op_8_bw="24" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:37  call fastcc void @store_output.1([12544 x i1536]* %outbuf_V_4, [25088 x i288]* %output_V, [16 x i2048]* %bias, [16 x i2048]* %scale, i6 %empty_62, i5 %empty)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1536" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecMemCore([12544 x i1536]* %outbuf_V_4, [1 x i8]* @p_str, [12 x i8]* @p_str29, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* %output_V, [1 x i8]* @p_str, [12 x i8]* @p_str28, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* %input_V, [1 x i8]* @p_str, [12 x i8]* @p_str28, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecMemCore([16 x i2048]* %bias, [1 x i8]* @p_str, [12 x i8]* @p_str18, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecMemCore([16 x i2048]* %scale, [1 x i8]* @p_str, [12 x i8]* @p_str19, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1536" op_2_bw="288" op_3_bw="2048" op_4_bw="2048" op_5_bw="6" op_6_bw="5" op_7_bw="23" op_8_bw="24" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:37  call fastcc void @store_output.1([12544 x i1536]* %outbuf_V_4, [25088 x i288]* %output_V, [16 x i2048]* %bias, [16 x i2048]* %scale, i6 %empty_62, i5 %empty)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
codeRepl:38  ret void

]]></Node>
<StgValue><ssdm name="ret_ln225"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
