Test case 965

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  inj_select_a_1755301683136_508 = 0
  rst = 0
  bus_in = 30c67bb2
  clk = 0

Mismatched outputs:
  bus_out:
    Verilator=10110010000000001100011000110000
    Iverilog=10110010011110111100011000110000
    CXXRTL=10110010011110111100011000110000
    CXXSLG=10110010011110111100011000110000
    CXXSLG_SV2V=10110010011110111100011000110000
    Xcelium=10110010011110111100011000110000
