# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab9_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/modelsim.ini
# 
# vlog -sv -work work +incdir+F:/UPDATED\ LAB9/Lab9_Avalon_Provided_2.0 {F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/SubBytes.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:18 on Apr 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0" F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/SubBytes.sv 
# -- Compiling module SubBytes
# -- Compiling module InvSubBytes
# -- Compiling module InvSubMsg
# 
# Top level modules:
# 	SubBytes
# 	InvSubMsg
# End time: 19:56:18 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/UPDATED\ LAB9/Lab9_Avalon_Provided_2.0 {F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/InvShiftRows.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:18 on Apr 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0" F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/InvShiftRows.sv 
# -- Compiling module InvShiftRows
# 
# Top level modules:
# 	InvShiftRows
# End time: 19:56:18 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/UPDATED\ LAB9/Lab9_Avalon_Provided_2.0 {F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/InvMixColumns.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:18 on Apr 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0" F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/InvMixColumns.sv 
# -- Compiling module InvMixColumns
# -- Compiling package InvMixColumns_sv_unit
# -- Compiling module GF_Mul_9
# -- Compiling module GF_Mul_b
# -- Compiling module GF_Mul_d
# -- Compiling module GF_Mul_e
# 
# Top level modules:
# 	InvMixColumns
# End time: 19:56:19 on Apr 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/UPDATED\ LAB9/Lab9_Avalon_Provided_2.0 {F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/AES.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:19 on Apr 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0" F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/AES.sv 
# -- Compiling module AES
# 
# Top level modules:
# 	AES
# End time: 19:56:20 on Apr 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/UPDATED\ LAB9/Lab9_Avalon_Provided_2.0 {F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/muxes.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:20 on Apr 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0" F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/muxes.sv 
# -- Compiling module four_one
# -- Compiling module four_one32
# -- Compiling module one_four32
# -- Compiling module counter
# -- Compiling module rcounter
# -- Compiling module keycounter
# 
# Top level modules:
# 	four_one
# 	four_one32
# 	one_four32
# 	counter
# 	rcounter
# 	keycounter
# End time: 19:56:20 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/UPDATED\ LAB9/Lab9_Avalon_Provided_2.0 {F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:20 on Apr 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0" F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/registers.sv 
# -- Compiling module reg_8
# -- Compiling module reg_4
# -- Compiling module reg_16
# -- Compiling module reg_128
# -- Compiling module eightreg_16
# -- Compiling module flip_flop
# 
# Top level modules:
# 	reg_8
# 	reg_4
# 	reg_16
# 	reg_128
# 	eightreg_16
# 	flip_flop
# End time: 19:56:20 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/UPDATED\ LAB9/Lab9_Avalon_Provided_2.0 {F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/AES_CONTROL.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:20 on Apr 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0" F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/AES_CONTROL.sv 
# -- Compiling module AES_CONTROL
# 
# Top level modules:
# 	AES_CONTROL
# End time: 19:56:20 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/UPDATED\ LAB9/Lab9_Avalon_Provided_2.0 {F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/KeyExpansion.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:20 on Apr 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0" F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/KeyExpansion.sv 
# -- Compiling module KeyExpansion
# -- Compiling module KeyExpansionOne
# -- Compiling module AddRoundKey
# 
# Top level modules:
# 	KeyExpansion
# 	AddRoundKey
# End time: 19:56:21 on Apr 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+F:/UPDATED\ LAB9/Lab9_Avalon_Provided_2.0 {F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:22 on Apr 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0" F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:56:22 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:56:22 on Apr 03,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.AES
# Loading work.reg_128
# Loading work.keycounter
# Loading work.KeyExpansion
# Loading work.KeyExpansionOne
# Loading work.SubBytes
# Loading work.InvShiftRows
# Loading work.InvSubMsg
# Loading work.InvSubBytes
# Loading work.rcounter
# Loading work.AddRoundKey
# Loading work.counter
# Loading work.four_one32
# Loading work.InvMixColumns
# Loading work.InvMixColumns_sv_unit
# Loading work.GF_Mul_9
# Loading work.GF_Mul_b
# Loading work.GF_Mul_d
# Loading work.GF_Mul_e
# Loading work.one_four32
# Loading work.four_one
# Loading work.AES_CONTROL
# ** Warning: (vsim-3017) F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/AES.sv(56): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/a/round_c File: F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/muxes.sv
# ** Warning: (vsim-3722) F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/AES.sv(56): [TFMPC] - Missing connection for port 'in'.
# ** Warning: (vsim-3017) F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/AES.sv(60): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/a/c_2 File: F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/muxes.sv
# ** Warning: (vsim-3722) F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/AES.sv(60): [TFMPC] - Missing connection for port 'in'.
# ** Warning: (vsim-3015) F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/AES.sv(61): [PCDPC] - Port size (2) does not match connection size (4) for port 'S'. The port definition is at: F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/muxes.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/a/MC_MUX File: F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/muxes.sv
# ** Warning: (vsim-3015) F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/AES.sv(63): [PCDPC] - Port size (2) does not match connection size (4) for port 'S'. The port definition is at: F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/muxes.sv(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/a/decoder File: F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/muxes.sv
# ** Warning: (vsim-3017) F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/AES.sv(70): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/a/c_1 File: F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/muxes.sv
# ** Warning: (vsim-3722) F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/AES.sv(70): [TFMPC] - Missing connection for port 'in'.
# ** Warning: (vsim-3015) F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/AES.sv(71): [PCDPC] - Port size (2) does not match connection size (4) for port 'S'. The port definition is at: F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/muxes.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/a/INSTR_MUX File: F:/UPDATED LAB9/Lab9_Avalon_Provided_2.0/muxes.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3000 ns
# End time: 19:56:39 on Apr 03,2019, Elapsed time: 0:00:17
# Errors: 0, Warnings: 9
