// Seed: 1834171843
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5, id_6;
  assign id_5 = id_5;
  wire id_7;
  wire id_8 = id_8;
  wire id_9;
  assign id_4 = id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = -1'b0;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_8
  );
endmodule
