Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 10 17:24:30 2026
| Host         : SFH0760-CSGBX74 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file adder_top_control_sets_placed.rpt
| Design       : adder_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            1 |
|      6 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------+--------------------------+------------------+----------------+
|        Clock Signal       |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG            | U_Debounce/xnew_i_1_n_0  |                          |                1 |              1 |
|  clk_IBUF_BUFG            | U_Display/seg[6]_i_1_n_0 | U_Display/__0/i__n_0     |                1 |              1 |
|  U_Debounce/btn_clr_reg_0 |                          |                          |                1 |              3 |
|  clk_IBUF_BUFG            | U_Display/seg[5]_i_2_n_0 | U_Display/seg[5]_i_1_n_0 |                1 |              6 |
|  clk_IBUF_BUFG            |                          |                          |               10 |             16 |
|  clk_IBUF_BUFG            |                          | U_Display/clear          |                4 |             16 |
|  clk_IBUF_BUFG            | U_Debounce/sel           | U_Debounce/xnew_i_1_n_0  |                8 |             32 |
+---------------------------+--------------------------+--------------------------+------------------+----------------+


