0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/12565/Desktop/2019-2020-spring/computer architecture laborotary/lab_3/lab_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/12565/Desktop/2019-2020-spring/computer architecture laborotary/lab_3/lab_3.srcs/sources_1/new/mips.sv,1593350596,systemVerilog,,,,adder;alu;aludec;controller;datapath;flopenr;flopr;maindec;mem;mips;mux2;mux4;regfile;signext;sl2;testbench;top,,,,,,,,
