{"vcs1":{"timestamp_begin":1700380989.217419060, "rt":9.42, "ut":8.19, "st":0.65}}
{"vcselab":{"timestamp_begin":1700380998.719630492, "rt":1.17, "ut":0.30, "st":0.18}}
{"link":{"timestamp_begin":1700380999.960220391, "rt":0.40, "ut":0.12, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700380988.651551534}
{"VCS_COMP_START_TIME": 1700380988.651551534}
{"VCS_COMP_END_TIME": 1700381608.791031560}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 369632}}
{"stitch_vcselab": {"peak_mem": 239972}}
