INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/ADDER_SUBTRACTOR/ADDER_SUBTRACTOR.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/ADDER_SUBTRACTOR/ADDER_SUBTRACTOR.srcs/sources_1/new/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
