ARM GAS  /tmp/ccat0r6T.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_SDMMC1_SD_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SDMMC1_SD_Init:
  27              	.LFB373:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "string.h"
  22:Core/Src/main.c **** #include "fatfs.h"
  23:Core/Src/main.c **** #include "usb_host.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** #include "stm32746g_discovery.h"
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** #include "stm32746g_discovery_sdram.h"
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** #include "stm32746g_discovery_ts.h"
ARM GAS  /tmp/ccat0r6T.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** #include "stm32746g_discovery_lcd.h"
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** #include "lvgl.h"
  36:Core/Src/main.c **** #include "ui.h"
  37:Core/Src/main.c **** #include "arm_math.h"
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** #include <stdio.h>
  40:Core/Src/main.c **** /* USER CODE END Includes */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PTD */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  48:Core/Src/main.c **** /* USER CODE BEGIN PD */
  49:Core/Src/main.c **** #define FRAME_HORZ 480
  50:Core/Src/main.c **** #define FRAME_VERT 272
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** #define POINT_COUNT 150.0f
  53:Core/Src/main.c **** #define AMPLITUDE   10
  54:Core/Src/main.c **** #define OFFSET      50
  55:Core/Src/main.c **** #define FREQ        5.0f     // Sinüs frekansı
  56:Core/Src/main.c **** #define GAP_EVERY   10       
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** // for fir filter 
  60:Core/Src/main.c **** #define NUM_TAPS 32 
  61:Core/Src/main.c **** #define BLOCK_SIZE 1 
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** #define FFT_SIZE 128 //fast fouirer transorm
  64:Core/Src/main.c **** /* USER CODE END PD */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN PM */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END PM */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  72:Core/Src/main.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  73:Core/Src/main.c **** #pragma location=0x2004c000
  74:Core/Src/main.c **** ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DMA Descriptors */
  75:Core/Src/main.c **** #pragma location=0x2004c0a0
  76:Core/Src/main.c **** ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DMA Descriptors */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** #elif defined ( __CC_ARM )  /* MDK ARM Compiler */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** __attribute__((at(0x2004c000))) ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx D
  81:Core/Src/main.c **** __attribute__((at(0x2004c0a0))) ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx D
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** #elif defined ( __GNUC__ ) /* GNU Compiler */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT] __attribute__((section(".RxDecripSection"))); /* E
  86:Core/Src/main.c **** ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT] __attribute__((section(".TxDecripSection")));   /*
  87:Core/Src/main.c **** #endif
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccat0r6T.s 			page 3


  89:Core/Src/main.c **** ETH_TxPacketConfig TxConfig;
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** ADC_HandleTypeDef hadc3;
  92:Core/Src/main.c **** 
  93:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  94:Core/Src/main.c **** 
  95:Core/Src/main.c **** DCMI_HandleTypeDef hdcmi;
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** DMA2D_HandleTypeDef hdma2d;
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** ETH_HandleTypeDef heth;
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
 102:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** LTDC_HandleTypeDef hltdc;
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** SAI_HandleTypeDef hsai_BlockA2;
 111:Core/Src/main.c **** SAI_HandleTypeDef hsai_BlockB2;
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** SD_HandleTypeDef hsd1;
 114:Core/Src/main.c **** 
 115:Core/Src/main.c **** SPDIFRX_HandleTypeDef hspdif;
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
 118:Core/Src/main.c **** 
 119:Core/Src/main.c **** TIM_HandleTypeDef htim1;
 120:Core/Src/main.c **** TIM_HandleTypeDef htim2;
 121:Core/Src/main.c **** TIM_HandleTypeDef htim3;
 122:Core/Src/main.c **** TIM_HandleTypeDef htim5;
 123:Core/Src/main.c **** TIM_HandleTypeDef htim8;
 124:Core/Src/main.c **** TIM_HandleTypeDef htim12;
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** UART_HandleTypeDef huart1;
 127:Core/Src/main.c **** UART_HandleTypeDef huart6;
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** SDRAM_HandleTypeDef hsdram1;
 130:Core/Src/main.c **** 
 131:Core/Src/main.c **** /* USER CODE BEGIN PV */
 132:Core/Src/main.c **** LTDC_LayerCfgTypeDef pLayerCfg;
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** arm_fir_instance_f32 S;
 135:Core/Src/main.c **** arm_rfft_fast_instance_f32 fft;
 136:Core/Src/main.c **** 
 137:Core/Src/main.c **** 
 138:Core/Src/main.c **** /* USER CODE END PV */
 139:Core/Src/main.c **** 
 140:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 141:Core/Src/main.c **** void SystemClock_Config(void);
 142:Core/Src/main.c **** void PeriphCommonClock_Config(void);
 143:Core/Src/main.c **** static void MX_GPIO_Init(void);
 144:Core/Src/main.c **** static void MX_ADC3_Init(void);
 145:Core/Src/main.c **** static void MX_CRC_Init(void);
ARM GAS  /tmp/ccat0r6T.s 			page 4


 146:Core/Src/main.c **** static void MX_DCMI_Init(void);
 147:Core/Src/main.c **** static void MX_DMA2D_Init(void);
 148:Core/Src/main.c **** static void MX_ETH_Init(void);
 149:Core/Src/main.c **** static void MX_FMC_Init(void);
 150:Core/Src/main.c **** static void MX_I2C1_Init(void);
 151:Core/Src/main.c **** static void MX_I2C3_Init(void);
 152:Core/Src/main.c **** static void MX_LTDC_Init(void);
 153:Core/Src/main.c **** static void MX_QUADSPI_Init(void);
 154:Core/Src/main.c **** static void MX_RTC_Init(void);
 155:Core/Src/main.c **** static void MX_SAI2_Init(void);
 156:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void);
 157:Core/Src/main.c **** static void MX_SPDIFRX_Init(void);
 158:Core/Src/main.c **** static void MX_SPI2_Init(void);
 159:Core/Src/main.c **** static void MX_TIM1_Init(void);
 160:Core/Src/main.c **** static void MX_TIM2_Init(void);
 161:Core/Src/main.c **** static void MX_TIM3_Init(void);
 162:Core/Src/main.c **** static void MX_TIM5_Init(void);
 163:Core/Src/main.c **** static void MX_TIM8_Init(void);
 164:Core/Src/main.c **** static void MX_TIM12_Init(void);
 165:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
 166:Core/Src/main.c **** static void MX_USART6_UART_Init(void);
 167:Core/Src/main.c **** void MX_USB_HOST_Process(void);
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 170:Core/Src/main.c **** #define RX_BUFFER_SIZE 64
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** char rxBuffer[RX_BUFFER_SIZE];
 173:Core/Src/main.c **** float ecgBuffer[150];
 174:Core/Src/main.c **** int sinCounter = 0;
 175:Core/Src/main.c **** /* USER CODE END PFP */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 178:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** float fir_coeffs_f32[NUM_TAPS] = {
 181:Core/Src/main.c ****    -1.11951795e-04,  1.41887686e-03,  1.86592777e-03, -6.46433736e-04,
 182:Core/Src/main.c ****    -6.09599105e-03, -9.31113805e-03, -3.11081339e-03,  1.16811347e-02,
 183:Core/Src/main.c ****     2.04652487e-02,  5.35656673e-03, -3.23527615e-02, -6.03046484e-02,
 184:Core/Src/main.c ****    -3.32833994e-02,  6.66737800e-02,  2.03186887e-01,  3.01656326e-01,
 185:Core/Src/main.c ****     3.01656326e-01,  2.03186887e-01,  6.66737800e-02, -3.32833994e-02,
 186:Core/Src/main.c ****    -6.03046484e-02, -3.23527615e-02,  5.35656673e-03,  2.04652487e-02,
 187:Core/Src/main.c ****     1.16811347e-02, -3.11081339e-03, -9.31113805e-03, -6.09599105e-03,
 188:Core/Src/main.c ****    -6.46433736e-04,  1.86592777e-03,  1.41887686e-03, -1.11951795e-04
 189:Core/Src/main.c ****   };
 190:Core/Src/main.c ****   
 191:Core/Src/main.c ****   // fir filter 
 192:Core/Src/main.c ****   float fir_state_f32[NUM_TAPS - BLOCK_SIZE -1];
 193:Core/Src/main.c ****   float ecgBuffer[150];
 194:Core/Src/main.c ****   float filtered_ecg[150];
 195:Core/Src/main.c ****   float input128[128];
 196:Core/Src/main.c ****   
 197:Core/Src/main.c ****   //fft buffers 
 198:Core/Src/main.c ****   float fft_output[FFT_SIZE];
 199:Core/Src/main.c ****   float magnitude[FFT_SIZE/2];
 200:Core/Src/main.c **** void my_flush_cb(lv_display_t * display, const lv_area_t * area, uint8_t * px_map)
 201:Core/Src/main.c **** {
 202:Core/Src/main.c ****     
ARM GAS  /tmp/ccat0r6T.s 			page 5


 203:Core/Src/main.c ****     uint32_t * buf32 = (uint32_t *)px_map;
 204:Core/Src/main.c ****     int32_t x, y;
 205:Core/Src/main.c ****     for(y = area->y1; y <= area->y2; y++) {
 206:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 207:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 208:Core/Src/main.c ****             buf32++;
 209:Core/Src/main.c ****             
 210:Core/Src/main.c ****             
 211:Core/Src/main.c ****         }
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****     }
 214:Core/Src/main.c ****    
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****     lv_display_flush_ready(display);
 217:Core/Src/main.c ****     
 218:Core/Src/main.c **** }
 219:Core/Src/main.c **** lv_chart_series_t * series1;
 220:Core/Src/main.c **** lv_chart_series_t * series2;
 221:Core/Src/main.c **** lv_chart_series_t * series3;
 222:Core/Src/main.c **** lv_timer_t * timer;
 223:Core/Src/main.c **** int x = 0;
 224:Core/Src/main.c **** uint8_t buf[10];
 225:Core/Src/main.c **** 
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** void timer_cb(lv_timer_t * timer)
 228:Core/Src/main.c **** {
 229:Core/Src/main.c **** 
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****     float rad = 2 * 3.14159265359 * FREQ * x / POINT_COUNT;
 232:Core/Src/main.c ****     /* float val = sinf(rad); */
 233:Core/Src/main.c ****     float val = ecgBuffer[sinCounter];
 234:Core/Src/main.c ****     printf("%f", val);
 235:Core/Src/main.c ****     //printf("%.2f\r\n",val);
 236:Core/Src/main.c ****     int16_t y = (int16_t)(val * AMPLITUDE + OFFSET);
 237:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 238:Core/Src/main.c ****     lv_label_set_text(objects.label1, buf); 
 239:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart1, series1, y);  
 240:Core/Src/main.c ****     
 241:Core/Src/main.c ****     uint32_t p1 = lv_chart_get_point_count(objects.chart1);
 242:Core/Src/main.c ****     uint32_t s1 = lv_chart_get_x_start_point(objects.chart1, series1);
 243:Core/Src/main.c ****     int32_t * a1 = lv_chart_get_series_y_array(objects.chart1, series1);
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****     rad = 2 * 3.14159265359 * (FREQ+5) * x / POINT_COUNT;
 246:Core/Src/main.c ****     //val = sinf(rad);
 247:Core/Src/main.c ****     
 248:Core/Src/main.c ****     y = (int16_t)(val * AMPLITUDE + OFFSET);
 249:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 250:Core/Src/main.c ****     lv_label_set_text(objects.label2, buf); 
 251:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart2, series2, y);  
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****     uint32_t p2 = lv_chart_get_point_count(objects.chart2);
 254:Core/Src/main.c ****     uint32_t s2 = lv_chart_get_x_start_point(objects.chart2, series2);
 255:Core/Src/main.c ****     int32_t * a2 = lv_chart_get_series_y_array(objects.chart2, series2);
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****     rad = 2 * 3.14159265359 * (FREQ+10) * x / POINT_COUNT;
 258:Core/Src/main.c ****     //val = sinf(rad);
 259:Core/Src/main.c ****     y = (int16_t)(val * AMPLITUDE + OFFSET);
ARM GAS  /tmp/ccat0r6T.s 			page 6


 260:Core/Src/main.c ****     sprintf(buf, "%d", y);
 261:Core/Src/main.c ****     lv_label_set_text(objects.label3, buf); 
 262:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart3, series3, y);  
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****     uint32_t p3 = lv_chart_get_point_count(objects.chart3);
 265:Core/Src/main.c ****     uint32_t s3 = lv_chart_get_x_start_point(objects.chart3, series3);
 266:Core/Src/main.c ****     int32_t * a3 = lv_chart_get_series_y_array(objects.chart3, series3);
 267:Core/Src/main.c ****     
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****     a1[(s1 + 1) % p1] = LV_CHART_POINT_NONE;
 270:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 271:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 272:Core/Src/main.c **** 
 273:Core/Src/main.c ****     a2[(s2 + 1) % p2] = LV_CHART_POINT_NONE;
 274:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 275:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****     a3[(s3 + 1) % p3] = LV_CHART_POINT_NONE;
 278:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 279:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****     x++;
 282:Core/Src/main.c ****     if (x >= POINT_COUNT) { // Döngüyü tamamladığınızda x'i sıfırlayın
 283:Core/Src/main.c ****       x = 0;
 284:Core/Src/main.c ****   }
 285:Core/Src/main.c **** }
 286:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 287:Core/Src/main.c **** {
 288:Core/Src/main.c ****   HAL_UART_Transmit(&huart1,ptr,len,HAL_MAX_DELAY);
 289:Core/Src/main.c ****   return len;
 290:Core/Src/main.c **** }
 291:Core/Src/main.c **** int dataReady = 1;
 292:Core/Src/main.c **** uint8_t ch;
 293:Core/Src/main.c **** int started = 0;
 294:Core/Src/main.c **** int indexUart = 0;
 295:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 296:Core/Src/main.c ****   if (huart->Instance == USART1) {
 297:Core/Src/main.c ****       if (ch == '\n') {
 298:Core/Src/main.c ****           if (!started) {
 299:Core/Src/main.c ****               started = 1;
 300:Core/Src/main.c ****               indexUart = 0;
 301:Core/Src/main.c ****           } else {
 302:Core/Src/main.c ****               rxBuffer[indexUart] = '\0';
 303:Core/Src/main.c ****               // işaretle: hazır
 304:Core/Src/main.c ****               dataReady = 1;
 305:Core/Src/main.c ****               indexUart = 0;
 306:Core/Src/main.c ****               indexUart = 0;
 307:Core/Src/main.c ****           }
 308:Core/Src/main.c ****       } else if (started && indexUart < RX_BUFFER_SIZE - 1) {
 309:Core/Src/main.c ****           rxBuffer[indexUart++] = ch;
 310:Core/Src/main.c ****       }
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****       // tekrar alımı başlat
 313:Core/Src/main.c ****       HAL_UART_Receive_IT(&huart1, &ch, 1);
 314:Core/Src/main.c ****   }
 315:Core/Src/main.c **** }
 316:Core/Src/main.c **** 
ARM GAS  /tmp/ccat0r6T.s 			page 7


 317:Core/Src/main.c **** /* USER CODE END 0 */
 318:Core/Src/main.c **** 
 319:Core/Src/main.c **** /**
 320:Core/Src/main.c ****   * @brief  The application entry point.
 321:Core/Src/main.c ****   * @retval int
 322:Core/Src/main.c ****   */
 323:Core/Src/main.c **** int main(void)
 324:Core/Src/main.c **** {
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 327:Core/Src/main.c ****    int index;
 328:Core/Src/main.c ****     float frequency; 
 329:Core/Src/main.c ****   /* USER CODE END 1 */
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 334:Core/Src/main.c ****   HAL_Init();
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 337:Core/Src/main.c ****   arm_rfft_fast_init_f32(&fft, FFT_SIZE);
 338:Core/Src/main.c ****   arm_fir_init_f32(&S, NUM_TAPS, fir_coeffs_f32, fir_state_f32, BLOCK_SIZE);
 339:Core/Src/main.c ****   arm_fir_f32(&S, ecgBuffer, filtered_ecg, 1);
 340:Core/Src/main.c ****   
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   for(int i = 0; i < 128; i++){
 343:Core/Src/main.c ****       input128[i] = filtered_ecg[i];
 344:Core/Src/main.c ****   }
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   arm_rfft_fast_f32(&fft, input128, fft_output, 0);
 347:Core/Src/main.c ****   
 348:Core/Src/main.c ****   for(int i = 0; i < FFT_SIZE/2; i++){
 349:Core/Src/main.c ****       float real = fft_output[2*i];
 350:Core/Src/main.c ****       float imag = fft_output[2*i+1];
 351:Core/Src/main.c ****       magnitude[i] = sqrtf((real*real + imag*imag));
 352:Core/Src/main.c ****   }
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   for (int i = 1; i < FFT_SIZE/2; i++){
 355:Core/Src/main.c ****       index = 0;
 356:Core/Src/main.c ****       if(magnitude[i-1] < magnitude[i]){
 357:Core/Src/main.c ****           index = i; 
 358:Core/Src/main.c ****       }
 359:Core/Src/main.c ****   }
 360:Core/Src/main.c ****   frequency = (index * 250) / 128;
 361:Core/Src/main.c ****   /* USER CODE END Init */
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /* Configure the system clock */
 364:Core/Src/main.c ****   SystemClock_Config();
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /* Configure the peripherals common clocks */
 367:Core/Src/main.c ****   PeriphCommonClock_Config();
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE END SysInit */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  /tmp/ccat0r6T.s 			page 8


 374:Core/Src/main.c ****   MX_GPIO_Init();
 375:Core/Src/main.c ****   MX_ADC3_Init();
 376:Core/Src/main.c ****   MX_CRC_Init();
 377:Core/Src/main.c ****   MX_DCMI_Init();
 378:Core/Src/main.c ****   MX_DMA2D_Init();
 379:Core/Src/main.c ****   MX_ETH_Init();
 380:Core/Src/main.c ****   MX_FMC_Init();
 381:Core/Src/main.c ****   MX_I2C1_Init();
 382:Core/Src/main.c ****   MX_I2C3_Init();
 383:Core/Src/main.c ****   MX_LTDC_Init();
 384:Core/Src/main.c ****   MX_QUADSPI_Init();
 385:Core/Src/main.c ****   MX_RTC_Init();
 386:Core/Src/main.c ****   MX_SAI2_Init();
 387:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 388:Core/Src/main.c ****   MX_SPDIFRX_Init();
 389:Core/Src/main.c ****   MX_SPI2_Init();
 390:Core/Src/main.c ****   MX_TIM1_Init();
 391:Core/Src/main.c ****   MX_TIM2_Init();
 392:Core/Src/main.c ****   MX_TIM3_Init();
 393:Core/Src/main.c ****   MX_TIM5_Init();
 394:Core/Src/main.c ****   MX_TIM8_Init();
 395:Core/Src/main.c ****   MX_TIM12_Init();
 396:Core/Src/main.c ****   MX_USART1_UART_Init();
 397:Core/Src/main.c ****   MX_USART6_UART_Init();
 398:Core/Src/main.c ****   MX_FATFS_Init();
 399:Core/Src/main.c ****   MX_USB_HOST_Init();
 400:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   uint16_t* baseAddr = (uint16_t*) (pLayerCfg.FBStartAdress);
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   //if (pLayerCfg.PixelFormat != LTDC_PIXEL_FORMAT_RGB565) Error_Handler ();
 405:Core/Src/main.c ****   
 406:Core/Src/main.c ****   uint16_t xWidth = pLayerCfg.ImageWidth; //480.
 407:Core/Src/main.c ****   
 408:Core/Src/main.c ****   uint16_t yWidth = pLayerCfg.ImageHeight; //272.
 409:Core/Src/main.c ****   
 410:Core/Src/main.c ****   BSP_SDRAM_Init ();
 411:Core/Src/main.c ****   
 412:Core/Src/main.c ****   __HAL_RCC_CRC_CLK_ENABLE ();
 413:Core/Src/main.c ****   
 414:Core/Src/main.c ****   BSP_LCD_Init ();
 415:Core/Src/main.c ****   
 416:Core/Src/main.c ****   BSP_LCD_LayerDefaultInit (0, pLayerCfg.FBStartAdress);
 417:Core/Src/main.c ****   
 418:Core/Src/main.c ****   BSP_LCD_DisplayOn ();
 419:Core/Src/main.c ****   
 420:Core/Src/main.c ****   BSP_LCD_SelectLayer (0);
 421:Core/Src/main.c ****   
 422:Core/Src/main.c ****  /*  BSP_LCD_Clear (LCD_COLOR_BLUE);
 423:Core/Src/main.c ****   
 424:Core/Src/main.c ****   BSP_LCD_DisplayStringAt (20, 20, "Hello World", LEFT_MODE);
 425:Core/Src/main.c ****   BSP_LCD_DrawCircle(100,100,50);
 426:Core/Src/main.c ****   BSP_LCD_DrawPixel(120,120, 0xFF00FF00 ); */
 427:Core/Src/main.c ****   setvbuf(stdin, NULL, _IONBF, 0);  // stdin buffer'ını kapat
 428:Core/Src/main.c ****   lv_init();
 429:Core/Src/main.c ****   lv_tick_set_cb(HAL_GetTick);
 430:Core/Src/main.c ****   
ARM GAS  /tmp/ccat0r6T.s 			page 9


 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   lv_display_t * display = lv_display_create(FRAME_HORZ, FRAME_VERT);
 435:Core/Src/main.c **** 
 436:Core/Src/main.c ****   #define BYTES_PER_PIXEL (LV_COLOR_FORMAT_GET_SIZE(LV_COLOR_FORMAT_RGB565))
 437:Core/Src/main.c ****   uint8_t buf1[FRAME_HORZ * FRAME_VERT / 10 * BYTES_PER_PIXEL]; 
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   lv_display_set_buffers(display, buf1, NULL, sizeof(buf1), LV_DISPLAY_RENDER_MODE_PARTIAL);
 440:Core/Src/main.c ****   lv_display_set_flush_cb(display, my_flush_cb);
 441:Core/Src/main.c ****   ui_init();
 442:Core/Src/main.c ****   
 443:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart1, LV_CHART_UPDATE_MODE_CIRCULAR);
 444:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart1, 0, 0, LV_PART_INDICATOR);;
 445:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart1, 100);
 446:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart2, LV_CHART_UPDATE_MODE_CIRCULAR);
 447:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart2, 0, 0, LV_PART_INDICATOR);;
 448:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart2, 100);
 449:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart3, LV_CHART_UPDATE_MODE_CIRCULAR);
 450:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart3, 0, 0, LV_PART_INDICATOR);;
 451:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart3, 100);
 452:Core/Src/main.c ****   //lv_chart_set_range(objects.chart1, LV_CHART_AXIS_PRIMARY_Y, 0, 120);
 453:Core/Src/main.c ****   series1 = lv_chart_add_series(objects.chart1, lv_palette_main(LV_PALETTE_RED), LV_CHART_AXIS_PRIM
 454:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 455:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 456:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 457:Core/Src/main.c **** 
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****   timer = lv_timer_create(timer_cb, 50, NULL);
 460:Core/Src/main.c ****   
 461:Core/Src/main.c ****   if ( (xWidth < 1)
 462:Core/Src/main.c ****   
 463:Core/Src/main.c ****   || (yWidth < 1)) Error_Handler ();
 464:Core/Src/main.c ****   
 465:Core/Src/main.c ****   uint32_t timOld, timNew;
 466:Core/Src/main.c ****   timOld = timNew = HAL_GetTick();
 467:Core/Src/main.c ****   uint32_t time_till_next = 0;
 468:Core/Src/main.c ****   /* USER CODE END 2 */
 469:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, &ch, 1);
 470:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, &ch, 1);
 471:Core/Src/main.c ****   /* Infinite loop */
 472:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 473:Core/Src/main.c ****   while (1)
 474:Core/Src/main.c ****   {
 475:Core/Src/main.c ****     /* USER CODE END WHILE */
 476:Core/Src/main.c ****     MX_USB_HOST_Process();
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****     timNew = HAL_GetTick();
 481:Core/Src/main.c ****     if(timNew - timOld >= time_till_next){
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****       time_till_next = lv_timer_handler();
 484:Core/Src/main.c ****       if(time_till_next == LV_NO_TIMER_READY) time_till_next = LV_DEF_REFR_PERIOD;
 485:Core/Src/main.c ****       timOld = timNew;
 486:Core/Src/main.c ****     }
 487:Core/Src/main.c ****     if (dataReady) {
ARM GAS  /tmp/ccat0r6T.s 			page 10


 488:Core/Src/main.c ****       
 489:Core/Src/main.c ****       float val = strtof(rxBuffer, NULL);
 490:Core/Src/main.c ****       ecgBuffer[sinCounter] = val;
 491:Core/Src/main.c ****       sinCounter = (sinCounter <= POINT_COUNT-1) ? sinCounter++ : 0; 
 492:Core/Src/main.c ****       dataReady = 0;
 493:Core/Src/main.c ****       // kullan val değişkenini
 494:Core/Src/main.c ****   }
 495:Core/Src/main.c ****     
 496:Core/Src/main.c ****     
 497:Core/Src/main.c ****   }
 498:Core/Src/main.c ****   /* USER CODE END 3 */
 499:Core/Src/main.c **** }
 500:Core/Src/main.c **** 
 501:Core/Src/main.c **** /**
 502:Core/Src/main.c ****   * @brief System Clock Configuration
 503:Core/Src/main.c ****   * @retval None
 504:Core/Src/main.c ****   */
 505:Core/Src/main.c **** void SystemClock_Config(void)
 506:Core/Src/main.c **** {
 507:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 508:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 509:Core/Src/main.c **** 
 510:Core/Src/main.c ****   /** Configure LSE Drive Capability
 511:Core/Src/main.c ****   */
 512:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 515:Core/Src/main.c ****   */
 516:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 517:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 520:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 521:Core/Src/main.c ****   */
 522:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 523:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 524:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 525:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 526:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 527:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 528:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 529:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 530:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 531:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 532:Core/Src/main.c ****   {
 533:Core/Src/main.c ****     Error_Handler();
 534:Core/Src/main.c ****   }
 535:Core/Src/main.c **** 
 536:Core/Src/main.c ****   /** Activate the Over-Drive mode
 537:Core/Src/main.c ****   */
 538:Core/Src/main.c ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 539:Core/Src/main.c ****   {
 540:Core/Src/main.c ****     Error_Handler();
 541:Core/Src/main.c ****   }
 542:Core/Src/main.c **** 
 543:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 544:Core/Src/main.c ****   */
ARM GAS  /tmp/ccat0r6T.s 			page 11


 545:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 546:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 547:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 548:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 549:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 550:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 551:Core/Src/main.c **** 
 552:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 553:Core/Src/main.c ****   {
 554:Core/Src/main.c ****     Error_Handler();
 555:Core/Src/main.c ****   }
 556:Core/Src/main.c **** }
 557:Core/Src/main.c **** 
 558:Core/Src/main.c **** /**
 559:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 560:Core/Src/main.c ****   * @retval None
 561:Core/Src/main.c ****   */
 562:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 563:Core/Src/main.c **** {
 564:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 565:Core/Src/main.c **** 
 566:Core/Src/main.c ****   /** Initializes the peripherals clock
 567:Core/Src/main.c ****   */
 568:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 569:Core/Src/main.c ****                               |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 570:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 571:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 572:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 573:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 574:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 575:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 576:Core/Src/main.c ****   PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 577:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 578:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 579:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 580:Core/Src/main.c ****   {
 581:Core/Src/main.c ****     Error_Handler();
 582:Core/Src/main.c ****   }
 583:Core/Src/main.c **** }
 584:Core/Src/main.c **** 
 585:Core/Src/main.c **** /**
 586:Core/Src/main.c ****   * @brief ADC3 Initialization Function
 587:Core/Src/main.c ****   * @param None
 588:Core/Src/main.c ****   * @retval None
 589:Core/Src/main.c ****   */
 590:Core/Src/main.c **** static void MX_ADC3_Init(void)
 591:Core/Src/main.c **** {
 592:Core/Src/main.c **** 
 593:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 0 */
 594:Core/Src/main.c **** 
 595:Core/Src/main.c ****   /* USER CODE END ADC3_Init 0 */
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 598:Core/Src/main.c **** 
 599:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 1 */
 600:Core/Src/main.c **** 
 601:Core/Src/main.c ****   /* USER CODE END ADC3_Init 1 */
ARM GAS  /tmp/ccat0r6T.s 			page 12


 602:Core/Src/main.c **** 
 603:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 604:Core/Src/main.c ****   */
 605:Core/Src/main.c ****   hadc3.Instance = ADC3;
 606:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 607:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 608:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 609:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 610:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 611:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 612:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 613:Core/Src/main.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 614:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 1;
 615:Core/Src/main.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 616:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 617:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 618:Core/Src/main.c ****   {
 619:Core/Src/main.c ****     Error_Handler();
 620:Core/Src/main.c ****   }
 621:Core/Src/main.c **** 
 622:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 623:Core/Src/main.c ****   */
 624:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 625:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 626:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 627:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 628:Core/Src/main.c ****   {
 629:Core/Src/main.c ****     Error_Handler();
 630:Core/Src/main.c ****   }
 631:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 2 */
 632:Core/Src/main.c **** 
 633:Core/Src/main.c ****   /* USER CODE END ADC3_Init 2 */
 634:Core/Src/main.c **** 
 635:Core/Src/main.c **** }
 636:Core/Src/main.c **** 
 637:Core/Src/main.c **** /**
 638:Core/Src/main.c ****   * @brief CRC Initialization Function
 639:Core/Src/main.c ****   * @param None
 640:Core/Src/main.c ****   * @retval None
 641:Core/Src/main.c ****   */
 642:Core/Src/main.c **** static void MX_CRC_Init(void)
 643:Core/Src/main.c **** {
 644:Core/Src/main.c **** 
 645:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 646:Core/Src/main.c **** 
 647:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 648:Core/Src/main.c **** 
 649:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 650:Core/Src/main.c **** 
 651:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 652:Core/Src/main.c ****   hcrc.Instance = CRC;
 653:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 654:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 655:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 656:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 657:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 658:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
ARM GAS  /tmp/ccat0r6T.s 			page 13


 659:Core/Src/main.c ****   {
 660:Core/Src/main.c ****     Error_Handler();
 661:Core/Src/main.c ****   }
 662:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 663:Core/Src/main.c **** 
 664:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 665:Core/Src/main.c **** 
 666:Core/Src/main.c **** }
 667:Core/Src/main.c **** 
 668:Core/Src/main.c **** /**
 669:Core/Src/main.c ****   * @brief DCMI Initialization Function
 670:Core/Src/main.c ****   * @param None
 671:Core/Src/main.c ****   * @retval None
 672:Core/Src/main.c ****   */
 673:Core/Src/main.c **** static void MX_DCMI_Init(void)
 674:Core/Src/main.c **** {
 675:Core/Src/main.c **** 
 676:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 0 */
 677:Core/Src/main.c **** 
 678:Core/Src/main.c ****   /* USER CODE END DCMI_Init 0 */
 679:Core/Src/main.c **** 
 680:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 1 */
 681:Core/Src/main.c **** 
 682:Core/Src/main.c ****   /* USER CODE END DCMI_Init 1 */
 683:Core/Src/main.c ****   hdcmi.Instance = DCMI;
 684:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 685:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 686:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 687:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 688:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 689:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 690:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 691:Core/Src/main.c ****   hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 692:Core/Src/main.c ****   hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 693:Core/Src/main.c ****   hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 694:Core/Src/main.c ****   hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 695:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 696:Core/Src/main.c ****   {
 697:Core/Src/main.c ****     Error_Handler();
 698:Core/Src/main.c ****   }
 699:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 2 */
 700:Core/Src/main.c **** 
 701:Core/Src/main.c ****   /* USER CODE END DCMI_Init 2 */
 702:Core/Src/main.c **** 
 703:Core/Src/main.c **** }
 704:Core/Src/main.c **** 
 705:Core/Src/main.c **** /**
 706:Core/Src/main.c ****   * @brief DMA2D Initialization Function
 707:Core/Src/main.c ****   * @param None
 708:Core/Src/main.c ****   * @retval None
 709:Core/Src/main.c ****   */
 710:Core/Src/main.c **** static void MX_DMA2D_Init(void)
 711:Core/Src/main.c **** {
 712:Core/Src/main.c **** 
 713:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 0 */
 714:Core/Src/main.c **** 
 715:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 0 */
ARM GAS  /tmp/ccat0r6T.s 			page 14


 716:Core/Src/main.c **** 
 717:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 1 */
 718:Core/Src/main.c **** 
 719:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 1 */
 720:Core/Src/main.c ****   hdma2d.Instance = DMA2D;
 721:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 722:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 723:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 724:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 725:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 726:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 727:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 728:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 729:Core/Src/main.c ****   {
 730:Core/Src/main.c ****     Error_Handler();
 731:Core/Src/main.c ****   }
 732:Core/Src/main.c ****   if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 733:Core/Src/main.c ****   {
 734:Core/Src/main.c ****     Error_Handler();
 735:Core/Src/main.c ****   }
 736:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 2 */
 737:Core/Src/main.c **** 
 738:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 2 */
 739:Core/Src/main.c **** 
 740:Core/Src/main.c **** }
 741:Core/Src/main.c **** 
 742:Core/Src/main.c **** /**
 743:Core/Src/main.c ****   * @brief ETH Initialization Function
 744:Core/Src/main.c ****   * @param None
 745:Core/Src/main.c ****   * @retval None
 746:Core/Src/main.c ****   */
 747:Core/Src/main.c **** static void MX_ETH_Init(void)
 748:Core/Src/main.c **** {
 749:Core/Src/main.c **** 
 750:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 0 */
 751:Core/Src/main.c **** 
 752:Core/Src/main.c ****   /* USER CODE END ETH_Init 0 */
 753:Core/Src/main.c **** 
 754:Core/Src/main.c ****    static uint8_t MACAddr[6];
 755:Core/Src/main.c **** 
 756:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 1 */
 757:Core/Src/main.c **** 
 758:Core/Src/main.c ****   /* USER CODE END ETH_Init 1 */
 759:Core/Src/main.c ****   heth.Instance = ETH;
 760:Core/Src/main.c ****   MACAddr[0] = 0x00;
 761:Core/Src/main.c ****   MACAddr[1] = 0x80;
 762:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 763:Core/Src/main.c ****   MACAddr[3] = 0x00;
 764:Core/Src/main.c ****   MACAddr[4] = 0x00;
 765:Core/Src/main.c ****   MACAddr[5] = 0x00;
 766:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 767:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 768:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 769:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 770:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 771:Core/Src/main.c **** 
 772:Core/Src/main.c ****   /* USER CODE BEGIN MACADDRESS */
ARM GAS  /tmp/ccat0r6T.s 			page 15


 773:Core/Src/main.c **** 
 774:Core/Src/main.c ****   /* USER CODE END MACADDRESS */
 775:Core/Src/main.c **** 
 776:Core/Src/main.c ****   if (HAL_ETH_Init(&heth) != HAL_OK)
 777:Core/Src/main.c ****   {
 778:Core/Src/main.c ****     Error_Handler();
 779:Core/Src/main.c ****   }
 780:Core/Src/main.c **** 
 781:Core/Src/main.c ****   memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 782:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 783:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 784:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 785:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 786:Core/Src/main.c **** 
 787:Core/Src/main.c ****   /* USER CODE END ETH_Init 2 */
 788:Core/Src/main.c **** 
 789:Core/Src/main.c **** }
 790:Core/Src/main.c **** 
 791:Core/Src/main.c **** /**
 792:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 793:Core/Src/main.c ****   * @param None
 794:Core/Src/main.c ****   * @retval None
 795:Core/Src/main.c ****   */
 796:Core/Src/main.c **** static void MX_I2C1_Init(void)
 797:Core/Src/main.c **** {
 798:Core/Src/main.c **** 
 799:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 800:Core/Src/main.c **** 
 801:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 802:Core/Src/main.c **** 
 803:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 804:Core/Src/main.c **** 
 805:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 806:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 807:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 808:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 809:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 810:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 811:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 812:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 813:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 814:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 815:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 816:Core/Src/main.c ****   {
 817:Core/Src/main.c ****     Error_Handler();
 818:Core/Src/main.c ****   }
 819:Core/Src/main.c **** 
 820:Core/Src/main.c ****   /** Configure Analogue filter
 821:Core/Src/main.c ****   */
 822:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 823:Core/Src/main.c ****   {
 824:Core/Src/main.c ****     Error_Handler();
 825:Core/Src/main.c ****   }
 826:Core/Src/main.c **** 
 827:Core/Src/main.c ****   /** Configure Digital filter
 828:Core/Src/main.c ****   */
 829:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
ARM GAS  /tmp/ccat0r6T.s 			page 16


 830:Core/Src/main.c ****   {
 831:Core/Src/main.c ****     Error_Handler();
 832:Core/Src/main.c ****   }
 833:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 834:Core/Src/main.c **** 
 835:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 836:Core/Src/main.c **** 
 837:Core/Src/main.c **** }
 838:Core/Src/main.c **** 
 839:Core/Src/main.c **** /**
 840:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 841:Core/Src/main.c ****   * @param None
 842:Core/Src/main.c ****   * @retval None
 843:Core/Src/main.c ****   */
 844:Core/Src/main.c **** static void MX_I2C3_Init(void)
 845:Core/Src/main.c **** {
 846:Core/Src/main.c **** 
 847:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 848:Core/Src/main.c **** 
 849:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 850:Core/Src/main.c **** 
 851:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 852:Core/Src/main.c **** 
 853:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 854:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 855:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 856:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 857:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 858:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 859:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 860:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 861:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 862:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 863:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 864:Core/Src/main.c ****   {
 865:Core/Src/main.c ****     Error_Handler();
 866:Core/Src/main.c ****   }
 867:Core/Src/main.c **** 
 868:Core/Src/main.c ****   /** Configure Analogue filter
 869:Core/Src/main.c ****   */
 870:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 871:Core/Src/main.c ****   {
 872:Core/Src/main.c ****     Error_Handler();
 873:Core/Src/main.c ****   }
 874:Core/Src/main.c **** 
 875:Core/Src/main.c ****   /** Configure Digital filter
 876:Core/Src/main.c ****   */
 877:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 878:Core/Src/main.c ****   {
 879:Core/Src/main.c ****     Error_Handler();
 880:Core/Src/main.c ****   }
 881:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 882:Core/Src/main.c **** 
 883:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 884:Core/Src/main.c **** 
 885:Core/Src/main.c **** }
 886:Core/Src/main.c **** 
ARM GAS  /tmp/ccat0r6T.s 			page 17


 887:Core/Src/main.c **** /**
 888:Core/Src/main.c ****   * @brief LTDC Initialization Function
 889:Core/Src/main.c ****   * @param None
 890:Core/Src/main.c ****   * @retval None
 891:Core/Src/main.c ****   */
 892:Core/Src/main.c **** static void MX_LTDC_Init(void)
 893:Core/Src/main.c **** {
 894:Core/Src/main.c **** 
 895:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 0 */
 896:Core/Src/main.c **** 
 897:Core/Src/main.c ****   /* USER CODE END LTDC_Init 0 */
 898:Core/Src/main.c **** 
 899:Core/Src/main.c **** 
 900:Core/Src/main.c **** 
 901:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 1 */
 902:Core/Src/main.c **** 
 903:Core/Src/main.c ****   /* USER CODE END LTDC_Init 1 */
 904:Core/Src/main.c ****   hltdc.Instance = LTDC;
 905:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 906:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 907:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 908:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 909:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 910:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 911:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 912:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 913:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 914:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 915:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 916:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 917:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 918:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 919:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 920:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 921:Core/Src/main.c ****   {
 922:Core/Src/main.c ****     Error_Handler();
 923:Core/Src/main.c ****   }
 924:Core/Src/main.c ****   pLayerCfg.WindowX0 = 0;
 925:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 926:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 927:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 928:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 929:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 930:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 931:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 932:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 933:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 934:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 935:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 936:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 937:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 938:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 939:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 940:Core/Src/main.c ****   {
 941:Core/Src/main.c ****     Error_Handler();
 942:Core/Src/main.c ****   }
 943:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 2 */
ARM GAS  /tmp/ccat0r6T.s 			page 18


 944:Core/Src/main.c **** 
 945:Core/Src/main.c ****   /* USER CODE END LTDC_Init 2 */
 946:Core/Src/main.c **** 
 947:Core/Src/main.c **** }
 948:Core/Src/main.c **** 
 949:Core/Src/main.c **** /**
 950:Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 951:Core/Src/main.c ****   * @param None
 952:Core/Src/main.c ****   * @retval None
 953:Core/Src/main.c ****   */
 954:Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 955:Core/Src/main.c **** {
 956:Core/Src/main.c **** 
 957:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 958:Core/Src/main.c **** 
 959:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 960:Core/Src/main.c **** 
 961:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 962:Core/Src/main.c **** 
 963:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 964:Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 965:Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 966:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 967:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 968:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 969:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 970:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 971:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 972:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 973:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 974:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 975:Core/Src/main.c ****   {
 976:Core/Src/main.c ****     Error_Handler();
 977:Core/Src/main.c ****   }
 978:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 979:Core/Src/main.c **** 
 980:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 981:Core/Src/main.c **** 
 982:Core/Src/main.c **** }
 983:Core/Src/main.c **** 
 984:Core/Src/main.c **** /**
 985:Core/Src/main.c ****   * @brief RTC Initialization Function
 986:Core/Src/main.c ****   * @param None
 987:Core/Src/main.c ****   * @retval None
 988:Core/Src/main.c ****   */
 989:Core/Src/main.c **** static void MX_RTC_Init(void)
 990:Core/Src/main.c **** {
 991:Core/Src/main.c **** 
 992:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 993:Core/Src/main.c **** 
 994:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 995:Core/Src/main.c **** 
 996:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 997:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 998:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 999:Core/Src/main.c **** 
1000:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
ARM GAS  /tmp/ccat0r6T.s 			page 19


1001:Core/Src/main.c **** 
1002:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
1003:Core/Src/main.c **** 
1004:Core/Src/main.c ****   /** Initialize RTC Only
1005:Core/Src/main.c ****   */
1006:Core/Src/main.c ****   hrtc.Instance = RTC;
1007:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
1008:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
1009:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
1010:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
1011:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
1012:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
1013:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
1014:Core/Src/main.c ****   {
1015:Core/Src/main.c ****     Error_Handler();
1016:Core/Src/main.c ****   }
1017:Core/Src/main.c **** 
1018:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
1019:Core/Src/main.c **** 
1020:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
1021:Core/Src/main.c **** 
1022:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
1023:Core/Src/main.c ****   */
1024:Core/Src/main.c ****   sTime.Hours = 0x0;
1025:Core/Src/main.c ****   sTime.Minutes = 0x0;
1026:Core/Src/main.c ****   sTime.Seconds = 0x0;
1027:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
1028:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
1029:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
1030:Core/Src/main.c ****   {
1031:Core/Src/main.c ****     Error_Handler();
1032:Core/Src/main.c ****   }
1033:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
1034:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
1035:Core/Src/main.c ****   sDate.Date = 0x1;
1036:Core/Src/main.c ****   sDate.Year = 0x0;
1037:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
1038:Core/Src/main.c ****   {
1039:Core/Src/main.c ****     Error_Handler();
1040:Core/Src/main.c ****   }
1041:Core/Src/main.c **** 
1042:Core/Src/main.c ****   /** Enable the Alarm A
1043:Core/Src/main.c ****   */
1044:Core/Src/main.c ****   sAlarm.AlarmTime.Hours = 0x0;
1045:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
1046:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x0;
1047:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
1048:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
1049:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
1050:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
1051:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
1052:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
1053:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
1054:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
1055:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
1056:Core/Src/main.c ****   {
1057:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccat0r6T.s 			page 20


1058:Core/Src/main.c ****   }
1059:Core/Src/main.c **** 
1060:Core/Src/main.c ****   /** Enable the Alarm B
1061:Core/Src/main.c ****   */
1062:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_B;
1063:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
1064:Core/Src/main.c ****   {
1065:Core/Src/main.c ****     Error_Handler();
1066:Core/Src/main.c ****   }
1067:Core/Src/main.c **** 
1068:Core/Src/main.c ****   /** Enable the TimeStamp
1069:Core/Src/main.c ****   */
1070:Core/Src/main.c ****   if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
1071:Core/Src/main.c ****   {
1072:Core/Src/main.c ****     Error_Handler();
1073:Core/Src/main.c ****   }
1074:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
1075:Core/Src/main.c **** 
1076:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
1077:Core/Src/main.c **** 
1078:Core/Src/main.c **** }
1079:Core/Src/main.c **** 
1080:Core/Src/main.c **** /**
1081:Core/Src/main.c ****   * @brief SAI2 Initialization Function
1082:Core/Src/main.c ****   * @param None
1083:Core/Src/main.c ****   * @retval None
1084:Core/Src/main.c ****   */
1085:Core/Src/main.c **** static void MX_SAI2_Init(void)
1086:Core/Src/main.c **** {
1087:Core/Src/main.c **** 
1088:Core/Src/main.c ****   /* USER CODE BEGIN SAI2_Init 0 */
1089:Core/Src/main.c **** 
1090:Core/Src/main.c ****   /* USER CODE END SAI2_Init 0 */
1091:Core/Src/main.c **** 
1092:Core/Src/main.c ****   /* USER CODE BEGIN SAI2_Init 1 */
1093:Core/Src/main.c **** 
1094:Core/Src/main.c ****   /* USER CODE END SAI2_Init 1 */
1095:Core/Src/main.c ****   hsai_BlockA2.Instance = SAI2_Block_A;
1096:Core/Src/main.c ****   hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
1097:Core/Src/main.c ****   hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
1098:Core/Src/main.c ****   hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
1099:Core/Src/main.c ****   hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
1100:Core/Src/main.c ****   hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
1101:Core/Src/main.c ****   hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
1102:Core/Src/main.c ****   hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
1103:Core/Src/main.c ****   hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
1104:Core/Src/main.c ****   hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
1105:Core/Src/main.c ****   hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
1106:Core/Src/main.c ****   hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
1107:Core/Src/main.c ****   hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
1108:Core/Src/main.c ****   hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
1109:Core/Src/main.c ****   hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
1110:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FrameLength = 8;
1111:Core/Src/main.c ****   hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
1112:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
1113:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
1114:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
ARM GAS  /tmp/ccat0r6T.s 			page 21


1115:Core/Src/main.c ****   hsai_BlockA2.SlotInit.FirstBitOffset = 0;
1116:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
1117:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotNumber = 1;
1118:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
1119:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
1120:Core/Src/main.c ****   {
1121:Core/Src/main.c ****     Error_Handler();
1122:Core/Src/main.c ****   }
1123:Core/Src/main.c ****   hsai_BlockB2.Instance = SAI2_Block_B;
1124:Core/Src/main.c ****   hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
1125:Core/Src/main.c ****   hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
1126:Core/Src/main.c ****   hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
1127:Core/Src/main.c ****   hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
1128:Core/Src/main.c ****   hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
1129:Core/Src/main.c ****   hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
1130:Core/Src/main.c ****   hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
1131:Core/Src/main.c ****   hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
1132:Core/Src/main.c ****   hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
1133:Core/Src/main.c ****   hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
1134:Core/Src/main.c ****   hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
1135:Core/Src/main.c ****   hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
1136:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FrameLength = 8;
1137:Core/Src/main.c ****   hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
1138:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
1139:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
1140:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
1141:Core/Src/main.c ****   hsai_BlockB2.SlotInit.FirstBitOffset = 0;
1142:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
1143:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotNumber = 1;
1144:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
1145:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
1146:Core/Src/main.c ****   {
1147:Core/Src/main.c ****     Error_Handler();
1148:Core/Src/main.c ****   }
1149:Core/Src/main.c ****   /* USER CODE BEGIN SAI2_Init 2 */
1150:Core/Src/main.c **** 
1151:Core/Src/main.c ****   /* USER CODE END SAI2_Init 2 */
1152:Core/Src/main.c **** 
1153:Core/Src/main.c **** }
1154:Core/Src/main.c **** 
1155:Core/Src/main.c **** /**
1156:Core/Src/main.c ****   * @brief SDMMC1 Initialization Function
1157:Core/Src/main.c ****   * @param None
1158:Core/Src/main.c ****   * @retval None
1159:Core/Src/main.c ****   */
1160:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void)
1161:Core/Src/main.c **** {
  28              		.loc 1 1161 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
1162:Core/Src/main.c **** 
1163:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 0 */
1164:Core/Src/main.c **** 
1165:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 0 */
1166:Core/Src/main.c **** 
ARM GAS  /tmp/ccat0r6T.s 			page 22


1167:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 1 */
1168:Core/Src/main.c **** 
1169:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 1 */
1170:Core/Src/main.c ****   hsd1.Instance = SDMMC1;
  33              		.loc 1 1170 3 view .LVU1
  34              		.loc 1 1170 17 is_stmt 0 view .LVU2
  35 0000 064B     		ldr	r3, .L2
  36 0002 074A     		ldr	r2, .L2+4
  37 0004 1A60     		str	r2, [r3]
1171:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
  38              		.loc 1 1171 3 is_stmt 1 view .LVU3
  39              		.loc 1 1171 23 is_stmt 0 view .LVU4
  40 0006 0022     		movs	r2, #0
  41 0008 5A60     		str	r2, [r3, #4]
1172:Core/Src/main.c ****   hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
  42              		.loc 1 1172 3 is_stmt 1 view .LVU5
  43              		.loc 1 1172 25 is_stmt 0 view .LVU6
  44 000a 9A60     		str	r2, [r3, #8]
1173:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
  45              		.loc 1 1173 3 is_stmt 1 view .LVU7
  46              		.loc 1 1173 28 is_stmt 0 view .LVU8
  47 000c DA60     		str	r2, [r3, #12]
1174:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
  48              		.loc 1 1174 3 is_stmt 1 view .LVU9
  49              		.loc 1 1174 21 is_stmt 0 view .LVU10
  50 000e 4FF40061 		mov	r1, #2048
  51 0012 1961     		str	r1, [r3, #16]
1175:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
  52              		.loc 1 1175 3 is_stmt 1 view .LVU11
  53              		.loc 1 1175 33 is_stmt 0 view .LVU12
  54 0014 5A61     		str	r2, [r3, #20]
1176:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
  55              		.loc 1 1176 3 is_stmt 1 view .LVU13
  56              		.loc 1 1176 22 is_stmt 0 view .LVU14
  57 0016 9A61     		str	r2, [r3, #24]
1177:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 2 */
1178:Core/Src/main.c **** 
1179:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 2 */
1180:Core/Src/main.c **** 
1181:Core/Src/main.c **** }
  58              		.loc 1 1181 1 view .LVU15
  59 0018 7047     		bx	lr
  60              	.L3:
  61 001a 00BF     		.align	2
  62              	.L2:
  63 001c 00000000 		.word	hsd1
  64 0020 002C0140 		.word	1073818624
  65              		.cfi_endproc
  66              	.LFE373:
  68              		.section	.text.my_flush_cb,"ax",%progbits
  69              		.align	1
  70              		.global	my_flush_cb
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  75              	my_flush_cb:
  76              	.LVL0:
ARM GAS  /tmp/ccat0r6T.s 			page 23


  77              	.LFB355:
 201:Core/Src/main.c ****     
  78              		.loc 1 201 1 is_stmt 1 view -0
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
 201:Core/Src/main.c ****     
  82              		.loc 1 201 1 is_stmt 0 view .LVU17
  83 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  84              	.LCFI0:
  85              		.cfi_def_cfa_offset 24
  86              		.cfi_offset 4, -24
  87              		.cfi_offset 5, -20
  88              		.cfi_offset 6, -16
  89              		.cfi_offset 7, -12
  90              		.cfi_offset 8, -8
  91              		.cfi_offset 14, -4
  92 0004 8046     		mov	r8, r0
  93 0006 0E46     		mov	r6, r1
  94 0008 1546     		mov	r5, r2
 203:Core/Src/main.c ****     int32_t x, y;
  95              		.loc 1 203 5 is_stmt 1 view .LVU18
  96              	.LVL1:
 204:Core/Src/main.c ****     for(y = area->y1; y <= area->y2; y++) {
  97              		.loc 1 204 5 view .LVU19
 205:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
  98              		.loc 1 205 5 view .LVU20
 205:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
  99              		.loc 1 205 11 is_stmt 0 view .LVU21
 100 000a 4F68     		ldr	r7, [r1, #4]
 101              	.LVL2:
 205:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 102              		.loc 1 205 5 view .LVU22
 103 000c 0AE0     		b	.L5
 104              	.LVL3:
 105              	.L7:
 207:Core/Src/main.c ****             buf32++;
 106              		.loc 1 207 11 is_stmt 1 view .LVU23
 107 000e 55F8042B 		ldr	r2, [r5], #4
 108              	.LVL4:
 207:Core/Src/main.c ****             buf32++;
 109              		.loc 1 207 11 is_stmt 0 view .LVU24
 110 0012 B9B2     		uxth	r1, r7
 111 0014 A0B2     		uxth	r0, r4
 112 0016 FFF7FEFF 		bl	BSP_LCD_DrawPixel
 113              	.LVL5:
 208:Core/Src/main.c ****             
 114              		.loc 1 208 13 is_stmt 1 view .LVU25
 206:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 115              		.loc 1 206 43 discriminator 3 view .LVU26
 116 001a 0134     		adds	r4, r4, #1
 117              	.LVL6:
 118              	.L6:
 206:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 119              		.loc 1 206 29 discriminator 1 view .LVU27
 206:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 120              		.loc 1 206 36 is_stmt 0 discriminator 1 view .LVU28
ARM GAS  /tmp/ccat0r6T.s 			page 24


 121 001c B368     		ldr	r3, [r6, #8]
 206:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 122              		.loc 1 206 29 discriminator 1 view .LVU29
 123 001e A342     		cmp	r3, r4
 124 0020 F5DA     		bge	.L7
 205:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 125              		.loc 1 205 39 is_stmt 1 discriminator 2 view .LVU30
 126 0022 0137     		adds	r7, r7, #1
 127              	.LVL7:
 128              	.L5:
 205:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 129              		.loc 1 205 25 discriminator 1 view .LVU31
 205:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 130              		.loc 1 205 32 is_stmt 0 discriminator 1 view .LVU32
 131 0024 F368     		ldr	r3, [r6, #12]
 205:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 132              		.loc 1 205 25 discriminator 1 view .LVU33
 133 0026 BB42     		cmp	r3, r7
 134 0028 01DB     		blt	.L10
 206:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 135              		.loc 1 206 9 is_stmt 1 view .LVU34
 206:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 136              		.loc 1 206 15 is_stmt 0 view .LVU35
 137 002a 3468     		ldr	r4, [r6]
 138              	.LVL8:
 206:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 139              		.loc 1 206 9 view .LVU36
 140 002c F6E7     		b	.L6
 141              	.LVL9:
 142              	.L10:
 216:Core/Src/main.c ****     
 143              		.loc 1 216 5 is_stmt 1 view .LVU37
 144 002e 4046     		mov	r0, r8
 145 0030 FFF7FEFF 		bl	lv_display_flush_ready
 146              	.LVL10:
 218:Core/Src/main.c **** lv_chart_series_t * series1;
 147              		.loc 1 218 1 is_stmt 0 view .LVU38
 148 0034 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 218:Core/Src/main.c **** lv_chart_series_t * series1;
 149              		.loc 1 218 1 view .LVU39
 150              		.cfi_endproc
 151              	.LFE355:
 153              		.section	.rodata.timer_cb.str1.4,"aMS",%progbits,1
 154              		.align	2
 155              	.LC0:
 156 0000 256600   		.ascii	"%f\000"
 157 0003 00       		.align	2
 158              	.LC1:
 159 0004 256400   		.ascii	"%d\000"
 160              		.section	.text.timer_cb,"ax",%progbits
 161              		.align	1
 162              		.global	timer_cb
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 167              	timer_cb:
 168              	.LVL11:
ARM GAS  /tmp/ccat0r6T.s 			page 25


 169              	.LFB356:
 228:Core/Src/main.c **** 
 170              		.loc 1 228 1 is_stmt 1 view -0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 8
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 228:Core/Src/main.c **** 
 174              		.loc 1 228 1 is_stmt 0 view .LVU41
 175 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 176              	.LCFI1:
 177              		.cfi_def_cfa_offset 36
 178              		.cfi_offset 4, -36
 179              		.cfi_offset 5, -32
 180              		.cfi_offset 6, -28
 181              		.cfi_offset 7, -24
 182              		.cfi_offset 8, -20
 183              		.cfi_offset 9, -16
 184              		.cfi_offset 10, -12
 185              		.cfi_offset 11, -8
 186              		.cfi_offset 14, -4
 187 0004 2DED028B 		vpush.64	{d8}
 188              	.LCFI2:
 189              		.cfi_def_cfa_offset 44
 190              		.cfi_offset 80, -44
 191              		.cfi_offset 81, -40
 192 0008 83B0     		sub	sp, sp, #12
 193              	.LCFI3:
 194              		.cfi_def_cfa_offset 56
 231:Core/Src/main.c ****     /* float val = sinf(rad); */
 195              		.loc 1 231 5 is_stmt 1 view .LVU42
 196              	.LVL12:
 233:Core/Src/main.c ****     printf("%f", val);
 197              		.loc 1 233 5 view .LVU43
 233:Core/Src/main.c ****     printf("%f", val);
 198              		.loc 1 233 26 is_stmt 0 view .LVU44
 199 000a 634B     		ldr	r3, .L16
 200 000c 1A68     		ldr	r2, [r3]
 233:Core/Src/main.c ****     printf("%f", val);
 201              		.loc 1 233 11 view .LVU45
 202 000e 634B     		ldr	r3, .L16+4
 203 0010 03EB8203 		add	r3, r3, r2, lsl #2
 204 0014 93ED008A 		vldr.32	s16, [r3]
 205              	.LVL13:
 234:Core/Src/main.c ****     //printf("%.2f\r\n",val);
 206              		.loc 1 234 5 is_stmt 1 view .LVU46
 207 0018 18EE100A 		vmov	r0, s16
 208              	.LVL14:
 234:Core/Src/main.c ****     //printf("%.2f\r\n",val);
 209              		.loc 1 234 5 is_stmt 0 view .LVU47
 210 001c FFF7FEFF 		bl	__aeabi_f2d
 211              	.LVL15:
 234:Core/Src/main.c ****     //printf("%.2f\r\n",val);
 212              		.loc 1 234 5 view .LVU48
 213 0020 0246     		mov	r2, r0
 214 0022 0B46     		mov	r3, r1
 215 0024 5E48     		ldr	r0, .L16+8
 216 0026 FFF7FEFF 		bl	printf
ARM GAS  /tmp/ccat0r6T.s 			page 26


 217              	.LVL16:
 236:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 218              		.loc 1 236 5 is_stmt 1 view .LVU49
 236:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 219              		.loc 1 236 31 is_stmt 0 view .LVU50
 220 002a F2EE047A 		vmov.f32	s15, #1.0e+1
 221 002e 28EE278A 		vmul.f32	s16, s16, s15
 222              	.LVL17:
 236:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 223              		.loc 1 236 43 view .LVU51
 224 0032 DFED5C7A 		vldr.32	s15, .L16+12
 225 0036 38EE278A 		vadd.f32	s16, s16, s15
 236:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 226              		.loc 1 236 13 view .LVU52
 227 003a BDEEC88A 		vcvt.s32.f32	s16, s16
 228 003e 18EE103A 		vmov	r3, s16	@ int
 229 0042 1DB2     		sxth	r5, r3
 230              	.LVL18:
 237:Core/Src/main.c ****     lv_label_set_text(objects.label1, buf); 
 231              		.loc 1 237 5 is_stmt 1 view .LVU53
 232 0044 DFF870A1 		ldr	r10, .L16+32
 233 0048 DFF87091 		ldr	r9, .L16+36
 234 004c 2A46     		mov	r2, r5
 235 004e 5146     		mov	r1, r10
 236 0050 4846     		mov	r0, r9
 237 0052 FFF7FEFF 		bl	sprintf
 238              	.LVL19:
 238:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart1, series1, y);  
 239              		.loc 1 238 5 view .LVU54
 240 0056 544C     		ldr	r4, .L16+16
 241 0058 4946     		mov	r1, r9
 242 005a 2069     		ldr	r0, [r4, #16]
 243 005c FFF7FEFF 		bl	lv_label_set_text
 244              	.LVL20:
 239:Core/Src/main.c ****     
 245              		.loc 1 239 5 view .LVU55
 246 0060 524F     		ldr	r7, .L16+20
 247 0062 2A46     		mov	r2, r5
 248 0064 3968     		ldr	r1, [r7]
 249 0066 6068     		ldr	r0, [r4, #4]
 250 0068 FFF7FEFF 		bl	lv_chart_set_next_value
 251              	.LVL21:
 241:Core/Src/main.c ****     uint32_t s1 = lv_chart_get_x_start_point(objects.chart1, series1);
 252              		.loc 1 241 5 view .LVU56
 241:Core/Src/main.c ****     uint32_t s1 = lv_chart_get_x_start_point(objects.chart1, series1);
 253              		.loc 1 241 19 is_stmt 0 view .LVU57
 254 006c 6068     		ldr	r0, [r4, #4]
 255 006e FFF7FEFF 		bl	lv_chart_get_point_count
 256              	.LVL22:
 257 0072 8046     		mov	r8, r0
 258              	.LVL23:
 242:Core/Src/main.c ****     int32_t * a1 = lv_chart_get_series_y_array(objects.chart1, series1);
 259              		.loc 1 242 5 is_stmt 1 view .LVU58
 242:Core/Src/main.c ****     int32_t * a1 = lv_chart_get_series_y_array(objects.chart1, series1);
 260              		.loc 1 242 19 is_stmt 0 view .LVU59
 261 0074 3968     		ldr	r1, [r7]
 262 0076 6068     		ldr	r0, [r4, #4]
ARM GAS  /tmp/ccat0r6T.s 			page 27


 263              	.LVL24:
 242:Core/Src/main.c ****     int32_t * a1 = lv_chart_get_series_y_array(objects.chart1, series1);
 264              		.loc 1 242 19 view .LVU60
 265 0078 FFF7FEFF 		bl	lv_chart_get_x_start_point
 266              	.LVL25:
 267 007c 0646     		mov	r6, r0
 268              	.LVL26:
 243:Core/Src/main.c **** 
 269              		.loc 1 243 5 is_stmt 1 view .LVU61
 243:Core/Src/main.c **** 
 270              		.loc 1 243 20 is_stmt 0 view .LVU62
 271 007e 3968     		ldr	r1, [r7]
 272 0080 6068     		ldr	r0, [r4, #4]
 273              	.LVL27:
 243:Core/Src/main.c **** 
 274              		.loc 1 243 20 view .LVU63
 275 0082 FFF7FEFF 		bl	lv_chart_get_series_y_array
 276              	.LVL28:
 277 0086 0090     		str	r0, [sp]
 278              	.LVL29:
 245:Core/Src/main.c ****     //val = sinf(rad);
 279              		.loc 1 245 5 is_stmt 1 view .LVU64
 248:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 280              		.loc 1 248 5 view .LVU65
 249:Core/Src/main.c ****     lv_label_set_text(objects.label2, buf); 
 281              		.loc 1 249 5 view .LVU66
 282 0088 2A46     		mov	r2, r5
 283 008a 5146     		mov	r1, r10
 284 008c 4846     		mov	r0, r9
 285              	.LVL30:
 249:Core/Src/main.c ****     lv_label_set_text(objects.label2, buf); 
 286              		.loc 1 249 5 is_stmt 0 view .LVU67
 287 008e FFF7FEFF 		bl	sprintf
 288              	.LVL31:
 250:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart2, series2, y);  
 289              		.loc 1 250 5 is_stmt 1 view .LVU68
 290 0092 4946     		mov	r1, r9
 291 0094 6069     		ldr	r0, [r4, #20]
 292 0096 FFF7FEFF 		bl	lv_label_set_text
 293              	.LVL32:
 251:Core/Src/main.c **** 
 294              		.loc 1 251 5 view .LVU69
 295 009a DFF824B1 		ldr	fp, .L16+40
 296 009e 2A46     		mov	r2, r5
 297 00a0 DBF80010 		ldr	r1, [fp]
 298 00a4 A068     		ldr	r0, [r4, #8]
 299 00a6 FFF7FEFF 		bl	lv_chart_set_next_value
 300              	.LVL33:
 253:Core/Src/main.c ****     uint32_t s2 = lv_chart_get_x_start_point(objects.chart2, series2);
 301              		.loc 1 253 5 view .LVU70
 253:Core/Src/main.c ****     uint32_t s2 = lv_chart_get_x_start_point(objects.chart2, series2);
 302              		.loc 1 253 19 is_stmt 0 view .LVU71
 303 00aa A068     		ldr	r0, [r4, #8]
 304 00ac FFF7FEFF 		bl	lv_chart_get_point_count
 305              	.LVL34:
 306 00b0 0746     		mov	r7, r0
 307              	.LVL35:
ARM GAS  /tmp/ccat0r6T.s 			page 28


 254:Core/Src/main.c ****     int32_t * a2 = lv_chart_get_series_y_array(objects.chart2, series2);
 308              		.loc 1 254 5 is_stmt 1 view .LVU72
 254:Core/Src/main.c ****     int32_t * a2 = lv_chart_get_series_y_array(objects.chart2, series2);
 309              		.loc 1 254 19 is_stmt 0 view .LVU73
 310 00b2 DBF80010 		ldr	r1, [fp]
 311 00b6 A068     		ldr	r0, [r4, #8]
 312              	.LVL36:
 254:Core/Src/main.c ****     int32_t * a2 = lv_chart_get_series_y_array(objects.chart2, series2);
 313              		.loc 1 254 19 view .LVU74
 314 00b8 FFF7FEFF 		bl	lv_chart_get_x_start_point
 315              	.LVL37:
 316 00bc 0190     		str	r0, [sp, #4]
 317              	.LVL38:
 255:Core/Src/main.c **** 
 318              		.loc 1 255 5 is_stmt 1 view .LVU75
 255:Core/Src/main.c **** 
 319              		.loc 1 255 20 is_stmt 0 view .LVU76
 320 00be DBF80010 		ldr	r1, [fp]
 321 00c2 A068     		ldr	r0, [r4, #8]
 322              	.LVL39:
 255:Core/Src/main.c **** 
 323              		.loc 1 255 20 view .LVU77
 324 00c4 FFF7FEFF 		bl	lv_chart_get_series_y_array
 325              	.LVL40:
 326 00c8 8346     		mov	fp, r0
 327              	.LVL41:
 257:Core/Src/main.c ****     //val = sinf(rad);
 328              		.loc 1 257 5 is_stmt 1 view .LVU78
 259:Core/Src/main.c ****     sprintf(buf, "%d", y);
 329              		.loc 1 259 5 view .LVU79
 260:Core/Src/main.c ****     lv_label_set_text(objects.label3, buf); 
 330              		.loc 1 260 5 view .LVU80
 331 00ca 2A46     		mov	r2, r5
 332 00cc 5146     		mov	r1, r10
 333 00ce 4846     		mov	r0, r9
 334              	.LVL42:
 260:Core/Src/main.c ****     lv_label_set_text(objects.label3, buf); 
 335              		.loc 1 260 5 is_stmt 0 view .LVU81
 336 00d0 FFF7FEFF 		bl	sprintf
 337              	.LVL43:
 261:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart3, series3, y);  
 338              		.loc 1 261 5 is_stmt 1 view .LVU82
 339 00d4 4946     		mov	r1, r9
 340 00d6 A069     		ldr	r0, [r4, #24]
 341 00d8 FFF7FEFF 		bl	lv_label_set_text
 342              	.LVL44:
 262:Core/Src/main.c **** 
 343              		.loc 1 262 5 view .LVU83
 344 00dc DFF8E490 		ldr	r9, .L16+44
 345 00e0 2A46     		mov	r2, r5
 346 00e2 D9F80010 		ldr	r1, [r9]
 347 00e6 E068     		ldr	r0, [r4, #12]
 348 00e8 FFF7FEFF 		bl	lv_chart_set_next_value
 349              	.LVL45:
 264:Core/Src/main.c ****     uint32_t s3 = lv_chart_get_x_start_point(objects.chart3, series3);
 350              		.loc 1 264 5 view .LVU84
 264:Core/Src/main.c ****     uint32_t s3 = lv_chart_get_x_start_point(objects.chart3, series3);
ARM GAS  /tmp/ccat0r6T.s 			page 29


 351              		.loc 1 264 19 is_stmt 0 view .LVU85
 352 00ec E068     		ldr	r0, [r4, #12]
 353 00ee FFF7FEFF 		bl	lv_chart_get_point_count
 354              	.LVL46:
 355 00f2 0546     		mov	r5, r0
 356              	.LVL47:
 265:Core/Src/main.c ****     int32_t * a3 = lv_chart_get_series_y_array(objects.chart3, series3);
 357              		.loc 1 265 5 is_stmt 1 view .LVU86
 265:Core/Src/main.c ****     int32_t * a3 = lv_chart_get_series_y_array(objects.chart3, series3);
 358              		.loc 1 265 19 is_stmt 0 view .LVU87
 359 00f4 D9F80010 		ldr	r1, [r9]
 360 00f8 E068     		ldr	r0, [r4, #12]
 361              	.LVL48:
 265:Core/Src/main.c ****     int32_t * a3 = lv_chart_get_series_y_array(objects.chart3, series3);
 362              		.loc 1 265 19 view .LVU88
 363 00fa FFF7FEFF 		bl	lv_chart_get_x_start_point
 364              	.LVL49:
 365 00fe 8246     		mov	r10, r0
 366              	.LVL50:
 266:Core/Src/main.c ****     
 367              		.loc 1 266 5 is_stmt 1 view .LVU89
 266:Core/Src/main.c ****     
 368              		.loc 1 266 20 is_stmt 0 view .LVU90
 369 0100 D9F80010 		ldr	r1, [r9]
 370 0104 E068     		ldr	r0, [r4, #12]
 371              	.LVL51:
 266:Core/Src/main.c ****     
 372              		.loc 1 266 20 view .LVU91
 373 0106 FFF7FEFF 		bl	lv_chart_get_series_y_array
 374              	.LVL52:
 269:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 375              		.loc 1 269 5 is_stmt 1 view .LVU92
 269:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 376              		.loc 1 269 12 is_stmt 0 view .LVU93
 377 010a 731C     		adds	r3, r6, #1
 269:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 378              		.loc 1 269 17 view .LVU94
 379 010c B3FBF8F2 		udiv	r2, r3, r8
 380 0110 08FB1233 		mls	r3, r8, r2, r3
 269:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 381              		.loc 1 269 23 view .LVU95
 382 0114 6FF00042 		mvn	r2, #-2147483648
 383 0118 0099     		ldr	r1, [sp]
 384 011a 41F82320 		str	r2, [r1, r3, lsl #2]
 270:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 385              		.loc 1 270 5 is_stmt 1 view .LVU96
 270:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 386              		.loc 1 270 12 is_stmt 0 view .LVU97
 387 011e 0236     		adds	r6, r6, #2
 388              	.LVL53:
 270:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 389              		.loc 1 270 17 view .LVU98
 390 0120 B6FBF8F3 		udiv	r3, r6, r8
 391 0124 08FB1366 		mls	r6, r8, r3, r6
 392              	.LVL54:
 270:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 393              		.loc 1 270 23 view .LVU99
ARM GAS  /tmp/ccat0r6T.s 			page 30


 394 0128 41F82620 		str	r2, [r1, r6, lsl #2]
 271:Core/Src/main.c **** 
 395              		.loc 1 271 5 is_stmt 1 view .LVU100
 273:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 396              		.loc 1 273 5 view .LVU101
 273:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 397              		.loc 1 273 12 is_stmt 0 view .LVU102
 398 012c 019C     		ldr	r4, [sp, #4]
 399 012e 631C     		adds	r3, r4, #1
 273:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 400              		.loc 1 273 17 view .LVU103
 401 0130 B3FBF7F1 		udiv	r1, r3, r7
 402 0134 07FB1133 		mls	r3, r7, r1, r3
 273:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 403              		.loc 1 273 23 view .LVU104
 404 0138 4BF82320 		str	r2, [fp, r3, lsl #2]
 274:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 405              		.loc 1 274 5 is_stmt 1 view .LVU105
 274:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 406              		.loc 1 274 12 is_stmt 0 view .LVU106
 407 013c A31C     		adds	r3, r4, #2
 274:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 408              		.loc 1 274 17 view .LVU107
 409 013e B3FBF7F1 		udiv	r1, r3, r7
 410 0142 07FB1133 		mls	r3, r7, r1, r3
 274:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 411              		.loc 1 274 23 view .LVU108
 412 0146 4BF82320 		str	r2, [fp, r3, lsl #2]
 275:Core/Src/main.c **** 
 413              		.loc 1 275 5 is_stmt 1 view .LVU109
 277:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 414              		.loc 1 277 5 view .LVU110
 277:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 415              		.loc 1 277 12 is_stmt 0 view .LVU111
 416 014a 0AF10103 		add	r3, r10, #1
 277:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 417              		.loc 1 277 17 view .LVU112
 418 014e B3FBF5F1 		udiv	r1, r3, r5
 419 0152 05FB1133 		mls	r3, r5, r1, r3
 277:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 420              		.loc 1 277 23 view .LVU113
 421 0156 40F82320 		str	r2, [r0, r3, lsl #2]
 278:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 422              		.loc 1 278 5 is_stmt 1 view .LVU114
 278:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 423              		.loc 1 278 12 is_stmt 0 view .LVU115
 424 015a 0AF1020A 		add	r10, r10, #2
 425              	.LVL55:
 278:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 426              		.loc 1 278 17 view .LVU116
 427 015e BAFBF5F3 		udiv	r3, r10, r5
 428 0162 05FB13AA 		mls	r10, r5, r3, r10
 429              	.LVL56:
 278:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 430              		.loc 1 278 23 view .LVU117
 431 0166 40F82A20 		str	r2, [r0, r10, lsl #2]
 279:Core/Src/main.c **** 
ARM GAS  /tmp/ccat0r6T.s 			page 31


 432              		.loc 1 279 5 is_stmt 1 view .LVU118
 281:Core/Src/main.c ****     if (x >= POINT_COUNT) { // Döngüyü tamamladığınızda x'i sıfırlayın
 433              		.loc 1 281 5 view .LVU119
 281:Core/Src/main.c ****     if (x >= POINT_COUNT) { // Döngüyü tamamladığınızda x'i sıfırlayın
 434              		.loc 1 281 6 is_stmt 0 view .LVU120
 435 016a 114A     		ldr	r2, .L16+24
 436 016c 1368     		ldr	r3, [r2]
 437 016e 0133     		adds	r3, r3, #1
 438 0170 1360     		str	r3, [r2]
 282:Core/Src/main.c ****       x = 0;
 439              		.loc 1 282 5 is_stmt 1 view .LVU121
 282:Core/Src/main.c ****       x = 0;
 440              		.loc 1 282 11 is_stmt 0 view .LVU122
 441 0172 07EE903A 		vmov	s15, r3	@ int
 442 0176 F8EEE77A 		vcvt.f32.s32	s15, s15
 282:Core/Src/main.c ****       x = 0;
 443              		.loc 1 282 8 view .LVU123
 444 017a 9FED0E7A 		vldr.32	s14, .L16+28
 445 017e F4EEC77A 		vcmpe.f32	s15, s14
 446 0182 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 447 0186 02DB     		blt	.L11
 283:Core/Src/main.c ****   }
 448              		.loc 1 283 7 is_stmt 1 view .LVU124
 283:Core/Src/main.c ****   }
 449              		.loc 1 283 9 is_stmt 0 view .LVU125
 450 0188 1346     		mov	r3, r2
 451 018a 0022     		movs	r2, #0
 452 018c 1A60     		str	r2, [r3]
 453              	.L11:
 285:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 454              		.loc 1 285 1 view .LVU126
 455 018e 03B0     		add	sp, sp, #12
 456              	.LCFI4:
 457              		.cfi_def_cfa_offset 44
 458              	.LVL57:
 285:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 459              		.loc 1 285 1 view .LVU127
 460              		@ sp needed
 461 0190 BDEC028B 		vldm	sp!, {d8}
 462              	.LCFI5:
 463              		.cfi_restore 80
 464              		.cfi_restore 81
 465              		.cfi_def_cfa_offset 36
 466              	.LVL58:
 285:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 467              		.loc 1 285 1 view .LVU128
 468 0194 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 469              	.LVL59:
 470              	.L17:
 285:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 471              		.loc 1 285 1 view .LVU129
 472              		.align	2
 473              	.L16:
 474 0198 00000000 		.word	sinCounter
 475 019c 00000000 		.word	ecgBuffer
 476 01a0 00000000 		.word	.LC0
 477 01a4 00004842 		.word	1112014848
ARM GAS  /tmp/ccat0r6T.s 			page 32


 478 01a8 00000000 		.word	objects
 479 01ac 00000000 		.word	series1
 480 01b0 00000000 		.word	x
 481 01b4 00001643 		.word	1125515264
 482 01b8 04000000 		.word	.LC1
 483 01bc 00000000 		.word	buf
 484 01c0 00000000 		.word	series2
 485 01c4 00000000 		.word	series3
 486              		.cfi_endproc
 487              	.LFE356:
 489              		.section	.text.MX_GPIO_Init,"ax",%progbits
 490              		.align	1
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 495              	MX_GPIO_Init:
 496              	.LFB385:
1182:Core/Src/main.c **** 
1183:Core/Src/main.c **** /**
1184:Core/Src/main.c ****   * @brief SPDIFRX Initialization Function
1185:Core/Src/main.c ****   * @param None
1186:Core/Src/main.c ****   * @retval None
1187:Core/Src/main.c ****   */
1188:Core/Src/main.c **** static void MX_SPDIFRX_Init(void)
1189:Core/Src/main.c **** {
1190:Core/Src/main.c **** 
1191:Core/Src/main.c ****   /* USER CODE BEGIN SPDIFRX_Init 0 */
1192:Core/Src/main.c **** 
1193:Core/Src/main.c ****   /* USER CODE END SPDIFRX_Init 0 */
1194:Core/Src/main.c **** 
1195:Core/Src/main.c ****   /* USER CODE BEGIN SPDIFRX_Init 1 */
1196:Core/Src/main.c **** 
1197:Core/Src/main.c ****   /* USER CODE END SPDIFRX_Init 1 */
1198:Core/Src/main.c ****   hspdif.Instance = SPDIFRX;
1199:Core/Src/main.c ****   hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
1200:Core/Src/main.c ****   hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
1201:Core/Src/main.c ****   hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
1202:Core/Src/main.c ****   hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
1203:Core/Src/main.c ****   hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
1204:Core/Src/main.c ****   hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
1205:Core/Src/main.c ****   hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
1206:Core/Src/main.c ****   hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
1207:Core/Src/main.c ****   hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
1208:Core/Src/main.c ****   hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
1209:Core/Src/main.c ****   if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
1210:Core/Src/main.c ****   {
1211:Core/Src/main.c ****     Error_Handler();
1212:Core/Src/main.c ****   }
1213:Core/Src/main.c ****   /* USER CODE BEGIN SPDIFRX_Init 2 */
1214:Core/Src/main.c **** 
1215:Core/Src/main.c ****   /* USER CODE END SPDIFRX_Init 2 */
1216:Core/Src/main.c **** 
1217:Core/Src/main.c **** }
1218:Core/Src/main.c **** 
1219:Core/Src/main.c **** /**
1220:Core/Src/main.c ****   * @brief SPI2 Initialization Function
1221:Core/Src/main.c ****   * @param None
ARM GAS  /tmp/ccat0r6T.s 			page 33


1222:Core/Src/main.c ****   * @retval None
1223:Core/Src/main.c ****   */
1224:Core/Src/main.c **** static void MX_SPI2_Init(void)
1225:Core/Src/main.c **** {
1226:Core/Src/main.c **** 
1227:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
1228:Core/Src/main.c **** 
1229:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
1230:Core/Src/main.c **** 
1231:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
1232:Core/Src/main.c **** 
1233:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
1234:Core/Src/main.c ****   /* SPI2 parameter configuration*/
1235:Core/Src/main.c ****   hspi2.Instance = SPI2;
1236:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
1237:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
1238:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
1239:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
1240:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
1241:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
1242:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
1243:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
1244:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
1245:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
1246:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
1247:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
1248:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
1249:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
1250:Core/Src/main.c ****   {
1251:Core/Src/main.c ****     Error_Handler();
1252:Core/Src/main.c ****   }
1253:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
1254:Core/Src/main.c **** 
1255:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
1256:Core/Src/main.c **** 
1257:Core/Src/main.c **** }
1258:Core/Src/main.c **** 
1259:Core/Src/main.c **** /**
1260:Core/Src/main.c ****   * @brief TIM1 Initialization Function
1261:Core/Src/main.c ****   * @param None
1262:Core/Src/main.c ****   * @retval None
1263:Core/Src/main.c ****   */
1264:Core/Src/main.c **** static void MX_TIM1_Init(void)
1265:Core/Src/main.c **** {
1266:Core/Src/main.c **** 
1267:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
1268:Core/Src/main.c **** 
1269:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
1270:Core/Src/main.c **** 
1271:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1272:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1273:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1274:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
1275:Core/Src/main.c **** 
1276:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
1277:Core/Src/main.c **** 
1278:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
ARM GAS  /tmp/ccat0r6T.s 			page 34


1279:Core/Src/main.c ****   htim1.Instance = TIM1;
1280:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
1281:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
1282:Core/Src/main.c ****   htim1.Init.Period = 65535;
1283:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1284:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
1285:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1286:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
1287:Core/Src/main.c ****   {
1288:Core/Src/main.c ****     Error_Handler();
1289:Core/Src/main.c ****   }
1290:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1291:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
1292:Core/Src/main.c ****   {
1293:Core/Src/main.c ****     Error_Handler();
1294:Core/Src/main.c ****   }
1295:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
1296:Core/Src/main.c ****   {
1297:Core/Src/main.c ****     Error_Handler();
1298:Core/Src/main.c ****   }
1299:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1300:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
1301:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1302:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
1303:Core/Src/main.c ****   {
1304:Core/Src/main.c ****     Error_Handler();
1305:Core/Src/main.c ****   }
1306:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1307:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1308:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1309:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
1310:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1311:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
1312:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
1313:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
1314:Core/Src/main.c ****   {
1315:Core/Src/main.c ****     Error_Handler();
1316:Core/Src/main.c ****   }
1317:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
1318:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
1319:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
1320:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
1321:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
1322:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
1323:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
1324:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
1325:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
1326:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
1327:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
1328:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
1329:Core/Src/main.c ****   {
1330:Core/Src/main.c ****     Error_Handler();
1331:Core/Src/main.c ****   }
1332:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
1333:Core/Src/main.c **** 
1334:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
1335:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
ARM GAS  /tmp/ccat0r6T.s 			page 35


1336:Core/Src/main.c **** 
1337:Core/Src/main.c **** }
1338:Core/Src/main.c **** 
1339:Core/Src/main.c **** /**
1340:Core/Src/main.c ****   * @brief TIM2 Initialization Function
1341:Core/Src/main.c ****   * @param None
1342:Core/Src/main.c ****   * @retval None
1343:Core/Src/main.c ****   */
1344:Core/Src/main.c **** static void MX_TIM2_Init(void)
1345:Core/Src/main.c **** {
1346:Core/Src/main.c **** 
1347:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
1348:Core/Src/main.c **** 
1349:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
1350:Core/Src/main.c **** 
1351:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1352:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1353:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1354:Core/Src/main.c **** 
1355:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
1356:Core/Src/main.c **** 
1357:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
1358:Core/Src/main.c ****   htim2.Instance = TIM2;
1359:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
1360:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
1361:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
1362:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1363:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1364:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
1365:Core/Src/main.c ****   {
1366:Core/Src/main.c ****     Error_Handler();
1367:Core/Src/main.c ****   }
1368:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1369:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
1370:Core/Src/main.c ****   {
1371:Core/Src/main.c ****     Error_Handler();
1372:Core/Src/main.c ****   }
1373:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
1374:Core/Src/main.c ****   {
1375:Core/Src/main.c ****     Error_Handler();
1376:Core/Src/main.c ****   }
1377:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1378:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1379:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
1380:Core/Src/main.c ****   {
1381:Core/Src/main.c ****     Error_Handler();
1382:Core/Src/main.c ****   }
1383:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1384:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1385:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1386:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1387:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
1388:Core/Src/main.c ****   {
1389:Core/Src/main.c ****     Error_Handler();
1390:Core/Src/main.c ****   }
1391:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
1392:Core/Src/main.c **** 
ARM GAS  /tmp/ccat0r6T.s 			page 36


1393:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
1394:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
1395:Core/Src/main.c **** 
1396:Core/Src/main.c **** }
1397:Core/Src/main.c **** 
1398:Core/Src/main.c **** /**
1399:Core/Src/main.c ****   * @brief TIM3 Initialization Function
1400:Core/Src/main.c ****   * @param None
1401:Core/Src/main.c ****   * @retval None
1402:Core/Src/main.c ****   */
1403:Core/Src/main.c **** static void MX_TIM3_Init(void)
1404:Core/Src/main.c **** {
1405:Core/Src/main.c **** 
1406:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
1407:Core/Src/main.c **** 
1408:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
1409:Core/Src/main.c **** 
1410:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1411:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1412:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1413:Core/Src/main.c **** 
1414:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
1415:Core/Src/main.c **** 
1416:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
1417:Core/Src/main.c ****   htim3.Instance = TIM3;
1418:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
1419:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
1420:Core/Src/main.c ****   htim3.Init.Period = 65535;
1421:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1422:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1423:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
1424:Core/Src/main.c ****   {
1425:Core/Src/main.c ****     Error_Handler();
1426:Core/Src/main.c ****   }
1427:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1428:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
1429:Core/Src/main.c ****   {
1430:Core/Src/main.c ****     Error_Handler();
1431:Core/Src/main.c ****   }
1432:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
1433:Core/Src/main.c ****   {
1434:Core/Src/main.c ****     Error_Handler();
1435:Core/Src/main.c ****   }
1436:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1437:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1438:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
1439:Core/Src/main.c ****   {
1440:Core/Src/main.c ****     Error_Handler();
1441:Core/Src/main.c ****   }
1442:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1443:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1444:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1445:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1446:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
1447:Core/Src/main.c ****   {
1448:Core/Src/main.c ****     Error_Handler();
1449:Core/Src/main.c ****   }
ARM GAS  /tmp/ccat0r6T.s 			page 37


1450:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
1451:Core/Src/main.c **** 
1452:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
1453:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
1454:Core/Src/main.c **** 
1455:Core/Src/main.c **** }
1456:Core/Src/main.c **** 
1457:Core/Src/main.c **** /**
1458:Core/Src/main.c ****   * @brief TIM5 Initialization Function
1459:Core/Src/main.c ****   * @param None
1460:Core/Src/main.c ****   * @retval None
1461:Core/Src/main.c ****   */
1462:Core/Src/main.c **** static void MX_TIM5_Init(void)
1463:Core/Src/main.c **** {
1464:Core/Src/main.c **** 
1465:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
1466:Core/Src/main.c **** 
1467:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
1468:Core/Src/main.c **** 
1469:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1470:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1471:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1472:Core/Src/main.c **** 
1473:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
1474:Core/Src/main.c **** 
1475:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
1476:Core/Src/main.c ****   htim5.Instance = TIM5;
1477:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
1478:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
1479:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
1480:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1481:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1482:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
1483:Core/Src/main.c ****   {
1484:Core/Src/main.c ****     Error_Handler();
1485:Core/Src/main.c ****   }
1486:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1487:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
1488:Core/Src/main.c ****   {
1489:Core/Src/main.c ****     Error_Handler();
1490:Core/Src/main.c ****   }
1491:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
1492:Core/Src/main.c ****   {
1493:Core/Src/main.c ****     Error_Handler();
1494:Core/Src/main.c ****   }
1495:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1496:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1497:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
1498:Core/Src/main.c ****   {
1499:Core/Src/main.c ****     Error_Handler();
1500:Core/Src/main.c ****   }
1501:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1502:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1503:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1504:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1505:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
1506:Core/Src/main.c ****   {
ARM GAS  /tmp/ccat0r6T.s 			page 38


1507:Core/Src/main.c ****     Error_Handler();
1508:Core/Src/main.c ****   }
1509:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
1510:Core/Src/main.c **** 
1511:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
1512:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim5);
1513:Core/Src/main.c **** 
1514:Core/Src/main.c **** }
1515:Core/Src/main.c **** 
1516:Core/Src/main.c **** /**
1517:Core/Src/main.c ****   * @brief TIM8 Initialization Function
1518:Core/Src/main.c ****   * @param None
1519:Core/Src/main.c ****   * @retval None
1520:Core/Src/main.c ****   */
1521:Core/Src/main.c **** static void MX_TIM8_Init(void)
1522:Core/Src/main.c **** {
1523:Core/Src/main.c **** 
1524:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 0 */
1525:Core/Src/main.c **** 
1526:Core/Src/main.c ****   /* USER CODE END TIM8_Init 0 */
1527:Core/Src/main.c **** 
1528:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1529:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1530:Core/Src/main.c **** 
1531:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 1 */
1532:Core/Src/main.c **** 
1533:Core/Src/main.c ****   /* USER CODE END TIM8_Init 1 */
1534:Core/Src/main.c ****   htim8.Instance = TIM8;
1535:Core/Src/main.c ****   htim8.Init.Prescaler = 0;
1536:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
1537:Core/Src/main.c ****   htim8.Init.Period = 65535;
1538:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1539:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
1540:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1541:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
1542:Core/Src/main.c ****   {
1543:Core/Src/main.c ****     Error_Handler();
1544:Core/Src/main.c ****   }
1545:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1546:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
1547:Core/Src/main.c ****   {
1548:Core/Src/main.c ****     Error_Handler();
1549:Core/Src/main.c ****   }
1550:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1551:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
1552:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1553:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
1554:Core/Src/main.c ****   {
1555:Core/Src/main.c ****     Error_Handler();
1556:Core/Src/main.c ****   }
1557:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 2 */
1558:Core/Src/main.c **** 
1559:Core/Src/main.c ****   /* USER CODE END TIM8_Init 2 */
1560:Core/Src/main.c **** 
1561:Core/Src/main.c **** }
1562:Core/Src/main.c **** 
1563:Core/Src/main.c **** /**
ARM GAS  /tmp/ccat0r6T.s 			page 39


1564:Core/Src/main.c ****   * @brief TIM12 Initialization Function
1565:Core/Src/main.c ****   * @param None
1566:Core/Src/main.c ****   * @retval None
1567:Core/Src/main.c ****   */
1568:Core/Src/main.c **** static void MX_TIM12_Init(void)
1569:Core/Src/main.c **** {
1570:Core/Src/main.c **** 
1571:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 0 */
1572:Core/Src/main.c **** 
1573:Core/Src/main.c ****   /* USER CODE END TIM12_Init 0 */
1574:Core/Src/main.c **** 
1575:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1576:Core/Src/main.c **** 
1577:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 1 */
1578:Core/Src/main.c **** 
1579:Core/Src/main.c ****   /* USER CODE END TIM12_Init 1 */
1580:Core/Src/main.c ****   htim12.Instance = TIM12;
1581:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
1582:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
1583:Core/Src/main.c ****   htim12.Init.Period = 65535;
1584:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1585:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1586:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
1587:Core/Src/main.c ****   {
1588:Core/Src/main.c ****     Error_Handler();
1589:Core/Src/main.c ****   }
1590:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1591:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1592:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1593:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1594:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
1595:Core/Src/main.c ****   {
1596:Core/Src/main.c ****     Error_Handler();
1597:Core/Src/main.c ****   }
1598:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 2 */
1599:Core/Src/main.c **** 
1600:Core/Src/main.c ****   /* USER CODE END TIM12_Init 2 */
1601:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim12);
1602:Core/Src/main.c **** 
1603:Core/Src/main.c **** }
1604:Core/Src/main.c **** 
1605:Core/Src/main.c **** /**
1606:Core/Src/main.c ****   * @brief USART1 Initialization Function
1607:Core/Src/main.c ****   * @param None
1608:Core/Src/main.c ****   * @retval None
1609:Core/Src/main.c ****   */
1610:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
1611:Core/Src/main.c **** {
1612:Core/Src/main.c **** 
1613:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
1614:Core/Src/main.c **** 
1615:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
1616:Core/Src/main.c **** 
1617:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
1618:Core/Src/main.c **** 
1619:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
1620:Core/Src/main.c ****   huart1.Instance = USART1;
ARM GAS  /tmp/ccat0r6T.s 			page 40


1621:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
1622:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
1623:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
1624:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
1625:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
1626:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
1627:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
1628:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
1629:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
1630:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
1631:Core/Src/main.c ****   {
1632:Core/Src/main.c ****     Error_Handler();
1633:Core/Src/main.c ****   }
1634:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
1635:Core/Src/main.c **** 
1636:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
1637:Core/Src/main.c **** 
1638:Core/Src/main.c **** }
1639:Core/Src/main.c **** 
1640:Core/Src/main.c **** /**
1641:Core/Src/main.c ****   * @brief USART6 Initialization Function
1642:Core/Src/main.c ****   * @param None
1643:Core/Src/main.c ****   * @retval None
1644:Core/Src/main.c ****   */
1645:Core/Src/main.c **** static void MX_USART6_UART_Init(void)
1646:Core/Src/main.c **** {
1647:Core/Src/main.c **** 
1648:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 0 */
1649:Core/Src/main.c **** 
1650:Core/Src/main.c ****   /* USER CODE END USART6_Init 0 */
1651:Core/Src/main.c **** 
1652:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 1 */
1653:Core/Src/main.c **** 
1654:Core/Src/main.c ****   /* USER CODE END USART6_Init 1 */
1655:Core/Src/main.c ****   huart6.Instance = USART6;
1656:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
1657:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
1658:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
1659:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
1660:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
1661:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
1662:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
1663:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
1664:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
1665:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
1666:Core/Src/main.c ****   {
1667:Core/Src/main.c ****     Error_Handler();
1668:Core/Src/main.c ****   }
1669:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 2 */
1670:Core/Src/main.c **** 
1671:Core/Src/main.c ****   /* USER CODE END USART6_Init 2 */
1672:Core/Src/main.c **** 
1673:Core/Src/main.c **** }
1674:Core/Src/main.c **** 
1675:Core/Src/main.c **** /* FMC initialization function */
1676:Core/Src/main.c **** static void MX_FMC_Init(void)
1677:Core/Src/main.c **** {
ARM GAS  /tmp/ccat0r6T.s 			page 41


1678:Core/Src/main.c **** 
1679:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 0 */
1680:Core/Src/main.c **** 
1681:Core/Src/main.c ****   /* USER CODE END FMC_Init 0 */
1682:Core/Src/main.c **** 
1683:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
1684:Core/Src/main.c **** 
1685:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 1 */
1686:Core/Src/main.c **** 
1687:Core/Src/main.c ****   /* USER CODE END FMC_Init 1 */
1688:Core/Src/main.c **** 
1689:Core/Src/main.c ****   /** Perform the SDRAM1 memory initialization sequence
1690:Core/Src/main.c ****   */
1691:Core/Src/main.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
1692:Core/Src/main.c ****   /* hsdram1.Init */
1693:Core/Src/main.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
1694:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
1695:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
1696:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
1697:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
1698:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
1699:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
1700:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
1701:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
1702:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
1703:Core/Src/main.c ****   /* SdramTiming */
1704:Core/Src/main.c ****   SdramTiming.LoadToActiveDelay = 2;
1705:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
1706:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
1707:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
1708:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
1709:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
1710:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
1711:Core/Src/main.c **** 
1712:Core/Src/main.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
1713:Core/Src/main.c ****   {
1714:Core/Src/main.c ****     Error_Handler( );
1715:Core/Src/main.c ****   }
1716:Core/Src/main.c **** 
1717:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 2 */
1718:Core/Src/main.c **** 
1719:Core/Src/main.c ****   /* USER CODE END FMC_Init 2 */
1720:Core/Src/main.c **** }
1721:Core/Src/main.c **** 
1722:Core/Src/main.c **** /**
1723:Core/Src/main.c ****   * @brief GPIO Initialization Function
1724:Core/Src/main.c ****   * @param None
1725:Core/Src/main.c ****   * @retval None
1726:Core/Src/main.c ****   */
1727:Core/Src/main.c **** static void MX_GPIO_Init(void)
1728:Core/Src/main.c **** {
 497              		.loc 1 1728 1 is_stmt 1 view -0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 64
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 501 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 502              	.LCFI6:
ARM GAS  /tmp/ccat0r6T.s 			page 42


 503              		.cfi_def_cfa_offset 36
 504              		.cfi_offset 4, -36
 505              		.cfi_offset 5, -32
 506              		.cfi_offset 6, -28
 507              		.cfi_offset 7, -24
 508              		.cfi_offset 8, -20
 509              		.cfi_offset 9, -16
 510              		.cfi_offset 10, -12
 511              		.cfi_offset 11, -8
 512              		.cfi_offset 14, -4
 513 0004 91B0     		sub	sp, sp, #68
 514              	.LCFI7:
 515              		.cfi_def_cfa_offset 104
1729:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 516              		.loc 1 1729 3 view .LVU131
 517              		.loc 1 1729 20 is_stmt 0 view .LVU132
 518 0006 0BAD     		add	r5, sp, #44
 519 0008 0024     		movs	r4, #0
 520 000a 0B94     		str	r4, [sp, #44]
 521 000c 6C60     		str	r4, [r5, #4]
 522 000e AC60     		str	r4, [r5, #8]
 523 0010 EC60     		str	r4, [r5, #12]
 524 0012 2C61     		str	r4, [r5, #16]
1730:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
1731:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
1732:Core/Src/main.c **** 
1733:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
1734:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 525              		.loc 1 1734 3 is_stmt 1 view .LVU133
 526              	.LBB4:
 527              		.loc 1 1734 3 view .LVU134
 528              		.loc 1 1734 3 view .LVU135
 529 0014 9D4B     		ldr	r3, .L20
 530 0016 1A6B     		ldr	r2, [r3, #48]
 531 0018 42F01002 		orr	r2, r2, #16
 532 001c 1A63     		str	r2, [r3, #48]
 533              		.loc 1 1734 3 view .LVU136
 534 001e 1A6B     		ldr	r2, [r3, #48]
 535 0020 02F01002 		and	r2, r2, #16
 536 0024 0092     		str	r2, [sp]
 537              		.loc 1 1734 3 view .LVU137
 538 0026 009A     		ldr	r2, [sp]
 539              	.LBE4:
 540              		.loc 1 1734 3 view .LVU138
1735:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 541              		.loc 1 1735 3 view .LVU139
 542              	.LBB5:
 543              		.loc 1 1735 3 view .LVU140
 544              		.loc 1 1735 3 view .LVU141
 545 0028 1A6B     		ldr	r2, [r3, #48]
 546 002a 42F04002 		orr	r2, r2, #64
 547 002e 1A63     		str	r2, [r3, #48]
 548              		.loc 1 1735 3 view .LVU142
 549 0030 1A6B     		ldr	r2, [r3, #48]
 550 0032 02F04002 		and	r2, r2, #64
 551 0036 0192     		str	r2, [sp, #4]
 552              		.loc 1 1735 3 view .LVU143
ARM GAS  /tmp/ccat0r6T.s 			page 43


 553 0038 019A     		ldr	r2, [sp, #4]
 554              	.LBE5:
 555              		.loc 1 1735 3 view .LVU144
1736:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 556              		.loc 1 1736 3 view .LVU145
 557              	.LBB6:
 558              		.loc 1 1736 3 view .LVU146
 559              		.loc 1 1736 3 view .LVU147
 560 003a 1A6B     		ldr	r2, [r3, #48]
 561 003c 42F00202 		orr	r2, r2, #2
 562 0040 1A63     		str	r2, [r3, #48]
 563              		.loc 1 1736 3 view .LVU148
 564 0042 1A6B     		ldr	r2, [r3, #48]
 565 0044 02F00202 		and	r2, r2, #2
 566 0048 0292     		str	r2, [sp, #8]
 567              		.loc 1 1736 3 view .LVU149
 568 004a 029A     		ldr	r2, [sp, #8]
 569              	.LBE6:
 570              		.loc 1 1736 3 view .LVU150
1737:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 571              		.loc 1 1737 3 view .LVU151
 572              	.LBB7:
 573              		.loc 1 1737 3 view .LVU152
 574              		.loc 1 1737 3 view .LVU153
 575 004c 1A6B     		ldr	r2, [r3, #48]
 576 004e 42F00802 		orr	r2, r2, #8
 577 0052 1A63     		str	r2, [r3, #48]
 578              		.loc 1 1737 3 view .LVU154
 579 0054 1A6B     		ldr	r2, [r3, #48]
 580 0056 02F00802 		and	r2, r2, #8
 581 005a 0392     		str	r2, [sp, #12]
 582              		.loc 1 1737 3 view .LVU155
 583 005c 039A     		ldr	r2, [sp, #12]
 584              	.LBE7:
 585              		.loc 1 1737 3 view .LVU156
1738:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 586              		.loc 1 1738 3 view .LVU157
 587              	.LBB8:
 588              		.loc 1 1738 3 view .LVU158
 589              		.loc 1 1738 3 view .LVU159
 590 005e 1A6B     		ldr	r2, [r3, #48]
 591 0060 42F00402 		orr	r2, r2, #4
 592 0064 1A63     		str	r2, [r3, #48]
 593              		.loc 1 1738 3 view .LVU160
 594 0066 1A6B     		ldr	r2, [r3, #48]
 595 0068 02F00402 		and	r2, r2, #4
 596 006c 0492     		str	r2, [sp, #16]
 597              		.loc 1 1738 3 view .LVU161
 598 006e 049A     		ldr	r2, [sp, #16]
 599              	.LBE8:
 600              		.loc 1 1738 3 view .LVU162
1739:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 601              		.loc 1 1739 3 view .LVU163
 602              	.LBB9:
 603              		.loc 1 1739 3 view .LVU164
 604              		.loc 1 1739 3 view .LVU165
 605 0070 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccat0r6T.s 			page 44


 606 0072 42F00102 		orr	r2, r2, #1
 607 0076 1A63     		str	r2, [r3, #48]
 608              		.loc 1 1739 3 view .LVU166
 609 0078 1A6B     		ldr	r2, [r3, #48]
 610 007a 02F00102 		and	r2, r2, #1
 611 007e 0592     		str	r2, [sp, #20]
 612              		.loc 1 1739 3 view .LVU167
 613 0080 059A     		ldr	r2, [sp, #20]
 614              	.LBE9:
 615              		.loc 1 1739 3 view .LVU168
1740:Core/Src/main.c ****   __HAL_RCC_GPIOJ_CLK_ENABLE();
 616              		.loc 1 1740 3 view .LVU169
 617              	.LBB10:
 618              		.loc 1 1740 3 view .LVU170
 619              		.loc 1 1740 3 view .LVU171
 620 0082 1A6B     		ldr	r2, [r3, #48]
 621 0084 42F40072 		orr	r2, r2, #512
 622 0088 1A63     		str	r2, [r3, #48]
 623              		.loc 1 1740 3 view .LVU172
 624 008a 1A6B     		ldr	r2, [r3, #48]
 625 008c 02F40072 		and	r2, r2, #512
 626 0090 0692     		str	r2, [sp, #24]
 627              		.loc 1 1740 3 view .LVU173
 628 0092 069A     		ldr	r2, [sp, #24]
 629              	.LBE10:
 630              		.loc 1 1740 3 view .LVU174
1741:Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 631              		.loc 1 1741 3 view .LVU175
 632              	.LBB11:
 633              		.loc 1 1741 3 view .LVU176
 634              		.loc 1 1741 3 view .LVU177
 635 0094 1A6B     		ldr	r2, [r3, #48]
 636 0096 42F48072 		orr	r2, r2, #256
 637 009a 1A63     		str	r2, [r3, #48]
 638              		.loc 1 1741 3 view .LVU178
 639 009c 1A6B     		ldr	r2, [r3, #48]
 640 009e 02F48072 		and	r2, r2, #256
 641 00a2 0792     		str	r2, [sp, #28]
 642              		.loc 1 1741 3 view .LVU179
 643 00a4 079A     		ldr	r2, [sp, #28]
 644              	.LBE11:
 645              		.loc 1 1741 3 view .LVU180
1742:Core/Src/main.c ****   __HAL_RCC_GPIOK_CLK_ENABLE();
 646              		.loc 1 1742 3 view .LVU181
 647              	.LBB12:
 648              		.loc 1 1742 3 view .LVU182
 649              		.loc 1 1742 3 view .LVU183
 650 00a6 1A6B     		ldr	r2, [r3, #48]
 651 00a8 42F48062 		orr	r2, r2, #1024
 652 00ac 1A63     		str	r2, [r3, #48]
 653              		.loc 1 1742 3 view .LVU184
 654 00ae 1A6B     		ldr	r2, [r3, #48]
 655 00b0 02F48062 		and	r2, r2, #1024
 656 00b4 0892     		str	r2, [sp, #32]
 657              		.loc 1 1742 3 view .LVU185
 658 00b6 089A     		ldr	r2, [sp, #32]
 659              	.LBE12:
ARM GAS  /tmp/ccat0r6T.s 			page 45


 660              		.loc 1 1742 3 view .LVU186
1743:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 661              		.loc 1 1743 3 view .LVU187
 662              	.LBB13:
 663              		.loc 1 1743 3 view .LVU188
 664              		.loc 1 1743 3 view .LVU189
 665 00b8 1A6B     		ldr	r2, [r3, #48]
 666 00ba 42F02002 		orr	r2, r2, #32
 667 00be 1A63     		str	r2, [r3, #48]
 668              		.loc 1 1743 3 view .LVU190
 669 00c0 1A6B     		ldr	r2, [r3, #48]
 670 00c2 02F02002 		and	r2, r2, #32
 671 00c6 0992     		str	r2, [sp, #36]
 672              		.loc 1 1743 3 view .LVU191
 673 00c8 099A     		ldr	r2, [sp, #36]
 674              	.LBE13:
 675              		.loc 1 1743 3 view .LVU192
1744:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 676              		.loc 1 1744 3 view .LVU193
 677              	.LBB14:
 678              		.loc 1 1744 3 view .LVU194
 679              		.loc 1 1744 3 view .LVU195
 680 00ca 1A6B     		ldr	r2, [r3, #48]
 681 00cc 42F08002 		orr	r2, r2, #128
 682 00d0 1A63     		str	r2, [r3, #48]
 683              		.loc 1 1744 3 view .LVU196
 684 00d2 1B6B     		ldr	r3, [r3, #48]
 685 00d4 03F08003 		and	r3, r3, #128
 686 00d8 0A93     		str	r3, [sp, #40]
 687              		.loc 1 1744 3 view .LVU197
 688 00da 0A9B     		ldr	r3, [sp, #40]
 689              	.LBE14:
 690              		.loc 1 1744 3 view .LVU198
1745:Core/Src/main.c **** 
1746:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1747:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 691              		.loc 1 1747 3 view .LVU199
 692 00dc DFF8D491 		ldr	r9, .L20+40
 693 00e0 0122     		movs	r2, #1
 694 00e2 2021     		movs	r1, #32
 695 00e4 4846     		mov	r0, r9
 696 00e6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 697              	.LVL60:
1748:Core/Src/main.c **** 
1749:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1750:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 698              		.loc 1 1750 3 view .LVU200
 699 00ea 2246     		mov	r2, r4
 700 00ec 0C21     		movs	r1, #12
 701 00ee 6848     		ldr	r0, .L20+4
 702 00f0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 703              	.LVL61:
1751:Core/Src/main.c **** 
1752:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1753:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 704              		.loc 1 1753 3 view .LVU201
 705 00f4 0122     		movs	r2, #1
ARM GAS  /tmp/ccat0r6T.s 			page 46


 706 00f6 0821     		movs	r1, #8
 707 00f8 6648     		ldr	r0, .L20+8
 708 00fa FFF7FEFF 		bl	HAL_GPIO_WritePin
 709              	.LVL62:
1754:Core/Src/main.c **** 
1755:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1756:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 710              		.loc 1 1756 3 view .LVU202
 711 00fe 0122     		movs	r2, #1
 712 0100 4FF48051 		mov	r1, #4096
 713 0104 6248     		ldr	r0, .L20+4
 714 0106 FFF7FEFF 		bl	HAL_GPIO_WritePin
 715              	.LVL63:
1757:Core/Src/main.c **** 
1758:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1759:Core/Src/main.c ****   HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 716              		.loc 1 1759 3 view .LVU203
 717 010a 2246     		mov	r2, r4
 718 010c 4FF40051 		mov	r1, #8192
 719 0110 6148     		ldr	r0, .L20+12
 720 0112 FFF7FEFF 		bl	HAL_GPIO_WritePin
 721              	.LVL64:
1760:Core/Src/main.c **** 
1761:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1762:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 722              		.loc 1 1762 3 view .LVU204
 723 0116 2246     		mov	r2, r4
 724 0118 C821     		movs	r1, #200
 725 011a 6048     		ldr	r0, .L20+16
 726 011c FFF7FEFF 		bl	HAL_GPIO_WritePin
 727              	.LVL65:
1763:Core/Src/main.c **** 
1764:Core/Src/main.c ****   /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
1765:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 728              		.loc 1 1765 3 view .LVU205
 729              		.loc 1 1765 23 is_stmt 0 view .LVU206
 730 0120 4FF0080B 		mov	fp, #8
 731 0124 CDF82CB0 		str	fp, [sp, #44]
1766:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 732              		.loc 1 1766 3 is_stmt 1 view .LVU207
 733              		.loc 1 1766 24 is_stmt 0 view .LVU208
 734 0128 0C94     		str	r4, [sp, #48]
1767:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 735              		.loc 1 1767 3 is_stmt 1 view .LVU209
 736              		.loc 1 1767 24 is_stmt 0 view .LVU210
 737 012a 0D94     		str	r4, [sp, #52]
1768:Core/Src/main.c ****   HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 738              		.loc 1 1768 3 is_stmt 1 view .LVU211
 739 012c 2946     		mov	r1, r5
 740 012e 5C48     		ldr	r0, .L20+20
 741 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 742              	.LVL66:
1769:Core/Src/main.c **** 
1770:Core/Src/main.c ****   /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
1771:Core/Src/main.c ****                            ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
1772:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 743              		.loc 1 1772 3 view .LVU212
ARM GAS  /tmp/ccat0r6T.s 			page 47


 744              		.loc 1 1772 23 is_stmt 0 view .LVU213
 745 0134 43F62343 		movw	r3, #15395
 746 0138 0B93     		str	r3, [sp, #44]
1773:Core/Src/main.c ****                           |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
1774:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 747              		.loc 1 1774 3 is_stmt 1 view .LVU214
 748              		.loc 1 1774 24 is_stmt 0 view .LVU215
 749 013a 4FF00208 		mov	r8, #2
 750 013e CDF83080 		str	r8, [sp, #48]
1775:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 751              		.loc 1 1775 3 is_stmt 1 view .LVU216
 752              		.loc 1 1775 24 is_stmt 0 view .LVU217
 753 0142 0D94     		str	r4, [sp, #52]
1776:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 754              		.loc 1 1776 3 is_stmt 1 view .LVU218
 755              		.loc 1 1776 25 is_stmt 0 view .LVU219
 756 0144 4FF0030A 		mov	r10, #3
 757 0148 CDF838A0 		str	r10, [sp, #56]
1777:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 758              		.loc 1 1777 3 is_stmt 1 view .LVU220
 759              		.loc 1 1777 29 is_stmt 0 view .LVU221
 760 014c 0A27     		movs	r7, #10
 761 014e 0F97     		str	r7, [sp, #60]
1778:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 762              		.loc 1 1778 3 is_stmt 1 view .LVU222
 763 0150 2946     		mov	r1, r5
 764 0152 5448     		ldr	r0, .L20+24
 765 0154 FFF7FEFF 		bl	HAL_GPIO_Init
 766              	.LVL67:
1779:Core/Src/main.c **** 
1780:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_VBUS_Pin */
1781:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 767              		.loc 1 1781 3 view .LVU223
 768              		.loc 1 1781 23 is_stmt 0 view .LVU224
 769 0158 4FF48053 		mov	r3, #4096
 770 015c 0B93     		str	r3, [sp, #44]
1782:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 771              		.loc 1 1782 3 is_stmt 1 view .LVU225
 772              		.loc 1 1782 24 is_stmt 0 view .LVU226
 773 015e 0C94     		str	r4, [sp, #48]
1783:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 774              		.loc 1 1783 3 is_stmt 1 view .LVU227
 775              		.loc 1 1783 24 is_stmt 0 view .LVU228
 776 0160 0D94     		str	r4, [sp, #52]
1784:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 777              		.loc 1 1784 3 is_stmt 1 view .LVU229
 778 0162 2946     		mov	r1, r5
 779 0164 5048     		ldr	r0, .L20+28
 780 0166 FFF7FEFF 		bl	HAL_GPIO_Init
 781              	.LVL68:
1785:Core/Src/main.c **** 
1786:Core/Src/main.c ****   /*Configure GPIO pin : Audio_INT_Pin */
1787:Core/Src/main.c ****   GPIO_InitStruct.Pin = Audio_INT_Pin;
 782              		.loc 1 1787 3 view .LVU230
 783              		.loc 1 1787 23 is_stmt 0 view .LVU231
 784 016a 4023     		movs	r3, #64
 785 016c 0B93     		str	r3, [sp, #44]
ARM GAS  /tmp/ccat0r6T.s 			page 48


1788:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 786              		.loc 1 1788 3 is_stmt 1 view .LVU232
 787              		.loc 1 1788 24 is_stmt 0 view .LVU233
 788 016e 4FF49013 		mov	r3, #1179648
 789 0172 0C93     		str	r3, [sp, #48]
1789:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 790              		.loc 1 1789 3 is_stmt 1 view .LVU234
 791              		.loc 1 1789 24 is_stmt 0 view .LVU235
 792 0174 0D94     		str	r4, [sp, #52]
1790:Core/Src/main.c ****   HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 793              		.loc 1 1790 3 is_stmt 1 view .LVU236
 794 0176 2946     		mov	r1, r5
 795 0178 4846     		mov	r0, r9
 796 017a FFF7FEFF 		bl	HAL_GPIO_Init
 797              	.LVL69:
1791:Core/Src/main.c **** 
1792:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
1793:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 798              		.loc 1 1793 3 view .LVU237
 799              		.loc 1 1793 23 is_stmt 0 view .LVU238
 800 017e 2023     		movs	r3, #32
 801 0180 0B93     		str	r3, [sp, #44]
1794:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802              		.loc 1 1794 3 is_stmt 1 view .LVU239
 803              		.loc 1 1794 24 is_stmt 0 view .LVU240
 804 0182 0126     		movs	r6, #1
 805 0184 0C96     		str	r6, [sp, #48]
1795:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 806              		.loc 1 1795 3 is_stmt 1 view .LVU241
 807              		.loc 1 1795 24 is_stmt 0 view .LVU242
 808 0186 0D94     		str	r4, [sp, #52]
1796:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 809              		.loc 1 1796 3 is_stmt 1 view .LVU243
 810              		.loc 1 1796 25 is_stmt 0 view .LVU244
 811 0188 0E94     		str	r4, [sp, #56]
1797:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 812              		.loc 1 1797 3 is_stmt 1 view .LVU245
 813 018a 2946     		mov	r1, r5
 814 018c 4846     		mov	r0, r9
 815 018e FFF7FEFF 		bl	HAL_GPIO_Init
 816              	.LVL70:
1798:Core/Src/main.c **** 
1799:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
1800:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 817              		.loc 1 1800 3 view .LVU246
 818              		.loc 1 1800 23 is_stmt 0 view .LVU247
 819 0192 41F20C03 		movw	r3, #4108
 820 0196 0B93     		str	r3, [sp, #44]
1801:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 821              		.loc 1 1801 3 is_stmt 1 view .LVU248
 822              		.loc 1 1801 24 is_stmt 0 view .LVU249
 823 0198 0C96     		str	r6, [sp, #48]
1802:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 824              		.loc 1 1802 3 is_stmt 1 view .LVU250
 825              		.loc 1 1802 24 is_stmt 0 view .LVU251
 826 019a 0D94     		str	r4, [sp, #52]
1803:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccat0r6T.s 			page 49


 827              		.loc 1 1803 3 is_stmt 1 view .LVU252
 828              		.loc 1 1803 25 is_stmt 0 view .LVU253
 829 019c 0E94     		str	r4, [sp, #56]
1804:Core/Src/main.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 830              		.loc 1 1804 3 is_stmt 1 view .LVU254
 831 019e 2946     		mov	r1, r5
 832 01a0 3B48     		ldr	r0, .L20+4
 833 01a2 FFF7FEFF 		bl	HAL_GPIO_Init
 834              	.LVL71:
1805:Core/Src/main.c **** 
1806:Core/Src/main.c ****   /*Configure GPIO pin : uSD_Detect_Pin */
1807:Core/Src/main.c ****   GPIO_InitStruct.Pin = uSD_Detect_Pin;
 835              		.loc 1 1807 3 view .LVU255
 836              		.loc 1 1807 23 is_stmt 0 view .LVU256
 837 01a6 4FF40053 		mov	r3, #8192
 838 01aa 0B93     		str	r3, [sp, #44]
1808:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 839              		.loc 1 1808 3 is_stmt 1 view .LVU257
 840              		.loc 1 1808 24 is_stmt 0 view .LVU258
 841 01ac 0C94     		str	r4, [sp, #48]
1809:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 842              		.loc 1 1809 3 is_stmt 1 view .LVU259
 843              		.loc 1 1809 24 is_stmt 0 view .LVU260
 844 01ae 0D94     		str	r4, [sp, #52]
1810:Core/Src/main.c ****   HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 845              		.loc 1 1810 3 is_stmt 1 view .LVU261
 846 01b0 2946     		mov	r1, r5
 847 01b2 3E48     		ldr	r0, .L20+32
 848 01b4 FFF7FEFF 		bl	HAL_GPIO_Init
 849              	.LVL72:
1811:Core/Src/main.c **** 
1812:Core/Src/main.c ****   /*Configure GPIO pin : LCD_BL_CTRL_Pin */
1813:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 850              		.loc 1 1813 3 view .LVU262
 851              		.loc 1 1813 23 is_stmt 0 view .LVU263
 852 01b8 CDF82CB0 		str	fp, [sp, #44]
1814:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 853              		.loc 1 1814 3 is_stmt 1 view .LVU264
 854              		.loc 1 1814 24 is_stmt 0 view .LVU265
 855 01bc 0C96     		str	r6, [sp, #48]
1815:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 856              		.loc 1 1815 3 is_stmt 1 view .LVU266
 857              		.loc 1 1815 24 is_stmt 0 view .LVU267
 858 01be 0D94     		str	r4, [sp, #52]
1816:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 859              		.loc 1 1816 3 is_stmt 1 view .LVU268
 860              		.loc 1 1816 25 is_stmt 0 view .LVU269
 861 01c0 0E94     		str	r4, [sp, #56]
1817:Core/Src/main.c ****   HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 862              		.loc 1 1817 3 is_stmt 1 view .LVU270
 863 01c2 2946     		mov	r1, r5
 864 01c4 3348     		ldr	r0, .L20+8
 865 01c6 FFF7FEFF 		bl	HAL_GPIO_Init
 866              	.LVL73:
1818:Core/Src/main.c **** 
1819:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
1820:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
ARM GAS  /tmp/ccat0r6T.s 			page 50


 867              		.loc 1 1820 3 view .LVU271
 868              		.loc 1 1820 23 is_stmt 0 view .LVU272
 869 01ca 4FF0100B 		mov	fp, #16
 870 01ce CDF82CB0 		str	fp, [sp, #44]
1821:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 871              		.loc 1 1821 3 is_stmt 1 view .LVU273
 872              		.loc 1 1821 24 is_stmt 0 view .LVU274
 873 01d2 0C94     		str	r4, [sp, #48]
1822:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 874              		.loc 1 1822 3 is_stmt 1 view .LVU275
 875              		.loc 1 1822 24 is_stmt 0 view .LVU276
 876 01d4 0D94     		str	r4, [sp, #52]
1823:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 877              		.loc 1 1823 3 is_stmt 1 view .LVU277
 878 01d6 2946     		mov	r1, r5
 879 01d8 4846     		mov	r0, r9
 880 01da FFF7FEFF 		bl	HAL_GPIO_Init
 881              	.LVL74:
1824:Core/Src/main.c **** 
1825:Core/Src/main.c ****   /*Configure GPIO pins : TP3_Pin NC2_Pin */
1826:Core/Src/main.c ****   GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 882              		.loc 1 1826 3 view .LVU278
 883              		.loc 1 1826 23 is_stmt 0 view .LVU279
 884 01de 48F20403 		movw	r3, #32772
 885 01e2 0B93     		str	r3, [sp, #44]
1827:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 886              		.loc 1 1827 3 is_stmt 1 view .LVU280
 887              		.loc 1 1827 24 is_stmt 0 view .LVU281
 888 01e4 0C94     		str	r4, [sp, #48]
1828:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 889              		.loc 1 1828 3 is_stmt 1 view .LVU282
 890              		.loc 1 1828 24 is_stmt 0 view .LVU283
 891 01e6 0D94     		str	r4, [sp, #52]
1829:Core/Src/main.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 892              		.loc 1 1829 3 is_stmt 1 view .LVU284
 893 01e8 2946     		mov	r1, r5
 894 01ea 2B48     		ldr	r0, .L20+12
 895 01ec FFF7FEFF 		bl	HAL_GPIO_Init
 896              	.LVL75:
1830:Core/Src/main.c **** 
1831:Core/Src/main.c ****   /*Configure GPIO pin : DCMI_PWR_EN_Pin */
1832:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 897              		.loc 1 1832 3 view .LVU285
 898              		.loc 1 1832 23 is_stmt 0 view .LVU286
 899 01f0 4FF40053 		mov	r3, #8192
 900 01f4 0B93     		str	r3, [sp, #44]
1833:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 901              		.loc 1 1833 3 is_stmt 1 view .LVU287
 902              		.loc 1 1833 24 is_stmt 0 view .LVU288
 903 01f6 0C96     		str	r6, [sp, #48]
1834:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 904              		.loc 1 1834 3 is_stmt 1 view .LVU289
 905              		.loc 1 1834 24 is_stmt 0 view .LVU290
 906 01f8 0D94     		str	r4, [sp, #52]
1835:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 907              		.loc 1 1835 3 is_stmt 1 view .LVU291
 908              		.loc 1 1835 25 is_stmt 0 view .LVU292
ARM GAS  /tmp/ccat0r6T.s 			page 51


 909 01fa 0E94     		str	r4, [sp, #56]
1836:Core/Src/main.c ****   HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 910              		.loc 1 1836 3 is_stmt 1 view .LVU293
 911 01fc 2946     		mov	r1, r5
 912 01fe 2648     		ldr	r0, .L20+12
 913 0200 FFF7FEFF 		bl	HAL_GPIO_Init
 914              	.LVL76:
1837:Core/Src/main.c **** 
1838:Core/Src/main.c ****   /*Configure GPIO pin : LCD_INT_Pin */
1839:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_INT_Pin;
 915              		.loc 1 1839 3 view .LVU294
 916              		.loc 1 1839 23 is_stmt 0 view .LVU295
 917 0204 4FF40053 		mov	r3, #8192
 918 0208 0B93     		str	r3, [sp, #44]
1840:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 919              		.loc 1 1840 3 is_stmt 1 view .LVU296
 920              		.loc 1 1840 24 is_stmt 0 view .LVU297
 921 020a 4FF49013 		mov	r3, #1179648
 922 020e 0C93     		str	r3, [sp, #48]
1841:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 923              		.loc 1 1841 3 is_stmt 1 view .LVU298
 924              		.loc 1 1841 24 is_stmt 0 view .LVU299
 925 0210 0D94     		str	r4, [sp, #52]
1842:Core/Src/main.c ****   HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 926              		.loc 1 1842 3 is_stmt 1 view .LVU300
 927 0212 2946     		mov	r1, r5
 928 0214 1E48     		ldr	r0, .L20+4
 929 0216 FFF7FEFF 		bl	HAL_GPIO_Init
 930              	.LVL77:
1843:Core/Src/main.c **** 
1844:Core/Src/main.c ****   /*Configure GPIO pin : ULPI_NXT_Pin */
1845:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 931              		.loc 1 1845 3 view .LVU301
 932              		.loc 1 1845 23 is_stmt 0 view .LVU302
 933 021a CDF82CB0 		str	fp, [sp, #44]
1846:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 934              		.loc 1 1846 3 is_stmt 1 view .LVU303
 935              		.loc 1 1846 24 is_stmt 0 view .LVU304
 936 021e CDF83080 		str	r8, [sp, #48]
1847:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 937              		.loc 1 1847 3 is_stmt 1 view .LVU305
 938              		.loc 1 1847 24 is_stmt 0 view .LVU306
 939 0222 0D94     		str	r4, [sp, #52]
1848:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 940              		.loc 1 1848 3 is_stmt 1 view .LVU307
 941              		.loc 1 1848 25 is_stmt 0 view .LVU308
 942 0224 CDF838A0 		str	r10, [sp, #56]
1849:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 943              		.loc 1 1849 3 is_stmt 1 view .LVU309
 944              		.loc 1 1849 29 is_stmt 0 view .LVU310
 945 0228 0F97     		str	r7, [sp, #60]
1850:Core/Src/main.c ****   HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 946              		.loc 1 1850 3 is_stmt 1 view .LVU311
 947 022a 2946     		mov	r1, r5
 948 022c 1A48     		ldr	r0, .L20+12
 949 022e FFF7FEFF 		bl	HAL_GPIO_Init
 950              	.LVL78:
ARM GAS  /tmp/ccat0r6T.s 			page 52


1851:Core/Src/main.c **** 
1852:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
1853:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 951              		.loc 1 1853 3 view .LVU312
 952              		.loc 1 1853 23 is_stmt 0 view .LVU313
 953 0232 C823     		movs	r3, #200
 954 0234 0B93     		str	r3, [sp, #44]
1854:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 955              		.loc 1 1854 3 is_stmt 1 view .LVU314
 956              		.loc 1 1854 24 is_stmt 0 view .LVU315
 957 0236 0C96     		str	r6, [sp, #48]
1855:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 958              		.loc 1 1855 3 is_stmt 1 view .LVU316
 959              		.loc 1 1855 24 is_stmt 0 view .LVU317
 960 0238 0D94     		str	r4, [sp, #52]
1856:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 961              		.loc 1 1856 3 is_stmt 1 view .LVU318
 962              		.loc 1 1856 25 is_stmt 0 view .LVU319
 963 023a 0E94     		str	r4, [sp, #56]
1857:Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 964              		.loc 1 1857 3 is_stmt 1 view .LVU320
 965 023c 2946     		mov	r1, r5
 966 023e 1748     		ldr	r0, .L20+16
 967 0240 FFF7FEFF 		bl	HAL_GPIO_Init
 968              	.LVL79:
1858:Core/Src/main.c **** 
1859:Core/Src/main.c ****   /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
1860:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 969              		.loc 1 1860 3 view .LVU321
 970              		.loc 1 1860 23 is_stmt 0 view .LVU322
 971 0244 0523     		movs	r3, #5
 972 0246 0B93     		str	r3, [sp, #44]
1861:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 973              		.loc 1 1861 3 is_stmt 1 view .LVU323
 974              		.loc 1 1861 24 is_stmt 0 view .LVU324
 975 0248 CDF83080 		str	r8, [sp, #48]
1862:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 976              		.loc 1 1862 3 is_stmt 1 view .LVU325
 977              		.loc 1 1862 24 is_stmt 0 view .LVU326
 978 024c 0D94     		str	r4, [sp, #52]
1863:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 979              		.loc 1 1863 3 is_stmt 1 view .LVU327
 980              		.loc 1 1863 25 is_stmt 0 view .LVU328
 981 024e CDF838A0 		str	r10, [sp, #56]
1864:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 982              		.loc 1 1864 3 is_stmt 1 view .LVU329
 983              		.loc 1 1864 29 is_stmt 0 view .LVU330
 984 0252 0F97     		str	r7, [sp, #60]
1865:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 985              		.loc 1 1865 3 is_stmt 1 view .LVU331
 986 0254 2946     		mov	r1, r5
 987 0256 1548     		ldr	r0, .L20+32
 988 0258 FFF7FEFF 		bl	HAL_GPIO_Init
 989              	.LVL80:
1866:Core/Src/main.c **** 
1867:Core/Src/main.c ****   /*Configure GPIO pin : RMII_RXER_Pin */
1868:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_RXER_Pin;
ARM GAS  /tmp/ccat0r6T.s 			page 53


 990              		.loc 1 1868 3 view .LVU332
 991              		.loc 1 1868 23 is_stmt 0 view .LVU333
 992 025c 0423     		movs	r3, #4
 993 025e 0B93     		str	r3, [sp, #44]
1869:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 994              		.loc 1 1869 3 is_stmt 1 view .LVU334
 995              		.loc 1 1869 24 is_stmt 0 view .LVU335
 996 0260 0C94     		str	r4, [sp, #48]
1870:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 997              		.loc 1 1870 3 is_stmt 1 view .LVU336
 998              		.loc 1 1870 24 is_stmt 0 view .LVU337
 999 0262 0D94     		str	r4, [sp, #52]
1871:Core/Src/main.c ****   HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 1000              		.loc 1 1871 3 is_stmt 1 view .LVU338
 1001 0264 2946     		mov	r1, r5
 1002 0266 0D48     		ldr	r0, .L20+16
 1003 0268 FFF7FEFF 		bl	HAL_GPIO_Init
 1004              	.LVL81:
1872:Core/Src/main.c **** 
1873:Core/Src/main.c ****   /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
1874:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 1005              		.loc 1 1874 3 view .LVU339
 1006              		.loc 1 1874 23 is_stmt 0 view .LVU340
 1007 026c 2823     		movs	r3, #40
 1008 026e 0B93     		str	r3, [sp, #44]
1875:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1009              		.loc 1 1875 3 is_stmt 1 view .LVU341
 1010              		.loc 1 1875 24 is_stmt 0 view .LVU342
 1011 0270 CDF83080 		str	r8, [sp, #48]
1876:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1012              		.loc 1 1876 3 is_stmt 1 view .LVU343
 1013              		.loc 1 1876 24 is_stmt 0 view .LVU344
 1014 0274 0D94     		str	r4, [sp, #52]
1877:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1015              		.loc 1 1877 3 is_stmt 1 view .LVU345
 1016              		.loc 1 1877 25 is_stmt 0 view .LVU346
 1017 0276 CDF838A0 		str	r10, [sp, #56]
1878:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1018              		.loc 1 1878 3 is_stmt 1 view .LVU347
 1019              		.loc 1 1878 29 is_stmt 0 view .LVU348
 1020 027a 0F97     		str	r7, [sp, #60]
1879:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1021              		.loc 1 1879 3 is_stmt 1 view .LVU349
 1022 027c 2946     		mov	r1, r5
 1023 027e 0C48     		ldr	r0, .L20+36
 1024 0280 FFF7FEFF 		bl	HAL_GPIO_Init
 1025              	.LVL82:
1880:Core/Src/main.c **** 
1881:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
1882:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
1883:Core/Src/main.c **** }
 1026              		.loc 1 1883 1 is_stmt 0 view .LVU350
 1027 0284 11B0     		add	sp, sp, #68
 1028              	.LCFI8:
 1029              		.cfi_def_cfa_offset 36
 1030              		@ sp needed
 1031 0286 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
ARM GAS  /tmp/ccat0r6T.s 			page 54


 1032              	.L21:
 1033 028a 00BF     		.align	2
 1034              	.L20:
 1035 028c 00380240 		.word	1073887232
 1036 0290 00200240 		.word	1073881088
 1037 0294 00280240 		.word	1073883136
 1038 0298 001C0240 		.word	1073880064
 1039 029c 00180240 		.word	1073879040
 1040 02a0 00100240 		.word	1073876992
 1041 02a4 00040240 		.word	1073873920
 1042 02a8 00240240 		.word	1073882112
 1043 02ac 00080240 		.word	1073874944
 1044 02b0 00000240 		.word	1073872896
 1045 02b4 000C0240 		.word	1073875968
 1046              		.cfi_endproc
 1047              	.LFE385:
 1049              		.section	.text.lv_obj_set_style_size,"ax",%progbits
 1050              		.align	1
 1051              		.syntax unified
 1052              		.thumb
 1053              		.thumb_func
 1055              	lv_obj_set_style_size:
 1056              	.LVL83:
 1057              	.LFB304:
 1058              		.file 2 "Drivers/lvgl/src/core/lv_obj_style.h"
   1:Drivers/lvgl/src/core/lv_obj_style.h **** /**
   2:Drivers/lvgl/src/core/lv_obj_style.h ****  * @file lv_obj_style.h
   3:Drivers/lvgl/src/core/lv_obj_style.h ****  *
   4:Drivers/lvgl/src/core/lv_obj_style.h ****  */
   5:Drivers/lvgl/src/core/lv_obj_style.h **** 
   6:Drivers/lvgl/src/core/lv_obj_style.h **** #ifndef LV_OBJ_STYLE_H
   7:Drivers/lvgl/src/core/lv_obj_style.h **** #define LV_OBJ_STYLE_H
   8:Drivers/lvgl/src/core/lv_obj_style.h **** 
   9:Drivers/lvgl/src/core/lv_obj_style.h **** #ifdef __cplusplus
  10:Drivers/lvgl/src/core/lv_obj_style.h **** extern "C" {
  11:Drivers/lvgl/src/core/lv_obj_style.h **** #endif
  12:Drivers/lvgl/src/core/lv_obj_style.h **** 
  13:Drivers/lvgl/src/core/lv_obj_style.h **** /*********************
  14:Drivers/lvgl/src/core/lv_obj_style.h ****  *      INCLUDES
  15:Drivers/lvgl/src/core/lv_obj_style.h ****  *********************/
  16:Drivers/lvgl/src/core/lv_obj_style.h **** #include "../misc/lv_bidi.h"
  17:Drivers/lvgl/src/core/lv_obj_style.h **** #include "../misc/lv_style.h"
  18:Drivers/lvgl/src/core/lv_obj_style.h **** #include "../misc/lv_types.h"
  19:Drivers/lvgl/src/core/lv_obj_style.h **** 
  20:Drivers/lvgl/src/core/lv_obj_style.h **** /*********************
  21:Drivers/lvgl/src/core/lv_obj_style.h ****  *      DEFINES
  22:Drivers/lvgl/src/core/lv_obj_style.h ****  *********************/
  23:Drivers/lvgl/src/core/lv_obj_style.h **** 
  24:Drivers/lvgl/src/core/lv_obj_style.h **** /**********************
  25:Drivers/lvgl/src/core/lv_obj_style.h ****  *      TYPEDEFS
  26:Drivers/lvgl/src/core/lv_obj_style.h ****  **********************/
  27:Drivers/lvgl/src/core/lv_obj_style.h **** 
  28:Drivers/lvgl/src/core/lv_obj_style.h **** typedef enum {
  29:Drivers/lvgl/src/core/lv_obj_style.h ****     LV_STYLE_STATE_CMP_SAME,           /**< The style properties in the 2 states are identical */
  30:Drivers/lvgl/src/core/lv_obj_style.h ****     LV_STYLE_STATE_CMP_DIFF_REDRAW,    /**< The differences can be shown with a simple redraw */
  31:Drivers/lvgl/src/core/lv_obj_style.h ****     LV_STYLE_STATE_CMP_DIFF_DRAW_PAD,  /**< The differences can be shown with a simple redraw */
  32:Drivers/lvgl/src/core/lv_obj_style.h ****     LV_STYLE_STATE_CMP_DIFF_LAYOUT,    /**< The differences can be shown with a simple redraw */
ARM GAS  /tmp/ccat0r6T.s 			page 55


  33:Drivers/lvgl/src/core/lv_obj_style.h **** } lv_style_state_cmp_t;
  34:Drivers/lvgl/src/core/lv_obj_style.h **** 
  35:Drivers/lvgl/src/core/lv_obj_style.h **** typedef uint32_t lv_style_selector_t;
  36:Drivers/lvgl/src/core/lv_obj_style.h **** 
  37:Drivers/lvgl/src/core/lv_obj_style.h **** /**********************
  38:Drivers/lvgl/src/core/lv_obj_style.h ****  * GLOBAL PROTOTYPES
  39:Drivers/lvgl/src/core/lv_obj_style.h ****  **********************/
  40:Drivers/lvgl/src/core/lv_obj_style.h **** 
  41:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  42:Drivers/lvgl/src/core/lv_obj_style.h ****  * Add a style to an object.
  43:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
  44:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param style     pointer to a style to add
  45:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  OR-ed value of parts and state to which the style should be added
  46:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  47:Drivers/lvgl/src/core/lv_obj_style.h ****  * Examples:
  48:Drivers/lvgl/src/core/lv_obj_style.h ****  * @code
  49:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_add_style(btn, &style_btn, 0); //Default button style
  50:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  51:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_add_style(btn, &btn_red, LV_STATE_PRESSED); //Overwrite only some colors to red when pres
  52:Drivers/lvgl/src/core/lv_obj_style.h ****  * @endcode
  53:Drivers/lvgl/src/core/lv_obj_style.h ****  */
  54:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_add_style(lv_obj_t * obj, const lv_style_t * style, lv_style_selector_t selector);
  55:Drivers/lvgl/src/core/lv_obj_style.h **** 
  56:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  57:Drivers/lvgl/src/core/lv_obj_style.h ****  * Replaces a style of an object, preserving the order of the style stack (local styles and transit
  58:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj           pointer to an object
  59:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param old_style     pointer to a style to replace.
  60:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param new_style     pointer to a style to replace the old style with.
  61:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector      OR-ed values of states and a part to replace only styles with matching sele
  62:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  63:Drivers/lvgl/src/core/lv_obj_style.h ****  * Examples:
  64:Drivers/lvgl/src/core/lv_obj_style.h ****  * @code
  65:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_replace_style(obj, &yellow_style, &blue_style, LV_PART_ANY | LV_STATE_ANY); //Replace a s
  66:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  67:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_replace_style(obj, &yellow_style, &blue_style, LV_PART_MAIN | LV_STATE_PRESSED); //Replac
  68:Drivers/lvgl/src/core/lv_obj_style.h ****  * @endcode
  69:Drivers/lvgl/src/core/lv_obj_style.h ****  */
  70:Drivers/lvgl/src/core/lv_obj_style.h **** bool lv_obj_replace_style(lv_obj_t * obj, const lv_style_t * old_style, const lv_style_t * new_styl
  71:Drivers/lvgl/src/core/lv_obj_style.h ****                           lv_style_selector_t selector);
  72:Drivers/lvgl/src/core/lv_obj_style.h **** 
  73:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  74:Drivers/lvgl/src/core/lv_obj_style.h ****  * Remove a style from an object.
  75:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
  76:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param style     pointer to a style to remove. Can be NULL to check only the selector
  77:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  OR-ed values of states and a part to remove only styles with matching selectors
  78:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  79:Drivers/lvgl/src/core/lv_obj_style.h ****  * Examples:
  80:Drivers/lvgl/src/core/lv_obj_style.h ****  * @code
  81:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_remove_style(obj, &style, LV_PART_ANY | LV_STATE_ANY); //Remove a specific style
  82:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  83:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_remove_style(obj, NULL, LV_PART_MAIN | LV_STATE_ANY); //Remove all styles from the main p
  84:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  85:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_remove_style(obj, NULL, LV_PART_ANY | LV_STATE_ANY); //Remove all styles
  86:Drivers/lvgl/src/core/lv_obj_style.h ****  * @endcode
  87:Drivers/lvgl/src/core/lv_obj_style.h ****  */
  88:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_remove_style(lv_obj_t * obj, const lv_style_t * style, lv_style_selector_t selector);
  89:Drivers/lvgl/src/core/lv_obj_style.h **** 
ARM GAS  /tmp/ccat0r6T.s 			page 56


  90:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  91:Drivers/lvgl/src/core/lv_obj_style.h ****  * Remove all styles from an object
  92:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
  93:Drivers/lvgl/src/core/lv_obj_style.h ****  */
  94:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_remove_style_all(lv_obj_t * obj);
  95:Drivers/lvgl/src/core/lv_obj_style.h **** 
  96:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  97:Drivers/lvgl/src/core/lv_obj_style.h ****  * Notify all object if a style is modified
  98:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param style     pointer to a style. Only the objects with this style will be notified
  99:Drivers/lvgl/src/core/lv_obj_style.h ****  *                  (NULL to notify all objects)
 100:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 101:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_report_style_change(lv_style_t * style);
 102:Drivers/lvgl/src/core/lv_obj_style.h **** 
 103:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 104:Drivers/lvgl/src/core/lv_obj_style.h ****  * Notify an object and its children about its style is modified.
 105:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 106:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param part      the part whose style was changed. E.g. `LV_PART_ANY`, `LV_PART_MAIN`
 107:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      `LV_STYLE_PROP_ANY` or an `LV_STYLE_...` property.
 108:Drivers/lvgl/src/core/lv_obj_style.h ****  *                  It is used to optimize what needs to be refreshed.
 109:Drivers/lvgl/src/core/lv_obj_style.h ****  *                  `LV_STYLE_PROP_INV` to perform only a style cache update
 110:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 111:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_refresh_style(lv_obj_t * obj, lv_part_t part, lv_style_prop_t prop);
 112:Drivers/lvgl/src/core/lv_obj_style.h **** 
 113:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 114:Drivers/lvgl/src/core/lv_obj_style.h ****  * Enable or disable automatic style refreshing when a new style is added/removed to/from an object
 115:Drivers/lvgl/src/core/lv_obj_style.h ****  * or any other style change happens.
 116:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param en        true: enable refreshing; false: disable refreshing
 117:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 118:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_enable_style_refresh(bool en);
 119:Drivers/lvgl/src/core/lv_obj_style.h **** 
 120:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 121:Drivers/lvgl/src/core/lv_obj_style.h ****  * Get the value of a style property. The current state of the object will be considered.
 122:Drivers/lvgl/src/core/lv_obj_style.h ****  * Inherited properties will be inherited.
 123:Drivers/lvgl/src/core/lv_obj_style.h ****  * If a property is not set a default value will be returned.
 124:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 125:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param part      a part from which the property should be get
 126:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      the property to get
 127:Drivers/lvgl/src/core/lv_obj_style.h ****  * @return          the value of the property.
 128:Drivers/lvgl/src/core/lv_obj_style.h ****  *                  Should be read from the correct field of the `lv_style_value_t` according to th
 129:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 130:Drivers/lvgl/src/core/lv_obj_style.h **** lv_style_value_t lv_obj_get_style_prop(const lv_obj_t * obj, lv_part_t part, lv_style_prop_t prop);
 131:Drivers/lvgl/src/core/lv_obj_style.h **** 
 132:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 133:Drivers/lvgl/src/core/lv_obj_style.h ****  * Check if an object has a specified style property for a given style selector.
 134:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 135:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  the style selector to be checked, defining the scope of the style to be examine
 136:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      the property to be checked.
 137:Drivers/lvgl/src/core/lv_obj_style.h ****  * @return          true if the object has the specified selector and property, false otherwise.
 138:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 139:Drivers/lvgl/src/core/lv_obj_style.h **** bool lv_obj_has_style_prop(const lv_obj_t * obj, lv_style_selector_t selector, lv_style_prop_t prop
 140:Drivers/lvgl/src/core/lv_obj_style.h **** 
 141:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 142:Drivers/lvgl/src/core/lv_obj_style.h ****  * Set local style property on an object's part and state.
 143:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 144:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      the property
 145:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param value     value of the property. The correct element should be set according to the type 
 146:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  OR-ed value of parts and state for which the style should be set
ARM GAS  /tmp/ccat0r6T.s 			page 57


 147:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 148:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_set_local_style_prop(lv_obj_t * obj, lv_style_prop_t prop, lv_style_value_t value,
 149:Drivers/lvgl/src/core/lv_obj_style.h ****                                  lv_style_selector_t selector);
 150:Drivers/lvgl/src/core/lv_obj_style.h **** 
 151:Drivers/lvgl/src/core/lv_obj_style.h **** lv_style_res_t lv_obj_get_local_style_prop(lv_obj_t * obj, lv_style_prop_t prop, lv_style_value_t *
 152:Drivers/lvgl/src/core/lv_obj_style.h ****                                            lv_style_selector_t selector);
 153:Drivers/lvgl/src/core/lv_obj_style.h **** 
 154:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 155:Drivers/lvgl/src/core/lv_obj_style.h ****  * Remove a local style property from a part of an object with a given state.
 156:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 157:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      a style property to remove.
 158:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  OR-ed value of parts and state for which the style should be removed
 159:Drivers/lvgl/src/core/lv_obj_style.h ****  * @return true     the property was found and removed; false: the property was not found
 160:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 161:Drivers/lvgl/src/core/lv_obj_style.h **** bool lv_obj_remove_local_style_prop(lv_obj_t * obj, lv_style_prop_t prop, lv_style_selector_t selec
 162:Drivers/lvgl/src/core/lv_obj_style.h **** 
 163:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 164:Drivers/lvgl/src/core/lv_obj_style.h ****  * Used internally for color filtering
 165:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 166:Drivers/lvgl/src/core/lv_obj_style.h **** lv_style_value_t lv_obj_style_apply_color_filter(const lv_obj_t * obj, lv_part_t part, lv_style_val
 167:Drivers/lvgl/src/core/lv_obj_style.h **** 
 168:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 169:Drivers/lvgl/src/core/lv_obj_style.h ****  * Fade in an an object and all its children.
 170:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       the object to fade in
 171:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param time      time of fade
 172:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param delay     delay to start the animation
 173:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 174:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_fade_in(lv_obj_t * obj, uint32_t time, uint32_t delay);
 175:Drivers/lvgl/src/core/lv_obj_style.h **** 
 176:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 177:Drivers/lvgl/src/core/lv_obj_style.h ****  * Fade out an an object and all its children.
 178:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       the object to fade out
 179:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param time      time of fade
 180:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param delay     delay to start the animation
 181:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 182:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_fade_out(lv_obj_t * obj, uint32_t time, uint32_t delay);
 183:Drivers/lvgl/src/core/lv_obj_style.h **** 
 184:Drivers/lvgl/src/core/lv_obj_style.h **** static inline lv_state_t lv_obj_style_get_selector_state(lv_style_selector_t selector)
 185:Drivers/lvgl/src/core/lv_obj_style.h **** {
 186:Drivers/lvgl/src/core/lv_obj_style.h ****     return selector & 0xFFFF;
 187:Drivers/lvgl/src/core/lv_obj_style.h **** }
 188:Drivers/lvgl/src/core/lv_obj_style.h **** 
 189:Drivers/lvgl/src/core/lv_obj_style.h **** static inline lv_part_t lv_obj_style_get_selector_part(lv_style_selector_t selector)
 190:Drivers/lvgl/src/core/lv_obj_style.h **** {
 191:Drivers/lvgl/src/core/lv_obj_style.h ****     return selector & 0xFF0000;
 192:Drivers/lvgl/src/core/lv_obj_style.h **** }
 193:Drivers/lvgl/src/core/lv_obj_style.h **** 
 194:Drivers/lvgl/src/core/lv_obj_style.h **** #include "lv_obj_style_gen.h"
 195:Drivers/lvgl/src/core/lv_obj_style.h **** 
 196:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_pad_all(lv_obj_t * obj, int32_t value, lv_style_selector_t sele
 197:Drivers/lvgl/src/core/lv_obj_style.h **** {
 198:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_left(obj, value, selector);
 199:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_right(obj, value, selector);
 200:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_top(obj, value, selector);
 201:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_bottom(obj, value, selector);
 202:Drivers/lvgl/src/core/lv_obj_style.h **** }
 203:Drivers/lvgl/src/core/lv_obj_style.h **** 
ARM GAS  /tmp/ccat0r6T.s 			page 58


 204:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_pad_hor(lv_obj_t * obj, int32_t value, lv_style_selector_t sele
 205:Drivers/lvgl/src/core/lv_obj_style.h **** {
 206:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_left(obj, value, selector);
 207:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_right(obj, value, selector);
 208:Drivers/lvgl/src/core/lv_obj_style.h **** }
 209:Drivers/lvgl/src/core/lv_obj_style.h **** 
 210:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_pad_ver(lv_obj_t * obj, int32_t value, lv_style_selector_t sele
 211:Drivers/lvgl/src/core/lv_obj_style.h **** {
 212:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_top(obj, value, selector);
 213:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_bottom(obj, value, selector);
 214:Drivers/lvgl/src/core/lv_obj_style.h **** }
 215:Drivers/lvgl/src/core/lv_obj_style.h **** 
 216:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_margin_all(lv_obj_t * obj, int32_t value, lv_style_selector_t s
 217:Drivers/lvgl/src/core/lv_obj_style.h **** {
 218:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_left(obj, value, selector);
 219:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_right(obj, value, selector);
 220:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_top(obj, value, selector);
 221:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_bottom(obj, value, selector);
 222:Drivers/lvgl/src/core/lv_obj_style.h **** }
 223:Drivers/lvgl/src/core/lv_obj_style.h **** 
 224:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_margin_hor(lv_obj_t * obj, int32_t value, lv_style_selector_t s
 225:Drivers/lvgl/src/core/lv_obj_style.h **** {
 226:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_left(obj, value, selector);
 227:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_right(obj, value, selector);
 228:Drivers/lvgl/src/core/lv_obj_style.h **** }
 229:Drivers/lvgl/src/core/lv_obj_style.h **** 
 230:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_margin_ver(lv_obj_t * obj, int32_t value, lv_style_selector_t s
 231:Drivers/lvgl/src/core/lv_obj_style.h **** {
 232:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_top(obj, value, selector);
 233:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_bottom(obj, value, selector);
 234:Drivers/lvgl/src/core/lv_obj_style.h **** }
 235:Drivers/lvgl/src/core/lv_obj_style.h **** 
 236:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_pad_gap(lv_obj_t * obj, int32_t value, lv_style_selector_t sele
 237:Drivers/lvgl/src/core/lv_obj_style.h **** {
 238:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_row(obj, value, selector);
 239:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_column(obj, value, selector);
 240:Drivers/lvgl/src/core/lv_obj_style.h **** }
 241:Drivers/lvgl/src/core/lv_obj_style.h **** 
 242:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_size(lv_obj_t * obj, int32_t width, int32_t height,
 243:Drivers/lvgl/src/core/lv_obj_style.h ****                                          lv_style_selector_t selector)
 244:Drivers/lvgl/src/core/lv_obj_style.h **** {
 1059              		.loc 2 244 1 is_stmt 1 view -0
 1060              		.cfi_startproc
 1061              		@ args = 0, pretend = 0, frame = 0
 1062              		@ frame_needed = 0, uses_anonymous_args = 0
 1063              		.loc 2 244 1 is_stmt 0 view .LVU352
 1064 0000 70B5     		push	{r4, r5, r6, lr}
 1065              	.LCFI9:
 1066              		.cfi_def_cfa_offset 16
 1067              		.cfi_offset 4, -16
 1068              		.cfi_offset 5, -12
 1069              		.cfi_offset 6, -8
 1070              		.cfi_offset 14, -4
 1071 0002 0546     		mov	r5, r0
 1072 0004 1646     		mov	r6, r2
 1073 0006 1C46     		mov	r4, r3
 245:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_width(obj, width, selector);
ARM GAS  /tmp/ccat0r6T.s 			page 59


 1074              		.loc 2 245 5 is_stmt 1 view .LVU353
 1075 0008 1A46     		mov	r2, r3
 1076              	.LVL84:
 1077              		.loc 2 245 5 is_stmt 0 view .LVU354
 1078 000a FFF7FEFF 		bl	lv_obj_set_style_width
 1079              	.LVL85:
 246:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_height(obj, height, selector);
 1080              		.loc 2 246 5 is_stmt 1 view .LVU355
 1081 000e 2246     		mov	r2, r4
 1082 0010 3146     		mov	r1, r6
 1083 0012 2846     		mov	r0, r5
 1084 0014 FFF7FEFF 		bl	lv_obj_set_style_height
 1085              	.LVL86:
 247:Drivers/lvgl/src/core/lv_obj_style.h **** }
 1086              		.loc 2 247 1 is_stmt 0 view .LVU356
 1087 0018 70BD     		pop	{r4, r5, r6, pc}
 1088              		.loc 2 247 1 view .LVU357
 1089              		.cfi_endproc
 1090              	.LFE304:
 1092              		.section	.text._write,"ax",%progbits
 1093              		.align	1
 1094              		.global	_write
 1095              		.syntax unified
 1096              		.thumb
 1097              		.thumb_func
 1099              	_write:
 1100              	.LVL87:
 1101              	.LFB357:
 287:Core/Src/main.c ****   HAL_UART_Transmit(&huart1,ptr,len,HAL_MAX_DELAY);
 1102              		.loc 1 287 1 is_stmt 1 view -0
 1103              		.cfi_startproc
 1104              		@ args = 0, pretend = 0, frame = 0
 1105              		@ frame_needed = 0, uses_anonymous_args = 0
 287:Core/Src/main.c ****   HAL_UART_Transmit(&huart1,ptr,len,HAL_MAX_DELAY);
 1106              		.loc 1 287 1 is_stmt 0 view .LVU359
 1107 0000 10B5     		push	{r4, lr}
 1108              	.LCFI10:
 1109              		.cfi_def_cfa_offset 8
 1110              		.cfi_offset 4, -8
 1111              		.cfi_offset 14, -4
 1112 0002 1446     		mov	r4, r2
 288:Core/Src/main.c ****   return len;
 1113              		.loc 1 288 3 is_stmt 1 view .LVU360
 1114 0004 4FF0FF33 		mov	r3, #-1
 1115 0008 92B2     		uxth	r2, r2
 1116              	.LVL88:
 288:Core/Src/main.c ****   return len;
 1117              		.loc 1 288 3 is_stmt 0 view .LVU361
 1118 000a 0248     		ldr	r0, .L26
 1119              	.LVL89:
 288:Core/Src/main.c ****   return len;
 1120              		.loc 1 288 3 view .LVU362
 1121 000c FFF7FEFF 		bl	HAL_UART_Transmit
 1122              	.LVL90:
 289:Core/Src/main.c **** }
 1123              		.loc 1 289 3 is_stmt 1 view .LVU363
 290:Core/Src/main.c **** int dataReady = 1;
ARM GAS  /tmp/ccat0r6T.s 			page 60


 1124              		.loc 1 290 1 is_stmt 0 view .LVU364
 1125 0010 2046     		mov	r0, r4
 1126 0012 10BD     		pop	{r4, pc}
 1127              	.LVL91:
 1128              	.L27:
 290:Core/Src/main.c **** int dataReady = 1;
 1129              		.loc 1 290 1 view .LVU365
 1130              		.align	2
 1131              	.L26:
 1132 0014 00000000 		.word	huart1
 1133              		.cfi_endproc
 1134              	.LFE357:
 1136              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 1137              		.align	1
 1138              		.global	HAL_UART_RxCpltCallback
 1139              		.syntax unified
 1140              		.thumb
 1141              		.thumb_func
 1143              	HAL_UART_RxCpltCallback:
 1144              	.LVL92:
 1145              	.LFB358:
 295:Core/Src/main.c ****   if (huart->Instance == USART1) {
 1146              		.loc 1 295 57 is_stmt 1 view -0
 1147              		.cfi_startproc
 1148              		@ args = 0, pretend = 0, frame = 0
 1149              		@ frame_needed = 0, uses_anonymous_args = 0
 295:Core/Src/main.c ****   if (huart->Instance == USART1) {
 1150              		.loc 1 295 57 is_stmt 0 view .LVU367
 1151 0000 08B5     		push	{r3, lr}
 1152              	.LCFI11:
 1153              		.cfi_def_cfa_offset 8
 1154              		.cfi_offset 3, -8
 1155              		.cfi_offset 14, -4
 296:Core/Src/main.c ****       if (ch == '\n') {
 1156              		.loc 1 296 3 is_stmt 1 view .LVU368
 296:Core/Src/main.c ****       if (ch == '\n') {
 1157              		.loc 1 296 12 is_stmt 0 view .LVU369
 1158 0002 0268     		ldr	r2, [r0]
 296:Core/Src/main.c ****       if (ch == '\n') {
 1159              		.loc 1 296 6 view .LVU370
 1160 0004 164B     		ldr	r3, .L36
 1161 0006 9A42     		cmp	r2, r3
 1162 0008 00D0     		beq	.L34
 1163              	.LVL93:
 1164              	.L28:
 315:Core/Src/main.c **** 
 1165              		.loc 1 315 1 view .LVU371
 1166 000a 08BD     		pop	{r3, pc}
 1167              	.LVL94:
 1168              	.L34:
 297:Core/Src/main.c ****           if (!started) {
 1169              		.loc 1 297 7 is_stmt 1 view .LVU372
 297:Core/Src/main.c ****           if (!started) {
 1170              		.loc 1 297 14 is_stmt 0 view .LVU373
 1171 000c 154B     		ldr	r3, .L36+4
 1172 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 297:Core/Src/main.c ****           if (!started) {
ARM GAS  /tmp/ccat0r6T.s 			page 61


 1173              		.loc 1 297 10 view .LVU374
 1174 0010 0A2B     		cmp	r3, #10
 1175 0012 0CD0     		beq	.L35
 308:Core/Src/main.c ****           rxBuffer[indexUart++] = ch;
 1176              		.loc 1 308 14 is_stmt 1 view .LVU375
 308:Core/Src/main.c ****           rxBuffer[indexUart++] = ch;
 1177              		.loc 1 308 18 is_stmt 0 view .LVU376
 1178 0014 144A     		ldr	r2, .L36+8
 1179 0016 1268     		ldr	r2, [r2]
 308:Core/Src/main.c ****           rxBuffer[indexUart++] = ch;
 1180              		.loc 1 308 17 view .LVU377
 1181 0018 92B1     		cbz	r2, .L32
 308:Core/Src/main.c ****           rxBuffer[indexUart++] = ch;
 1182              		.loc 1 308 39 discriminator 1 view .LVU378
 1183 001a 144A     		ldr	r2, .L36+12
 1184 001c 1268     		ldr	r2, [r2]
 308:Core/Src/main.c ****           rxBuffer[indexUart++] = ch;
 1185              		.loc 1 308 26 discriminator 1 view .LVU379
 1186 001e 3E2A     		cmp	r2, #62
 1187 0020 0EDC     		bgt	.L32
 309:Core/Src/main.c ****       }
 1188              		.loc 1 309 11 is_stmt 1 view .LVU380
 309:Core/Src/main.c ****       }
 1189              		.loc 1 309 29 is_stmt 0 view .LVU381
 1190 0022 501C     		adds	r0, r2, #1
 1191              	.LVL95:
 309:Core/Src/main.c ****       }
 1192              		.loc 1 309 29 view .LVU382
 1193 0024 1149     		ldr	r1, .L36+12
 1194 0026 0860     		str	r0, [r1]
 309:Core/Src/main.c ****       }
 1195              		.loc 1 309 33 view .LVU383
 1196 0028 1149     		ldr	r1, .L36+16
 1197 002a 8B54     		strb	r3, [r1, r2]
 1198 002c 08E0     		b	.L32
 1199              	.LVL96:
 1200              	.L35:
 298:Core/Src/main.c ****               started = 1;
 1201              		.loc 1 298 11 is_stmt 1 view .LVU384
 298:Core/Src/main.c ****               started = 1;
 1202              		.loc 1 298 15 is_stmt 0 view .LVU385
 1203 002e 0E4B     		ldr	r3, .L36+8
 1204 0030 1B68     		ldr	r3, [r3]
 298:Core/Src/main.c ****               started = 1;
 1205              		.loc 1 298 14 view .LVU386
 1206 0032 5BB9     		cbnz	r3, .L31
 299:Core/Src/main.c ****               indexUart = 0;
 1207              		.loc 1 299 15 is_stmt 1 view .LVU387
 299:Core/Src/main.c ****               indexUart = 0;
 1208              		.loc 1 299 23 is_stmt 0 view .LVU388
 1209 0034 0C4B     		ldr	r3, .L36+8
 1210 0036 0122     		movs	r2, #1
 1211 0038 1A60     		str	r2, [r3]
 300:Core/Src/main.c ****           } else {
 1212              		.loc 1 300 15 is_stmt 1 view .LVU389
 300:Core/Src/main.c ****           } else {
 1213              		.loc 1 300 25 is_stmt 0 view .LVU390
ARM GAS  /tmp/ccat0r6T.s 			page 62


 1214 003a 0C4B     		ldr	r3, .L36+12
 1215 003c 0022     		movs	r2, #0
 1216 003e 1A60     		str	r2, [r3]
 1217              	.LVL97:
 1218              	.L32:
 313:Core/Src/main.c ****   }
 1219              		.loc 1 313 7 is_stmt 1 view .LVU391
 1220 0040 0122     		movs	r2, #1
 1221 0042 0849     		ldr	r1, .L36+4
 1222 0044 0B48     		ldr	r0, .L36+20
 1223 0046 FFF7FEFF 		bl	HAL_UART_Receive_IT
 1224              	.LVL98:
 315:Core/Src/main.c **** 
 1225              		.loc 1 315 1 is_stmt 0 view .LVU392
 1226 004a DEE7     		b	.L28
 1227              	.LVL99:
 1228              	.L31:
 302:Core/Src/main.c ****               // işaretle: hazır
 1229              		.loc 1 302 15 is_stmt 1 view .LVU393
 302:Core/Src/main.c ****               // işaretle: hazır
 1230              		.loc 1 302 23 is_stmt 0 view .LVU394
 1231 004c 074B     		ldr	r3, .L36+12
 1232 004e 1968     		ldr	r1, [r3]
 302:Core/Src/main.c ****               // işaretle: hazır
 1233              		.loc 1 302 35 view .LVU395
 1234 0050 0022     		movs	r2, #0
 1235 0052 0748     		ldr	r0, .L36+16
 1236              	.LVL100:
 302:Core/Src/main.c ****               // işaretle: hazır
 1237              		.loc 1 302 35 view .LVU396
 1238 0054 4254     		strb	r2, [r0, r1]
 304:Core/Src/main.c ****               indexUart = 0;
 1239              		.loc 1 304 15 is_stmt 1 view .LVU397
 304:Core/Src/main.c ****               indexUart = 0;
 1240              		.loc 1 304 25 is_stmt 0 view .LVU398
 1241 0056 0849     		ldr	r1, .L36+24
 1242 0058 0120     		movs	r0, #1
 1243 005a 0860     		str	r0, [r1]
 305:Core/Src/main.c ****               indexUart = 0;
 1244              		.loc 1 305 15 is_stmt 1 view .LVU399
 305:Core/Src/main.c ****               indexUart = 0;
 1245              		.loc 1 305 25 is_stmt 0 view .LVU400
 1246 005c 1A60     		str	r2, [r3]
 306:Core/Src/main.c ****           }
 1247              		.loc 1 306 15 is_stmt 1 view .LVU401
 1248 005e EFE7     		b	.L32
 1249              	.L37:
 1250              		.align	2
 1251              	.L36:
 1252 0060 00100140 		.word	1073811456
 1253 0064 00000000 		.word	ch
 1254 0068 00000000 		.word	started
 1255 006c 00000000 		.word	indexUart
 1256 0070 00000000 		.word	rxBuffer
 1257 0074 00000000 		.word	huart1
 1258 0078 00000000 		.word	dataReady
 1259              		.cfi_endproc
ARM GAS  /tmp/ccat0r6T.s 			page 63


 1260              	.LFE358:
 1262              		.section	.rodata.Error_Handler.str1.4,"aMS",%progbits,1
 1263              		.align	2
 1264              	.LC2:
 1265 0000 21212100 		.ascii	"!!!\000"
 1266              		.section	.text.Error_Handler,"ax",%progbits
 1267              		.align	1
 1268              		.global	Error_Handler
 1269              		.syntax unified
 1270              		.thumb
 1271              		.thumb_func
 1273              	Error_Handler:
 1274              	.LFB386:
1884:Core/Src/main.c **** 
1885:Core/Src/main.c **** /* USER CODE BEGIN 4 */
1886:Core/Src/main.c **** 
1887:Core/Src/main.c **** /* USER CODE END 4 */
1888:Core/Src/main.c **** 
1889:Core/Src/main.c **** /**
1890:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1891:Core/Src/main.c ****   * @retval None
1892:Core/Src/main.c ****   */
1893:Core/Src/main.c **** void Error_Handler(void)
1894:Core/Src/main.c **** {
 1275              		.loc 1 1894 1 view -0
 1276              		.cfi_startproc
 1277              		@ Volatile: function does not return.
 1278              		@ args = 0, pretend = 0, frame = 0
 1279              		@ frame_needed = 0, uses_anonymous_args = 0
 1280 0000 08B5     		push	{r3, lr}
 1281              	.LCFI12:
 1282              		.cfi_def_cfa_offset 8
 1283              		.cfi_offset 3, -8
 1284              		.cfi_offset 14, -4
1895:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1896:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1897:Core/Src/main.c ****   __disable_irq();
 1285              		.loc 1 1897 3 view .LVU403
 1286              	.LBB15:
 1287              	.LBI15:
 1288              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /tmp/ccat0r6T.s 			page 64


  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccat0r6T.s 			page 65


  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccat0r6T.s 			page 66


 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1289              		.loc 3 140 27 view .LVU404
 1290              	.LBB16:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1291              		.loc 3 142 3 view .LVU405
 1292              		.syntax unified
 1293              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1294 0002 72B6     		cpsid i
 1295              	@ 0 "" 2
 1296              		.thumb
 1297              		.syntax unified
 1298              	.L39:
 1299              	.LBE16:
 1300              	.LBE15:
1898:Core/Src/main.c ****   while (1)
 1301              		.loc 1 1898 3 view .LVU406
1899:Core/Src/main.c ****   {
1900:Core/Src/main.c ****     lv_label_set_text(objects.label1, "!!!"); 
 1302              		.loc 1 1900 5 discriminator 1 view .LVU407
 1303 0004 0249     		ldr	r1, .L41
 1304 0006 034B     		ldr	r3, .L41+4
 1305 0008 1869     		ldr	r0, [r3, #16]
 1306 000a FFF7FEFF 		bl	lv_label_set_text
 1307              	.LVL101:
1898:Core/Src/main.c ****   while (1)
 1308              		.loc 1 1898 9 view .LVU408
 1309 000e F9E7     		b	.L39
 1310              	.L42:
 1311              		.align	2
 1312              	.L41:
 1313 0010 00000000 		.word	.LC2
 1314 0014 00000000 		.word	objects
 1315              		.cfi_endproc
 1316              	.LFE386:
 1318              		.section	.text.MX_ADC3_Init,"ax",%progbits
 1319              		.align	1
 1320              		.syntax unified
 1321              		.thumb
 1322              		.thumb_func
 1324              	MX_ADC3_Init:
 1325              	.LFB362:
 591:Core/Src/main.c **** 
 1326              		.loc 1 591 1 view -0
 1327              		.cfi_startproc
 1328              		@ args = 0, pretend = 0, frame = 16
 1329              		@ frame_needed = 0, uses_anonymous_args = 0
 1330 0000 00B5     		push	{lr}
ARM GAS  /tmp/ccat0r6T.s 			page 67


 1331              	.LCFI13:
 1332              		.cfi_def_cfa_offset 4
 1333              		.cfi_offset 14, -4
 1334 0002 85B0     		sub	sp, sp, #20
 1335              	.LCFI14:
 1336              		.cfi_def_cfa_offset 24
 597:Core/Src/main.c **** 
 1337              		.loc 1 597 3 view .LVU410
 597:Core/Src/main.c **** 
 1338              		.loc 1 597 26 is_stmt 0 view .LVU411
 1339 0004 0023     		movs	r3, #0
 1340 0006 0093     		str	r3, [sp]
 1341 0008 0193     		str	r3, [sp, #4]
 1342 000a 0293     		str	r3, [sp, #8]
 1343 000c 0393     		str	r3, [sp, #12]
 605:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 1344              		.loc 1 605 3 is_stmt 1 view .LVU412
 605:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 1345              		.loc 1 605 18 is_stmt 0 view .LVU413
 1346 000e 1448     		ldr	r0, .L49
 1347 0010 144A     		ldr	r2, .L49+4
 1348 0012 0260     		str	r2, [r0]
 606:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 1349              		.loc 1 606 3 is_stmt 1 view .LVU414
 606:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 1350              		.loc 1 606 29 is_stmt 0 view .LVU415
 1351 0014 4FF48032 		mov	r2, #65536
 1352 0018 4260     		str	r2, [r0, #4]
 607:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1353              		.loc 1 607 3 is_stmt 1 view .LVU416
 607:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1354              		.loc 1 607 25 is_stmt 0 view .LVU417
 1355 001a 8360     		str	r3, [r0, #8]
 608:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 1356              		.loc 1 608 3 is_stmt 1 view .LVU418
 608:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 1357              		.loc 1 608 27 is_stmt 0 view .LVU419
 1358 001c 0361     		str	r3, [r0, #16]
 609:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 1359              		.loc 1 609 3 is_stmt 1 view .LVU420
 609:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 1360              		.loc 1 609 33 is_stmt 0 view .LVU421
 1361 001e 8361     		str	r3, [r0, #24]
 610:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1362              		.loc 1 610 3 is_stmt 1 view .LVU422
 610:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1363              		.loc 1 610 36 is_stmt 0 view .LVU423
 1364 0020 80F82030 		strb	r3, [r0, #32]
 611:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1365              		.loc 1 611 3 is_stmt 1 view .LVU424
 611:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1366              		.loc 1 611 35 is_stmt 0 view .LVU425
 1367 0024 C362     		str	r3, [r0, #44]
 612:Core/Src/main.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1368              		.loc 1 612 3 is_stmt 1 view .LVU426
 612:Core/Src/main.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1369              		.loc 1 612 31 is_stmt 0 view .LVU427
ARM GAS  /tmp/ccat0r6T.s 			page 68


 1370 0026 104A     		ldr	r2, .L49+8
 1371 0028 8262     		str	r2, [r0, #40]
 613:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 1;
 1372              		.loc 1 613 3 is_stmt 1 view .LVU428
 613:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 1;
 1373              		.loc 1 613 24 is_stmt 0 view .LVU429
 1374 002a C360     		str	r3, [r0, #12]
 614:Core/Src/main.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 1375              		.loc 1 614 3 is_stmt 1 view .LVU430
 614:Core/Src/main.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 1376              		.loc 1 614 30 is_stmt 0 view .LVU431
 1377 002c 0122     		movs	r2, #1
 1378 002e C261     		str	r2, [r0, #28]
 615:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1379              		.loc 1 615 3 is_stmt 1 view .LVU432
 615:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1380              		.loc 1 615 36 is_stmt 0 view .LVU433
 1381 0030 80F83030 		strb	r3, [r0, #48]
 616:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 1382              		.loc 1 616 3 is_stmt 1 view .LVU434
 616:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 1383              		.loc 1 616 27 is_stmt 0 view .LVU435
 1384 0034 4261     		str	r2, [r0, #20]
 617:Core/Src/main.c ****   {
 1385              		.loc 1 617 3 is_stmt 1 view .LVU436
 617:Core/Src/main.c ****   {
 1386              		.loc 1 617 7 is_stmt 0 view .LVU437
 1387 0036 FFF7FEFF 		bl	HAL_ADC_Init
 1388              	.LVL102:
 617:Core/Src/main.c ****   {
 1389              		.loc 1 617 6 discriminator 1 view .LVU438
 1390 003a 68B9     		cbnz	r0, .L47
 624:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1391              		.loc 1 624 3 is_stmt 1 view .LVU439
 624:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1392              		.loc 1 624 19 is_stmt 0 view .LVU440
 1393 003c 0423     		movs	r3, #4
 1394 003e 0093     		str	r3, [sp]
 625:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1395              		.loc 1 625 3 is_stmt 1 view .LVU441
 625:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1396              		.loc 1 625 16 is_stmt 0 view .LVU442
 1397 0040 0123     		movs	r3, #1
 1398 0042 0193     		str	r3, [sp, #4]
 626:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 1399              		.loc 1 626 3 is_stmt 1 view .LVU443
 626:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 1400              		.loc 1 626 24 is_stmt 0 view .LVU444
 1401 0044 0023     		movs	r3, #0
 1402 0046 0293     		str	r3, [sp, #8]
 627:Core/Src/main.c ****   {
 1403              		.loc 1 627 3 is_stmt 1 view .LVU445
 627:Core/Src/main.c ****   {
 1404              		.loc 1 627 7 is_stmt 0 view .LVU446
 1405 0048 6946     		mov	r1, sp
 1406 004a 0548     		ldr	r0, .L49
 1407 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
ARM GAS  /tmp/ccat0r6T.s 			page 69


 1408              	.LVL103:
 627:Core/Src/main.c ****   {
 1409              		.loc 1 627 6 discriminator 1 view .LVU447
 1410 0050 20B9     		cbnz	r0, .L48
 635:Core/Src/main.c **** 
 1411              		.loc 1 635 1 view .LVU448
 1412 0052 05B0     		add	sp, sp, #20
 1413              	.LCFI15:
 1414              		.cfi_remember_state
 1415              		.cfi_def_cfa_offset 4
 1416              		@ sp needed
 1417 0054 5DF804FB 		ldr	pc, [sp], #4
 1418              	.L47:
 1419              	.LCFI16:
 1420              		.cfi_restore_state
 619:Core/Src/main.c ****   }
 1421              		.loc 1 619 5 is_stmt 1 view .LVU449
 1422 0058 FFF7FEFF 		bl	Error_Handler
 1423              	.LVL104:
 1424              	.L48:
 629:Core/Src/main.c ****   }
 1425              		.loc 1 629 5 view .LVU450
 1426 005c FFF7FEFF 		bl	Error_Handler
 1427              	.LVL105:
 1428              	.L50:
 1429              		.align	2
 1430              	.L49:
 1431 0060 00000000 		.word	hadc3
 1432 0064 00220140 		.word	1073816064
 1433 0068 0100000F 		.word	251658241
 1434              		.cfi_endproc
 1435              	.LFE362:
 1437              		.section	.text.MX_CRC_Init,"ax",%progbits
 1438              		.align	1
 1439              		.syntax unified
 1440              		.thumb
 1441              		.thumb_func
 1443              	MX_CRC_Init:
 1444              	.LFB363:
 643:Core/Src/main.c **** 
 1445              		.loc 1 643 1 view -0
 1446              		.cfi_startproc
 1447              		@ args = 0, pretend = 0, frame = 0
 1448              		@ frame_needed = 0, uses_anonymous_args = 0
 1449 0000 08B5     		push	{r3, lr}
 1450              	.LCFI17:
 1451              		.cfi_def_cfa_offset 8
 1452              		.cfi_offset 3, -8
 1453              		.cfi_offset 14, -4
 652:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1454              		.loc 1 652 3 view .LVU452
 652:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1455              		.loc 1 652 17 is_stmt 0 view .LVU453
 1456 0002 0848     		ldr	r0, .L55
 1457 0004 084B     		ldr	r3, .L55+4
 1458 0006 0360     		str	r3, [r0]
 653:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
ARM GAS  /tmp/ccat0r6T.s 			page 70


 1459              		.loc 1 653 3 is_stmt 1 view .LVU454
 653:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 1460              		.loc 1 653 34 is_stmt 0 view .LVU455
 1461 0008 0023     		movs	r3, #0
 1462 000a 0371     		strb	r3, [r0, #4]
 654:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 1463              		.loc 1 654 3 is_stmt 1 view .LVU456
 654:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 1464              		.loc 1 654 33 is_stmt 0 view .LVU457
 1465 000c 4371     		strb	r3, [r0, #5]
 655:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 1466              		.loc 1 655 3 is_stmt 1 view .LVU458
 655:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 1467              		.loc 1 655 36 is_stmt 0 view .LVU459
 1468 000e 4361     		str	r3, [r0, #20]
 656:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 1469              		.loc 1 656 3 is_stmt 1 view .LVU460
 656:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 1470              		.loc 1 656 37 is_stmt 0 view .LVU461
 1471 0010 8361     		str	r3, [r0, #24]
 657:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1472              		.loc 1 657 3 is_stmt 1 view .LVU462
 657:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1473              		.loc 1 657 24 is_stmt 0 view .LVU463
 1474 0012 0123     		movs	r3, #1
 1475 0014 0362     		str	r3, [r0, #32]
 658:Core/Src/main.c ****   {
 1476              		.loc 1 658 3 is_stmt 1 view .LVU464
 658:Core/Src/main.c ****   {
 1477              		.loc 1 658 7 is_stmt 0 view .LVU465
 1478 0016 FFF7FEFF 		bl	HAL_CRC_Init
 1479              	.LVL106:
 658:Core/Src/main.c ****   {
 1480              		.loc 1 658 6 discriminator 1 view .LVU466
 1481 001a 00B9     		cbnz	r0, .L54
 666:Core/Src/main.c **** 
 1482              		.loc 1 666 1 view .LVU467
 1483 001c 08BD     		pop	{r3, pc}
 1484              	.L54:
 660:Core/Src/main.c ****   }
 1485              		.loc 1 660 5 is_stmt 1 view .LVU468
 1486 001e FFF7FEFF 		bl	Error_Handler
 1487              	.LVL107:
 1488              	.L56:
 1489 0022 00BF     		.align	2
 1490              	.L55:
 1491 0024 00000000 		.word	hcrc
 1492 0028 00300240 		.word	1073885184
 1493              		.cfi_endproc
 1494              	.LFE363:
 1496              		.section	.text.MX_DCMI_Init,"ax",%progbits
 1497              		.align	1
 1498              		.syntax unified
 1499              		.thumb
 1500              		.thumb_func
 1502              	MX_DCMI_Init:
 1503              	.LFB364:
ARM GAS  /tmp/ccat0r6T.s 			page 71


 674:Core/Src/main.c **** 
 1504              		.loc 1 674 1 view -0
 1505              		.cfi_startproc
 1506              		@ args = 0, pretend = 0, frame = 0
 1507              		@ frame_needed = 0, uses_anonymous_args = 0
 1508 0000 08B5     		push	{r3, lr}
 1509              	.LCFI18:
 1510              		.cfi_def_cfa_offset 8
 1511              		.cfi_offset 3, -8
 1512              		.cfi_offset 14, -4
 683:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 1513              		.loc 1 683 3 view .LVU470
 683:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 1514              		.loc 1 683 18 is_stmt 0 view .LVU471
 1515 0002 0A48     		ldr	r0, .L61
 1516 0004 0A4B     		ldr	r3, .L61+4
 1517 0006 0360     		str	r3, [r0]
 684:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 1518              		.loc 1 684 3 is_stmt 1 view .LVU472
 684:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 1519              		.loc 1 684 26 is_stmt 0 view .LVU473
 1520 0008 0023     		movs	r3, #0
 1521 000a 4360     		str	r3, [r0, #4]
 685:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 1522              		.loc 1 685 3 is_stmt 1 view .LVU474
 685:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 1523              		.loc 1 685 26 is_stmt 0 view .LVU475
 1524 000c 8360     		str	r3, [r0, #8]
 686:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 1525              		.loc 1 686 3 is_stmt 1 view .LVU476
 686:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 1526              		.loc 1 686 25 is_stmt 0 view .LVU477
 1527 000e C360     		str	r3, [r0, #12]
 687:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 1528              		.loc 1 687 3 is_stmt 1 view .LVU478
 687:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 1529              		.loc 1 687 25 is_stmt 0 view .LVU479
 1530 0010 0361     		str	r3, [r0, #16]
 688:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 1531              		.loc 1 688 3 is_stmt 1 view .LVU480
 688:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 1532              		.loc 1 688 26 is_stmt 0 view .LVU481
 1533 0012 4361     		str	r3, [r0, #20]
 689:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 1534              		.loc 1 689 3 is_stmt 1 view .LVU482
 689:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 1535              		.loc 1 689 31 is_stmt 0 view .LVU483
 1536 0014 8361     		str	r3, [r0, #24]
 690:Core/Src/main.c ****   hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 1537              		.loc 1 690 3 is_stmt 1 view .LVU484
 690:Core/Src/main.c ****   hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 1538              		.loc 1 690 23 is_stmt 0 view .LVU485
 1539 0016 0362     		str	r3, [r0, #32]
 691:Core/Src/main.c ****   hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 1540              		.loc 1 691 3 is_stmt 1 view .LVU486
 691:Core/Src/main.c ****   hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 1541              		.loc 1 691 29 is_stmt 0 view .LVU487
ARM GAS  /tmp/ccat0r6T.s 			page 72


 1542 0018 4362     		str	r3, [r0, #36]
 692:Core/Src/main.c ****   hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 1543              		.loc 1 692 3 is_stmt 1 view .LVU488
 692:Core/Src/main.c ****   hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 1544              		.loc 1 692 30 is_stmt 0 view .LVU489
 1545 001a 8362     		str	r3, [r0, #40]
 693:Core/Src/main.c ****   hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 1546              		.loc 1 693 3 is_stmt 1 view .LVU490
 693:Core/Src/main.c ****   hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 1547              		.loc 1 693 29 is_stmt 0 view .LVU491
 1548 001c C362     		str	r3, [r0, #44]
 694:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 1549              		.loc 1 694 3 is_stmt 1 view .LVU492
 694:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 1550              		.loc 1 694 30 is_stmt 0 view .LVU493
 1551 001e 0363     		str	r3, [r0, #48]
 695:Core/Src/main.c ****   {
 1552              		.loc 1 695 3 is_stmt 1 view .LVU494
 695:Core/Src/main.c ****   {
 1553              		.loc 1 695 7 is_stmt 0 view .LVU495
 1554 0020 FFF7FEFF 		bl	HAL_DCMI_Init
 1555              	.LVL108:
 695:Core/Src/main.c ****   {
 1556              		.loc 1 695 6 discriminator 1 view .LVU496
 1557 0024 00B9     		cbnz	r0, .L60
 703:Core/Src/main.c **** 
 1558              		.loc 1 703 1 view .LVU497
 1559 0026 08BD     		pop	{r3, pc}
 1560              	.L60:
 697:Core/Src/main.c ****   }
 1561              		.loc 1 697 5 is_stmt 1 view .LVU498
 1562 0028 FFF7FEFF 		bl	Error_Handler
 1563              	.LVL109:
 1564              	.L62:
 1565              		.align	2
 1566              	.L61:
 1567 002c 00000000 		.word	hdcmi
 1568 0030 00000550 		.word	1342504960
 1569              		.cfi_endproc
 1570              	.LFE364:
 1572              		.section	.text.MX_DMA2D_Init,"ax",%progbits
 1573              		.align	1
 1574              		.syntax unified
 1575              		.thumb
 1576              		.thumb_func
 1578              	MX_DMA2D_Init:
 1579              	.LFB365:
 711:Core/Src/main.c **** 
 1580              		.loc 1 711 1 view -0
 1581              		.cfi_startproc
 1582              		@ args = 0, pretend = 0, frame = 0
 1583              		@ frame_needed = 0, uses_anonymous_args = 0
 1584 0000 08B5     		push	{r3, lr}
 1585              	.LCFI19:
 1586              		.cfi_def_cfa_offset 8
 1587              		.cfi_offset 3, -8
 1588              		.cfi_offset 14, -4
ARM GAS  /tmp/ccat0r6T.s 			page 73


 720:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 1589              		.loc 1 720 3 view .LVU500
 720:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 1590              		.loc 1 720 19 is_stmt 0 view .LVU501
 1591 0002 0C48     		ldr	r0, .L69
 1592 0004 0C4B     		ldr	r3, .L69+4
 1593 0006 0360     		str	r3, [r0]
 721:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 1594              		.loc 1 721 3 is_stmt 1 view .LVU502
 721:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 1595              		.loc 1 721 20 is_stmt 0 view .LVU503
 1596 0008 0023     		movs	r3, #0
 1597 000a 4360     		str	r3, [r0, #4]
 722:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 1598              		.loc 1 722 3 is_stmt 1 view .LVU504
 722:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 1599              		.loc 1 722 25 is_stmt 0 view .LVU505
 1600 000c 8360     		str	r3, [r0, #8]
 723:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 1601              		.loc 1 723 3 is_stmt 1 view .LVU506
 723:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 1602              		.loc 1 723 28 is_stmt 0 view .LVU507
 1603 000e C360     		str	r3, [r0, #12]
 724:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 1604              		.loc 1 724 3 is_stmt 1 view .LVU508
 724:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 1605              		.loc 1 724 34 is_stmt 0 view .LVU509
 1606 0010 8362     		str	r3, [r0, #40]
 725:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 1607              		.loc 1 725 3 is_stmt 1 view .LVU510
 725:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 1608              		.loc 1 725 37 is_stmt 0 view .LVU511
 1609 0012 C362     		str	r3, [r0, #44]
 726:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 1610              		.loc 1 726 3 is_stmt 1 view .LVU512
 726:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 1611              		.loc 1 726 32 is_stmt 0 view .LVU513
 1612 0014 0363     		str	r3, [r0, #48]
 727:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 1613              		.loc 1 727 3 is_stmt 1 view .LVU514
 727:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 1614              		.loc 1 727 33 is_stmt 0 view .LVU515
 1615 0016 4363     		str	r3, [r0, #52]
 728:Core/Src/main.c ****   {
 1616              		.loc 1 728 3 is_stmt 1 view .LVU516
 728:Core/Src/main.c ****   {
 1617              		.loc 1 728 7 is_stmt 0 view .LVU517
 1618 0018 FFF7FEFF 		bl	HAL_DMA2D_Init
 1619              	.LVL110:
 728:Core/Src/main.c ****   {
 1620              		.loc 1 728 6 discriminator 1 view .LVU518
 1621 001c 28B9     		cbnz	r0, .L67
 732:Core/Src/main.c ****   {
 1622              		.loc 1 732 3 is_stmt 1 view .LVU519
 732:Core/Src/main.c ****   {
 1623              		.loc 1 732 7 is_stmt 0 view .LVU520
 1624 001e 0121     		movs	r1, #1
ARM GAS  /tmp/ccat0r6T.s 			page 74


 1625 0020 0448     		ldr	r0, .L69
 1626 0022 FFF7FEFF 		bl	HAL_DMA2D_ConfigLayer
 1627              	.LVL111:
 732:Core/Src/main.c ****   {
 1628              		.loc 1 732 6 discriminator 1 view .LVU521
 1629 0026 10B9     		cbnz	r0, .L68
 740:Core/Src/main.c **** 
 1630              		.loc 1 740 1 view .LVU522
 1631 0028 08BD     		pop	{r3, pc}
 1632              	.L67:
 730:Core/Src/main.c ****   }
 1633              		.loc 1 730 5 is_stmt 1 view .LVU523
 1634 002a FFF7FEFF 		bl	Error_Handler
 1635              	.LVL112:
 1636              	.L68:
 734:Core/Src/main.c ****   }
 1637              		.loc 1 734 5 view .LVU524
 1638 002e FFF7FEFF 		bl	Error_Handler
 1639              	.LVL113:
 1640              	.L70:
 1641 0032 00BF     		.align	2
 1642              	.L69:
 1643 0034 00000000 		.word	hdma2d
 1644 0038 00B00240 		.word	1073917952
 1645              		.cfi_endproc
 1646              	.LFE365:
 1648              		.section	.text.MX_ETH_Init,"ax",%progbits
 1649              		.align	1
 1650              		.syntax unified
 1651              		.thumb
 1652              		.thumb_func
 1654              	MX_ETH_Init:
 1655              	.LFB366:
 748:Core/Src/main.c **** 
 1656              		.loc 1 748 1 view -0
 1657              		.cfi_startproc
 1658              		@ args = 0, pretend = 0, frame = 0
 1659              		@ frame_needed = 0, uses_anonymous_args = 0
 1660 0000 10B5     		push	{r4, lr}
 1661              	.LCFI20:
 1662              		.cfi_def_cfa_offset 8
 1663              		.cfi_offset 4, -8
 1664              		.cfi_offset 14, -4
 754:Core/Src/main.c **** 
 1665              		.loc 1 754 4 view .LVU526
 759:Core/Src/main.c ****   MACAddr[0] = 0x00;
 1666              		.loc 1 759 3 view .LVU527
 759:Core/Src/main.c ****   MACAddr[0] = 0x00;
 1667              		.loc 1 759 17 is_stmt 0 view .LVU528
 1668 0002 1448     		ldr	r0, .L75
 1669 0004 144B     		ldr	r3, .L75+4
 1670 0006 0360     		str	r3, [r0]
 760:Core/Src/main.c ****   MACAddr[1] = 0x80;
 1671              		.loc 1 760 3 is_stmt 1 view .LVU529
 760:Core/Src/main.c ****   MACAddr[1] = 0x80;
 1672              		.loc 1 760 14 is_stmt 0 view .LVU530
 1673 0008 144B     		ldr	r3, .L75+8
ARM GAS  /tmp/ccat0r6T.s 			page 75


 1674 000a 0022     		movs	r2, #0
 1675 000c 1A70     		strb	r2, [r3]
 761:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 1676              		.loc 1 761 3 is_stmt 1 view .LVU531
 761:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 1677              		.loc 1 761 14 is_stmt 0 view .LVU532
 1678 000e 8021     		movs	r1, #128
 1679 0010 5970     		strb	r1, [r3, #1]
 762:Core/Src/main.c ****   MACAddr[3] = 0x00;
 1680              		.loc 1 762 3 is_stmt 1 view .LVU533
 762:Core/Src/main.c ****   MACAddr[3] = 0x00;
 1681              		.loc 1 762 14 is_stmt 0 view .LVU534
 1682 0012 E121     		movs	r1, #225
 1683 0014 9970     		strb	r1, [r3, #2]
 763:Core/Src/main.c ****   MACAddr[4] = 0x00;
 1684              		.loc 1 763 3 is_stmt 1 view .LVU535
 763:Core/Src/main.c ****   MACAddr[4] = 0x00;
 1685              		.loc 1 763 14 is_stmt 0 view .LVU536
 1686 0016 DA70     		strb	r2, [r3, #3]
 764:Core/Src/main.c ****   MACAddr[5] = 0x00;
 1687              		.loc 1 764 3 is_stmt 1 view .LVU537
 764:Core/Src/main.c ****   MACAddr[5] = 0x00;
 1688              		.loc 1 764 14 is_stmt 0 view .LVU538
 1689 0018 1A71     		strb	r2, [r3, #4]
 765:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 1690              		.loc 1 765 3 is_stmt 1 view .LVU539
 765:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 1691              		.loc 1 765 14 is_stmt 0 view .LVU540
 1692 001a 5A71     		strb	r2, [r3, #5]
 766:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 1693              		.loc 1 766 3 is_stmt 1 view .LVU541
 766:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 1694              		.loc 1 766 21 is_stmt 0 view .LVU542
 1695 001c 4360     		str	r3, [r0, #4]
 767:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 1696              		.loc 1 767 3 is_stmt 1 view .LVU543
 767:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 1697              		.loc 1 767 28 is_stmt 0 view .LVU544
 1698 001e 4FF40003 		mov	r3, #8388608
 1699 0022 8360     		str	r3, [r0, #8]
 768:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 1700              		.loc 1 768 3 is_stmt 1 view .LVU545
 768:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 1701              		.loc 1 768 20 is_stmt 0 view .LVU546
 1702 0024 0E4B     		ldr	r3, .L75+12
 1703 0026 C360     		str	r3, [r0, #12]
 769:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 1704              		.loc 1 769 3 is_stmt 1 view .LVU547
 769:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 1705              		.loc 1 769 20 is_stmt 0 view .LVU548
 1706 0028 0E4B     		ldr	r3, .L75+16
 1707 002a 0361     		str	r3, [r0, #16]
 770:Core/Src/main.c **** 
 1708              		.loc 1 770 3 is_stmt 1 view .LVU549
 770:Core/Src/main.c **** 
 1709              		.loc 1 770 23 is_stmt 0 view .LVU550
 1710 002c 40F2F453 		movw	r3, #1524
ARM GAS  /tmp/ccat0r6T.s 			page 76


 1711 0030 4361     		str	r3, [r0, #20]
 776:Core/Src/main.c ****   {
 1712              		.loc 1 776 3 is_stmt 1 view .LVU551
 776:Core/Src/main.c ****   {
 1713              		.loc 1 776 7 is_stmt 0 view .LVU552
 1714 0032 FFF7FEFF 		bl	HAL_ETH_Init
 1715              	.LVL114:
 776:Core/Src/main.c ****   {
 1716              		.loc 1 776 6 discriminator 1 view .LVU553
 1717 0036 58B9     		cbnz	r0, .L74
 781:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 1718              		.loc 1 781 3 is_stmt 1 view .LVU554
 1719 0038 0B4C     		ldr	r4, .L75+20
 1720 003a 3822     		movs	r2, #56
 1721 003c 0021     		movs	r1, #0
 1722 003e 2046     		mov	r0, r4
 1723 0040 FFF7FEFF 		bl	memset
 1724              	.LVL115:
 782:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 1725              		.loc 1 782 3 view .LVU555
 782:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 1726              		.loc 1 782 23 is_stmt 0 view .LVU556
 1727 0044 2123     		movs	r3, #33
 1728 0046 2360     		str	r3, [r4]
 783:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 1729              		.loc 1 783 3 is_stmt 1 view .LVU557
 783:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 1730              		.loc 1 783 25 is_stmt 0 view .LVU558
 1731 0048 4FF44003 		mov	r3, #12582912
 1732 004c 6361     		str	r3, [r4, #20]
 784:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 1733              		.loc 1 784 3 is_stmt 1 view .LVU559
 789:Core/Src/main.c **** 
 1734              		.loc 1 789 1 is_stmt 0 view .LVU560
 1735 004e 10BD     		pop	{r4, pc}
 1736              	.L74:
 778:Core/Src/main.c ****   }
 1737              		.loc 1 778 5 is_stmt 1 view .LVU561
 1738 0050 FFF7FEFF 		bl	Error_Handler
 1739              	.LVL116:
 1740              	.L76:
 1741              		.align	2
 1742              	.L75:
 1743 0054 00000000 		.word	heth
 1744 0058 00800240 		.word	1073905664
 1745 005c 00000000 		.word	MACAddr.0
 1746 0060 00000000 		.word	DMATxDscrTab
 1747 0064 00000000 		.word	DMARxDscrTab
 1748 0068 00000000 		.word	TxConfig
 1749              		.cfi_endproc
 1750              	.LFE366:
 1752              		.section	.text.MX_FMC_Init,"ax",%progbits
 1753              		.align	1
 1754              		.syntax unified
 1755              		.thumb
 1756              		.thumb_func
 1758              	MX_FMC_Init:
ARM GAS  /tmp/ccat0r6T.s 			page 77


 1759              	.LFB384:
1677:Core/Src/main.c **** 
 1760              		.loc 1 1677 1 view -0
 1761              		.cfi_startproc
 1762              		@ args = 0, pretend = 0, frame = 32
 1763              		@ frame_needed = 0, uses_anonymous_args = 0
 1764 0000 10B5     		push	{r4, lr}
 1765              	.LCFI21:
 1766              		.cfi_def_cfa_offset 8
 1767              		.cfi_offset 4, -8
 1768              		.cfi_offset 14, -4
 1769 0002 88B0     		sub	sp, sp, #32
 1770              	.LCFI22:
 1771              		.cfi_def_cfa_offset 40
1683:Core/Src/main.c **** 
 1772              		.loc 1 1683 3 view .LVU563
1683:Core/Src/main.c **** 
 1773              		.loc 1 1683 27 is_stmt 0 view .LVU564
 1774 0004 01A9     		add	r1, sp, #4
 1775 0006 0023     		movs	r3, #0
 1776 0008 0193     		str	r3, [sp, #4]
 1777 000a 4B60     		str	r3, [r1, #4]
 1778 000c 8B60     		str	r3, [r1, #8]
 1779 000e CB60     		str	r3, [r1, #12]
 1780 0010 0B61     		str	r3, [r1, #16]
 1781 0012 4B61     		str	r3, [r1, #20]
 1782 0014 8B61     		str	r3, [r1, #24]
1691:Core/Src/main.c ****   /* hsdram1.Init */
 1783              		.loc 1 1691 3 is_stmt 1 view .LVU565
1691:Core/Src/main.c ****   /* hsdram1.Init */
 1784              		.loc 1 1691 20 is_stmt 0 view .LVU566
 1785 0016 1348     		ldr	r0, .L81
 1786 0018 134A     		ldr	r2, .L81+4
 1787 001a 0260     		str	r2, [r0]
1693:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1788              		.loc 1 1693 3 is_stmt 1 view .LVU567
1693:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1789              		.loc 1 1693 23 is_stmt 0 view .LVU568
 1790 001c 4360     		str	r3, [r0, #4]
1694:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 1791              		.loc 1 1694 3 is_stmt 1 view .LVU569
1694:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 1792              		.loc 1 1694 33 is_stmt 0 view .LVU570
 1793 001e 8360     		str	r3, [r0, #8]
1695:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 1794              		.loc 1 1695 3 is_stmt 1 view .LVU571
1695:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 1795              		.loc 1 1695 30 is_stmt 0 view .LVU572
 1796 0020 0424     		movs	r4, #4
 1797 0022 C460     		str	r4, [r0, #12]
1696:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1798              		.loc 1 1696 3 is_stmt 1 view .LVU573
1696:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1799              		.loc 1 1696 32 is_stmt 0 view .LVU574
 1800 0024 1022     		movs	r2, #16
 1801 0026 0261     		str	r2, [r0, #16]
1697:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
ARM GAS  /tmp/ccat0r6T.s 			page 78


 1802              		.loc 1 1697 3 is_stmt 1 view .LVU575
1697:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 1803              		.loc 1 1697 35 is_stmt 0 view .LVU576
 1804 0028 4022     		movs	r2, #64
 1805 002a 4261     		str	r2, [r0, #20]
1698:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1806              		.loc 1 1698 3 is_stmt 1 view .LVU577
1698:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1807              		.loc 1 1698 27 is_stmt 0 view .LVU578
 1808 002c 4FF4C072 		mov	r2, #384
 1809 0030 8261     		str	r2, [r0, #24]
1699:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 1810              		.loc 1 1699 3 is_stmt 1 view .LVU579
1699:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 1811              		.loc 1 1699 32 is_stmt 0 view .LVU580
 1812 0032 C361     		str	r3, [r0, #28]
1700:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 1813              		.loc 1 1700 3 is_stmt 1 view .LVU581
1700:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 1814              		.loc 1 1700 30 is_stmt 0 view .LVU582
 1815 0034 4FF40062 		mov	r2, #2048
 1816 0038 0262     		str	r2, [r0, #32]
1701:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1817              		.loc 1 1701 3 is_stmt 1 view .LVU583
1701:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1818              		.loc 1 1701 26 is_stmt 0 view .LVU584
 1819 003a 4FF48052 		mov	r2, #4096
 1820 003e 4262     		str	r2, [r0, #36]
1702:Core/Src/main.c ****   /* SdramTiming */
 1821              		.loc 1 1702 3 is_stmt 1 view .LVU585
1702:Core/Src/main.c ****   /* SdramTiming */
 1822              		.loc 1 1702 30 is_stmt 0 view .LVU586
 1823 0040 8362     		str	r3, [r0, #40]
1704:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 1824              		.loc 1 1704 3 is_stmt 1 view .LVU587
1704:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 1825              		.loc 1 1704 33 is_stmt 0 view .LVU588
 1826 0042 0223     		movs	r3, #2
 1827 0044 0193     		str	r3, [sp, #4]
1705:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 1828              		.loc 1 1705 3 is_stmt 1 view .LVU589
1705:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 1829              		.loc 1 1705 36 is_stmt 0 view .LVU590
 1830 0046 0722     		movs	r2, #7
 1831 0048 0292     		str	r2, [sp, #8]
1706:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 1832              		.loc 1 1706 3 is_stmt 1 view .LVU591
1706:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 1833              		.loc 1 1706 31 is_stmt 0 view .LVU592
 1834 004a 0394     		str	r4, [sp, #12]
1707:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 1835              		.loc 1 1707 3 is_stmt 1 view .LVU593
1707:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 1836              		.loc 1 1707 29 is_stmt 0 view .LVU594
 1837 004c 0492     		str	r2, [sp, #16]
1708:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 1838              		.loc 1 1708 3 is_stmt 1 view .LVU595
ARM GAS  /tmp/ccat0r6T.s 			page 79


1708:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 1839              		.loc 1 1708 33 is_stmt 0 view .LVU596
 1840 004e 0322     		movs	r2, #3
 1841 0050 0592     		str	r2, [sp, #20]
1709:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 1842              		.loc 1 1709 3 is_stmt 1 view .LVU597
1709:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 1843              		.loc 1 1709 23 is_stmt 0 view .LVU598
 1844 0052 0693     		str	r3, [sp, #24]
1710:Core/Src/main.c **** 
 1845              		.loc 1 1710 3 is_stmt 1 view .LVU599
1710:Core/Src/main.c **** 
 1846              		.loc 1 1710 24 is_stmt 0 view .LVU600
 1847 0054 0793     		str	r3, [sp, #28]
1712:Core/Src/main.c ****   {
 1848              		.loc 1 1712 3 is_stmt 1 view .LVU601
1712:Core/Src/main.c ****   {
 1849              		.loc 1 1712 7 is_stmt 0 view .LVU602
 1850 0056 FFF7FEFF 		bl	HAL_SDRAM_Init
 1851              	.LVL117:
1712:Core/Src/main.c ****   {
 1852              		.loc 1 1712 6 discriminator 1 view .LVU603
 1853 005a 08B9     		cbnz	r0, .L80
1720:Core/Src/main.c **** 
 1854              		.loc 1 1720 1 view .LVU604
 1855 005c 08B0     		add	sp, sp, #32
 1856              	.LCFI23:
 1857              		.cfi_remember_state
 1858              		.cfi_def_cfa_offset 8
 1859              		@ sp needed
 1860 005e 10BD     		pop	{r4, pc}
 1861              	.L80:
 1862              	.LCFI24:
 1863              		.cfi_restore_state
1714:Core/Src/main.c ****   }
 1864              		.loc 1 1714 5 is_stmt 1 view .LVU605
 1865 0060 FFF7FEFF 		bl	Error_Handler
 1866              	.LVL118:
 1867              	.L82:
 1868              		.align	2
 1869              	.L81:
 1870 0064 00000000 		.word	hsdram1
 1871 0068 400100A0 		.word	-1610612416
 1872              		.cfi_endproc
 1873              	.LFE384:
 1875              		.section	.text.MX_I2C1_Init,"ax",%progbits
 1876              		.align	1
 1877              		.syntax unified
 1878              		.thumb
 1879              		.thumb_func
 1881              	MX_I2C1_Init:
 1882              	.LFB367:
 797:Core/Src/main.c **** 
 1883              		.loc 1 797 1 view -0
 1884              		.cfi_startproc
 1885              		@ args = 0, pretend = 0, frame = 0
 1886              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccat0r6T.s 			page 80


 1887 0000 08B5     		push	{r3, lr}
 1888              	.LCFI25:
 1889              		.cfi_def_cfa_offset 8
 1890              		.cfi_offset 3, -8
 1891              		.cfi_offset 14, -4
 806:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 1892              		.loc 1 806 3 view .LVU607
 806:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 1893              		.loc 1 806 18 is_stmt 0 view .LVU608
 1894 0002 1148     		ldr	r0, .L91
 1895 0004 114B     		ldr	r3, .L91+4
 1896 0006 0360     		str	r3, [r0]
 807:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1897              		.loc 1 807 3 is_stmt 1 view .LVU609
 807:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1898              		.loc 1 807 21 is_stmt 0 view .LVU610
 1899 0008 114B     		ldr	r3, .L91+8
 1900 000a 4360     		str	r3, [r0, #4]
 808:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1901              		.loc 1 808 3 is_stmt 1 view .LVU611
 808:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1902              		.loc 1 808 26 is_stmt 0 view .LVU612
 1903 000c 0023     		movs	r3, #0
 1904 000e 8360     		str	r3, [r0, #8]
 809:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1905              		.loc 1 809 3 is_stmt 1 view .LVU613
 809:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1906              		.loc 1 809 29 is_stmt 0 view .LVU614
 1907 0010 0122     		movs	r2, #1
 1908 0012 C260     		str	r2, [r0, #12]
 810:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1909              		.loc 1 810 3 is_stmt 1 view .LVU615
 810:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1910              		.loc 1 810 30 is_stmt 0 view .LVU616
 1911 0014 0361     		str	r3, [r0, #16]
 811:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1912              		.loc 1 811 3 is_stmt 1 view .LVU617
 811:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1913              		.loc 1 811 26 is_stmt 0 view .LVU618
 1914 0016 4361     		str	r3, [r0, #20]
 812:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1915              		.loc 1 812 3 is_stmt 1 view .LVU619
 812:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1916              		.loc 1 812 31 is_stmt 0 view .LVU620
 1917 0018 8361     		str	r3, [r0, #24]
 813:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1918              		.loc 1 813 3 is_stmt 1 view .LVU621
 813:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1919              		.loc 1 813 30 is_stmt 0 view .LVU622
 1920 001a C361     		str	r3, [r0, #28]
 814:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1921              		.loc 1 814 3 is_stmt 1 view .LVU623
 814:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1922              		.loc 1 814 28 is_stmt 0 view .LVU624
 1923 001c 0362     		str	r3, [r0, #32]
 815:Core/Src/main.c ****   {
 1924              		.loc 1 815 3 is_stmt 1 view .LVU625
ARM GAS  /tmp/ccat0r6T.s 			page 81


 815:Core/Src/main.c ****   {
 1925              		.loc 1 815 7 is_stmt 0 view .LVU626
 1926 001e FFF7FEFF 		bl	HAL_I2C_Init
 1927              	.LVL119:
 815:Core/Src/main.c ****   {
 1928              		.loc 1 815 6 discriminator 1 view .LVU627
 1929 0022 50B9     		cbnz	r0, .L88
 822:Core/Src/main.c ****   {
 1930              		.loc 1 822 3 is_stmt 1 view .LVU628
 822:Core/Src/main.c ****   {
 1931              		.loc 1 822 7 is_stmt 0 view .LVU629
 1932 0024 0021     		movs	r1, #0
 1933 0026 0848     		ldr	r0, .L91
 1934 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1935              	.LVL120:
 822:Core/Src/main.c ****   {
 1936              		.loc 1 822 6 discriminator 1 view .LVU630
 1937 002c 38B9     		cbnz	r0, .L89
 829:Core/Src/main.c ****   {
 1938              		.loc 1 829 3 is_stmt 1 view .LVU631
 829:Core/Src/main.c ****   {
 1939              		.loc 1 829 7 is_stmt 0 view .LVU632
 1940 002e 0021     		movs	r1, #0
 1941 0030 0548     		ldr	r0, .L91
 1942 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1943              	.LVL121:
 829:Core/Src/main.c ****   {
 1944              		.loc 1 829 6 discriminator 1 view .LVU633
 1945 0036 20B9     		cbnz	r0, .L90
 837:Core/Src/main.c **** 
 1946              		.loc 1 837 1 view .LVU634
 1947 0038 08BD     		pop	{r3, pc}
 1948              	.L88:
 817:Core/Src/main.c ****   }
 1949              		.loc 1 817 5 is_stmt 1 view .LVU635
 1950 003a FFF7FEFF 		bl	Error_Handler
 1951              	.LVL122:
 1952              	.L89:
 824:Core/Src/main.c ****   }
 1953              		.loc 1 824 5 view .LVU636
 1954 003e FFF7FEFF 		bl	Error_Handler
 1955              	.LVL123:
 1956              	.L90:
 831:Core/Src/main.c ****   }
 1957              		.loc 1 831 5 view .LVU637
 1958 0042 FFF7FEFF 		bl	Error_Handler
 1959              	.LVL124:
 1960              	.L92:
 1961 0046 00BF     		.align	2
 1962              	.L91:
 1963 0048 00000000 		.word	hi2c1
 1964 004c 00540040 		.word	1073763328
 1965 0050 FFEAC000 		.word	12643071
 1966              		.cfi_endproc
 1967              	.LFE367:
 1969              		.section	.text.MX_I2C3_Init,"ax",%progbits
 1970              		.align	1
ARM GAS  /tmp/ccat0r6T.s 			page 82


 1971              		.syntax unified
 1972              		.thumb
 1973              		.thumb_func
 1975              	MX_I2C3_Init:
 1976              	.LFB368:
 845:Core/Src/main.c **** 
 1977              		.loc 1 845 1 view -0
 1978              		.cfi_startproc
 1979              		@ args = 0, pretend = 0, frame = 0
 1980              		@ frame_needed = 0, uses_anonymous_args = 0
 1981 0000 08B5     		push	{r3, lr}
 1982              	.LCFI26:
 1983              		.cfi_def_cfa_offset 8
 1984              		.cfi_offset 3, -8
 1985              		.cfi_offset 14, -4
 854:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 1986              		.loc 1 854 3 view .LVU639
 854:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 1987              		.loc 1 854 18 is_stmt 0 view .LVU640
 1988 0002 1148     		ldr	r0, .L101
 1989 0004 114B     		ldr	r3, .L101+4
 1990 0006 0360     		str	r3, [r0]
 855:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1991              		.loc 1 855 3 is_stmt 1 view .LVU641
 855:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1992              		.loc 1 855 21 is_stmt 0 view .LVU642
 1993 0008 114B     		ldr	r3, .L101+8
 1994 000a 4360     		str	r3, [r0, #4]
 856:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1995              		.loc 1 856 3 is_stmt 1 view .LVU643
 856:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1996              		.loc 1 856 26 is_stmt 0 view .LVU644
 1997 000c 0023     		movs	r3, #0
 1998 000e 8360     		str	r3, [r0, #8]
 857:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1999              		.loc 1 857 3 is_stmt 1 view .LVU645
 857:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 2000              		.loc 1 857 29 is_stmt 0 view .LVU646
 2001 0010 0122     		movs	r2, #1
 2002 0012 C260     		str	r2, [r0, #12]
 858:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 2003              		.loc 1 858 3 is_stmt 1 view .LVU647
 858:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 2004              		.loc 1 858 30 is_stmt 0 view .LVU648
 2005 0014 0361     		str	r3, [r0, #16]
 859:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 2006              		.loc 1 859 3 is_stmt 1 view .LVU649
 859:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 2007              		.loc 1 859 26 is_stmt 0 view .LVU650
 2008 0016 4361     		str	r3, [r0, #20]
 860:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 2009              		.loc 1 860 3 is_stmt 1 view .LVU651
 860:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 2010              		.loc 1 860 31 is_stmt 0 view .LVU652
 2011 0018 8361     		str	r3, [r0, #24]
 861:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 2012              		.loc 1 861 3 is_stmt 1 view .LVU653
ARM GAS  /tmp/ccat0r6T.s 			page 83


 861:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 2013              		.loc 1 861 30 is_stmt 0 view .LVU654
 2014 001a C361     		str	r3, [r0, #28]
 862:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 2015              		.loc 1 862 3 is_stmt 1 view .LVU655
 862:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 2016              		.loc 1 862 28 is_stmt 0 view .LVU656
 2017 001c 0362     		str	r3, [r0, #32]
 863:Core/Src/main.c ****   {
 2018              		.loc 1 863 3 is_stmt 1 view .LVU657
 863:Core/Src/main.c ****   {
 2019              		.loc 1 863 7 is_stmt 0 view .LVU658
 2020 001e FFF7FEFF 		bl	HAL_I2C_Init
 2021              	.LVL125:
 863:Core/Src/main.c ****   {
 2022              		.loc 1 863 6 discriminator 1 view .LVU659
 2023 0022 50B9     		cbnz	r0, .L98
 870:Core/Src/main.c ****   {
 2024              		.loc 1 870 3 is_stmt 1 view .LVU660
 870:Core/Src/main.c ****   {
 2025              		.loc 1 870 7 is_stmt 0 view .LVU661
 2026 0024 0021     		movs	r1, #0
 2027 0026 0848     		ldr	r0, .L101
 2028 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 2029              	.LVL126:
 870:Core/Src/main.c ****   {
 2030              		.loc 1 870 6 discriminator 1 view .LVU662
 2031 002c 38B9     		cbnz	r0, .L99
 877:Core/Src/main.c ****   {
 2032              		.loc 1 877 3 is_stmt 1 view .LVU663
 877:Core/Src/main.c ****   {
 2033              		.loc 1 877 7 is_stmt 0 view .LVU664
 2034 002e 0021     		movs	r1, #0
 2035 0030 0548     		ldr	r0, .L101
 2036 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 2037              	.LVL127:
 877:Core/Src/main.c ****   {
 2038              		.loc 1 877 6 discriminator 1 view .LVU665
 2039 0036 20B9     		cbnz	r0, .L100
 885:Core/Src/main.c **** 
 2040              		.loc 1 885 1 view .LVU666
 2041 0038 08BD     		pop	{r3, pc}
 2042              	.L98:
 865:Core/Src/main.c ****   }
 2043              		.loc 1 865 5 is_stmt 1 view .LVU667
 2044 003a FFF7FEFF 		bl	Error_Handler
 2045              	.LVL128:
 2046              	.L99:
 872:Core/Src/main.c ****   }
 2047              		.loc 1 872 5 view .LVU668
 2048 003e FFF7FEFF 		bl	Error_Handler
 2049              	.LVL129:
 2050              	.L100:
 879:Core/Src/main.c ****   }
 2051              		.loc 1 879 5 view .LVU669
 2052 0042 FFF7FEFF 		bl	Error_Handler
 2053              	.LVL130:
ARM GAS  /tmp/ccat0r6T.s 			page 84


 2054              	.L102:
 2055 0046 00BF     		.align	2
 2056              	.L101:
 2057 0048 00000000 		.word	hi2c3
 2058 004c 005C0040 		.word	1073765376
 2059 0050 FFEAC000 		.word	12643071
 2060              		.cfi_endproc
 2061              	.LFE368:
 2063              		.section	.text.MX_LTDC_Init,"ax",%progbits
 2064              		.align	1
 2065              		.syntax unified
 2066              		.thumb
 2067              		.thumb_func
 2069              	MX_LTDC_Init:
 2070              	.LFB369:
 893:Core/Src/main.c **** 
 2071              		.loc 1 893 1 view -0
 2072              		.cfi_startproc
 2073              		@ args = 0, pretend = 0, frame = 0
 2074              		@ frame_needed = 0, uses_anonymous_args = 0
 2075 0000 10B5     		push	{r4, lr}
 2076              	.LCFI27:
 2077              		.cfi_def_cfa_offset 8
 2078              		.cfi_offset 4, -8
 2079              		.cfi_offset 14, -4
 904:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 2080              		.loc 1 904 3 view .LVU671
 904:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 2081              		.loc 1 904 18 is_stmt 0 view .LVU672
 2082 0002 2648     		ldr	r0, .L109
 2083 0004 264B     		ldr	r3, .L109+4
 2084 0006 0360     		str	r3, [r0]
 905:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 2085              		.loc 1 905 3 is_stmt 1 view .LVU673
 905:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 2086              		.loc 1 905 25 is_stmt 0 view .LVU674
 2087 0008 0023     		movs	r3, #0
 2088 000a 4360     		str	r3, [r0, #4]
 906:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 2089              		.loc 1 906 3 is_stmt 1 view .LVU675
 906:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 2090              		.loc 1 906 25 is_stmt 0 view .LVU676
 2091 000c 8360     		str	r3, [r0, #8]
 907:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 2092              		.loc 1 907 3 is_stmt 1 view .LVU677
 907:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 2093              		.loc 1 907 25 is_stmt 0 view .LVU678
 2094 000e C360     		str	r3, [r0, #12]
 908:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 2095              		.loc 1 908 3 is_stmt 1 view .LVU679
 908:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 2096              		.loc 1 908 25 is_stmt 0 view .LVU680
 2097 0010 0361     		str	r3, [r0, #16]
 909:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 2098              		.loc 1 909 3 is_stmt 1 view .LVU681
 909:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 2099              		.loc 1 909 29 is_stmt 0 view .LVU682
ARM GAS  /tmp/ccat0r6T.s 			page 85


 2100 0012 2822     		movs	r2, #40
 2101 0014 4261     		str	r2, [r0, #20]
 910:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 2102              		.loc 1 910 3 is_stmt 1 view .LVU683
 910:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 2103              		.loc 1 910 27 is_stmt 0 view .LVU684
 2104 0016 0922     		movs	r2, #9
 2105 0018 8261     		str	r2, [r0, #24]
 911:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 2106              		.loc 1 911 3 is_stmt 1 view .LVU685
 911:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 2107              		.loc 1 911 29 is_stmt 0 view .LVU686
 2108 001a 3522     		movs	r2, #53
 2109 001c C261     		str	r2, [r0, #28]
 912:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 2110              		.loc 1 912 3 is_stmt 1 view .LVU687
 912:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 2111              		.loc 1 912 29 is_stmt 0 view .LVU688
 2112 001e 0B22     		movs	r2, #11
 2113 0020 0262     		str	r2, [r0, #32]
 913:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 2114              		.loc 1 913 3 is_stmt 1 view .LVU689
 913:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 2115              		.loc 1 913 33 is_stmt 0 view .LVU690
 2116 0022 40F21522 		movw	r2, #533
 2117 0026 4262     		str	r2, [r0, #36]
 914:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 2118              		.loc 1 914 3 is_stmt 1 view .LVU691
 914:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 2119              		.loc 1 914 33 is_stmt 0 view .LVU692
 2120 0028 40F21B12 		movw	r2, #283
 2121 002c 8262     		str	r2, [r0, #40]
 915:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 2122              		.loc 1 915 3 is_stmt 1 view .LVU693
 915:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 2123              		.loc 1 915 25 is_stmt 0 view .LVU694
 2124 002e 40F23522 		movw	r2, #565
 2125 0032 C262     		str	r2, [r0, #44]
 916:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 2126              		.loc 1 916 3 is_stmt 1 view .LVU695
 916:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 2127              		.loc 1 916 25 is_stmt 0 view .LVU696
 2128 0034 40F21D12 		movw	r2, #285
 2129 0038 0263     		str	r2, [r0, #48]
 917:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 2130              		.loc 1 917 3 is_stmt 1 view .LVU697
 917:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 2131              		.loc 1 917 29 is_stmt 0 view .LVU698
 2132 003a 80F83430 		strb	r3, [r0, #52]
 918:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 2133              		.loc 1 918 3 is_stmt 1 view .LVU699
 918:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 2134              		.loc 1 918 30 is_stmt 0 view .LVU700
 2135 003e 80F83530 		strb	r3, [r0, #53]
 919:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 2136              		.loc 1 919 3 is_stmt 1 view .LVU701
 919:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
ARM GAS  /tmp/ccat0r6T.s 			page 86


 2137              		.loc 1 919 28 is_stmt 0 view .LVU702
 2138 0042 80F83630 		strb	r3, [r0, #54]
 920:Core/Src/main.c ****   {
 2139              		.loc 1 920 3 is_stmt 1 view .LVU703
 920:Core/Src/main.c ****   {
 2140              		.loc 1 920 7 is_stmt 0 view .LVU704
 2141 0046 FFF7FEFF 		bl	HAL_LTDC_Init
 2142              	.LVL131:
 920:Core/Src/main.c ****   {
 2143              		.loc 1 920 6 discriminator 1 view .LVU705
 2144 004a 18BB     		cbnz	r0, .L107
 924:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 2145              		.loc 1 924 3 is_stmt 1 view .LVU706
 924:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 2146              		.loc 1 924 22 is_stmt 0 view .LVU707
 2147 004c 1549     		ldr	r1, .L109+8
 2148 004e 0022     		movs	r2, #0
 2149 0050 0A60     		str	r2, [r1]
 925:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 2150              		.loc 1 925 3 is_stmt 1 view .LVU708
 925:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 2151              		.loc 1 925 22 is_stmt 0 view .LVU709
 2152 0052 4FF4F070 		mov	r0, #480
 2153 0056 4860     		str	r0, [r1, #4]
 926:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 2154              		.loc 1 926 3 is_stmt 1 view .LVU710
 926:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 2155              		.loc 1 926 22 is_stmt 0 view .LVU711
 2156 0058 8A60     		str	r2, [r1, #8]
 927:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 2157              		.loc 1 927 3 is_stmt 1 view .LVU712
 927:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 2158              		.loc 1 927 22 is_stmt 0 view .LVU713
 2159 005a 4FF48873 		mov	r3, #272
 2160 005e CB60     		str	r3, [r1, #12]
 928:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 2161              		.loc 1 928 3 is_stmt 1 view .LVU714
 928:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 2162              		.loc 1 928 25 is_stmt 0 view .LVU715
 2163 0060 0224     		movs	r4, #2
 2164 0062 0C61     		str	r4, [r1, #16]
 929:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 2165              		.loc 1 929 3 is_stmt 1 view .LVU716
 929:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 2166              		.loc 1 929 19 is_stmt 0 view .LVU717
 2167 0064 FF24     		movs	r4, #255
 2168 0066 4C61     		str	r4, [r1, #20]
 930:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 2169              		.loc 1 930 3 is_stmt 1 view .LVU718
 930:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 2170              		.loc 1 930 20 is_stmt 0 view .LVU719
 2171 0068 8A61     		str	r2, [r1, #24]
 931:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 2172              		.loc 1 931 3 is_stmt 1 view .LVU720
 931:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 2173              		.loc 1 931 29 is_stmt 0 view .LVU721
 2174 006a 4FF4C064 		mov	r4, #1536
ARM GAS  /tmp/ccat0r6T.s 			page 87


 2175 006e CC61     		str	r4, [r1, #28]
 932:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 2176              		.loc 1 932 3 is_stmt 1 view .LVU722
 932:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 2177              		.loc 1 932 29 is_stmt 0 view .LVU723
 2178 0070 0724     		movs	r4, #7
 2179 0072 0C62     		str	r4, [r1, #32]
 933:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 2180              		.loc 1 933 3 is_stmt 1 view .LVU724
 933:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 2181              		.loc 1 933 27 is_stmt 0 view .LVU725
 2182 0074 4FF04044 		mov	r4, #-1073741824
 2183 0078 4C62     		str	r4, [r1, #36]
 934:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 2184              		.loc 1 934 3 is_stmt 1 view .LVU726
 934:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 2185              		.loc 1 934 24 is_stmt 0 view .LVU727
 2186 007a 8862     		str	r0, [r1, #40]
 935:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 2187              		.loc 1 935 3 is_stmt 1 view .LVU728
 935:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 2188              		.loc 1 935 25 is_stmt 0 view .LVU729
 2189 007c CB62     		str	r3, [r1, #44]
 936:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 2190              		.loc 1 936 3 is_stmt 1 view .LVU730
 936:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 2191              		.loc 1 936 28 is_stmt 0 view .LVU731
 2192 007e 81F83020 		strb	r2, [r1, #48]
 937:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 2193              		.loc 1 937 3 is_stmt 1 view .LVU732
 937:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 2194              		.loc 1 937 29 is_stmt 0 view .LVU733
 2195 0082 81F83120 		strb	r2, [r1, #49]
 938:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 2196              		.loc 1 938 3 is_stmt 1 view .LVU734
 938:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 2197              		.loc 1 938 27 is_stmt 0 view .LVU735
 2198 0086 81F83220 		strb	r2, [r1, #50]
 939:Core/Src/main.c ****   {
 2199              		.loc 1 939 3 is_stmt 1 view .LVU736
 939:Core/Src/main.c ****   {
 2200              		.loc 1 939 7 is_stmt 0 view .LVU737
 2201 008a 0448     		ldr	r0, .L109
 2202 008c FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 2203              	.LVL132:
 939:Core/Src/main.c ****   {
 2204              		.loc 1 939 6 discriminator 1 view .LVU738
 2205 0090 10B9     		cbnz	r0, .L108
 947:Core/Src/main.c **** 
 2206              		.loc 1 947 1 view .LVU739
 2207 0092 10BD     		pop	{r4, pc}
 2208              	.L107:
 922:Core/Src/main.c ****   }
 2209              		.loc 1 922 5 is_stmt 1 view .LVU740
 2210 0094 FFF7FEFF 		bl	Error_Handler
 2211              	.LVL133:
 2212              	.L108:
ARM GAS  /tmp/ccat0r6T.s 			page 88


 941:Core/Src/main.c ****   }
 2213              		.loc 1 941 5 view .LVU741
 2214 0098 FFF7FEFF 		bl	Error_Handler
 2215              	.LVL134:
 2216              	.L110:
 2217              		.align	2
 2218              	.L109:
 2219 009c 00000000 		.word	hltdc
 2220 00a0 00680140 		.word	1073833984
 2221 00a4 00000000 		.word	pLayerCfg
 2222              		.cfi_endproc
 2223              	.LFE369:
 2225              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 2226              		.align	1
 2227              		.syntax unified
 2228              		.thumb
 2229              		.thumb_func
 2231              	MX_QUADSPI_Init:
 2232              	.LFB370:
 955:Core/Src/main.c **** 
 2233              		.loc 1 955 1 view -0
 2234              		.cfi_startproc
 2235              		@ args = 0, pretend = 0, frame = 0
 2236              		@ frame_needed = 0, uses_anonymous_args = 0
 2237 0000 08B5     		push	{r3, lr}
 2238              	.LCFI28:
 2239              		.cfi_def_cfa_offset 8
 2240              		.cfi_offset 3, -8
 2241              		.cfi_offset 14, -4
 965:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 2242              		.loc 1 965 3 view .LVU743
 965:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 2243              		.loc 1 965 18 is_stmt 0 view .LVU744
 2244 0002 0C48     		ldr	r0, .L115
 2245 0004 0C4B     		ldr	r3, .L115+4
 2246 0006 0360     		str	r3, [r0]
 966:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 2247              		.loc 1 966 3 is_stmt 1 view .LVU745
 966:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 2248              		.loc 1 966 29 is_stmt 0 view .LVU746
 2249 0008 0123     		movs	r3, #1
 2250 000a 4360     		str	r3, [r0, #4]
 967:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 2251              		.loc 1 967 3 is_stmt 1 view .LVU747
 967:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 2252              		.loc 1 967 28 is_stmt 0 view .LVU748
 2253 000c 0423     		movs	r3, #4
 2254 000e 8360     		str	r3, [r0, #8]
 968:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 2255              		.loc 1 968 3 is_stmt 1 view .LVU749
 968:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 2256              		.loc 1 968 29 is_stmt 0 view .LVU750
 2257 0010 1023     		movs	r3, #16
 2258 0012 C360     		str	r3, [r0, #12]
 969:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 2259              		.loc 1 969 3 is_stmt 1 view .LVU751
 969:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
ARM GAS  /tmp/ccat0r6T.s 			page 89


 2260              		.loc 1 969 24 is_stmt 0 view .LVU752
 2261 0014 1823     		movs	r3, #24
 2262 0016 0361     		str	r3, [r0, #16]
 970:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 2263              		.loc 1 970 3 is_stmt 1 view .LVU753
 970:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 2264              		.loc 1 970 33 is_stmt 0 view .LVU754
 2265 0018 4FF4A063 		mov	r3, #1280
 2266 001c 4361     		str	r3, [r0, #20]
 971:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 2267              		.loc 1 971 3 is_stmt 1 view .LVU755
 971:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 2268              		.loc 1 971 24 is_stmt 0 view .LVU756
 2269 001e 0023     		movs	r3, #0
 2270 0020 8361     		str	r3, [r0, #24]
 972:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 2271              		.loc 1 972 3 is_stmt 1 view .LVU757
 972:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 2272              		.loc 1 972 22 is_stmt 0 view .LVU758
 2273 0022 C361     		str	r3, [r0, #28]
 973:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 2274              		.loc 1 973 3 is_stmt 1 view .LVU759
 973:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 2275              		.loc 1 973 24 is_stmt 0 view .LVU760
 2276 0024 0362     		str	r3, [r0, #32]
 974:Core/Src/main.c ****   {
 2277              		.loc 1 974 3 is_stmt 1 view .LVU761
 974:Core/Src/main.c ****   {
 2278              		.loc 1 974 7 is_stmt 0 view .LVU762
 2279 0026 FFF7FEFF 		bl	HAL_QSPI_Init
 2280              	.LVL135:
 974:Core/Src/main.c ****   {
 2281              		.loc 1 974 6 discriminator 1 view .LVU763
 2282 002a 00B9     		cbnz	r0, .L114
 982:Core/Src/main.c **** 
 2283              		.loc 1 982 1 view .LVU764
 2284 002c 08BD     		pop	{r3, pc}
 2285              	.L114:
 976:Core/Src/main.c ****   }
 2286              		.loc 1 976 5 is_stmt 1 view .LVU765
 2287 002e FFF7FEFF 		bl	Error_Handler
 2288              	.LVL136:
 2289              	.L116:
 2290 0032 00BF     		.align	2
 2291              	.L115:
 2292 0034 00000000 		.word	hqspi
 2293 0038 001000A0 		.word	-1610608640
 2294              		.cfi_endproc
 2295              	.LFE370:
 2297              		.section	.text.MX_RTC_Init,"ax",%progbits
 2298              		.align	1
 2299              		.syntax unified
 2300              		.thumb
 2301              		.thumb_func
 2303              	MX_RTC_Init:
 2304              	.LFB371:
 990:Core/Src/main.c **** 
ARM GAS  /tmp/ccat0r6T.s 			page 90


 2305              		.loc 1 990 1 view -0
 2306              		.cfi_startproc
 2307              		@ args = 0, pretend = 0, frame = 64
 2308              		@ frame_needed = 0, uses_anonymous_args = 0
 2309 0000 10B5     		push	{r4, lr}
 2310              	.LCFI29:
 2311              		.cfi_def_cfa_offset 8
 2312              		.cfi_offset 4, -8
 2313              		.cfi_offset 14, -4
 2314 0002 90B0     		sub	sp, sp, #64
 2315              	.LCFI30:
 2316              		.cfi_def_cfa_offset 72
 996:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 2317              		.loc 1 996 3 view .LVU767
 996:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 2318              		.loc 1 996 19 is_stmt 0 view .LVU768
 2319 0004 0024     		movs	r4, #0
 2320 0006 0B94     		str	r4, [sp, #44]
 2321 0008 0C94     		str	r4, [sp, #48]
 2322 000a 0D94     		str	r4, [sp, #52]
 2323 000c 0E94     		str	r4, [sp, #56]
 2324 000e 0F94     		str	r4, [sp, #60]
 997:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 2325              		.loc 1 997 3 is_stmt 1 view .LVU769
 997:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 2326              		.loc 1 997 19 is_stmt 0 view .LVU770
 2327 0010 0A94     		str	r4, [sp, #40]
 998:Core/Src/main.c **** 
 2328              		.loc 1 998 3 is_stmt 1 view .LVU771
 998:Core/Src/main.c **** 
 2329              		.loc 1 998 20 is_stmt 0 view .LVU772
 2330 0012 2822     		movs	r2, #40
 2331 0014 2146     		mov	r1, r4
 2332 0016 6846     		mov	r0, sp
 2333 0018 FFF7FEFF 		bl	memset
 2334              	.LVL137:
1006:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 2335              		.loc 1 1006 3 is_stmt 1 view .LVU773
1006:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 2336              		.loc 1 1006 17 is_stmt 0 view .LVU774
 2337 001c 3148     		ldr	r0, .L131
 2338 001e 324B     		ldr	r3, .L131+4
 2339 0020 0360     		str	r3, [r0]
1007:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 2340              		.loc 1 1007 3 is_stmt 1 view .LVU775
1007:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 2341              		.loc 1 1007 24 is_stmt 0 view .LVU776
 2342 0022 4460     		str	r4, [r0, #4]
1008:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 2343              		.loc 1 1008 3 is_stmt 1 view .LVU777
1008:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 2344              		.loc 1 1008 26 is_stmt 0 view .LVU778
 2345 0024 7F23     		movs	r3, #127
 2346 0026 8360     		str	r3, [r0, #8]
1009:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 2347              		.loc 1 1009 3 is_stmt 1 view .LVU779
1009:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
ARM GAS  /tmp/ccat0r6T.s 			page 91


 2348              		.loc 1 1009 25 is_stmt 0 view .LVU780
 2349 0028 FF23     		movs	r3, #255
 2350 002a C360     		str	r3, [r0, #12]
1010:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 2351              		.loc 1 1010 3 is_stmt 1 view .LVU781
1010:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 2352              		.loc 1 1010 20 is_stmt 0 view .LVU782
 2353 002c 0461     		str	r4, [r0, #16]
1011:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 2354              		.loc 1 1011 3 is_stmt 1 view .LVU783
1011:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 2355              		.loc 1 1011 28 is_stmt 0 view .LVU784
 2356 002e 4461     		str	r4, [r0, #20]
1012:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 2357              		.loc 1 1012 3 is_stmt 1 view .LVU785
1012:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 2358              		.loc 1 1012 24 is_stmt 0 view .LVU786
 2359 0030 8461     		str	r4, [r0, #24]
1013:Core/Src/main.c ****   {
 2360              		.loc 1 1013 3 is_stmt 1 view .LVU787
1013:Core/Src/main.c ****   {
 2361              		.loc 1 1013 7 is_stmt 0 view .LVU788
 2362 0032 FFF7FEFF 		bl	HAL_RTC_Init
 2363              	.LVL138:
1013:Core/Src/main.c ****   {
 2364              		.loc 1 1013 6 discriminator 1 view .LVU789
 2365 0036 0028     		cmp	r0, #0
 2366 0038 47D1     		bne	.L125
1024:Core/Src/main.c ****   sTime.Minutes = 0x0;
 2367              		.loc 1 1024 3 is_stmt 1 view .LVU790
1024:Core/Src/main.c ****   sTime.Minutes = 0x0;
 2368              		.loc 1 1024 15 is_stmt 0 view .LVU791
 2369 003a 0023     		movs	r3, #0
 2370 003c 8DF82C30 		strb	r3, [sp, #44]
1025:Core/Src/main.c ****   sTime.Seconds = 0x0;
 2371              		.loc 1 1025 3 is_stmt 1 view .LVU792
1025:Core/Src/main.c ****   sTime.Seconds = 0x0;
 2372              		.loc 1 1025 17 is_stmt 0 view .LVU793
 2373 0040 8DF82D30 		strb	r3, [sp, #45]
1026:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2374              		.loc 1 1026 3 is_stmt 1 view .LVU794
1026:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2375              		.loc 1 1026 17 is_stmt 0 view .LVU795
 2376 0044 8DF82E30 		strb	r3, [sp, #46]
1027:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2377              		.loc 1 1027 3 is_stmt 1 view .LVU796
1027:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2378              		.loc 1 1027 24 is_stmt 0 view .LVU797
 2379 0048 0E93     		str	r3, [sp, #56]
1028:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 2380              		.loc 1 1028 3 is_stmt 1 view .LVU798
1028:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 2381              		.loc 1 1028 24 is_stmt 0 view .LVU799
 2382 004a 0F93     		str	r3, [sp, #60]
1029:Core/Src/main.c ****   {
 2383              		.loc 1 1029 3 is_stmt 1 view .LVU800
1029:Core/Src/main.c ****   {
ARM GAS  /tmp/ccat0r6T.s 			page 92


 2384              		.loc 1 1029 7 is_stmt 0 view .LVU801
 2385 004c 0122     		movs	r2, #1
 2386 004e 0BA9     		add	r1, sp, #44
 2387 0050 2448     		ldr	r0, .L131
 2388 0052 FFF7FEFF 		bl	HAL_RTC_SetTime
 2389              	.LVL139:
1029:Core/Src/main.c ****   {
 2390              		.loc 1 1029 6 discriminator 1 view .LVU802
 2391 0056 0028     		cmp	r0, #0
 2392 0058 39D1     		bne	.L126
1033:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 2393              		.loc 1 1033 3 is_stmt 1 view .LVU803
1033:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 2394              		.loc 1 1033 17 is_stmt 0 view .LVU804
 2395 005a 0122     		movs	r2, #1
 2396 005c 8DF82820 		strb	r2, [sp, #40]
1034:Core/Src/main.c ****   sDate.Date = 0x1;
 2397              		.loc 1 1034 3 is_stmt 1 view .LVU805
1034:Core/Src/main.c ****   sDate.Date = 0x1;
 2398              		.loc 1 1034 15 is_stmt 0 view .LVU806
 2399 0060 8DF82920 		strb	r2, [sp, #41]
1035:Core/Src/main.c ****   sDate.Year = 0x0;
 2400              		.loc 1 1035 3 is_stmt 1 view .LVU807
1035:Core/Src/main.c ****   sDate.Year = 0x0;
 2401              		.loc 1 1035 14 is_stmt 0 view .LVU808
 2402 0064 8DF82A20 		strb	r2, [sp, #42]
1036:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 2403              		.loc 1 1036 3 is_stmt 1 view .LVU809
1036:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 2404              		.loc 1 1036 14 is_stmt 0 view .LVU810
 2405 0068 0023     		movs	r3, #0
 2406 006a 8DF82B30 		strb	r3, [sp, #43]
1037:Core/Src/main.c ****   {
 2407              		.loc 1 1037 3 is_stmt 1 view .LVU811
1037:Core/Src/main.c ****   {
 2408              		.loc 1 1037 7 is_stmt 0 view .LVU812
 2409 006e 0AA9     		add	r1, sp, #40
 2410 0070 1C48     		ldr	r0, .L131
 2411 0072 FFF7FEFF 		bl	HAL_RTC_SetDate
 2412              	.LVL140:
1037:Core/Src/main.c ****   {
 2413              		.loc 1 1037 6 discriminator 1 view .LVU813
 2414 0076 60BB     		cbnz	r0, .L127
1044:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 2415              		.loc 1 1044 3 is_stmt 1 view .LVU814
1044:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 2416              		.loc 1 1044 26 is_stmt 0 view .LVU815
 2417 0078 0023     		movs	r3, #0
 2418 007a 8DF80030 		strb	r3, [sp]
1045:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x0;
 2419              		.loc 1 1045 3 is_stmt 1 view .LVU816
1045:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x0;
 2420              		.loc 1 1045 28 is_stmt 0 view .LVU817
 2421 007e 8DF80130 		strb	r3, [sp, #1]
1046:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
 2422              		.loc 1 1046 3 is_stmt 1 view .LVU818
1046:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
ARM GAS  /tmp/ccat0r6T.s 			page 93


 2423              		.loc 1 1046 28 is_stmt 0 view .LVU819
 2424 0082 8DF80230 		strb	r3, [sp, #2]
1047:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2425              		.loc 1 1047 3 is_stmt 1 view .LVU820
1047:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2426              		.loc 1 1047 31 is_stmt 0 view .LVU821
 2427 0086 0193     		str	r3, [sp, #4]
1048:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2428              		.loc 1 1048 3 is_stmt 1 view .LVU822
1048:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2429              		.loc 1 1048 35 is_stmt 0 view .LVU823
 2430 0088 0393     		str	r3, [sp, #12]
1049:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 2431              		.loc 1 1049 3 is_stmt 1 view .LVU824
1049:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 2432              		.loc 1 1049 35 is_stmt 0 view .LVU825
 2433 008a 0493     		str	r3, [sp, #16]
1050:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 2434              		.loc 1 1050 3 is_stmt 1 view .LVU826
1050:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 2435              		.loc 1 1050 20 is_stmt 0 view .LVU827
 2436 008c 0593     		str	r3, [sp, #20]
1051:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 2437              		.loc 1 1051 3 is_stmt 1 view .LVU828
1051:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 2438              		.loc 1 1051 29 is_stmt 0 view .LVU829
 2439 008e 0693     		str	r3, [sp, #24]
1052:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 2440              		.loc 1 1052 3 is_stmt 1 view .LVU830
1052:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 2441              		.loc 1 1052 30 is_stmt 0 view .LVU831
 2442 0090 0793     		str	r3, [sp, #28]
1053:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 2443              		.loc 1 1053 3 is_stmt 1 view .LVU832
1053:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 2444              		.loc 1 1053 27 is_stmt 0 view .LVU833
 2445 0092 0122     		movs	r2, #1
 2446 0094 8DF82020 		strb	r2, [sp, #32]
1054:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2447              		.loc 1 1054 3 is_stmt 1 view .LVU834
1054:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2448              		.loc 1 1054 16 is_stmt 0 view .LVU835
 2449 0098 4FF48073 		mov	r3, #256
 2450 009c 0993     		str	r3, [sp, #36]
1055:Core/Src/main.c ****   {
 2451              		.loc 1 1055 3 is_stmt 1 view .LVU836
1055:Core/Src/main.c ****   {
 2452              		.loc 1 1055 7 is_stmt 0 view .LVU837
 2453 009e 6946     		mov	r1, sp
 2454 00a0 1048     		ldr	r0, .L131
 2455 00a2 FFF7FEFF 		bl	HAL_RTC_SetAlarm
 2456              	.LVL141:
1055:Core/Src/main.c ****   {
 2457              		.loc 1 1055 6 discriminator 1 view .LVU838
 2458 00a6 B0B9     		cbnz	r0, .L128
1062:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2459              		.loc 1 1062 3 is_stmt 1 view .LVU839
ARM GAS  /tmp/ccat0r6T.s 			page 94


1062:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2460              		.loc 1 1062 16 is_stmt 0 view .LVU840
 2461 00a8 4FF40073 		mov	r3, #512
 2462 00ac 0993     		str	r3, [sp, #36]
1063:Core/Src/main.c ****   {
 2463              		.loc 1 1063 3 is_stmt 1 view .LVU841
1063:Core/Src/main.c ****   {
 2464              		.loc 1 1063 7 is_stmt 0 view .LVU842
 2465 00ae 0122     		movs	r2, #1
 2466 00b0 6946     		mov	r1, sp
 2467 00b2 0C48     		ldr	r0, .L131
 2468 00b4 FFF7FEFF 		bl	HAL_RTC_SetAlarm
 2469              	.LVL142:
1063:Core/Src/main.c ****   {
 2470              		.loc 1 1063 6 discriminator 1 view .LVU843
 2471 00b8 78B9     		cbnz	r0, .L129
1070:Core/Src/main.c ****   {
 2472              		.loc 1 1070 3 is_stmt 1 view .LVU844
1070:Core/Src/main.c ****   {
 2473              		.loc 1 1070 7 is_stmt 0 view .LVU845
 2474 00ba 0222     		movs	r2, #2
 2475 00bc 0021     		movs	r1, #0
 2476 00be 0948     		ldr	r0, .L131
 2477 00c0 FFF7FEFF 		bl	HAL_RTCEx_SetTimeStamp
 2478              	.LVL143:
1070:Core/Src/main.c ****   {
 2479              		.loc 1 1070 6 discriminator 1 view .LVU846
 2480 00c4 58B9     		cbnz	r0, .L130
1078:Core/Src/main.c **** 
 2481              		.loc 1 1078 1 view .LVU847
 2482 00c6 10B0     		add	sp, sp, #64
 2483              	.LCFI31:
 2484              		.cfi_remember_state
 2485              		.cfi_def_cfa_offset 8
 2486              		@ sp needed
 2487 00c8 10BD     		pop	{r4, pc}
 2488              	.L125:
 2489              	.LCFI32:
 2490              		.cfi_restore_state
1015:Core/Src/main.c ****   }
 2491              		.loc 1 1015 5 is_stmt 1 view .LVU848
 2492 00ca FFF7FEFF 		bl	Error_Handler
 2493              	.LVL144:
 2494              	.L126:
1031:Core/Src/main.c ****   }
 2495              		.loc 1 1031 5 view .LVU849
 2496 00ce FFF7FEFF 		bl	Error_Handler
 2497              	.LVL145:
 2498              	.L127:
1039:Core/Src/main.c ****   }
 2499              		.loc 1 1039 5 view .LVU850
 2500 00d2 FFF7FEFF 		bl	Error_Handler
 2501              	.LVL146:
 2502              	.L128:
1057:Core/Src/main.c ****   }
 2503              		.loc 1 1057 5 view .LVU851
 2504 00d6 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccat0r6T.s 			page 95


 2505              	.LVL147:
 2506              	.L129:
1065:Core/Src/main.c ****   }
 2507              		.loc 1 1065 5 view .LVU852
 2508 00da FFF7FEFF 		bl	Error_Handler
 2509              	.LVL148:
 2510              	.L130:
1072:Core/Src/main.c ****   }
 2511              		.loc 1 1072 5 view .LVU853
 2512 00de FFF7FEFF 		bl	Error_Handler
 2513              	.LVL149:
 2514              	.L132:
 2515 00e2 00BF     		.align	2
 2516              	.L131:
 2517 00e4 00000000 		.word	hrtc
 2518 00e8 00280040 		.word	1073752064
 2519              		.cfi_endproc
 2520              	.LFE371:
 2522              		.section	.text.MX_SAI2_Init,"ax",%progbits
 2523              		.align	1
 2524              		.syntax unified
 2525              		.thumb
 2526              		.thumb_func
 2528              	MX_SAI2_Init:
 2529              	.LFB372:
1086:Core/Src/main.c **** 
 2530              		.loc 1 1086 1 view -0
 2531              		.cfi_startproc
 2532              		@ args = 0, pretend = 0, frame = 0
 2533              		@ frame_needed = 0, uses_anonymous_args = 0
 2534 0000 08B5     		push	{r3, lr}
 2535              	.LCFI33:
 2536              		.cfi_def_cfa_offset 8
 2537              		.cfi_offset 3, -8
 2538              		.cfi_offset 14, -4
1095:Core/Src/main.c ****   hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 2539              		.loc 1 1095 3 view .LVU855
1095:Core/Src/main.c ****   hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 2540              		.loc 1 1095 25 is_stmt 0 view .LVU856
 2541 0002 2348     		ldr	r0, .L139
 2542 0004 234B     		ldr	r3, .L139+4
 2543 0006 0360     		str	r3, [r0]
1096:Core/Src/main.c ****   hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 2544              		.loc 1 1096 3 is_stmt 1 view .LVU857
1096:Core/Src/main.c ****   hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 2545              		.loc 1 1096 30 is_stmt 0 view .LVU858
 2546 0008 0023     		movs	r3, #0
 2547 000a 0363     		str	r3, [r0, #48]
1097:Core/Src/main.c ****   hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 2548              		.loc 1 1097 3 is_stmt 1 view .LVU859
1097:Core/Src/main.c ****   hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 2549              		.loc 1 1097 31 is_stmt 0 view .LVU860
 2550 000c 4360     		str	r3, [r0, #4]
1098:Core/Src/main.c ****   hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 2551              		.loc 1 1098 3 is_stmt 1 view .LVU861
1098:Core/Src/main.c ****   hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 2552              		.loc 1 1098 30 is_stmt 0 view .LVU862
ARM GAS  /tmp/ccat0r6T.s 			page 96


 2553 000e 4022     		movs	r2, #64
 2554 0010 4263     		str	r2, [r0, #52]
1099:Core/Src/main.c ****   hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 2555              		.loc 1 1099 3 is_stmt 1 view .LVU863
1099:Core/Src/main.c ****   hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 2556              		.loc 1 1099 30 is_stmt 0 view .LVU864
 2557 0012 8363     		str	r3, [r0, #56]
1100:Core/Src/main.c ****   hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 2558              		.loc 1 1100 3 is_stmt 1 view .LVU865
1100:Core/Src/main.c ****   hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 2559              		.loc 1 1100 35 is_stmt 0 view .LVU866
 2560 0014 C363     		str	r3, [r0, #60]
1101:Core/Src/main.c ****   hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 2561              		.loc 1 1101 3 is_stmt 1 view .LVU867
1101:Core/Src/main.c ****   hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 2562              		.loc 1 1101 29 is_stmt 0 view .LVU868
 2563 0016 8360     		str	r3, [r0, #8]
1102:Core/Src/main.c ****   hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 2564              		.loc 1 1102 3 is_stmt 1 view .LVU869
1102:Core/Src/main.c ****   hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 2565              		.loc 1 1102 33 is_stmt 0 view .LVU870
 2566 0018 0361     		str	r3, [r0, #16]
1103:Core/Src/main.c ****   hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 2567              		.loc 1 1103 3 is_stmt 1 view .LVU871
1103:Core/Src/main.c ****   hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 2568              		.loc 1 1103 31 is_stmt 0 view .LVU872
 2569 001a 4361     		str	r3, [r0, #20]
1104:Core/Src/main.c ****   hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 2570              		.loc 1 1104 3 is_stmt 1 view .LVU873
1104:Core/Src/main.c ****   hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 2571              		.loc 1 1104 35 is_stmt 0 view .LVU874
 2572 001c 8361     		str	r3, [r0, #24]
1105:Core/Src/main.c ****   hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 2573              		.loc 1 1105 3 is_stmt 1 view .LVU875
1105:Core/Src/main.c ****   hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 2574              		.loc 1 1105 36 is_stmt 0 view .LVU876
 2575 001e 1E4A     		ldr	r2, .L139+8
 2576 0020 C261     		str	r2, [r0, #28]
1106:Core/Src/main.c ****   hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 2577              		.loc 1 1106 3 is_stmt 1 view .LVU877
1106:Core/Src/main.c ****   hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 2578              		.loc 1 1106 32 is_stmt 0 view .LVU878
 2579 0022 C360     		str	r3, [r0, #12]
1107:Core/Src/main.c ****   hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 2580              		.loc 1 1107 3 is_stmt 1 view .LVU879
1107:Core/Src/main.c ****   hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 2581              		.loc 1 1107 36 is_stmt 0 view .LVU880
 2582 0024 4362     		str	r3, [r0, #36]
1108:Core/Src/main.c ****   hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 2583              		.loc 1 1108 3 is_stmt 1 view .LVU881
1108:Core/Src/main.c ****   hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 2584              		.loc 1 1108 36 is_stmt 0 view .LVU882
 2585 0026 8362     		str	r3, [r0, #40]
1109:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FrameLength = 8;
 2586              		.loc 1 1109 3 is_stmt 1 view .LVU883
1109:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FrameLength = 8;
 2587              		.loc 1 1109 30 is_stmt 0 view .LVU884
ARM GAS  /tmp/ccat0r6T.s 			page 97


 2588 0028 C362     		str	r3, [r0, #44]
1110:Core/Src/main.c ****   hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 2589              		.loc 1 1110 3 is_stmt 1 view .LVU885
1110:Core/Src/main.c ****   hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 2590              		.loc 1 1110 38 is_stmt 0 view .LVU886
 2591 002a 0822     		movs	r2, #8
 2592 002c 0264     		str	r2, [r0, #64]
1111:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 2593              		.loc 1 1111 3 is_stmt 1 view .LVU887
1111:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 2594              		.loc 1 1111 44 is_stmt 0 view .LVU888
 2595 002e 0122     		movs	r2, #1
 2596 0030 4264     		str	r2, [r0, #68]
1112:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 2597              		.loc 1 1112 3 is_stmt 1 view .LVU889
1112:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 2598              		.loc 1 1112 39 is_stmt 0 view .LVU890
 2599 0032 8364     		str	r3, [r0, #72]
1113:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 2600              		.loc 1 1113 3 is_stmt 1 view .LVU891
1113:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 2601              		.loc 1 1113 37 is_stmt 0 view .LVU892
 2602 0034 C364     		str	r3, [r0, #76]
1114:Core/Src/main.c ****   hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 2603              		.loc 1 1114 3 is_stmt 1 view .LVU893
1114:Core/Src/main.c ****   hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 2604              		.loc 1 1114 35 is_stmt 0 view .LVU894
 2605 0036 0365     		str	r3, [r0, #80]
1115:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 2606              		.loc 1 1115 3 is_stmt 1 view .LVU895
1115:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 2607              		.loc 1 1115 40 is_stmt 0 view .LVU896
 2608 0038 4365     		str	r3, [r0, #84]
1116:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotNumber = 1;
 2609              		.loc 1 1116 3 is_stmt 1 view .LVU897
1116:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotNumber = 1;
 2610              		.loc 1 1116 34 is_stmt 0 view .LVU898
 2611 003a 8365     		str	r3, [r0, #88]
1117:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 2612              		.loc 1 1117 3 is_stmt 1 view .LVU899
1117:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 2613              		.loc 1 1117 36 is_stmt 0 view .LVU900
 2614 003c C265     		str	r2, [r0, #92]
1118:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 2615              		.loc 1 1118 3 is_stmt 1 view .LVU901
1118:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 2616              		.loc 1 1118 36 is_stmt 0 view .LVU902
 2617 003e 0366     		str	r3, [r0, #96]
1119:Core/Src/main.c ****   {
 2618              		.loc 1 1119 3 is_stmt 1 view .LVU903
1119:Core/Src/main.c ****   {
 2619              		.loc 1 1119 7 is_stmt 0 view .LVU904
 2620 0040 FFF7FEFF 		bl	HAL_SAI_Init
 2621              	.LVL150:
1119:Core/Src/main.c ****   {
 2622              		.loc 1 1119 6 discriminator 1 view .LVU905
 2623 0044 00BB     		cbnz	r0, .L137
ARM GAS  /tmp/ccat0r6T.s 			page 98


1123:Core/Src/main.c ****   hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 2624              		.loc 1 1123 3 is_stmt 1 view .LVU906
1123:Core/Src/main.c ****   hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 2625              		.loc 1 1123 25 is_stmt 0 view .LVU907
 2626 0046 1548     		ldr	r0, .L139+12
 2627 0048 154B     		ldr	r3, .L139+16
 2628 004a 0360     		str	r3, [r0]
1124:Core/Src/main.c ****   hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 2629              		.loc 1 1124 3 is_stmt 1 view .LVU908
1124:Core/Src/main.c ****   hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 2630              		.loc 1 1124 30 is_stmt 0 view .LVU909
 2631 004c 0023     		movs	r3, #0
 2632 004e 0363     		str	r3, [r0, #48]
1125:Core/Src/main.c ****   hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 2633              		.loc 1 1125 3 is_stmt 1 view .LVU910
1125:Core/Src/main.c ****   hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 2634              		.loc 1 1125 31 is_stmt 0 view .LVU911
 2635 0050 0322     		movs	r2, #3
 2636 0052 4260     		str	r2, [r0, #4]
1126:Core/Src/main.c ****   hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 2637              		.loc 1 1126 3 is_stmt 1 view .LVU912
1126:Core/Src/main.c ****   hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 2638              		.loc 1 1126 30 is_stmt 0 view .LVU913
 2639 0054 4022     		movs	r2, #64
 2640 0056 4263     		str	r2, [r0, #52]
1127:Core/Src/main.c ****   hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 2641              		.loc 1 1127 3 is_stmt 1 view .LVU914
1127:Core/Src/main.c ****   hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 2642              		.loc 1 1127 30 is_stmt 0 view .LVU915
 2643 0058 8363     		str	r3, [r0, #56]
1128:Core/Src/main.c ****   hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 2644              		.loc 1 1128 3 is_stmt 1 view .LVU916
1128:Core/Src/main.c ****   hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 2645              		.loc 1 1128 35 is_stmt 0 view .LVU917
 2646 005a C363     		str	r3, [r0, #60]
1129:Core/Src/main.c ****   hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 2647              		.loc 1 1129 3 is_stmt 1 view .LVU918
1129:Core/Src/main.c ****   hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 2648              		.loc 1 1129 29 is_stmt 0 view .LVU919
 2649 005c 0122     		movs	r2, #1
 2650 005e 8260     		str	r2, [r0, #8]
1130:Core/Src/main.c ****   hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 2651              		.loc 1 1130 3 is_stmt 1 view .LVU920
1130:Core/Src/main.c ****   hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 2652              		.loc 1 1130 33 is_stmt 0 view .LVU921
 2653 0060 0361     		str	r3, [r0, #16]
1131:Core/Src/main.c ****   hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 2654              		.loc 1 1131 3 is_stmt 1 view .LVU922
1131:Core/Src/main.c ****   hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 2655              		.loc 1 1131 35 is_stmt 0 view .LVU923
 2656 0062 8361     		str	r3, [r0, #24]
1132:Core/Src/main.c ****   hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 2657              		.loc 1 1132 3 is_stmt 1 view .LVU924
1132:Core/Src/main.c ****   hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 2658              		.loc 1 1132 32 is_stmt 0 view .LVU925
 2659 0064 C360     		str	r3, [r0, #12]
1133:Core/Src/main.c ****   hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
ARM GAS  /tmp/ccat0r6T.s 			page 99


 2660              		.loc 1 1133 3 is_stmt 1 view .LVU926
1133:Core/Src/main.c ****   hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 2661              		.loc 1 1133 36 is_stmt 0 view .LVU927
 2662 0066 4362     		str	r3, [r0, #36]
1134:Core/Src/main.c ****   hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 2663              		.loc 1 1134 3 is_stmt 1 view .LVU928
1134:Core/Src/main.c ****   hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 2664              		.loc 1 1134 36 is_stmt 0 view .LVU929
 2665 0068 8362     		str	r3, [r0, #40]
1135:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FrameLength = 8;
 2666              		.loc 1 1135 3 is_stmt 1 view .LVU930
1135:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FrameLength = 8;
 2667              		.loc 1 1135 30 is_stmt 0 view .LVU931
 2668 006a C362     		str	r3, [r0, #44]
1136:Core/Src/main.c ****   hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 2669              		.loc 1 1136 3 is_stmt 1 view .LVU932
1136:Core/Src/main.c ****   hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 2670              		.loc 1 1136 38 is_stmt 0 view .LVU933
 2671 006c 0821     		movs	r1, #8
 2672 006e 0164     		str	r1, [r0, #64]
1137:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 2673              		.loc 1 1137 3 is_stmt 1 view .LVU934
1137:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 2674              		.loc 1 1137 44 is_stmt 0 view .LVU935
 2675 0070 4264     		str	r2, [r0, #68]
1138:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 2676              		.loc 1 1138 3 is_stmt 1 view .LVU936
1138:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 2677              		.loc 1 1138 39 is_stmt 0 view .LVU937
 2678 0072 8364     		str	r3, [r0, #72]
1139:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 2679              		.loc 1 1139 3 is_stmt 1 view .LVU938
1139:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 2680              		.loc 1 1139 37 is_stmt 0 view .LVU939
 2681 0074 C364     		str	r3, [r0, #76]
1140:Core/Src/main.c ****   hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 2682              		.loc 1 1140 3 is_stmt 1 view .LVU940
1140:Core/Src/main.c ****   hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 2683              		.loc 1 1140 35 is_stmt 0 view .LVU941
 2684 0076 0365     		str	r3, [r0, #80]
1141:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 2685              		.loc 1 1141 3 is_stmt 1 view .LVU942
1141:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 2686              		.loc 1 1141 40 is_stmt 0 view .LVU943
 2687 0078 4365     		str	r3, [r0, #84]
1142:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotNumber = 1;
 2688              		.loc 1 1142 3 is_stmt 1 view .LVU944
1142:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotNumber = 1;
 2689              		.loc 1 1142 34 is_stmt 0 view .LVU945
 2690 007a 8365     		str	r3, [r0, #88]
1143:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 2691              		.loc 1 1143 3 is_stmt 1 view .LVU946
1143:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 2692              		.loc 1 1143 36 is_stmt 0 view .LVU947
 2693 007c C265     		str	r2, [r0, #92]
1144:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 2694              		.loc 1 1144 3 is_stmt 1 view .LVU948
ARM GAS  /tmp/ccat0r6T.s 			page 100


1144:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 2695              		.loc 1 1144 36 is_stmt 0 view .LVU949
 2696 007e 0366     		str	r3, [r0, #96]
1145:Core/Src/main.c ****   {
 2697              		.loc 1 1145 3 is_stmt 1 view .LVU950
1145:Core/Src/main.c ****   {
 2698              		.loc 1 1145 7 is_stmt 0 view .LVU951
 2699 0080 FFF7FEFF 		bl	HAL_SAI_Init
 2700              	.LVL151:
1145:Core/Src/main.c ****   {
 2701              		.loc 1 1145 6 discriminator 1 view .LVU952
 2702 0084 10B9     		cbnz	r0, .L138
1153:Core/Src/main.c **** 
 2703              		.loc 1 1153 1 view .LVU953
 2704 0086 08BD     		pop	{r3, pc}
 2705              	.L137:
1121:Core/Src/main.c ****   }
 2706              		.loc 1 1121 5 is_stmt 1 view .LVU954
 2707 0088 FFF7FEFF 		bl	Error_Handler
 2708              	.LVL152:
 2709              	.L138:
1147:Core/Src/main.c ****   }
 2710              		.loc 1 1147 5 view .LVU955
 2711 008c FFF7FEFF 		bl	Error_Handler
 2712              	.LVL153:
 2713              	.L140:
 2714              		.align	2
 2715              	.L139:
 2716 0090 00000000 		.word	hsai_BlockA2
 2717 0094 045C0140 		.word	1073830916
 2718 0098 00EE0200 		.word	192000
 2719 009c 00000000 		.word	hsai_BlockB2
 2720 00a0 245C0140 		.word	1073830948
 2721              		.cfi_endproc
 2722              	.LFE372:
 2724              		.section	.text.MX_SPDIFRX_Init,"ax",%progbits
 2725              		.align	1
 2726              		.syntax unified
 2727              		.thumb
 2728              		.thumb_func
 2730              	MX_SPDIFRX_Init:
 2731              	.LFB374:
1189:Core/Src/main.c **** 
 2732              		.loc 1 1189 1 view -0
 2733              		.cfi_startproc
 2734              		@ args = 0, pretend = 0, frame = 0
 2735              		@ frame_needed = 0, uses_anonymous_args = 0
 2736 0000 08B5     		push	{r3, lr}
 2737              	.LCFI34:
 2738              		.cfi_def_cfa_offset 8
 2739              		.cfi_offset 3, -8
 2740              		.cfi_offset 14, -4
1198:Core/Src/main.c ****   hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 2741              		.loc 1 1198 3 view .LVU957
1198:Core/Src/main.c ****   hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 2742              		.loc 1 1198 19 is_stmt 0 view .LVU958
 2743 0002 0A48     		ldr	r0, .L145
ARM GAS  /tmp/ccat0r6T.s 			page 101


 2744 0004 4FF04023 		mov	r3, #1073758208
 2745 0008 0360     		str	r3, [r0]
1199:Core/Src/main.c ****   hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 2746              		.loc 1 1199 3 is_stmt 1 view .LVU959
1199:Core/Src/main.c ****   hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 2747              		.loc 1 1199 30 is_stmt 0 view .LVU960
 2748 000a 0023     		movs	r3, #0
 2749 000c 4360     		str	r3, [r0, #4]
1200:Core/Src/main.c ****   hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 2750              		.loc 1 1200 3 is_stmt 1 view .LVU961
1200:Core/Src/main.c ****   hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 2751              		.loc 1 1200 23 is_stmt 0 view .LVU962
 2752 000e 8360     		str	r3, [r0, #8]
1201:Core/Src/main.c ****   hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 2753              		.loc 1 1201 3 is_stmt 1 view .LVU963
1201:Core/Src/main.c ****   hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 2754              		.loc 1 1201 31 is_stmt 0 view .LVU964
 2755 0010 C360     		str	r3, [r0, #12]
1202:Core/Src/main.c ****   hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 2756              		.loc 1 1202 3 is_stmt 1 view .LVU965
1202:Core/Src/main.c ****   hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 2757              		.loc 1 1202 32 is_stmt 0 view .LVU966
 2758 0012 0361     		str	r3, [r0, #16]
1203:Core/Src/main.c ****   hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 2759              		.loc 1 1203 3 is_stmt 1 view .LVU967
1203:Core/Src/main.c ****   hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 2760              		.loc 1 1203 26 is_stmt 0 view .LVU968
 2761 0014 4361     		str	r3, [r0, #20]
1204:Core/Src/main.c ****   hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 2762              		.loc 1 1204 3 is_stmt 1 view .LVU969
1204:Core/Src/main.c ****   hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 2763              		.loc 1 1204 26 is_stmt 0 view .LVU970
 2764 0016 8361     		str	r3, [r0, #24]
1205:Core/Src/main.c ****   hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 2765              		.loc 1 1205 3 is_stmt 1 view .LVU971
1205:Core/Src/main.c ****   hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 2766              		.loc 1 1205 32 is_stmt 0 view .LVU972
 2767 0018 C361     		str	r3, [r0, #28]
1206:Core/Src/main.c ****   hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 2768              		.loc 1 1206 3 is_stmt 1 view .LVU973
1206:Core/Src/main.c ****   hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 2769              		.loc 1 1206 33 is_stmt 0 view .LVU974
 2770 001a 0362     		str	r3, [r0, #32]
1207:Core/Src/main.c ****   hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 2771              		.loc 1 1207 3 is_stmt 1 view .LVU975
1207:Core/Src/main.c ****   hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 2772              		.loc 1 1207 31 is_stmt 0 view .LVU976
 2773 001c 4362     		str	r3, [r0, #36]
1208:Core/Src/main.c ****   if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 2774              		.loc 1 1208 3 is_stmt 1 view .LVU977
1208:Core/Src/main.c ****   if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 2775              		.loc 1 1208 31 is_stmt 0 view .LVU978
 2776 001e 8362     		str	r3, [r0, #40]
1209:Core/Src/main.c ****   {
 2777              		.loc 1 1209 3 is_stmt 1 view .LVU979
1209:Core/Src/main.c ****   {
 2778              		.loc 1 1209 7 is_stmt 0 view .LVU980
ARM GAS  /tmp/ccat0r6T.s 			page 102


 2779 0020 FFF7FEFF 		bl	HAL_SPDIFRX_Init
 2780              	.LVL154:
1209:Core/Src/main.c ****   {
 2781              		.loc 1 1209 6 discriminator 1 view .LVU981
 2782 0024 00B9     		cbnz	r0, .L144
1217:Core/Src/main.c **** 
 2783              		.loc 1 1217 1 view .LVU982
 2784 0026 08BD     		pop	{r3, pc}
 2785              	.L144:
1211:Core/Src/main.c ****   }
 2786              		.loc 1 1211 5 is_stmt 1 view .LVU983
 2787 0028 FFF7FEFF 		bl	Error_Handler
 2788              	.LVL155:
 2789              	.L146:
 2790              		.align	2
 2791              	.L145:
 2792 002c 00000000 		.word	hspdif
 2793              		.cfi_endproc
 2794              	.LFE374:
 2796              		.section	.text.MX_SPI2_Init,"ax",%progbits
 2797              		.align	1
 2798              		.syntax unified
 2799              		.thumb
 2800              		.thumb_func
 2802              	MX_SPI2_Init:
 2803              	.LFB375:
1225:Core/Src/main.c **** 
 2804              		.loc 1 1225 1 view -0
 2805              		.cfi_startproc
 2806              		@ args = 0, pretend = 0, frame = 0
 2807              		@ frame_needed = 0, uses_anonymous_args = 0
 2808 0000 08B5     		push	{r3, lr}
 2809              	.LCFI35:
 2810              		.cfi_def_cfa_offset 8
 2811              		.cfi_offset 3, -8
 2812              		.cfi_offset 14, -4
1235:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 2813              		.loc 1 1235 3 view .LVU985
1235:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 2814              		.loc 1 1235 18 is_stmt 0 view .LVU986
 2815 0002 0F48     		ldr	r0, .L151
 2816 0004 0F4B     		ldr	r3, .L151+4
 2817 0006 0360     		str	r3, [r0]
1236:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 2818              		.loc 1 1236 3 is_stmt 1 view .LVU987
1236:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 2819              		.loc 1 1236 19 is_stmt 0 view .LVU988
 2820 0008 4FF48273 		mov	r3, #260
 2821 000c 4360     		str	r3, [r0, #4]
1237:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 2822              		.loc 1 1237 3 is_stmt 1 view .LVU989
1237:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 2823              		.loc 1 1237 24 is_stmt 0 view .LVU990
 2824 000e 0023     		movs	r3, #0
 2825 0010 8360     		str	r3, [r0, #8]
1238:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 2826              		.loc 1 1238 3 is_stmt 1 view .LVU991
ARM GAS  /tmp/ccat0r6T.s 			page 103


1238:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 2827              		.loc 1 1238 23 is_stmt 0 view .LVU992
 2828 0012 4FF44072 		mov	r2, #768
 2829 0016 C260     		str	r2, [r0, #12]
1239:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 2830              		.loc 1 1239 3 is_stmt 1 view .LVU993
1239:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 2831              		.loc 1 1239 26 is_stmt 0 view .LVU994
 2832 0018 0361     		str	r3, [r0, #16]
1240:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 2833              		.loc 1 1240 3 is_stmt 1 view .LVU995
1240:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 2834              		.loc 1 1240 23 is_stmt 0 view .LVU996
 2835 001a 4361     		str	r3, [r0, #20]
1241:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 2836              		.loc 1 1241 3 is_stmt 1 view .LVU997
1241:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 2837              		.loc 1 1241 18 is_stmt 0 view .LVU998
 2838 001c 4FF40072 		mov	r2, #512
 2839 0020 8261     		str	r2, [r0, #24]
1242:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2840              		.loc 1 1242 3 is_stmt 1 view .LVU999
1242:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2841              		.loc 1 1242 32 is_stmt 0 view .LVU1000
 2842 0022 C361     		str	r3, [r0, #28]
1243:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 2843              		.loc 1 1243 3 is_stmt 1 view .LVU1001
1243:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 2844              		.loc 1 1243 23 is_stmt 0 view .LVU1002
 2845 0024 0362     		str	r3, [r0, #32]
1244:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2846              		.loc 1 1244 3 is_stmt 1 view .LVU1003
1244:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2847              		.loc 1 1244 21 is_stmt 0 view .LVU1004
 2848 0026 4362     		str	r3, [r0, #36]
1245:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 2849              		.loc 1 1245 3 is_stmt 1 view .LVU1005
1245:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 2850              		.loc 1 1245 29 is_stmt 0 view .LVU1006
 2851 0028 8362     		str	r3, [r0, #40]
1246:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2852              		.loc 1 1246 3 is_stmt 1 view .LVU1007
1246:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2853              		.loc 1 1246 28 is_stmt 0 view .LVU1008
 2854 002a 0722     		movs	r2, #7
 2855 002c C262     		str	r2, [r0, #44]
1247:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 2856              		.loc 1 1247 3 is_stmt 1 view .LVU1009
1247:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 2857              		.loc 1 1247 24 is_stmt 0 view .LVU1010
 2858 002e 0363     		str	r3, [r0, #48]
1248:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 2859              		.loc 1 1248 3 is_stmt 1 view .LVU1011
1248:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 2860              		.loc 1 1248 23 is_stmt 0 view .LVU1012
 2861 0030 0823     		movs	r3, #8
 2862 0032 4363     		str	r3, [r0, #52]
ARM GAS  /tmp/ccat0r6T.s 			page 104


1249:Core/Src/main.c ****   {
 2863              		.loc 1 1249 3 is_stmt 1 view .LVU1013
1249:Core/Src/main.c ****   {
 2864              		.loc 1 1249 7 is_stmt 0 view .LVU1014
 2865 0034 FFF7FEFF 		bl	HAL_SPI_Init
 2866              	.LVL156:
1249:Core/Src/main.c ****   {
 2867              		.loc 1 1249 6 discriminator 1 view .LVU1015
 2868 0038 00B9     		cbnz	r0, .L150
1257:Core/Src/main.c **** 
 2869              		.loc 1 1257 1 view .LVU1016
 2870 003a 08BD     		pop	{r3, pc}
 2871              	.L150:
1251:Core/Src/main.c ****   }
 2872              		.loc 1 1251 5 is_stmt 1 view .LVU1017
 2873 003c FFF7FEFF 		bl	Error_Handler
 2874              	.LVL157:
 2875              	.L152:
 2876              		.align	2
 2877              	.L151:
 2878 0040 00000000 		.word	hspi2
 2879 0044 00380040 		.word	1073756160
 2880              		.cfi_endproc
 2881              	.LFE375:
 2883              		.section	.text.MX_TIM1_Init,"ax",%progbits
 2884              		.align	1
 2885              		.syntax unified
 2886              		.thumb
 2887              		.thumb_func
 2889              	MX_TIM1_Init:
 2890              	.LFB376:
1265:Core/Src/main.c **** 
 2891              		.loc 1 1265 1 view -0
 2892              		.cfi_startproc
 2893              		@ args = 0, pretend = 0, frame = 104
 2894              		@ frame_needed = 0, uses_anonymous_args = 0
 2895 0000 10B5     		push	{r4, lr}
 2896              	.LCFI36:
 2897              		.cfi_def_cfa_offset 8
 2898              		.cfi_offset 4, -8
 2899              		.cfi_offset 14, -4
 2900 0002 9AB0     		sub	sp, sp, #104
 2901              	.LCFI37:
 2902              		.cfi_def_cfa_offset 112
1271:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2903              		.loc 1 1271 3 view .LVU1019
1271:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2904              		.loc 1 1271 26 is_stmt 0 view .LVU1020
 2905 0004 0024     		movs	r4, #0
 2906 0006 1694     		str	r4, [sp, #88]
 2907 0008 1794     		str	r4, [sp, #92]
 2908 000a 1894     		str	r4, [sp, #96]
 2909 000c 1994     		str	r4, [sp, #100]
1272:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2910              		.loc 1 1272 3 is_stmt 1 view .LVU1021
1272:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2911              		.loc 1 1272 27 is_stmt 0 view .LVU1022
ARM GAS  /tmp/ccat0r6T.s 			page 105


 2912 000e 1394     		str	r4, [sp, #76]
 2913 0010 1494     		str	r4, [sp, #80]
 2914 0012 1594     		str	r4, [sp, #84]
1273:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2915              		.loc 1 1273 3 is_stmt 1 view .LVU1023
1273:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2916              		.loc 1 1273 22 is_stmt 0 view .LVU1024
 2917 0014 0C94     		str	r4, [sp, #48]
 2918 0016 0D94     		str	r4, [sp, #52]
 2919 0018 0E94     		str	r4, [sp, #56]
 2920 001a 0F94     		str	r4, [sp, #60]
 2921 001c 1094     		str	r4, [sp, #64]
 2922 001e 1194     		str	r4, [sp, #68]
 2923 0020 1294     		str	r4, [sp, #72]
1274:Core/Src/main.c **** 
 2924              		.loc 1 1274 3 is_stmt 1 view .LVU1025
1274:Core/Src/main.c **** 
 2925              		.loc 1 1274 34 is_stmt 0 view .LVU1026
 2926 0022 2C22     		movs	r2, #44
 2927 0024 2146     		mov	r1, r4
 2928 0026 01A8     		add	r0, sp, #4
 2929 0028 FFF7FEFF 		bl	memset
 2930              	.LVL158:
1279:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 2931              		.loc 1 1279 3 is_stmt 1 view .LVU1027
1279:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 2932              		.loc 1 1279 18 is_stmt 0 view .LVU1028
 2933 002c 2D48     		ldr	r0, .L167
 2934 002e 2E4B     		ldr	r3, .L167+4
 2935 0030 0360     		str	r3, [r0]
1280:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 2936              		.loc 1 1280 3 is_stmt 1 view .LVU1029
1280:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 2937              		.loc 1 1280 24 is_stmt 0 view .LVU1030
 2938 0032 4460     		str	r4, [r0, #4]
1281:Core/Src/main.c ****   htim1.Init.Period = 65535;
 2939              		.loc 1 1281 3 is_stmt 1 view .LVU1031
1281:Core/Src/main.c ****   htim1.Init.Period = 65535;
 2940              		.loc 1 1281 26 is_stmt 0 view .LVU1032
 2941 0034 8460     		str	r4, [r0, #8]
1282:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2942              		.loc 1 1282 3 is_stmt 1 view .LVU1033
1282:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2943              		.loc 1 1282 21 is_stmt 0 view .LVU1034
 2944 0036 4FF6FF73 		movw	r3, #65535
 2945 003a C360     		str	r3, [r0, #12]
1283:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 2946              		.loc 1 1283 3 is_stmt 1 view .LVU1035
1283:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 2947              		.loc 1 1283 28 is_stmt 0 view .LVU1036
 2948 003c 0461     		str	r4, [r0, #16]
1284:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2949              		.loc 1 1284 3 is_stmt 1 view .LVU1037
1284:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2950              		.loc 1 1284 32 is_stmt 0 view .LVU1038
 2951 003e 4461     		str	r4, [r0, #20]
1285:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
ARM GAS  /tmp/ccat0r6T.s 			page 106


 2952              		.loc 1 1285 3 is_stmt 1 view .LVU1039
1285:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 2953              		.loc 1 1285 32 is_stmt 0 view .LVU1040
 2954 0040 8461     		str	r4, [r0, #24]
1286:Core/Src/main.c ****   {
 2955              		.loc 1 1286 3 is_stmt 1 view .LVU1041
1286:Core/Src/main.c ****   {
 2956              		.loc 1 1286 7 is_stmt 0 view .LVU1042
 2957 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2958              	.LVL159:
1286:Core/Src/main.c ****   {
 2959              		.loc 1 1286 6 discriminator 1 view .LVU1043
 2960 0046 0028     		cmp	r0, #0
 2961 0048 3FD1     		bne	.L161
1290:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 2962              		.loc 1 1290 3 is_stmt 1 view .LVU1044
1290:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 2963              		.loc 1 1290 34 is_stmt 0 view .LVU1045
 2964 004a 4FF48053 		mov	r3, #4096
 2965 004e 1693     		str	r3, [sp, #88]
1291:Core/Src/main.c ****   {
 2966              		.loc 1 1291 3 is_stmt 1 view .LVU1046
1291:Core/Src/main.c ****   {
 2967              		.loc 1 1291 7 is_stmt 0 view .LVU1047
 2968 0050 16A9     		add	r1, sp, #88
 2969 0052 2448     		ldr	r0, .L167
 2970 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2971              	.LVL160:
1291:Core/Src/main.c ****   {
 2972              		.loc 1 1291 6 discriminator 1 view .LVU1048
 2973 0058 0028     		cmp	r0, #0
 2974 005a 38D1     		bne	.L162
1295:Core/Src/main.c ****   {
 2975              		.loc 1 1295 3 is_stmt 1 view .LVU1049
1295:Core/Src/main.c ****   {
 2976              		.loc 1 1295 7 is_stmt 0 view .LVU1050
 2977 005c 2148     		ldr	r0, .L167
 2978 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2979              	.LVL161:
1295:Core/Src/main.c ****   {
 2980              		.loc 1 1295 6 discriminator 1 view .LVU1051
 2981 0062 0028     		cmp	r0, #0
 2982 0064 35D1     		bne	.L163
1299:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 2983              		.loc 1 1299 3 is_stmt 1 view .LVU1052
1299:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 2984              		.loc 1 1299 37 is_stmt 0 view .LVU1053
 2985 0066 0023     		movs	r3, #0
 2986 0068 1393     		str	r3, [sp, #76]
1300:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2987              		.loc 1 1300 3 is_stmt 1 view .LVU1054
1300:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2988              		.loc 1 1300 38 is_stmt 0 view .LVU1055
 2989 006a 1493     		str	r3, [sp, #80]
1301:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 2990              		.loc 1 1301 3 is_stmt 1 view .LVU1056
1301:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
ARM GAS  /tmp/ccat0r6T.s 			page 107


 2991              		.loc 1 1301 33 is_stmt 0 view .LVU1057
 2992 006c 1593     		str	r3, [sp, #84]
1302:Core/Src/main.c ****   {
 2993              		.loc 1 1302 3 is_stmt 1 view .LVU1058
1302:Core/Src/main.c ****   {
 2994              		.loc 1 1302 7 is_stmt 0 view .LVU1059
 2995 006e 13A9     		add	r1, sp, #76
 2996 0070 1C48     		ldr	r0, .L167
 2997 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2998              	.LVL162:
1302:Core/Src/main.c ****   {
 2999              		.loc 1 1302 6 discriminator 1 view .LVU1060
 3000 0076 0028     		cmp	r0, #0
 3001 0078 2DD1     		bne	.L164
1306:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3002              		.loc 1 1306 3 is_stmt 1 view .LVU1061
1306:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3003              		.loc 1 1306 20 is_stmt 0 view .LVU1062
 3004 007a 6023     		movs	r3, #96
 3005 007c 0C93     		str	r3, [sp, #48]
1307:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3006              		.loc 1 1307 3 is_stmt 1 view .LVU1063
1307:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3007              		.loc 1 1307 19 is_stmt 0 view .LVU1064
 3008 007e 0022     		movs	r2, #0
 3009 0080 0D92     		str	r2, [sp, #52]
1308:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 3010              		.loc 1 1308 3 is_stmt 1 view .LVU1065
1308:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 3011              		.loc 1 1308 24 is_stmt 0 view .LVU1066
 3012 0082 0E92     		str	r2, [sp, #56]
1309:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3013              		.loc 1 1309 3 is_stmt 1 view .LVU1067
1309:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3014              		.loc 1 1309 25 is_stmt 0 view .LVU1068
 3015 0084 0F92     		str	r2, [sp, #60]
1310:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 3016              		.loc 1 1310 3 is_stmt 1 view .LVU1069
1310:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 3017              		.loc 1 1310 24 is_stmt 0 view .LVU1070
 3018 0086 1092     		str	r2, [sp, #64]
1311:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 3019              		.loc 1 1311 3 is_stmt 1 view .LVU1071
1311:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 3020              		.loc 1 1311 25 is_stmt 0 view .LVU1072
 3021 0088 1192     		str	r2, [sp, #68]
1312:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3022              		.loc 1 1312 3 is_stmt 1 view .LVU1073
1312:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3023              		.loc 1 1312 26 is_stmt 0 view .LVU1074
 3024 008a 1292     		str	r2, [sp, #72]
1313:Core/Src/main.c ****   {
 3025              		.loc 1 1313 3 is_stmt 1 view .LVU1075
1313:Core/Src/main.c ****   {
 3026              		.loc 1 1313 7 is_stmt 0 view .LVU1076
 3027 008c 0CA9     		add	r1, sp, #48
 3028 008e 1548     		ldr	r0, .L167
ARM GAS  /tmp/ccat0r6T.s 			page 108


 3029 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3030              	.LVL163:
1313:Core/Src/main.c ****   {
 3031              		.loc 1 1313 6 discriminator 1 view .LVU1077
 3032 0094 08BB     		cbnz	r0, .L165
1317:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 3033              		.loc 1 1317 3 is_stmt 1 view .LVU1078
1317:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 3034              		.loc 1 1317 40 is_stmt 0 view .LVU1079
 3035 0096 0023     		movs	r3, #0
 3036 0098 0193     		str	r3, [sp, #4]
1318:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 3037              		.loc 1 1318 3 is_stmt 1 view .LVU1080
1318:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 3038              		.loc 1 1318 41 is_stmt 0 view .LVU1081
 3039 009a 0293     		str	r3, [sp, #8]
1319:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 3040              		.loc 1 1319 3 is_stmt 1 view .LVU1082
1319:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 3041              		.loc 1 1319 34 is_stmt 0 view .LVU1083
 3042 009c 0393     		str	r3, [sp, #12]
1320:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 3043              		.loc 1 1320 3 is_stmt 1 view .LVU1084
1320:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 3044              		.loc 1 1320 33 is_stmt 0 view .LVU1085
 3045 009e 0493     		str	r3, [sp, #16]
1321:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 3046              		.loc 1 1321 3 is_stmt 1 view .LVU1086
1321:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 3047              		.loc 1 1321 35 is_stmt 0 view .LVU1087
 3048 00a0 0593     		str	r3, [sp, #20]
1322:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 3049              		.loc 1 1322 3 is_stmt 1 view .LVU1088
1322:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 3050              		.loc 1 1322 38 is_stmt 0 view .LVU1089
 3051 00a2 4FF40052 		mov	r2, #8192
 3052 00a6 0692     		str	r2, [sp, #24]
1323:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 3053              		.loc 1 1323 3 is_stmt 1 view .LVU1090
1323:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 3054              		.loc 1 1323 36 is_stmt 0 view .LVU1091
 3055 00a8 0793     		str	r3, [sp, #28]
1324:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 3056              		.loc 1 1324 3 is_stmt 1 view .LVU1092
1324:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 3057              		.loc 1 1324 36 is_stmt 0 view .LVU1093
 3058 00aa 0893     		str	r3, [sp, #32]
1325:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 3059              		.loc 1 1325 3 is_stmt 1 view .LVU1094
1325:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 3060              		.loc 1 1325 39 is_stmt 0 view .LVU1095
 3061 00ac 4FF00072 		mov	r2, #33554432
 3062 00b0 0992     		str	r2, [sp, #36]
1326:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 3063              		.loc 1 1326 3 is_stmt 1 view .LVU1096
1326:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 3064              		.loc 1 1326 37 is_stmt 0 view .LVU1097
ARM GAS  /tmp/ccat0r6T.s 			page 109


 3065 00b2 0A93     		str	r3, [sp, #40]
1327:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 3066              		.loc 1 1327 3 is_stmt 1 view .LVU1098
1327:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 3067              		.loc 1 1327 40 is_stmt 0 view .LVU1099
 3068 00b4 0B93     		str	r3, [sp, #44]
1328:Core/Src/main.c ****   {
 3069              		.loc 1 1328 3 is_stmt 1 view .LVU1100
1328:Core/Src/main.c ****   {
 3070              		.loc 1 1328 7 is_stmt 0 view .LVU1101
 3071 00b6 01A9     		add	r1, sp, #4
 3072 00b8 0A48     		ldr	r0, .L167
 3073 00ba FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 3074              	.LVL164:
1328:Core/Src/main.c ****   {
 3075              		.loc 1 1328 6 discriminator 1 view .LVU1102
 3076 00be 70B9     		cbnz	r0, .L166
1335:Core/Src/main.c **** 
 3077              		.loc 1 1335 3 is_stmt 1 view .LVU1103
 3078 00c0 0848     		ldr	r0, .L167
 3079 00c2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3080              	.LVL165:
1337:Core/Src/main.c **** 
 3081              		.loc 1 1337 1 is_stmt 0 view .LVU1104
 3082 00c6 1AB0     		add	sp, sp, #104
 3083              	.LCFI38:
 3084              		.cfi_remember_state
 3085              		.cfi_def_cfa_offset 8
 3086              		@ sp needed
 3087 00c8 10BD     		pop	{r4, pc}
 3088              	.L161:
 3089              	.LCFI39:
 3090              		.cfi_restore_state
1288:Core/Src/main.c ****   }
 3091              		.loc 1 1288 5 is_stmt 1 view .LVU1105
 3092 00ca FFF7FEFF 		bl	Error_Handler
 3093              	.LVL166:
 3094              	.L162:
1293:Core/Src/main.c ****   }
 3095              		.loc 1 1293 5 view .LVU1106
 3096 00ce FFF7FEFF 		bl	Error_Handler
 3097              	.LVL167:
 3098              	.L163:
1297:Core/Src/main.c ****   }
 3099              		.loc 1 1297 5 view .LVU1107
 3100 00d2 FFF7FEFF 		bl	Error_Handler
 3101              	.LVL168:
 3102              	.L164:
1304:Core/Src/main.c ****   }
 3103              		.loc 1 1304 5 view .LVU1108
 3104 00d6 FFF7FEFF 		bl	Error_Handler
 3105              	.LVL169:
 3106              	.L165:
1315:Core/Src/main.c ****   }
 3107              		.loc 1 1315 5 view .LVU1109
 3108 00da FFF7FEFF 		bl	Error_Handler
 3109              	.LVL170:
ARM GAS  /tmp/ccat0r6T.s 			page 110


 3110              	.L166:
1330:Core/Src/main.c ****   }
 3111              		.loc 1 1330 5 view .LVU1110
 3112 00de FFF7FEFF 		bl	Error_Handler
 3113              	.LVL171:
 3114              	.L168:
 3115 00e2 00BF     		.align	2
 3116              	.L167:
 3117 00e4 00000000 		.word	htim1
 3118 00e8 00000140 		.word	1073807360
 3119              		.cfi_endproc
 3120              	.LFE376:
 3122              		.section	.text.MX_TIM2_Init,"ax",%progbits
 3123              		.align	1
 3124              		.syntax unified
 3125              		.thumb
 3126              		.thumb_func
 3128              	MX_TIM2_Init:
 3129              	.LFB377:
1345:Core/Src/main.c **** 
 3130              		.loc 1 1345 1 view -0
 3131              		.cfi_startproc
 3132              		@ args = 0, pretend = 0, frame = 56
 3133              		@ frame_needed = 0, uses_anonymous_args = 0
 3134 0000 00B5     		push	{lr}
 3135              	.LCFI40:
 3136              		.cfi_def_cfa_offset 4
 3137              		.cfi_offset 14, -4
 3138 0002 8FB0     		sub	sp, sp, #60
 3139              	.LCFI41:
 3140              		.cfi_def_cfa_offset 64
1351:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3141              		.loc 1 1351 3 view .LVU1112
1351:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3142              		.loc 1 1351 26 is_stmt 0 view .LVU1113
 3143 0004 0023     		movs	r3, #0
 3144 0006 0A93     		str	r3, [sp, #40]
 3145 0008 0B93     		str	r3, [sp, #44]
 3146 000a 0C93     		str	r3, [sp, #48]
 3147 000c 0D93     		str	r3, [sp, #52]
1352:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3148              		.loc 1 1352 3 is_stmt 1 view .LVU1114
1352:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3149              		.loc 1 1352 27 is_stmt 0 view .LVU1115
 3150 000e 0793     		str	r3, [sp, #28]
 3151 0010 0893     		str	r3, [sp, #32]
 3152 0012 0993     		str	r3, [sp, #36]
1353:Core/Src/main.c **** 
 3153              		.loc 1 1353 3 is_stmt 1 view .LVU1116
1353:Core/Src/main.c **** 
 3154              		.loc 1 1353 22 is_stmt 0 view .LVU1117
 3155 0014 0093     		str	r3, [sp]
 3156 0016 0193     		str	r3, [sp, #4]
 3157 0018 0293     		str	r3, [sp, #8]
 3158 001a 0393     		str	r3, [sp, #12]
 3159 001c 0493     		str	r3, [sp, #16]
 3160 001e 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccat0r6T.s 			page 111


 3161 0020 0693     		str	r3, [sp, #24]
1358:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 3162              		.loc 1 1358 3 is_stmt 1 view .LVU1118
1358:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 3163              		.loc 1 1358 18 is_stmt 0 view .LVU1119
 3164 0022 1E48     		ldr	r0, .L181
 3165 0024 4FF08042 		mov	r2, #1073741824
 3166 0028 0260     		str	r2, [r0]
1359:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 3167              		.loc 1 1359 3 is_stmt 1 view .LVU1120
1359:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 3168              		.loc 1 1359 24 is_stmt 0 view .LVU1121
 3169 002a 4360     		str	r3, [r0, #4]
1360:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 3170              		.loc 1 1360 3 is_stmt 1 view .LVU1122
1360:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 3171              		.loc 1 1360 26 is_stmt 0 view .LVU1123
 3172 002c 8360     		str	r3, [r0, #8]
1361:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3173              		.loc 1 1361 3 is_stmt 1 view .LVU1124
1361:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3174              		.loc 1 1361 21 is_stmt 0 view .LVU1125
 3175 002e 4FF0FF32 		mov	r2, #-1
 3176 0032 C260     		str	r2, [r0, #12]
1362:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3177              		.loc 1 1362 3 is_stmt 1 view .LVU1126
1362:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3178              		.loc 1 1362 28 is_stmt 0 view .LVU1127
 3179 0034 0361     		str	r3, [r0, #16]
1363:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 3180              		.loc 1 1363 3 is_stmt 1 view .LVU1128
1363:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 3181              		.loc 1 1363 32 is_stmt 0 view .LVU1129
 3182 0036 8361     		str	r3, [r0, #24]
1364:Core/Src/main.c ****   {
 3183              		.loc 1 1364 3 is_stmt 1 view .LVU1130
1364:Core/Src/main.c ****   {
 3184              		.loc 1 1364 7 is_stmt 0 view .LVU1131
 3185 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3186              	.LVL172:
1364:Core/Src/main.c ****   {
 3187              		.loc 1 1364 6 discriminator 1 view .LVU1132
 3188 003c 20BB     		cbnz	r0, .L176
1368:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 3189              		.loc 1 1368 3 is_stmt 1 view .LVU1133
1368:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 3190              		.loc 1 1368 34 is_stmt 0 view .LVU1134
 3191 003e 4FF48053 		mov	r3, #4096
 3192 0042 0A93     		str	r3, [sp, #40]
1369:Core/Src/main.c ****   {
 3193              		.loc 1 1369 3 is_stmt 1 view .LVU1135
1369:Core/Src/main.c ****   {
 3194              		.loc 1 1369 7 is_stmt 0 view .LVU1136
 3195 0044 0AA9     		add	r1, sp, #40
 3196 0046 1548     		ldr	r0, .L181
 3197 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3198              	.LVL173:
ARM GAS  /tmp/ccat0r6T.s 			page 112


1369:Core/Src/main.c ****   {
 3199              		.loc 1 1369 6 discriminator 1 view .LVU1137
 3200 004c F0B9     		cbnz	r0, .L177
1373:Core/Src/main.c ****   {
 3201              		.loc 1 1373 3 is_stmt 1 view .LVU1138
1373:Core/Src/main.c ****   {
 3202              		.loc 1 1373 7 is_stmt 0 view .LVU1139
 3203 004e 1348     		ldr	r0, .L181
 3204 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3205              	.LVL174:
1373:Core/Src/main.c ****   {
 3206              		.loc 1 1373 6 discriminator 1 view .LVU1140
 3207 0054 E0B9     		cbnz	r0, .L178
1377:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3208              		.loc 1 1377 3 is_stmt 1 view .LVU1141
1377:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3209              		.loc 1 1377 37 is_stmt 0 view .LVU1142
 3210 0056 0023     		movs	r3, #0
 3211 0058 0793     		str	r3, [sp, #28]
1378:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 3212              		.loc 1 1378 3 is_stmt 1 view .LVU1143
1378:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 3213              		.loc 1 1378 33 is_stmt 0 view .LVU1144
 3214 005a 0993     		str	r3, [sp, #36]
1379:Core/Src/main.c ****   {
 3215              		.loc 1 1379 3 is_stmt 1 view .LVU1145
1379:Core/Src/main.c ****   {
 3216              		.loc 1 1379 7 is_stmt 0 view .LVU1146
 3217 005c 07A9     		add	r1, sp, #28
 3218 005e 0F48     		ldr	r0, .L181
 3219 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3220              	.LVL175:
1379:Core/Src/main.c ****   {
 3221              		.loc 1 1379 6 discriminator 1 view .LVU1147
 3222 0064 B0B9     		cbnz	r0, .L179
1383:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3223              		.loc 1 1383 3 is_stmt 1 view .LVU1148
1383:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3224              		.loc 1 1383 20 is_stmt 0 view .LVU1149
 3225 0066 6023     		movs	r3, #96
 3226 0068 0093     		str	r3, [sp]
1384:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3227              		.loc 1 1384 3 is_stmt 1 view .LVU1150
1384:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3228              		.loc 1 1384 19 is_stmt 0 view .LVU1151
 3229 006a 0022     		movs	r2, #0
 3230 006c 0192     		str	r2, [sp, #4]
1385:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3231              		.loc 1 1385 3 is_stmt 1 view .LVU1152
1385:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3232              		.loc 1 1385 24 is_stmt 0 view .LVU1153
 3233 006e 0292     		str	r2, [sp, #8]
1386:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3234              		.loc 1 1386 3 is_stmt 1 view .LVU1154
1386:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3235              		.loc 1 1386 24 is_stmt 0 view .LVU1155
 3236 0070 0492     		str	r2, [sp, #16]
ARM GAS  /tmp/ccat0r6T.s 			page 113


1387:Core/Src/main.c ****   {
 3237              		.loc 1 1387 3 is_stmt 1 view .LVU1156
1387:Core/Src/main.c ****   {
 3238              		.loc 1 1387 7 is_stmt 0 view .LVU1157
 3239 0072 6946     		mov	r1, sp
 3240 0074 0948     		ldr	r0, .L181
 3241 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3242              	.LVL176:
1387:Core/Src/main.c ****   {
 3243              		.loc 1 1387 6 discriminator 1 view .LVU1158
 3244 007a 68B9     		cbnz	r0, .L180
1394:Core/Src/main.c **** 
 3245              		.loc 1 1394 3 is_stmt 1 view .LVU1159
 3246 007c 0748     		ldr	r0, .L181
 3247 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3248              	.LVL177:
1396:Core/Src/main.c **** 
 3249              		.loc 1 1396 1 is_stmt 0 view .LVU1160
 3250 0082 0FB0     		add	sp, sp, #60
 3251              	.LCFI42:
 3252              		.cfi_remember_state
 3253              		.cfi_def_cfa_offset 4
 3254              		@ sp needed
 3255 0084 5DF804FB 		ldr	pc, [sp], #4
 3256              	.L176:
 3257              	.LCFI43:
 3258              		.cfi_restore_state
1366:Core/Src/main.c ****   }
 3259              		.loc 1 1366 5 is_stmt 1 view .LVU1161
 3260 0088 FFF7FEFF 		bl	Error_Handler
 3261              	.LVL178:
 3262              	.L177:
1371:Core/Src/main.c ****   }
 3263              		.loc 1 1371 5 view .LVU1162
 3264 008c FFF7FEFF 		bl	Error_Handler
 3265              	.LVL179:
 3266              	.L178:
1375:Core/Src/main.c ****   }
 3267              		.loc 1 1375 5 view .LVU1163
 3268 0090 FFF7FEFF 		bl	Error_Handler
 3269              	.LVL180:
 3270              	.L179:
1381:Core/Src/main.c ****   }
 3271              		.loc 1 1381 5 view .LVU1164
 3272 0094 FFF7FEFF 		bl	Error_Handler
 3273              	.LVL181:
 3274              	.L180:
1389:Core/Src/main.c ****   }
 3275              		.loc 1 1389 5 view .LVU1165
 3276 0098 FFF7FEFF 		bl	Error_Handler
 3277              	.LVL182:
 3278              	.L182:
 3279              		.align	2
 3280              	.L181:
 3281 009c 00000000 		.word	htim2
 3282              		.cfi_endproc
 3283              	.LFE377:
ARM GAS  /tmp/ccat0r6T.s 			page 114


 3285              		.section	.text.MX_TIM3_Init,"ax",%progbits
 3286              		.align	1
 3287              		.syntax unified
 3288              		.thumb
 3289              		.thumb_func
 3291              	MX_TIM3_Init:
 3292              	.LFB378:
1404:Core/Src/main.c **** 
 3293              		.loc 1 1404 1 view -0
 3294              		.cfi_startproc
 3295              		@ args = 0, pretend = 0, frame = 56
 3296              		@ frame_needed = 0, uses_anonymous_args = 0
 3297 0000 00B5     		push	{lr}
 3298              	.LCFI44:
 3299              		.cfi_def_cfa_offset 4
 3300              		.cfi_offset 14, -4
 3301 0002 8FB0     		sub	sp, sp, #60
 3302              	.LCFI45:
 3303              		.cfi_def_cfa_offset 64
1410:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3304              		.loc 1 1410 3 view .LVU1167
1410:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3305              		.loc 1 1410 26 is_stmt 0 view .LVU1168
 3306 0004 0023     		movs	r3, #0
 3307 0006 0A93     		str	r3, [sp, #40]
 3308 0008 0B93     		str	r3, [sp, #44]
 3309 000a 0C93     		str	r3, [sp, #48]
 3310 000c 0D93     		str	r3, [sp, #52]
1411:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3311              		.loc 1 1411 3 is_stmt 1 view .LVU1169
1411:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3312              		.loc 1 1411 27 is_stmt 0 view .LVU1170
 3313 000e 0793     		str	r3, [sp, #28]
 3314 0010 0893     		str	r3, [sp, #32]
 3315 0012 0993     		str	r3, [sp, #36]
1412:Core/Src/main.c **** 
 3316              		.loc 1 1412 3 is_stmt 1 view .LVU1171
1412:Core/Src/main.c **** 
 3317              		.loc 1 1412 22 is_stmt 0 view .LVU1172
 3318 0014 0093     		str	r3, [sp]
 3319 0016 0193     		str	r3, [sp, #4]
 3320 0018 0293     		str	r3, [sp, #8]
 3321 001a 0393     		str	r3, [sp, #12]
 3322 001c 0493     		str	r3, [sp, #16]
 3323 001e 0593     		str	r3, [sp, #20]
 3324 0020 0693     		str	r3, [sp, #24]
1417:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 3325              		.loc 1 1417 3 is_stmt 1 view .LVU1173
1417:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 3326              		.loc 1 1417 18 is_stmt 0 view .LVU1174
 3327 0022 1E48     		ldr	r0, .L195
 3328 0024 1E4A     		ldr	r2, .L195+4
 3329 0026 0260     		str	r2, [r0]
1418:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 3330              		.loc 1 1418 3 is_stmt 1 view .LVU1175
1418:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 3331              		.loc 1 1418 24 is_stmt 0 view .LVU1176
ARM GAS  /tmp/ccat0r6T.s 			page 115


 3332 0028 4360     		str	r3, [r0, #4]
1419:Core/Src/main.c ****   htim3.Init.Period = 65535;
 3333              		.loc 1 1419 3 is_stmt 1 view .LVU1177
1419:Core/Src/main.c ****   htim3.Init.Period = 65535;
 3334              		.loc 1 1419 26 is_stmt 0 view .LVU1178
 3335 002a 8360     		str	r3, [r0, #8]
1420:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3336              		.loc 1 1420 3 is_stmt 1 view .LVU1179
1420:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3337              		.loc 1 1420 21 is_stmt 0 view .LVU1180
 3338 002c 4FF6FF72 		movw	r2, #65535
 3339 0030 C260     		str	r2, [r0, #12]
1421:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3340              		.loc 1 1421 3 is_stmt 1 view .LVU1181
1421:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3341              		.loc 1 1421 28 is_stmt 0 view .LVU1182
 3342 0032 0361     		str	r3, [r0, #16]
1422:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 3343              		.loc 1 1422 3 is_stmt 1 view .LVU1183
1422:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 3344              		.loc 1 1422 32 is_stmt 0 view .LVU1184
 3345 0034 8361     		str	r3, [r0, #24]
1423:Core/Src/main.c ****   {
 3346              		.loc 1 1423 3 is_stmt 1 view .LVU1185
1423:Core/Src/main.c ****   {
 3347              		.loc 1 1423 7 is_stmt 0 view .LVU1186
 3348 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3349              	.LVL183:
1423:Core/Src/main.c ****   {
 3350              		.loc 1 1423 6 discriminator 1 view .LVU1187
 3351 003a 20BB     		cbnz	r0, .L190
1427:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 3352              		.loc 1 1427 3 is_stmt 1 view .LVU1188
1427:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 3353              		.loc 1 1427 34 is_stmt 0 view .LVU1189
 3354 003c 4FF48053 		mov	r3, #4096
 3355 0040 0A93     		str	r3, [sp, #40]
1428:Core/Src/main.c ****   {
 3356              		.loc 1 1428 3 is_stmt 1 view .LVU1190
1428:Core/Src/main.c ****   {
 3357              		.loc 1 1428 7 is_stmt 0 view .LVU1191
 3358 0042 0AA9     		add	r1, sp, #40
 3359 0044 1548     		ldr	r0, .L195
 3360 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3361              	.LVL184:
1428:Core/Src/main.c ****   {
 3362              		.loc 1 1428 6 discriminator 1 view .LVU1192
 3363 004a F0B9     		cbnz	r0, .L191
1432:Core/Src/main.c ****   {
 3364              		.loc 1 1432 3 is_stmt 1 view .LVU1193
1432:Core/Src/main.c ****   {
 3365              		.loc 1 1432 7 is_stmt 0 view .LVU1194
 3366 004c 1348     		ldr	r0, .L195
 3367 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3368              	.LVL185:
1432:Core/Src/main.c ****   {
 3369              		.loc 1 1432 6 discriminator 1 view .LVU1195
ARM GAS  /tmp/ccat0r6T.s 			page 116


 3370 0052 E0B9     		cbnz	r0, .L192
1436:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3371              		.loc 1 1436 3 is_stmt 1 view .LVU1196
1436:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3372              		.loc 1 1436 37 is_stmt 0 view .LVU1197
 3373 0054 0023     		movs	r3, #0
 3374 0056 0793     		str	r3, [sp, #28]
1437:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 3375              		.loc 1 1437 3 is_stmt 1 view .LVU1198
1437:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 3376              		.loc 1 1437 33 is_stmt 0 view .LVU1199
 3377 0058 0993     		str	r3, [sp, #36]
1438:Core/Src/main.c ****   {
 3378              		.loc 1 1438 3 is_stmt 1 view .LVU1200
1438:Core/Src/main.c ****   {
 3379              		.loc 1 1438 7 is_stmt 0 view .LVU1201
 3380 005a 07A9     		add	r1, sp, #28
 3381 005c 0F48     		ldr	r0, .L195
 3382 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3383              	.LVL186:
1438:Core/Src/main.c ****   {
 3384              		.loc 1 1438 6 discriminator 1 view .LVU1202
 3385 0062 B0B9     		cbnz	r0, .L193
1442:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3386              		.loc 1 1442 3 is_stmt 1 view .LVU1203
1442:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3387              		.loc 1 1442 20 is_stmt 0 view .LVU1204
 3388 0064 6023     		movs	r3, #96
 3389 0066 0093     		str	r3, [sp]
1443:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3390              		.loc 1 1443 3 is_stmt 1 view .LVU1205
1443:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3391              		.loc 1 1443 19 is_stmt 0 view .LVU1206
 3392 0068 0022     		movs	r2, #0
 3393 006a 0192     		str	r2, [sp, #4]
1444:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3394              		.loc 1 1444 3 is_stmt 1 view .LVU1207
1444:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3395              		.loc 1 1444 24 is_stmt 0 view .LVU1208
 3396 006c 0292     		str	r2, [sp, #8]
1445:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3397              		.loc 1 1445 3 is_stmt 1 view .LVU1209
1445:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3398              		.loc 1 1445 24 is_stmt 0 view .LVU1210
 3399 006e 0492     		str	r2, [sp, #16]
1446:Core/Src/main.c ****   {
 3400              		.loc 1 1446 3 is_stmt 1 view .LVU1211
1446:Core/Src/main.c ****   {
 3401              		.loc 1 1446 7 is_stmt 0 view .LVU1212
 3402 0070 6946     		mov	r1, sp
 3403 0072 0A48     		ldr	r0, .L195
 3404 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3405              	.LVL187:
1446:Core/Src/main.c ****   {
 3406              		.loc 1 1446 6 discriminator 1 view .LVU1213
 3407 0078 68B9     		cbnz	r0, .L194
1453:Core/Src/main.c **** 
ARM GAS  /tmp/ccat0r6T.s 			page 117


 3408              		.loc 1 1453 3 is_stmt 1 view .LVU1214
 3409 007a 0848     		ldr	r0, .L195
 3410 007c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3411              	.LVL188:
1455:Core/Src/main.c **** 
 3412              		.loc 1 1455 1 is_stmt 0 view .LVU1215
 3413 0080 0FB0     		add	sp, sp, #60
 3414              	.LCFI46:
 3415              		.cfi_remember_state
 3416              		.cfi_def_cfa_offset 4
 3417              		@ sp needed
 3418 0082 5DF804FB 		ldr	pc, [sp], #4
 3419              	.L190:
 3420              	.LCFI47:
 3421              		.cfi_restore_state
1425:Core/Src/main.c ****   }
 3422              		.loc 1 1425 5 is_stmt 1 view .LVU1216
 3423 0086 FFF7FEFF 		bl	Error_Handler
 3424              	.LVL189:
 3425              	.L191:
1430:Core/Src/main.c ****   }
 3426              		.loc 1 1430 5 view .LVU1217
 3427 008a FFF7FEFF 		bl	Error_Handler
 3428              	.LVL190:
 3429              	.L192:
1434:Core/Src/main.c ****   }
 3430              		.loc 1 1434 5 view .LVU1218
 3431 008e FFF7FEFF 		bl	Error_Handler
 3432              	.LVL191:
 3433              	.L193:
1440:Core/Src/main.c ****   }
 3434              		.loc 1 1440 5 view .LVU1219
 3435 0092 FFF7FEFF 		bl	Error_Handler
 3436              	.LVL192:
 3437              	.L194:
1448:Core/Src/main.c ****   }
 3438              		.loc 1 1448 5 view .LVU1220
 3439 0096 FFF7FEFF 		bl	Error_Handler
 3440              	.LVL193:
 3441              	.L196:
 3442 009a 00BF     		.align	2
 3443              	.L195:
 3444 009c 00000000 		.word	htim3
 3445 00a0 00040040 		.word	1073742848
 3446              		.cfi_endproc
 3447              	.LFE378:
 3449              		.section	.text.MX_TIM5_Init,"ax",%progbits
 3450              		.align	1
 3451              		.syntax unified
 3452              		.thumb
 3453              		.thumb_func
 3455              	MX_TIM5_Init:
 3456              	.LFB379:
1463:Core/Src/main.c **** 
 3457              		.loc 1 1463 1 view -0
 3458              		.cfi_startproc
 3459              		@ args = 0, pretend = 0, frame = 56
ARM GAS  /tmp/ccat0r6T.s 			page 118


 3460              		@ frame_needed = 0, uses_anonymous_args = 0
 3461 0000 00B5     		push	{lr}
 3462              	.LCFI48:
 3463              		.cfi_def_cfa_offset 4
 3464              		.cfi_offset 14, -4
 3465 0002 8FB0     		sub	sp, sp, #60
 3466              	.LCFI49:
 3467              		.cfi_def_cfa_offset 64
1469:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3468              		.loc 1 1469 3 view .LVU1222
1469:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3469              		.loc 1 1469 26 is_stmt 0 view .LVU1223
 3470 0004 0023     		movs	r3, #0
 3471 0006 0A93     		str	r3, [sp, #40]
 3472 0008 0B93     		str	r3, [sp, #44]
 3473 000a 0C93     		str	r3, [sp, #48]
 3474 000c 0D93     		str	r3, [sp, #52]
1470:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3475              		.loc 1 1470 3 is_stmt 1 view .LVU1224
1470:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3476              		.loc 1 1470 27 is_stmt 0 view .LVU1225
 3477 000e 0793     		str	r3, [sp, #28]
 3478 0010 0893     		str	r3, [sp, #32]
 3479 0012 0993     		str	r3, [sp, #36]
1471:Core/Src/main.c **** 
 3480              		.loc 1 1471 3 is_stmt 1 view .LVU1226
1471:Core/Src/main.c **** 
 3481              		.loc 1 1471 22 is_stmt 0 view .LVU1227
 3482 0014 0093     		str	r3, [sp]
 3483 0016 0193     		str	r3, [sp, #4]
 3484 0018 0293     		str	r3, [sp, #8]
 3485 001a 0393     		str	r3, [sp, #12]
 3486 001c 0493     		str	r3, [sp, #16]
 3487 001e 0593     		str	r3, [sp, #20]
 3488 0020 0693     		str	r3, [sp, #24]
1476:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 3489              		.loc 1 1476 3 is_stmt 1 view .LVU1228
1476:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 3490              		.loc 1 1476 18 is_stmt 0 view .LVU1229
 3491 0022 1E48     		ldr	r0, .L209
 3492 0024 1E4A     		ldr	r2, .L209+4
 3493 0026 0260     		str	r2, [r0]
1477:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 3494              		.loc 1 1477 3 is_stmt 1 view .LVU1230
1477:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 3495              		.loc 1 1477 24 is_stmt 0 view .LVU1231
 3496 0028 4360     		str	r3, [r0, #4]
1478:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 3497              		.loc 1 1478 3 is_stmt 1 view .LVU1232
1478:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 3498              		.loc 1 1478 26 is_stmt 0 view .LVU1233
 3499 002a 8360     		str	r3, [r0, #8]
1479:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3500              		.loc 1 1479 3 is_stmt 1 view .LVU1234
1479:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3501              		.loc 1 1479 21 is_stmt 0 view .LVU1235
 3502 002c 4FF0FF32 		mov	r2, #-1
ARM GAS  /tmp/ccat0r6T.s 			page 119


 3503 0030 C260     		str	r2, [r0, #12]
1480:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3504              		.loc 1 1480 3 is_stmt 1 view .LVU1236
1480:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3505              		.loc 1 1480 28 is_stmt 0 view .LVU1237
 3506 0032 0361     		str	r3, [r0, #16]
1481:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 3507              		.loc 1 1481 3 is_stmt 1 view .LVU1238
1481:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 3508              		.loc 1 1481 32 is_stmt 0 view .LVU1239
 3509 0034 8361     		str	r3, [r0, #24]
1482:Core/Src/main.c ****   {
 3510              		.loc 1 1482 3 is_stmt 1 view .LVU1240
1482:Core/Src/main.c ****   {
 3511              		.loc 1 1482 7 is_stmt 0 view .LVU1241
 3512 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3513              	.LVL194:
1482:Core/Src/main.c ****   {
 3514              		.loc 1 1482 6 discriminator 1 view .LVU1242
 3515 003a 28BB     		cbnz	r0, .L204
1486:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 3516              		.loc 1 1486 3 is_stmt 1 view .LVU1243
1486:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 3517              		.loc 1 1486 34 is_stmt 0 view .LVU1244
 3518 003c 4FF48053 		mov	r3, #4096
 3519 0040 0A93     		str	r3, [sp, #40]
1487:Core/Src/main.c ****   {
 3520              		.loc 1 1487 3 is_stmt 1 view .LVU1245
1487:Core/Src/main.c ****   {
 3521              		.loc 1 1487 7 is_stmt 0 view .LVU1246
 3522 0042 0AA9     		add	r1, sp, #40
 3523 0044 1548     		ldr	r0, .L209
 3524 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3525              	.LVL195:
1487:Core/Src/main.c ****   {
 3526              		.loc 1 1487 6 discriminator 1 view .LVU1247
 3527 004a F8B9     		cbnz	r0, .L205
1491:Core/Src/main.c ****   {
 3528              		.loc 1 1491 3 is_stmt 1 view .LVU1248
1491:Core/Src/main.c ****   {
 3529              		.loc 1 1491 7 is_stmt 0 view .LVU1249
 3530 004c 1348     		ldr	r0, .L209
 3531 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3532              	.LVL196:
1491:Core/Src/main.c ****   {
 3533              		.loc 1 1491 6 discriminator 1 view .LVU1250
 3534 0052 E8B9     		cbnz	r0, .L206
1495:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3535              		.loc 1 1495 3 is_stmt 1 view .LVU1251
1495:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3536              		.loc 1 1495 37 is_stmt 0 view .LVU1252
 3537 0054 0023     		movs	r3, #0
 3538 0056 0793     		str	r3, [sp, #28]
1496:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 3539              		.loc 1 1496 3 is_stmt 1 view .LVU1253
1496:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 3540              		.loc 1 1496 33 is_stmt 0 view .LVU1254
ARM GAS  /tmp/ccat0r6T.s 			page 120


 3541 0058 0993     		str	r3, [sp, #36]
1497:Core/Src/main.c ****   {
 3542              		.loc 1 1497 3 is_stmt 1 view .LVU1255
1497:Core/Src/main.c ****   {
 3543              		.loc 1 1497 7 is_stmt 0 view .LVU1256
 3544 005a 07A9     		add	r1, sp, #28
 3545 005c 0F48     		ldr	r0, .L209
 3546 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3547              	.LVL197:
1497:Core/Src/main.c ****   {
 3548              		.loc 1 1497 6 discriminator 1 view .LVU1257
 3549 0062 B8B9     		cbnz	r0, .L207
1501:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3550              		.loc 1 1501 3 is_stmt 1 view .LVU1258
1501:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3551              		.loc 1 1501 20 is_stmt 0 view .LVU1259
 3552 0064 6023     		movs	r3, #96
 3553 0066 0093     		str	r3, [sp]
1502:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3554              		.loc 1 1502 3 is_stmt 1 view .LVU1260
1502:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3555              		.loc 1 1502 19 is_stmt 0 view .LVU1261
 3556 0068 0023     		movs	r3, #0
 3557 006a 0193     		str	r3, [sp, #4]
1503:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3558              		.loc 1 1503 3 is_stmt 1 view .LVU1262
1503:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3559              		.loc 1 1503 24 is_stmt 0 view .LVU1263
 3560 006c 0293     		str	r3, [sp, #8]
1504:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 3561              		.loc 1 1504 3 is_stmt 1 view .LVU1264
1504:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 3562              		.loc 1 1504 24 is_stmt 0 view .LVU1265
 3563 006e 0493     		str	r3, [sp, #16]
1505:Core/Src/main.c ****   {
 3564              		.loc 1 1505 3 is_stmt 1 view .LVU1266
1505:Core/Src/main.c ****   {
 3565              		.loc 1 1505 7 is_stmt 0 view .LVU1267
 3566 0070 0C22     		movs	r2, #12
 3567 0072 6946     		mov	r1, sp
 3568 0074 0948     		ldr	r0, .L209
 3569 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3570              	.LVL198:
1505:Core/Src/main.c ****   {
 3571              		.loc 1 1505 6 discriminator 1 view .LVU1268
 3572 007a 68B9     		cbnz	r0, .L208
1512:Core/Src/main.c **** 
 3573              		.loc 1 1512 3 is_stmt 1 view .LVU1269
 3574 007c 0748     		ldr	r0, .L209
 3575 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3576              	.LVL199:
1514:Core/Src/main.c **** 
 3577              		.loc 1 1514 1 is_stmt 0 view .LVU1270
 3578 0082 0FB0     		add	sp, sp, #60
 3579              	.LCFI50:
 3580              		.cfi_remember_state
 3581              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccat0r6T.s 			page 121


 3582              		@ sp needed
 3583 0084 5DF804FB 		ldr	pc, [sp], #4
 3584              	.L204:
 3585              	.LCFI51:
 3586              		.cfi_restore_state
1484:Core/Src/main.c ****   }
 3587              		.loc 1 1484 5 is_stmt 1 view .LVU1271
 3588 0088 FFF7FEFF 		bl	Error_Handler
 3589              	.LVL200:
 3590              	.L205:
1489:Core/Src/main.c ****   }
 3591              		.loc 1 1489 5 view .LVU1272
 3592 008c FFF7FEFF 		bl	Error_Handler
 3593              	.LVL201:
 3594              	.L206:
1493:Core/Src/main.c ****   }
 3595              		.loc 1 1493 5 view .LVU1273
 3596 0090 FFF7FEFF 		bl	Error_Handler
 3597              	.LVL202:
 3598              	.L207:
1499:Core/Src/main.c ****   }
 3599              		.loc 1 1499 5 view .LVU1274
 3600 0094 FFF7FEFF 		bl	Error_Handler
 3601              	.LVL203:
 3602              	.L208:
1507:Core/Src/main.c ****   }
 3603              		.loc 1 1507 5 view .LVU1275
 3604 0098 FFF7FEFF 		bl	Error_Handler
 3605              	.LVL204:
 3606              	.L210:
 3607              		.align	2
 3608              	.L209:
 3609 009c 00000000 		.word	htim5
 3610 00a0 000C0040 		.word	1073744896
 3611              		.cfi_endproc
 3612              	.LFE379:
 3614              		.section	.text.MX_TIM8_Init,"ax",%progbits
 3615              		.align	1
 3616              		.syntax unified
 3617              		.thumb
 3618              		.thumb_func
 3620              	MX_TIM8_Init:
 3621              	.LFB380:
1522:Core/Src/main.c **** 
 3622              		.loc 1 1522 1 view -0
 3623              		.cfi_startproc
 3624              		@ args = 0, pretend = 0, frame = 32
 3625              		@ frame_needed = 0, uses_anonymous_args = 0
 3626 0000 00B5     		push	{lr}
 3627              	.LCFI52:
 3628              		.cfi_def_cfa_offset 4
 3629              		.cfi_offset 14, -4
 3630 0002 89B0     		sub	sp, sp, #36
 3631              	.LCFI53:
 3632              		.cfi_def_cfa_offset 40
1528:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3633              		.loc 1 1528 3 view .LVU1277
ARM GAS  /tmp/ccat0r6T.s 			page 122


1528:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3634              		.loc 1 1528 26 is_stmt 0 view .LVU1278
 3635 0004 0023     		movs	r3, #0
 3636 0006 0493     		str	r3, [sp, #16]
 3637 0008 0593     		str	r3, [sp, #20]
 3638 000a 0693     		str	r3, [sp, #24]
 3639 000c 0793     		str	r3, [sp, #28]
1529:Core/Src/main.c **** 
 3640              		.loc 1 1529 3 is_stmt 1 view .LVU1279
1529:Core/Src/main.c **** 
 3641              		.loc 1 1529 27 is_stmt 0 view .LVU1280
 3642 000e 0193     		str	r3, [sp, #4]
 3643 0010 0293     		str	r3, [sp, #8]
 3644 0012 0393     		str	r3, [sp, #12]
1534:Core/Src/main.c ****   htim8.Init.Prescaler = 0;
 3645              		.loc 1 1534 3 is_stmt 1 view .LVU1281
1534:Core/Src/main.c ****   htim8.Init.Prescaler = 0;
 3646              		.loc 1 1534 18 is_stmt 0 view .LVU1282
 3647 0014 1348     		ldr	r0, .L219
 3648 0016 144A     		ldr	r2, .L219+4
 3649 0018 0260     		str	r2, [r0]
1535:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 3650              		.loc 1 1535 3 is_stmt 1 view .LVU1283
1535:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 3651              		.loc 1 1535 24 is_stmt 0 view .LVU1284
 3652 001a 4360     		str	r3, [r0, #4]
1536:Core/Src/main.c ****   htim8.Init.Period = 65535;
 3653              		.loc 1 1536 3 is_stmt 1 view .LVU1285
1536:Core/Src/main.c ****   htim8.Init.Period = 65535;
 3654              		.loc 1 1536 26 is_stmt 0 view .LVU1286
 3655 001c 8360     		str	r3, [r0, #8]
1537:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3656              		.loc 1 1537 3 is_stmt 1 view .LVU1287
1537:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3657              		.loc 1 1537 21 is_stmt 0 view .LVU1288
 3658 001e 4FF6FF72 		movw	r2, #65535
 3659 0022 C260     		str	r2, [r0, #12]
1538:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 3660              		.loc 1 1538 3 is_stmt 1 view .LVU1289
1538:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 3661              		.loc 1 1538 28 is_stmt 0 view .LVU1290
 3662 0024 0361     		str	r3, [r0, #16]
1539:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3663              		.loc 1 1539 3 is_stmt 1 view .LVU1291
1539:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3664              		.loc 1 1539 32 is_stmt 0 view .LVU1292
 3665 0026 4361     		str	r3, [r0, #20]
1540:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 3666              		.loc 1 1540 3 is_stmt 1 view .LVU1293
1540:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 3667              		.loc 1 1540 32 is_stmt 0 view .LVU1294
 3668 0028 8361     		str	r3, [r0, #24]
1541:Core/Src/main.c ****   {
 3669              		.loc 1 1541 3 is_stmt 1 view .LVU1295
1541:Core/Src/main.c ****   {
 3670              		.loc 1 1541 7 is_stmt 0 view .LVU1296
 3671 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
ARM GAS  /tmp/ccat0r6T.s 			page 123


 3672              	.LVL205:
1541:Core/Src/main.c ****   {
 3673              		.loc 1 1541 6 discriminator 1 view .LVU1297
 3674 002e 98B9     		cbnz	r0, .L216
1545:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 3675              		.loc 1 1545 3 is_stmt 1 view .LVU1298
1545:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 3676              		.loc 1 1545 34 is_stmt 0 view .LVU1299
 3677 0030 4FF48053 		mov	r3, #4096
 3678 0034 0493     		str	r3, [sp, #16]
1546:Core/Src/main.c ****   {
 3679              		.loc 1 1546 3 is_stmt 1 view .LVU1300
1546:Core/Src/main.c ****   {
 3680              		.loc 1 1546 7 is_stmt 0 view .LVU1301
 3681 0036 04A9     		add	r1, sp, #16
 3682 0038 0A48     		ldr	r0, .L219
 3683 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3684              	.LVL206:
1546:Core/Src/main.c ****   {
 3685              		.loc 1 1546 6 discriminator 1 view .LVU1302
 3686 003e 68B9     		cbnz	r0, .L217
1550:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 3687              		.loc 1 1550 3 is_stmt 1 view .LVU1303
1550:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 3688              		.loc 1 1550 37 is_stmt 0 view .LVU1304
 3689 0040 0023     		movs	r3, #0
 3690 0042 0193     		str	r3, [sp, #4]
1551:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3691              		.loc 1 1551 3 is_stmt 1 view .LVU1305
1551:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3692              		.loc 1 1551 38 is_stmt 0 view .LVU1306
 3693 0044 0293     		str	r3, [sp, #8]
1552:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 3694              		.loc 1 1552 3 is_stmt 1 view .LVU1307
1552:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 3695              		.loc 1 1552 33 is_stmt 0 view .LVU1308
 3696 0046 0393     		str	r3, [sp, #12]
1553:Core/Src/main.c ****   {
 3697              		.loc 1 1553 3 is_stmt 1 view .LVU1309
1553:Core/Src/main.c ****   {
 3698              		.loc 1 1553 7 is_stmt 0 view .LVU1310
 3699 0048 01A9     		add	r1, sp, #4
 3700 004a 0648     		ldr	r0, .L219
 3701 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3702              	.LVL207:
1553:Core/Src/main.c ****   {
 3703              		.loc 1 1553 6 discriminator 1 view .LVU1311
 3704 0050 30B9     		cbnz	r0, .L218
1561:Core/Src/main.c **** 
 3705              		.loc 1 1561 1 view .LVU1312
 3706 0052 09B0     		add	sp, sp, #36
 3707              	.LCFI54:
 3708              		.cfi_remember_state
 3709              		.cfi_def_cfa_offset 4
 3710              		@ sp needed
 3711 0054 5DF804FB 		ldr	pc, [sp], #4
 3712              	.L216:
ARM GAS  /tmp/ccat0r6T.s 			page 124


 3713              	.LCFI55:
 3714              		.cfi_restore_state
1543:Core/Src/main.c ****   }
 3715              		.loc 1 1543 5 is_stmt 1 view .LVU1313
 3716 0058 FFF7FEFF 		bl	Error_Handler
 3717              	.LVL208:
 3718              	.L217:
1548:Core/Src/main.c ****   }
 3719              		.loc 1 1548 5 view .LVU1314
 3720 005c FFF7FEFF 		bl	Error_Handler
 3721              	.LVL209:
 3722              	.L218:
1555:Core/Src/main.c ****   }
 3723              		.loc 1 1555 5 view .LVU1315
 3724 0060 FFF7FEFF 		bl	Error_Handler
 3725              	.LVL210:
 3726              	.L220:
 3727              		.align	2
 3728              	.L219:
 3729 0064 00000000 		.word	htim8
 3730 0068 00040140 		.word	1073808384
 3731              		.cfi_endproc
 3732              	.LFE380:
 3734              		.section	.text.MX_TIM12_Init,"ax",%progbits
 3735              		.align	1
 3736              		.syntax unified
 3737              		.thumb
 3738              		.thumb_func
 3740              	MX_TIM12_Init:
 3741              	.LFB381:
1569:Core/Src/main.c **** 
 3742              		.loc 1 1569 1 view -0
 3743              		.cfi_startproc
 3744              		@ args = 0, pretend = 0, frame = 32
 3745              		@ frame_needed = 0, uses_anonymous_args = 0
 3746 0000 00B5     		push	{lr}
 3747              	.LCFI56:
 3748              		.cfi_def_cfa_offset 4
 3749              		.cfi_offset 14, -4
 3750 0002 89B0     		sub	sp, sp, #36
 3751              	.LCFI57:
 3752              		.cfi_def_cfa_offset 40
1575:Core/Src/main.c **** 
 3753              		.loc 1 1575 3 view .LVU1317
1575:Core/Src/main.c **** 
 3754              		.loc 1 1575 22 is_stmt 0 view .LVU1318
 3755 0004 0023     		movs	r3, #0
 3756 0006 0193     		str	r3, [sp, #4]
 3757 0008 0293     		str	r3, [sp, #8]
 3758 000a 0393     		str	r3, [sp, #12]
 3759 000c 0493     		str	r3, [sp, #16]
 3760 000e 0593     		str	r3, [sp, #20]
 3761 0010 0693     		str	r3, [sp, #24]
 3762 0012 0793     		str	r3, [sp, #28]
1580:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
 3763              		.loc 1 1580 3 is_stmt 1 view .LVU1319
1580:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
ARM GAS  /tmp/ccat0r6T.s 			page 125


 3764              		.loc 1 1580 19 is_stmt 0 view .LVU1320
 3765 0014 1048     		ldr	r0, .L227
 3766 0016 114A     		ldr	r2, .L227+4
 3767 0018 0260     		str	r2, [r0]
1581:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 3768              		.loc 1 1581 3 is_stmt 1 view .LVU1321
1581:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 3769              		.loc 1 1581 25 is_stmt 0 view .LVU1322
 3770 001a 4360     		str	r3, [r0, #4]
1582:Core/Src/main.c ****   htim12.Init.Period = 65535;
 3771              		.loc 1 1582 3 is_stmt 1 view .LVU1323
1582:Core/Src/main.c ****   htim12.Init.Period = 65535;
 3772              		.loc 1 1582 27 is_stmt 0 view .LVU1324
 3773 001c 8360     		str	r3, [r0, #8]
1583:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3774              		.loc 1 1583 3 is_stmt 1 view .LVU1325
1583:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3775              		.loc 1 1583 22 is_stmt 0 view .LVU1326
 3776 001e 4FF6FF72 		movw	r2, #65535
 3777 0022 C260     		str	r2, [r0, #12]
1584:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3778              		.loc 1 1584 3 is_stmt 1 view .LVU1327
1584:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3779              		.loc 1 1584 29 is_stmt 0 view .LVU1328
 3780 0024 0361     		str	r3, [r0, #16]
1585:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 3781              		.loc 1 1585 3 is_stmt 1 view .LVU1329
1585:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 3782              		.loc 1 1585 33 is_stmt 0 view .LVU1330
 3783 0026 8361     		str	r3, [r0, #24]
1586:Core/Src/main.c ****   {
 3784              		.loc 1 1586 3 is_stmt 1 view .LVU1331
1586:Core/Src/main.c ****   {
 3785              		.loc 1 1586 7 is_stmt 0 view .LVU1332
 3786 0028 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3787              	.LVL211:
1586:Core/Src/main.c ****   {
 3788              		.loc 1 1586 6 discriminator 1 view .LVU1333
 3789 002c 80B9     		cbnz	r0, .L225
1590:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3790              		.loc 1 1590 3 is_stmt 1 view .LVU1334
1590:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3791              		.loc 1 1590 20 is_stmt 0 view .LVU1335
 3792 002e 6023     		movs	r3, #96
 3793 0030 0193     		str	r3, [sp, #4]
1591:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3794              		.loc 1 1591 3 is_stmt 1 view .LVU1336
1591:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3795              		.loc 1 1591 19 is_stmt 0 view .LVU1337
 3796 0032 0022     		movs	r2, #0
 3797 0034 0292     		str	r2, [sp, #8]
1592:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3798              		.loc 1 1592 3 is_stmt 1 view .LVU1338
1592:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3799              		.loc 1 1592 24 is_stmt 0 view .LVU1339
 3800 0036 0392     		str	r2, [sp, #12]
1593:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
ARM GAS  /tmp/ccat0r6T.s 			page 126


 3801              		.loc 1 1593 3 is_stmt 1 view .LVU1340
1593:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3802              		.loc 1 1593 24 is_stmt 0 view .LVU1341
 3803 0038 0592     		str	r2, [sp, #20]
1594:Core/Src/main.c ****   {
 3804              		.loc 1 1594 3 is_stmt 1 view .LVU1342
1594:Core/Src/main.c ****   {
 3805              		.loc 1 1594 7 is_stmt 0 view .LVU1343
 3806 003a 01A9     		add	r1, sp, #4
 3807 003c 0648     		ldr	r0, .L227
 3808 003e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3809              	.LVL212:
1594:Core/Src/main.c ****   {
 3810              		.loc 1 1594 6 discriminator 1 view .LVU1344
 3811 0042 38B9     		cbnz	r0, .L226
1601:Core/Src/main.c **** 
 3812              		.loc 1 1601 3 is_stmt 1 view .LVU1345
 3813 0044 0448     		ldr	r0, .L227
 3814 0046 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3815              	.LVL213:
1603:Core/Src/main.c **** 
 3816              		.loc 1 1603 1 is_stmt 0 view .LVU1346
 3817 004a 09B0     		add	sp, sp, #36
 3818              	.LCFI58:
 3819              		.cfi_remember_state
 3820              		.cfi_def_cfa_offset 4
 3821              		@ sp needed
 3822 004c 5DF804FB 		ldr	pc, [sp], #4
 3823              	.L225:
 3824              	.LCFI59:
 3825              		.cfi_restore_state
1588:Core/Src/main.c ****   }
 3826              		.loc 1 1588 5 is_stmt 1 view .LVU1347
 3827 0050 FFF7FEFF 		bl	Error_Handler
 3828              	.LVL214:
 3829              	.L226:
1596:Core/Src/main.c ****   }
 3830              		.loc 1 1596 5 view .LVU1348
 3831 0054 FFF7FEFF 		bl	Error_Handler
 3832              	.LVL215:
 3833              	.L228:
 3834              		.align	2
 3835              	.L227:
 3836 0058 00000000 		.word	htim12
 3837 005c 00180040 		.word	1073747968
 3838              		.cfi_endproc
 3839              	.LFE381:
 3841              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 3842              		.align	1
 3843              		.syntax unified
 3844              		.thumb
 3845              		.thumb_func
 3847              	MX_USART1_UART_Init:
 3848              	.LFB382:
1611:Core/Src/main.c **** 
 3849              		.loc 1 1611 1 view -0
 3850              		.cfi_startproc
ARM GAS  /tmp/ccat0r6T.s 			page 127


 3851              		@ args = 0, pretend = 0, frame = 0
 3852              		@ frame_needed = 0, uses_anonymous_args = 0
 3853 0000 08B5     		push	{r3, lr}
 3854              	.LCFI60:
 3855              		.cfi_def_cfa_offset 8
 3856              		.cfi_offset 3, -8
 3857              		.cfi_offset 14, -4
1620:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 3858              		.loc 1 1620 3 view .LVU1350
1620:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 3859              		.loc 1 1620 19 is_stmt 0 view .LVU1351
 3860 0002 0B48     		ldr	r0, .L233
 3861 0004 0B4B     		ldr	r3, .L233+4
 3862 0006 0360     		str	r3, [r0]
1621:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 3863              		.loc 1 1621 3 is_stmt 1 view .LVU1352
1621:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 3864              		.loc 1 1621 24 is_stmt 0 view .LVU1353
 3865 0008 4FF4E133 		mov	r3, #115200
 3866 000c 4360     		str	r3, [r0, #4]
1622:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 3867              		.loc 1 1622 3 is_stmt 1 view .LVU1354
1622:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 3868              		.loc 1 1622 26 is_stmt 0 view .LVU1355
 3869 000e 0023     		movs	r3, #0
 3870 0010 8360     		str	r3, [r0, #8]
1623:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 3871              		.loc 1 1623 3 is_stmt 1 view .LVU1356
1623:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 3872              		.loc 1 1623 24 is_stmt 0 view .LVU1357
 3873 0012 C360     		str	r3, [r0, #12]
1624:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 3874              		.loc 1 1624 3 is_stmt 1 view .LVU1358
1624:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 3875              		.loc 1 1624 22 is_stmt 0 view .LVU1359
 3876 0014 0361     		str	r3, [r0, #16]
1625:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3877              		.loc 1 1625 3 is_stmt 1 view .LVU1360
1625:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3878              		.loc 1 1625 20 is_stmt 0 view .LVU1361
 3879 0016 0C22     		movs	r2, #12
 3880 0018 4261     		str	r2, [r0, #20]
1626:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 3881              		.loc 1 1626 3 is_stmt 1 view .LVU1362
1626:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 3882              		.loc 1 1626 25 is_stmt 0 view .LVU1363
 3883 001a 8361     		str	r3, [r0, #24]
1627:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3884              		.loc 1 1627 3 is_stmt 1 view .LVU1364
1627:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3885              		.loc 1 1627 28 is_stmt 0 view .LVU1365
 3886 001c C361     		str	r3, [r0, #28]
1628:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3887              		.loc 1 1628 3 is_stmt 1 view .LVU1366
1628:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3888              		.loc 1 1628 30 is_stmt 0 view .LVU1367
 3889 001e 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/ccat0r6T.s 			page 128


1629:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 3890              		.loc 1 1629 3 is_stmt 1 view .LVU1368
1629:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 3891              		.loc 1 1629 38 is_stmt 0 view .LVU1369
 3892 0020 4362     		str	r3, [r0, #36]
1630:Core/Src/main.c ****   {
 3893              		.loc 1 1630 3 is_stmt 1 view .LVU1370
1630:Core/Src/main.c ****   {
 3894              		.loc 1 1630 7 is_stmt 0 view .LVU1371
 3895 0022 FFF7FEFF 		bl	HAL_UART_Init
 3896              	.LVL216:
1630:Core/Src/main.c ****   {
 3897              		.loc 1 1630 6 discriminator 1 view .LVU1372
 3898 0026 00B9     		cbnz	r0, .L232
1638:Core/Src/main.c **** 
 3899              		.loc 1 1638 1 view .LVU1373
 3900 0028 08BD     		pop	{r3, pc}
 3901              	.L232:
1632:Core/Src/main.c ****   }
 3902              		.loc 1 1632 5 is_stmt 1 view .LVU1374
 3903 002a FFF7FEFF 		bl	Error_Handler
 3904              	.LVL217:
 3905              	.L234:
 3906 002e 00BF     		.align	2
 3907              	.L233:
 3908 0030 00000000 		.word	huart1
 3909 0034 00100140 		.word	1073811456
 3910              		.cfi_endproc
 3911              	.LFE382:
 3913              		.section	.text.MX_USART6_UART_Init,"ax",%progbits
 3914              		.align	1
 3915              		.syntax unified
 3916              		.thumb
 3917              		.thumb_func
 3919              	MX_USART6_UART_Init:
 3920              	.LFB383:
1646:Core/Src/main.c **** 
 3921              		.loc 1 1646 1 view -0
 3922              		.cfi_startproc
 3923              		@ args = 0, pretend = 0, frame = 0
 3924              		@ frame_needed = 0, uses_anonymous_args = 0
 3925 0000 08B5     		push	{r3, lr}
 3926              	.LCFI61:
 3927              		.cfi_def_cfa_offset 8
 3928              		.cfi_offset 3, -8
 3929              		.cfi_offset 14, -4
1655:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 3930              		.loc 1 1655 3 view .LVU1376
1655:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 3931              		.loc 1 1655 19 is_stmt 0 view .LVU1377
 3932 0002 0B48     		ldr	r0, .L239
 3933 0004 0B4B     		ldr	r3, .L239+4
 3934 0006 0360     		str	r3, [r0]
1656:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 3935              		.loc 1 1656 3 is_stmt 1 view .LVU1378
1656:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 3936              		.loc 1 1656 24 is_stmt 0 view .LVU1379
ARM GAS  /tmp/ccat0r6T.s 			page 129


 3937 0008 4FF4E133 		mov	r3, #115200
 3938 000c 4360     		str	r3, [r0, #4]
1657:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 3939              		.loc 1 1657 3 is_stmt 1 view .LVU1380
1657:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 3940              		.loc 1 1657 26 is_stmt 0 view .LVU1381
 3941 000e 0023     		movs	r3, #0
 3942 0010 8360     		str	r3, [r0, #8]
1658:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 3943              		.loc 1 1658 3 is_stmt 1 view .LVU1382
1658:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 3944              		.loc 1 1658 24 is_stmt 0 view .LVU1383
 3945 0012 C360     		str	r3, [r0, #12]
1659:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 3946              		.loc 1 1659 3 is_stmt 1 view .LVU1384
1659:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 3947              		.loc 1 1659 22 is_stmt 0 view .LVU1385
 3948 0014 0361     		str	r3, [r0, #16]
1660:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3949              		.loc 1 1660 3 is_stmt 1 view .LVU1386
1660:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3950              		.loc 1 1660 20 is_stmt 0 view .LVU1387
 3951 0016 0C22     		movs	r2, #12
 3952 0018 4261     		str	r2, [r0, #20]
1661:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 3953              		.loc 1 1661 3 is_stmt 1 view .LVU1388
1661:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 3954              		.loc 1 1661 25 is_stmt 0 view .LVU1389
 3955 001a 8361     		str	r3, [r0, #24]
1662:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3956              		.loc 1 1662 3 is_stmt 1 view .LVU1390
1662:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3957              		.loc 1 1662 28 is_stmt 0 view .LVU1391
 3958 001c C361     		str	r3, [r0, #28]
1663:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3959              		.loc 1 1663 3 is_stmt 1 view .LVU1392
1663:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3960              		.loc 1 1663 30 is_stmt 0 view .LVU1393
 3961 001e 0362     		str	r3, [r0, #32]
1664:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 3962              		.loc 1 1664 3 is_stmt 1 view .LVU1394
1664:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 3963              		.loc 1 1664 38 is_stmt 0 view .LVU1395
 3964 0020 4362     		str	r3, [r0, #36]
1665:Core/Src/main.c ****   {
 3965              		.loc 1 1665 3 is_stmt 1 view .LVU1396
1665:Core/Src/main.c ****   {
 3966              		.loc 1 1665 7 is_stmt 0 view .LVU1397
 3967 0022 FFF7FEFF 		bl	HAL_UART_Init
 3968              	.LVL218:
1665:Core/Src/main.c ****   {
 3969              		.loc 1 1665 6 discriminator 1 view .LVU1398
 3970 0026 00B9     		cbnz	r0, .L238
1673:Core/Src/main.c **** 
 3971              		.loc 1 1673 1 view .LVU1399
 3972 0028 08BD     		pop	{r3, pc}
 3973              	.L238:
ARM GAS  /tmp/ccat0r6T.s 			page 130


1667:Core/Src/main.c ****   }
 3974              		.loc 1 1667 5 is_stmt 1 view .LVU1400
 3975 002a FFF7FEFF 		bl	Error_Handler
 3976              	.LVL219:
 3977              	.L240:
 3978 002e 00BF     		.align	2
 3979              	.L239:
 3980 0030 00000000 		.word	huart6
 3981 0034 00140140 		.word	1073812480
 3982              		.cfi_endproc
 3983              	.LFE383:
 3985              		.section	.text.SystemClock_Config,"ax",%progbits
 3986              		.align	1
 3987              		.global	SystemClock_Config
 3988              		.syntax unified
 3989              		.thumb
 3990              		.thumb_func
 3992              	SystemClock_Config:
 3993              	.LFB360:
 506:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 3994              		.loc 1 506 1 view -0
 3995              		.cfi_startproc
 3996              		@ args = 0, pretend = 0, frame = 80
 3997              		@ frame_needed = 0, uses_anonymous_args = 0
 3998 0000 10B5     		push	{r4, lr}
 3999              	.LCFI62:
 4000              		.cfi_def_cfa_offset 8
 4001              		.cfi_offset 4, -8
 4002              		.cfi_offset 14, -4
 4003 0002 94B0     		sub	sp, sp, #80
 4004              	.LCFI63:
 4005              		.cfi_def_cfa_offset 88
 507:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 4006              		.loc 1 507 3 view .LVU1402
 507:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 4007              		.loc 1 507 22 is_stmt 0 view .LVU1403
 4008 0004 08AC     		add	r4, sp, #32
 4009 0006 3022     		movs	r2, #48
 4010 0008 0021     		movs	r1, #0
 4011 000a 2046     		mov	r0, r4
 4012 000c FFF7FEFF 		bl	memset
 4013              	.LVL220:
 508:Core/Src/main.c **** 
 4014              		.loc 1 508 3 is_stmt 1 view .LVU1404
 508:Core/Src/main.c **** 
 4015              		.loc 1 508 22 is_stmt 0 view .LVU1405
 4016 0010 0023     		movs	r3, #0
 4017 0012 0393     		str	r3, [sp, #12]
 4018 0014 0493     		str	r3, [sp, #16]
 4019 0016 0593     		str	r3, [sp, #20]
 4020 0018 0693     		str	r3, [sp, #24]
 4021 001a 0793     		str	r3, [sp, #28]
 512:Core/Src/main.c **** 
 4022              		.loc 1 512 3 is_stmt 1 view .LVU1406
 4023 001c FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 4024              	.LVL221:
 516:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  /tmp/ccat0r6T.s 			page 131


 4025              		.loc 1 516 3 view .LVU1407
 4026              	.LBB17:
 516:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 4027              		.loc 1 516 3 view .LVU1408
 516:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 4028              		.loc 1 516 3 view .LVU1409
 4029 0020 234B     		ldr	r3, .L249
 4030 0022 1A6C     		ldr	r2, [r3, #64]
 4031 0024 42F08052 		orr	r2, r2, #268435456
 4032 0028 1A64     		str	r2, [r3, #64]
 516:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 4033              		.loc 1 516 3 view .LVU1410
 4034 002a 1B6C     		ldr	r3, [r3, #64]
 4035 002c 03F08053 		and	r3, r3, #268435456
 4036 0030 0193     		str	r3, [sp, #4]
 516:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 4037              		.loc 1 516 3 view .LVU1411
 4038 0032 019B     		ldr	r3, [sp, #4]
 4039              	.LBE17:
 516:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 4040              		.loc 1 516 3 view .LVU1412
 517:Core/Src/main.c **** 
 4041              		.loc 1 517 3 view .LVU1413
 4042              	.LBB18:
 517:Core/Src/main.c **** 
 4043              		.loc 1 517 3 view .LVU1414
 517:Core/Src/main.c **** 
 4044              		.loc 1 517 3 view .LVU1415
 4045 0034 1F4B     		ldr	r3, .L249+4
 4046 0036 1A68     		ldr	r2, [r3]
 4047 0038 42F44042 		orr	r2, r2, #49152
 4048 003c 1A60     		str	r2, [r3]
 517:Core/Src/main.c **** 
 4049              		.loc 1 517 3 view .LVU1416
 4050 003e 1B68     		ldr	r3, [r3]
 4051 0040 03F44043 		and	r3, r3, #49152
 4052 0044 0293     		str	r3, [sp, #8]
 517:Core/Src/main.c **** 
 4053              		.loc 1 517 3 view .LVU1417
 4054 0046 029B     		ldr	r3, [sp, #8]
 4055              	.LBE18:
 517:Core/Src/main.c **** 
 4056              		.loc 1 517 3 view .LVU1418
 522:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 4057              		.loc 1 522 3 view .LVU1419
 522:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 4058              		.loc 1 522 36 is_stmt 0 view .LVU1420
 4059 0048 0923     		movs	r3, #9
 4060 004a 0893     		str	r3, [sp, #32]
 523:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 4061              		.loc 1 523 3 is_stmt 1 view .LVU1421
 523:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 4062              		.loc 1 523 30 is_stmt 0 view .LVU1422
 4063 004c 4FF48032 		mov	r2, #65536
 4064 0050 0992     		str	r2, [sp, #36]
 524:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 4065              		.loc 1 524 3 is_stmt 1 view .LVU1423
ARM GAS  /tmp/ccat0r6T.s 			page 132


 524:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 4066              		.loc 1 524 30 is_stmt 0 view .LVU1424
 4067 0052 0122     		movs	r2, #1
 4068 0054 0D92     		str	r2, [sp, #52]
 525:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 4069              		.loc 1 525 3 is_stmt 1 view .LVU1425
 525:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 4070              		.loc 1 525 34 is_stmt 0 view .LVU1426
 4071 0056 0222     		movs	r2, #2
 4072 0058 0E92     		str	r2, [sp, #56]
 526:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 4073              		.loc 1 526 3 is_stmt 1 view .LVU1427
 526:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 4074              		.loc 1 526 35 is_stmt 0 view .LVU1428
 4075 005a 4FF48001 		mov	r1, #4194304
 4076 005e 0F91     		str	r1, [sp, #60]
 527:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 4077              		.loc 1 527 3 is_stmt 1 view .LVU1429
 527:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 4078              		.loc 1 527 30 is_stmt 0 view .LVU1430
 4079 0060 1921     		movs	r1, #25
 4080 0062 1091     		str	r1, [sp, #64]
 528:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 4081              		.loc 1 528 3 is_stmt 1 view .LVU1431
 528:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 4082              		.loc 1 528 30 is_stmt 0 view .LVU1432
 4083 0064 4FF4C871 		mov	r1, #400
 4084 0068 1191     		str	r1, [sp, #68]
 529:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 4085              		.loc 1 529 3 is_stmt 1 view .LVU1433
 529:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 4086              		.loc 1 529 30 is_stmt 0 view .LVU1434
 4087 006a 1292     		str	r2, [sp, #72]
 530:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 4088              		.loc 1 530 3 is_stmt 1 view .LVU1435
 530:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 4089              		.loc 1 530 30 is_stmt 0 view .LVU1436
 4090 006c 1393     		str	r3, [sp, #76]
 531:Core/Src/main.c ****   {
 4091              		.loc 1 531 3 is_stmt 1 view .LVU1437
 531:Core/Src/main.c ****   {
 4092              		.loc 1 531 7 is_stmt 0 view .LVU1438
 4093 006e 2046     		mov	r0, r4
 4094 0070 FFF7FEFF 		bl	HAL_RCC_OscConfig
 4095              	.LVL222:
 531:Core/Src/main.c ****   {
 4096              		.loc 1 531 6 discriminator 1 view .LVU1439
 4097 0074 A8B9     		cbnz	r0, .L246
 538:Core/Src/main.c ****   {
 4098              		.loc 1 538 3 is_stmt 1 view .LVU1440
 538:Core/Src/main.c ****   {
 4099              		.loc 1 538 7 is_stmt 0 view .LVU1441
 4100 0076 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 4101              	.LVL223:
 538:Core/Src/main.c ****   {
 4102              		.loc 1 538 6 discriminator 1 view .LVU1442
 4103 007a A0B9     		cbnz	r0, .L247
ARM GAS  /tmp/ccat0r6T.s 			page 133


 545:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 4104              		.loc 1 545 3 is_stmt 1 view .LVU1443
 545:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 4105              		.loc 1 545 31 is_stmt 0 view .LVU1444
 4106 007c 0F23     		movs	r3, #15
 4107 007e 0393     		str	r3, [sp, #12]
 547:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 4108              		.loc 1 547 3 is_stmt 1 view .LVU1445
 547:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 4109              		.loc 1 547 34 is_stmt 0 view .LVU1446
 4110 0080 0223     		movs	r3, #2
 4111 0082 0493     		str	r3, [sp, #16]
 548:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 4112              		.loc 1 548 3 is_stmt 1 view .LVU1447
 548:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 4113              		.loc 1 548 35 is_stmt 0 view .LVU1448
 4114 0084 0023     		movs	r3, #0
 4115 0086 0593     		str	r3, [sp, #20]
 549:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 4116              		.loc 1 549 3 is_stmt 1 view .LVU1449
 549:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 4117              		.loc 1 549 36 is_stmt 0 view .LVU1450
 4118 0088 4FF4A053 		mov	r3, #5120
 4119 008c 0693     		str	r3, [sp, #24]
 550:Core/Src/main.c **** 
 4120              		.loc 1 550 3 is_stmt 1 view .LVU1451
 550:Core/Src/main.c **** 
 4121              		.loc 1 550 36 is_stmt 0 view .LVU1452
 4122 008e 4FF48053 		mov	r3, #4096
 4123 0092 0793     		str	r3, [sp, #28]
 552:Core/Src/main.c ****   {
 4124              		.loc 1 552 3 is_stmt 1 view .LVU1453
 552:Core/Src/main.c ****   {
 4125              		.loc 1 552 7 is_stmt 0 view .LVU1454
 4126 0094 0621     		movs	r1, #6
 4127 0096 03A8     		add	r0, sp, #12
 4128 0098 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 4129              	.LVL224:
 552:Core/Src/main.c ****   {
 4130              		.loc 1 552 6 discriminator 1 view .LVU1455
 4131 009c 28B9     		cbnz	r0, .L248
 556:Core/Src/main.c **** 
 4132              		.loc 1 556 1 view .LVU1456
 4133 009e 14B0     		add	sp, sp, #80
 4134              	.LCFI64:
 4135              		.cfi_remember_state
 4136              		.cfi_def_cfa_offset 8
 4137              		@ sp needed
 4138 00a0 10BD     		pop	{r4, pc}
 4139              	.L246:
 4140              	.LCFI65:
 4141              		.cfi_restore_state
 533:Core/Src/main.c ****   }
 4142              		.loc 1 533 5 is_stmt 1 view .LVU1457
 4143 00a2 FFF7FEFF 		bl	Error_Handler
 4144              	.LVL225:
 4145              	.L247:
ARM GAS  /tmp/ccat0r6T.s 			page 134


 540:Core/Src/main.c ****   }
 4146              		.loc 1 540 5 view .LVU1458
 4147 00a6 FFF7FEFF 		bl	Error_Handler
 4148              	.LVL226:
 4149              	.L248:
 554:Core/Src/main.c ****   }
 4150              		.loc 1 554 5 view .LVU1459
 4151 00aa FFF7FEFF 		bl	Error_Handler
 4152              	.LVL227:
 4153              	.L250:
 4154 00ae 00BF     		.align	2
 4155              	.L249:
 4156 00b0 00380240 		.word	1073887232
 4157 00b4 00700040 		.word	1073770496
 4158              		.cfi_endproc
 4159              	.LFE360:
 4161              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 4162              		.align	1
 4163              		.global	PeriphCommonClock_Config
 4164              		.syntax unified
 4165              		.thumb
 4166              		.thumb_func
 4168              	PeriphCommonClock_Config:
 4169              	.LFB361:
 563:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 4170              		.loc 1 563 1 view -0
 4171              		.cfi_startproc
 4172              		@ args = 0, pretend = 0, frame = 136
 4173              		@ frame_needed = 0, uses_anonymous_args = 0
 4174 0000 10B5     		push	{r4, lr}
 4175              	.LCFI66:
 4176              		.cfi_def_cfa_offset 8
 4177              		.cfi_offset 4, -8
 4178              		.cfi_offset 14, -4
 4179 0002 A2B0     		sub	sp, sp, #136
 4180              	.LCFI67:
 4181              		.cfi_def_cfa_offset 144
 564:Core/Src/main.c **** 
 4182              		.loc 1 564 3 view .LVU1461
 564:Core/Src/main.c **** 
 4183              		.loc 1 564 28 is_stmt 0 view .LVU1462
 4184 0004 01AC     		add	r4, sp, #4
 4185 0006 8422     		movs	r2, #132
 4186 0008 0021     		movs	r1, #0
 4187 000a 2046     		mov	r0, r4
 4188 000c FFF7FEFF 		bl	memset
 4189              	.LVL228:
 568:Core/Src/main.c ****                               |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 4190              		.loc 1 568 3 is_stmt 1 view .LVU1463
 568:Core/Src/main.c ****                               |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 4191              		.loc 1 568 44 is_stmt 0 view .LVU1464
 4192 0010 0D4B     		ldr	r3, .L255
 4193 0012 0193     		str	r3, [sp, #4]
 570:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 4194              		.loc 1 570 3 is_stmt 1 view .LVU1465
 570:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 4195              		.loc 1 570 38 is_stmt 0 view .LVU1466
ARM GAS  /tmp/ccat0r6T.s 			page 135


 4196 0014 4FF4C073 		mov	r3, #384
 4197 0018 0693     		str	r3, [sp, #24]
 571:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 4198              		.loc 1 571 3 is_stmt 1 view .LVU1467
 571:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 4199              		.loc 1 571 38 is_stmt 0 view .LVU1468
 4200 001a 0523     		movs	r3, #5
 4201 001c 0893     		str	r3, [sp, #32]
 572:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 4202              		.loc 1 572 3 is_stmt 1 view .LVU1469
 572:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 4203              		.loc 1 572 38 is_stmt 0 view .LVU1470
 4204 001e 0223     		movs	r3, #2
 4205 0020 0793     		str	r3, [sp, #28]
 573:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 4206              		.loc 1 573 3 is_stmt 1 view .LVU1471
 573:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 4207              		.loc 1 573 38 is_stmt 0 view .LVU1472
 4208 0022 0323     		movs	r3, #3
 4209 0024 0993     		str	r3, [sp, #36]
 574:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 4210              		.loc 1 574 3 is_stmt 1 view .LVU1473
 574:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 4211              		.loc 1 574 34 is_stmt 0 view .LVU1474
 4212 0026 0123     		movs	r3, #1
 4213 0028 0B93     		str	r3, [sp, #44]
 575:Core/Src/main.c ****   PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 4214              		.loc 1 575 3 is_stmt 1 view .LVU1475
 575:Core/Src/main.c ****   PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 4215              		.loc 1 575 34 is_stmt 0 view .LVU1476
 4216 002a 4FF40033 		mov	r3, #131072
 4217 002e 0C93     		str	r3, [sp, #48]
 576:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 4218              		.loc 1 576 3 is_stmt 1 view .LVU1477
 577:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 4219              		.loc 1 577 3 view .LVU1478
 577:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 4220              		.loc 1 577 43 is_stmt 0 view .LVU1479
 4221 0030 4FF00063 		mov	r3, #134217728
 4222 0034 2093     		str	r3, [sp, #128]
 578:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 4223              		.loc 1 578 3 is_stmt 1 view .LVU1480
 579:Core/Src/main.c ****   {
 4224              		.loc 1 579 3 view .LVU1481
 579:Core/Src/main.c ****   {
 4225              		.loc 1 579 7 is_stmt 0 view .LVU1482
 4226 0036 2046     		mov	r0, r4
 4227 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 4228              	.LVL229:
 579:Core/Src/main.c ****   {
 4229              		.loc 1 579 6 discriminator 1 view .LVU1483
 4230 003c 08B9     		cbnz	r0, .L254
 583:Core/Src/main.c **** 
 4231              		.loc 1 583 1 view .LVU1484
 4232 003e 22B0     		add	sp, sp, #136
 4233              	.LCFI68:
 4234              		.cfi_remember_state
ARM GAS  /tmp/ccat0r6T.s 			page 136


 4235              		.cfi_def_cfa_offset 8
 4236              		@ sp needed
 4237 0040 10BD     		pop	{r4, pc}
 4238              	.L254:
 4239              	.LCFI69:
 4240              		.cfi_restore_state
 581:Core/Src/main.c ****   }
 4241              		.loc 1 581 5 is_stmt 1 view .LVU1485
 4242 0042 FFF7FEFF 		bl	Error_Handler
 4243              	.LVL230:
 4244              	.L256:
 4245 0046 00BF     		.align	2
 4246              	.L255:
 4247 0048 0800B000 		.word	11534344
 4248              		.cfi_endproc
 4249              	.LFE361:
 4251              		.section	.text.main,"ax",%progbits
 4252              		.align	1
 4253              		.global	main
 4254              		.syntax unified
 4255              		.thumb
 4256              		.thumb_func
 4258              	main:
 4259              	.LFB359:
 324:Core/Src/main.c **** 
 4260              		.loc 1 324 1 view -0
 4261              		.cfi_startproc
 4262              		@ args = 0, pretend = 0, frame = 26128
 4263              		@ frame_needed = 0, uses_anonymous_args = 0
 4264 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4265              	.LCFI70:
 4266              		.cfi_def_cfa_offset 24
 4267              		.cfi_offset 4, -24
 4268              		.cfi_offset 5, -20
 4269              		.cfi_offset 6, -16
 4270              		.cfi_offset 7, -12
 4271              		.cfi_offset 8, -8
 4272              		.cfi_offset 14, -4
 4273 0004 ADF5CC4D 		sub	sp, sp, #26112
 4274              	.LCFI71:
 4275              		.cfi_def_cfa_offset 26136
 4276 0008 86B0     		sub	sp, sp, #24
 4277              	.LCFI72:
 4278              		.cfi_def_cfa_offset 26160
 327:Core/Src/main.c ****     float frequency; 
 4279              		.loc 1 327 4 view .LVU1487
 328:Core/Src/main.c ****   /* USER CODE END 1 */
 4280              		.loc 1 328 5 view .LVU1488
 334:Core/Src/main.c **** 
 4281              		.loc 1 334 3 view .LVU1489
 4282 000a FFF7FEFF 		bl	HAL_Init
 4283              	.LVL231:
 337:Core/Src/main.c ****   arm_fir_init_f32(&S, NUM_TAPS, fir_coeffs_f32, fir_state_f32, BLOCK_SIZE);
 4284              		.loc 1 337 3 view .LVU1490
 4285 000e 8021     		movs	r1, #128
 4286 0010 B848     		ldr	r0, .L276
 4287 0012 FFF7FEFF 		bl	arm_rfft_fast_init_f32
ARM GAS  /tmp/ccat0r6T.s 			page 137


 4288              	.LVL232:
 338:Core/Src/main.c ****   arm_fir_f32(&S, ecgBuffer, filtered_ecg, 1);
 4289              		.loc 1 338 3 view .LVU1491
 4290 0016 B84C     		ldr	r4, .L276+4
 4291 0018 0125     		movs	r5, #1
 4292 001a 0095     		str	r5, [sp]
 4293 001c B74B     		ldr	r3, .L276+8
 4294 001e B84A     		ldr	r2, .L276+12
 4295 0020 2021     		movs	r1, #32
 4296 0022 2046     		mov	r0, r4
 4297 0024 FFF7FEFF 		bl	arm_fir_init_f32
 4298              	.LVL233:
 339:Core/Src/main.c ****   
 4299              		.loc 1 339 3 view .LVU1492
 4300 0028 2B46     		mov	r3, r5
 4301 002a B64A     		ldr	r2, .L276+16
 4302 002c B649     		ldr	r1, .L276+20
 4303 002e 2046     		mov	r0, r4
 4304 0030 FFF7FEFF 		bl	arm_fir_f32
 4305              	.LVL234:
 342:Core/Src/main.c ****       input128[i] = filtered_ecg[i];
 4306              		.loc 1 342 3 view .LVU1493
 4307              	.LBB19:
 342:Core/Src/main.c ****       input128[i] = filtered_ecg[i];
 4308              		.loc 1 342 7 view .LVU1494
 342:Core/Src/main.c ****       input128[i] = filtered_ecg[i];
 4309              		.loc 1 342 11 is_stmt 0 view .LVU1495
 4310 0034 0023     		movs	r3, #0
 342:Core/Src/main.c ****       input128[i] = filtered_ecg[i];
 4311              		.loc 1 342 3 view .LVU1496
 4312 0036 08E0     		b	.L258
 4313              	.LVL235:
 4314              	.L259:
 343:Core/Src/main.c ****   }
 4315              		.loc 1 343 7 is_stmt 1 view .LVU1497
 343:Core/Src/main.c ****   }
 4316              		.loc 1 343 33 is_stmt 0 view .LVU1498
 4317 0038 B24A     		ldr	r2, .L276+16
 4318 003a 02EB8302 		add	r2, r2, r3, lsl #2
 4319 003e 1168     		ldr	r1, [r2]	@ float
 343:Core/Src/main.c ****   }
 4320              		.loc 1 343 19 view .LVU1499
 4321 0040 B24A     		ldr	r2, .L276+24
 4322 0042 02EB8302 		add	r2, r2, r3, lsl #2
 4323 0046 1160     		str	r1, [r2]	@ float
 342:Core/Src/main.c ****       input128[i] = filtered_ecg[i];
 4324              		.loc 1 342 28 is_stmt 1 discriminator 3 view .LVU1500
 4325 0048 0133     		adds	r3, r3, #1
 4326              	.LVL236:
 4327              	.L258:
 342:Core/Src/main.c ****       input128[i] = filtered_ecg[i];
 4328              		.loc 1 342 20 discriminator 1 view .LVU1501
 4329 004a 7F2B     		cmp	r3, #127
 4330 004c F4DD     		ble	.L259
 4331              	.LBE19:
 346:Core/Src/main.c ****   
 4332              		.loc 1 346 3 view .LVU1502
ARM GAS  /tmp/ccat0r6T.s 			page 138


 4333 004e 0023     		movs	r3, #0
 4334              	.LVL237:
 346:Core/Src/main.c ****   
 4335              		.loc 1 346 3 is_stmt 0 view .LVU1503
 4336 0050 AF4A     		ldr	r2, .L276+28
 4337 0052 AE49     		ldr	r1, .L276+24
 4338 0054 A748     		ldr	r0, .L276
 4339 0056 FFF7FEFF 		bl	arm_rfft_fast_f32
 4340              	.LVL238:
 348:Core/Src/main.c ****       float real = fft_output[2*i];
 4341              		.loc 1 348 3 is_stmt 1 view .LVU1504
 4342              	.LBB20:
 348:Core/Src/main.c ****       float real = fft_output[2*i];
 4343              		.loc 1 348 7 view .LVU1505
 348:Core/Src/main.c ****       float real = fft_output[2*i];
 4344              		.loc 1 348 11 is_stmt 0 view .LVU1506
 4345 005a 0024     		movs	r4, #0
 348:Core/Src/main.c ****       float real = fft_output[2*i];
 4346              		.loc 1 348 3 view .LVU1507
 4347 005c 18E0     		b	.L260
 4348              	.LVL239:
 4349              	.L261:
 4350              	.LBB21:
 349:Core/Src/main.c ****       float imag = fft_output[2*i+1];
 4351              		.loc 1 349 7 is_stmt 1 view .LVU1508
 349:Core/Src/main.c ****       float imag = fft_output[2*i+1];
 4352              		.loc 1 349 32 is_stmt 0 view .LVU1509
 4353 005e 6200     		lsls	r2, r4, #1
 349:Core/Src/main.c ****       float imag = fft_output[2*i+1];
 4354              		.loc 1 349 13 view .LVU1510
 4355 0060 AB4B     		ldr	r3, .L276+28
 4356 0062 03EBC401 		add	r1, r3, r4, lsl #3
 4357 0066 91ED000A 		vldr.32	s0, [r1]
 4358              	.LVL240:
 350:Core/Src/main.c ****       magnitude[i] = sqrtf((real*real + imag*imag));
 4359              		.loc 1 350 7 is_stmt 1 view .LVU1511
 350:Core/Src/main.c ****       magnitude[i] = sqrtf((real*real + imag*imag));
 4360              		.loc 1 350 34 is_stmt 0 view .LVU1512
 4361 006a 0132     		adds	r2, r2, #1
 350:Core/Src/main.c ****       magnitude[i] = sqrtf((real*real + imag*imag));
 4362              		.loc 1 350 13 view .LVU1513
 4363 006c 03EB8203 		add	r3, r3, r2, lsl #2
 4364 0070 D3ED007A 		vldr.32	s15, [r3]
 4365              	.LVL241:
 351:Core/Src/main.c ****   }
 4366              		.loc 1 351 7 is_stmt 1 view .LVU1514
 351:Core/Src/main.c ****   }
 4367              		.loc 1 351 33 is_stmt 0 view .LVU1515
 4368 0074 20EE000A 		vmul.f32	s0, s0, s0
 4369              	.LVL242:
 351:Core/Src/main.c ****   }
 4370              		.loc 1 351 45 view .LVU1516
 4371 0078 67EEA77A 		vmul.f32	s15, s15, s15
 4372              	.LVL243:
 351:Core/Src/main.c ****   }
 4373              		.loc 1 351 22 view .LVU1517
 4374 007c 30EE270A 		vadd.f32	s0, s0, s15
ARM GAS  /tmp/ccat0r6T.s 			page 139


 4375 0080 FFF7FEFF 		bl	sqrtf
 4376              	.LVL244:
 351:Core/Src/main.c ****   }
 4377              		.loc 1 351 20 discriminator 1 view .LVU1518
 4378 0084 A34B     		ldr	r3, .L276+32
 4379 0086 03EB8403 		add	r3, r3, r4, lsl #2
 4380 008a 83ED000A 		vstr.32	s0, [r3]
 4381              	.LBE21:
 348:Core/Src/main.c ****       float real = fft_output[2*i];
 4382              		.loc 1 348 35 is_stmt 1 discriminator 3 view .LVU1519
 4383 008e 0134     		adds	r4, r4, #1
 4384              	.LVL245:
 4385              	.L260:
 348:Core/Src/main.c ****       float real = fft_output[2*i];
 4386              		.loc 1 348 20 discriminator 1 view .LVU1520
 4387 0090 3F2C     		cmp	r4, #63
 4388 0092 E4DD     		ble	.L261
 4389              	.LBE20:
 4390              	.LBB22:
 354:Core/Src/main.c ****       index = 0;
 4391              		.loc 1 354 12 is_stmt 0 view .LVU1521
 4392 0094 0123     		movs	r3, #1
 4393 0096 00E0     		b	.L262
 4394              	.LVL246:
 4395              	.L263:
 355:Core/Src/main.c ****       if(magnitude[i-1] < magnitude[i]){
 4396              		.loc 1 355 7 is_stmt 1 view .LVU1522
 356:Core/Src/main.c ****           index = i; 
 4397              		.loc 1 356 7 view .LVU1523
 357:Core/Src/main.c ****       }
 4398              		.loc 1 357 11 view .LVU1524
 354:Core/Src/main.c ****       index = 0;
 4399              		.loc 1 354 36 discriminator 2 view .LVU1525
 4400 0098 0133     		adds	r3, r3, #1
 4401              	.LVL247:
 4402              	.L262:
 354:Core/Src/main.c ****       index = 0;
 4403              		.loc 1 354 21 discriminator 1 view .LVU1526
 4404 009a 3F2B     		cmp	r3, #63
 4405 009c FCDD     		ble	.L263
 4406              	.LBE22:
 360:Core/Src/main.c ****   /* USER CODE END Init */
 4407              		.loc 1 360 3 view .LVU1527
 4408              	.LVL248:
 364:Core/Src/main.c **** 
 4409              		.loc 1 364 3 view .LVU1528
 4410 009e FFF7FEFF 		bl	SystemClock_Config
 4411              	.LVL249:
 367:Core/Src/main.c **** 
 4412              		.loc 1 367 3 view .LVU1529
 4413 00a2 FFF7FEFF 		bl	PeriphCommonClock_Config
 4414              	.LVL250:
 374:Core/Src/main.c ****   MX_ADC3_Init();
 4415              		.loc 1 374 3 view .LVU1530
 4416 00a6 FFF7FEFF 		bl	MX_GPIO_Init
 4417              	.LVL251:
 375:Core/Src/main.c ****   MX_CRC_Init();
ARM GAS  /tmp/ccat0r6T.s 			page 140


 4418              		.loc 1 375 3 view .LVU1531
 4419 00aa FFF7FEFF 		bl	MX_ADC3_Init
 4420              	.LVL252:
 376:Core/Src/main.c ****   MX_DCMI_Init();
 4421              		.loc 1 376 3 view .LVU1532
 4422 00ae FFF7FEFF 		bl	MX_CRC_Init
 4423              	.LVL253:
 377:Core/Src/main.c ****   MX_DMA2D_Init();
 4424              		.loc 1 377 3 view .LVU1533
 4425 00b2 FFF7FEFF 		bl	MX_DCMI_Init
 4426              	.LVL254:
 378:Core/Src/main.c ****   MX_ETH_Init();
 4427              		.loc 1 378 3 view .LVU1534
 4428 00b6 FFF7FEFF 		bl	MX_DMA2D_Init
 4429              	.LVL255:
 379:Core/Src/main.c ****   MX_FMC_Init();
 4430              		.loc 1 379 3 view .LVU1535
 4431 00ba FFF7FEFF 		bl	MX_ETH_Init
 4432              	.LVL256:
 380:Core/Src/main.c ****   MX_I2C1_Init();
 4433              		.loc 1 380 3 view .LVU1536
 4434 00be FFF7FEFF 		bl	MX_FMC_Init
 4435              	.LVL257:
 381:Core/Src/main.c ****   MX_I2C3_Init();
 4436              		.loc 1 381 3 view .LVU1537
 4437 00c2 FFF7FEFF 		bl	MX_I2C1_Init
 4438              	.LVL258:
 382:Core/Src/main.c ****   MX_LTDC_Init();
 4439              		.loc 1 382 3 view .LVU1538
 4440 00c6 FFF7FEFF 		bl	MX_I2C3_Init
 4441              	.LVL259:
 383:Core/Src/main.c ****   MX_QUADSPI_Init();
 4442              		.loc 1 383 3 view .LVU1539
 4443 00ca FFF7FEFF 		bl	MX_LTDC_Init
 4444              	.LVL260:
 384:Core/Src/main.c ****   MX_RTC_Init();
 4445              		.loc 1 384 3 view .LVU1540
 4446 00ce FFF7FEFF 		bl	MX_QUADSPI_Init
 4447              	.LVL261:
 385:Core/Src/main.c ****   MX_SAI2_Init();
 4448              		.loc 1 385 3 view .LVU1541
 4449 00d2 FFF7FEFF 		bl	MX_RTC_Init
 4450              	.LVL262:
 386:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 4451              		.loc 1 386 3 view .LVU1542
 4452 00d6 FFF7FEFF 		bl	MX_SAI2_Init
 4453              	.LVL263:
 387:Core/Src/main.c ****   MX_SPDIFRX_Init();
 4454              		.loc 1 387 3 view .LVU1543
 4455 00da FFF7FEFF 		bl	MX_SDMMC1_SD_Init
 4456              	.LVL264:
 388:Core/Src/main.c ****   MX_SPI2_Init();
 4457              		.loc 1 388 3 view .LVU1544
 4458 00de FFF7FEFF 		bl	MX_SPDIFRX_Init
 4459              	.LVL265:
 389:Core/Src/main.c ****   MX_TIM1_Init();
 4460              		.loc 1 389 3 view .LVU1545
ARM GAS  /tmp/ccat0r6T.s 			page 141


 4461 00e2 FFF7FEFF 		bl	MX_SPI2_Init
 4462              	.LVL266:
 390:Core/Src/main.c ****   MX_TIM2_Init();
 4463              		.loc 1 390 3 view .LVU1546
 4464 00e6 FFF7FEFF 		bl	MX_TIM1_Init
 4465              	.LVL267:
 391:Core/Src/main.c ****   MX_TIM3_Init();
 4466              		.loc 1 391 3 view .LVU1547
 4467 00ea FFF7FEFF 		bl	MX_TIM2_Init
 4468              	.LVL268:
 392:Core/Src/main.c ****   MX_TIM5_Init();
 4469              		.loc 1 392 3 view .LVU1548
 4470 00ee FFF7FEFF 		bl	MX_TIM3_Init
 4471              	.LVL269:
 393:Core/Src/main.c ****   MX_TIM8_Init();
 4472              		.loc 1 393 3 view .LVU1549
 4473 00f2 FFF7FEFF 		bl	MX_TIM5_Init
 4474              	.LVL270:
 394:Core/Src/main.c ****   MX_TIM12_Init();
 4475              		.loc 1 394 3 view .LVU1550
 4476 00f6 FFF7FEFF 		bl	MX_TIM8_Init
 4477              	.LVL271:
 395:Core/Src/main.c ****   MX_USART1_UART_Init();
 4478              		.loc 1 395 3 view .LVU1551
 4479 00fa FFF7FEFF 		bl	MX_TIM12_Init
 4480              	.LVL272:
 396:Core/Src/main.c ****   MX_USART6_UART_Init();
 4481              		.loc 1 396 3 view .LVU1552
 4482 00fe FFF7FEFF 		bl	MX_USART1_UART_Init
 4483              	.LVL273:
 397:Core/Src/main.c ****   MX_FATFS_Init();
 4484              		.loc 1 397 3 view .LVU1553
 4485 0102 FFF7FEFF 		bl	MX_USART6_UART_Init
 4486              	.LVL274:
 398:Core/Src/main.c ****   MX_USB_HOST_Init();
 4487              		.loc 1 398 3 view .LVU1554
 4488 0106 FFF7FEFF 		bl	MX_FATFS_Init
 4489              	.LVL275:
 399:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 4490              		.loc 1 399 3 view .LVU1555
 4491 010a FFF7FEFF 		bl	MX_USB_HOST_Init
 4492              	.LVL276:
 402:Core/Src/main.c **** 
 4493              		.loc 1 402 3 view .LVU1556
 406:Core/Src/main.c ****   
 4494              		.loc 1 406 3 view .LVU1557
 406:Core/Src/main.c ****   
 4495              		.loc 1 406 30 is_stmt 0 view .LVU1558
 4496 010e 824C     		ldr	r4, .L276+36
 4497              	.LVL277:
 406:Core/Src/main.c ****   
 4498              		.loc 1 406 12 view .LVU1559
 4499 0110 278D     		ldrh	r7, [r4, #40]
 4500              	.LVL278:
 408:Core/Src/main.c ****   
 4501              		.loc 1 408 3 is_stmt 1 view .LVU1560
 408:Core/Src/main.c ****   
ARM GAS  /tmp/ccat0r6T.s 			page 142


 4502              		.loc 1 408 12 is_stmt 0 view .LVU1561
 4503 0112 A68D     		ldrh	r6, [r4, #44]
 4504              	.LVL279:
 410:Core/Src/main.c ****   
 4505              		.loc 1 410 3 is_stmt 1 view .LVU1562
 4506 0114 FFF7FEFF 		bl	BSP_SDRAM_Init
 4507              	.LVL280:
 412:Core/Src/main.c ****   
 4508              		.loc 1 412 3 view .LVU1563
 4509              	.LBB23:
 412:Core/Src/main.c ****   
 4510              		.loc 1 412 3 view .LVU1564
 412:Core/Src/main.c ****   
 4511              		.loc 1 412 3 view .LVU1565
 4512 0118 804B     		ldr	r3, .L276+40
 4513 011a 1A6B     		ldr	r2, [r3, #48]
 4514 011c 42F48052 		orr	r2, r2, #4096
 4515 0120 1A63     		str	r2, [r3, #48]
 412:Core/Src/main.c ****   
 4516              		.loc 1 412 3 view .LVU1566
 4517 0122 1B6B     		ldr	r3, [r3, #48]
 4518 0124 03F48053 		and	r3, r3, #4096
 4519 0128 0293     		str	r3, [sp, #8]
 412:Core/Src/main.c ****   
 4520              		.loc 1 412 3 view .LVU1567
 4521 012a 029B     		ldr	r3, [sp, #8]
 4522              	.LBE23:
 412:Core/Src/main.c ****   
 4523              		.loc 1 412 3 view .LVU1568
 414:Core/Src/main.c ****   
 4524              		.loc 1 414 3 view .LVU1569
 4525 012c FFF7FEFF 		bl	BSP_LCD_Init
 4526              	.LVL281:
 416:Core/Src/main.c ****   
 4527              		.loc 1 416 3 view .LVU1570
 4528 0130 616A     		ldr	r1, [r4, #36]
 4529 0132 0020     		movs	r0, #0
 4530 0134 FFF7FEFF 		bl	BSP_LCD_LayerDefaultInit
 4531              	.LVL282:
 418:Core/Src/main.c ****   
 4532              		.loc 1 418 3 view .LVU1571
 4533 0138 FFF7FEFF 		bl	BSP_LCD_DisplayOn
 4534              	.LVL283:
 420:Core/Src/main.c ****   
 4535              		.loc 1 420 3 view .LVU1572
 4536 013c 0020     		movs	r0, #0
 4537 013e FFF7FEFF 		bl	BSP_LCD_SelectLayer
 4538              	.LVL284:
 427:Core/Src/main.c ****   lv_init();
 4539              		.loc 1 427 3 view .LVU1573
 427:Core/Src/main.c ****   lv_init();
 4540              		.loc 1 427 11 is_stmt 0 view .LVU1574
 4541 0142 774B     		ldr	r3, .L276+44
 4542 0144 1868     		ldr	r0, [r3]
 427:Core/Src/main.c ****   lv_init();
 4543              		.loc 1 427 3 view .LVU1575
 4544 0146 0023     		movs	r3, #0
ARM GAS  /tmp/ccat0r6T.s 			page 143


 4545 0148 0222     		movs	r2, #2
 4546 014a 1946     		mov	r1, r3
 4547 014c 4068     		ldr	r0, [r0, #4]
 4548 014e FFF7FEFF 		bl	setvbuf
 4549              	.LVL285:
 428:Core/Src/main.c ****   lv_tick_set_cb(HAL_GetTick);
 4550              		.loc 1 428 3 is_stmt 1 view .LVU1576
 4551 0152 FFF7FEFF 		bl	lv_init
 4552              	.LVL286:
 429:Core/Src/main.c ****   
 4553              		.loc 1 429 3 view .LVU1577
 4554 0156 7348     		ldr	r0, .L276+48
 4555 0158 FFF7FEFF 		bl	lv_tick_set_cb
 4556              	.LVL287:
 434:Core/Src/main.c **** 
 4557              		.loc 1 434 3 view .LVU1578
 434:Core/Src/main.c **** 
 4558              		.loc 1 434 28 is_stmt 0 view .LVU1579
 4559 015c 4FF48871 		mov	r1, #272
 4560 0160 4FF4F070 		mov	r0, #480
 4561 0164 FFF7FEFF 		bl	lv_display_create
 4562              	.LVL288:
 4563 0168 0546     		mov	r5, r0
 4564              	.LVL289:
 437:Core/Src/main.c **** 
 4565              		.loc 1 437 3 is_stmt 1 view .LVU1580
 439:Core/Src/main.c ****   lv_display_set_flush_cb(display, my_flush_cb);
 4566              		.loc 1 439 3 view .LVU1581
 4567 016a 0024     		movs	r4, #0
 4568 016c 0094     		str	r4, [sp]
 4569 016e 4FF4CC43 		mov	r3, #26112
 4570 0172 2246     		mov	r2, r4
 4571 0174 03A9     		add	r1, sp, #12
 4572 0176 FFF7FEFF 		bl	lv_display_set_buffers
 4573              	.LVL290:
 440:Core/Src/main.c ****   ui_init();
 4574              		.loc 1 440 3 view .LVU1582
 4575 017a 6B49     		ldr	r1, .L276+52
 4576 017c 2846     		mov	r0, r5
 4577 017e FFF7FEFF 		bl	lv_display_set_flush_cb
 4578              	.LVL291:
 441:Core/Src/main.c ****   
 4579              		.loc 1 441 3 view .LVU1583
 4580 0182 FFF7FEFF 		bl	ui_init
 4581              	.LVL292:
 443:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart1, 0, 0, LV_PART_INDICATOR);;
 4582              		.loc 1 443 3 view .LVU1584
 4583 0186 694D     		ldr	r5, .L276+56
 4584              	.LVL293:
 443:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart1, 0, 0, LV_PART_INDICATOR);;
 4585              		.loc 1 443 3 is_stmt 0 view .LVU1585
 4586 0188 0121     		movs	r1, #1
 4587 018a 6868     		ldr	r0, [r5, #4]
 4588 018c FFF7FEFF 		bl	lv_chart_set_update_mode
 4589              	.LVL294:
 444:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart1, 100);
 4590              		.loc 1 444 3 is_stmt 1 view .LVU1586
ARM GAS  /tmp/ccat0r6T.s 			page 144


 4591 0190 4FF40033 		mov	r3, #131072
 4592 0194 2246     		mov	r2, r4
 4593 0196 2146     		mov	r1, r4
 4594 0198 6868     		ldr	r0, [r5, #4]
 4595 019a FFF7FEFF 		bl	lv_obj_set_style_size
 4596              	.LVL295:
 444:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart1, 100);
 4597              		.loc 1 444 66 discriminator 1 view .LVU1587
 445:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart2, LV_CHART_UPDATE_MODE_CIRCULAR);
 4598              		.loc 1 445 3 view .LVU1588
 4599 019e 6421     		movs	r1, #100
 4600 01a0 6868     		ldr	r0, [r5, #4]
 4601 01a2 FFF7FEFF 		bl	lv_chart_set_point_count
 4602              	.LVL296:
 446:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart2, 0, 0, LV_PART_INDICATOR);;
 4603              		.loc 1 446 3 view .LVU1589
 4604 01a6 0121     		movs	r1, #1
 4605 01a8 A868     		ldr	r0, [r5, #8]
 4606 01aa FFF7FEFF 		bl	lv_chart_set_update_mode
 4607              	.LVL297:
 447:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart2, 100);
 4608              		.loc 1 447 3 view .LVU1590
 4609 01ae 4FF40033 		mov	r3, #131072
 4610 01b2 2246     		mov	r2, r4
 4611 01b4 2146     		mov	r1, r4
 4612 01b6 A868     		ldr	r0, [r5, #8]
 4613 01b8 FFF7FEFF 		bl	lv_obj_set_style_size
 4614              	.LVL298:
 447:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart2, 100);
 4615              		.loc 1 447 66 discriminator 1 view .LVU1591
 448:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart3, LV_CHART_UPDATE_MODE_CIRCULAR);
 4616              		.loc 1 448 3 view .LVU1592
 4617 01bc 6421     		movs	r1, #100
 4618 01be A868     		ldr	r0, [r5, #8]
 4619 01c0 FFF7FEFF 		bl	lv_chart_set_point_count
 4620              	.LVL299:
 449:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart3, 0, 0, LV_PART_INDICATOR);;
 4621              		.loc 1 449 3 view .LVU1593
 4622 01c4 0121     		movs	r1, #1
 4623 01c6 E868     		ldr	r0, [r5, #12]
 4624 01c8 FFF7FEFF 		bl	lv_chart_set_update_mode
 4625              	.LVL300:
 450:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart3, 100);
 4626              		.loc 1 450 3 view .LVU1594
 4627 01cc 4FF40033 		mov	r3, #131072
 4628 01d0 2246     		mov	r2, r4
 4629 01d2 2146     		mov	r1, r4
 4630 01d4 E868     		ldr	r0, [r5, #12]
 4631 01d6 FFF7FEFF 		bl	lv_obj_set_style_size
 4632              	.LVL301:
 450:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart3, 100);
 4633              		.loc 1 450 66 discriminator 1 view .LVU1595
 451:Core/Src/main.c ****   //lv_chart_set_range(objects.chart1, LV_CHART_AXIS_PRIMARY_Y, 0, 120);
 4634              		.loc 1 451 3 view .LVU1596
 4635 01da 6421     		movs	r1, #100
 4636 01dc E868     		ldr	r0, [r5, #12]
 4637 01de FFF7FEFF 		bl	lv_chart_set_point_count
ARM GAS  /tmp/ccat0r6T.s 			page 145


 4638              	.LVL302:
 453:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 4639              		.loc 1 453 3 view .LVU1597
 453:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 4640              		.loc 1 453 13 is_stmt 0 view .LVU1598
 4641 01e2 D5F80480 		ldr	r8, [r5, #4]
 4642 01e6 2046     		mov	r0, r4
 4643 01e8 FFF7FEFF 		bl	lv_palette_main
 4644              	.LVL303:
 4645 01ec 46F20C63 		movw	r3, #26124
 4646 01f0 6B44     		add	r3, sp, r3
 4647 01f2 1870     		strb	r0, [r3]
 4648 01f4 C0F30723 		ubfx	r3, r0, #8, #8
 4649 01f8 46F20D62 		movw	r2, #26125
 4650 01fc 6A44     		add	r2, sp, r2
 4651 01fe 1370     		strb	r3, [r2]
 4652 0200 C0F30740 		ubfx	r0, r0, #16, #8
 4653 0204 46F20E63 		movw	r3, #26126
 4654 0208 6B44     		add	r3, sp, r3
 4655 020a 1870     		strb	r0, [r3]
 453:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 4656              		.loc 1 453 13 discriminator 1 view .LVU1599
 4657 020c 2246     		mov	r2, r4
 4658 020e 46F20C63 		movw	r3, #26124
 4659 0212 6B44     		add	r3, sp, r3
 4660 0214 1968     		ldr	r1, [r3]
 4661 0216 4046     		mov	r0, r8
 4662 0218 FFF7FEFF 		bl	lv_chart_add_series
 4663              	.LVL304:
 453:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 4664              		.loc 1 453 11 discriminator 2 view .LVU1600
 4665 021c 444B     		ldr	r3, .L276+60
 4666 021e 1860     		str	r0, [r3]
 454:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 4667              		.loc 1 454 3 is_stmt 1 view .LVU1601
 454:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 4668              		.loc 1 454 13 is_stmt 0 view .LVU1602
 4669 0220 D5F80880 		ldr	r8, [r5, #8]
 4670 0224 0920     		movs	r0, #9
 4671 0226 FFF7FEFF 		bl	lv_palette_main
 4672              	.LVL305:
 4673 022a 46F21063 		movw	r3, #26128
 4674 022e 6B44     		add	r3, sp, r3
 4675 0230 1870     		strb	r0, [r3]
 4676 0232 C0F30723 		ubfx	r3, r0, #8, #8
 4677 0236 46F21162 		movw	r2, #26129
 4678 023a 6A44     		add	r2, sp, r2
 4679 023c 1370     		strb	r3, [r2]
 4680 023e C0F30740 		ubfx	r0, r0, #16, #8
 4681 0242 46F21263 		movw	r3, #26130
 4682 0246 6B44     		add	r3, sp, r3
 4683 0248 1870     		strb	r0, [r3]
 454:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 4684              		.loc 1 454 13 discriminator 1 view .LVU1603
 4685 024a 2246     		mov	r2, r4
 4686 024c 46F21063 		movw	r3, #26128
 4687 0250 6B44     		add	r3, sp, r3
ARM GAS  /tmp/ccat0r6T.s 			page 146


 4688 0252 1968     		ldr	r1, [r3]
 4689 0254 4046     		mov	r0, r8
 4690 0256 FFF7FEFF 		bl	lv_chart_add_series
 4691              	.LVL306:
 454:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 4692              		.loc 1 454 11 discriminator 2 view .LVU1604
 4693 025a 364B     		ldr	r3, .L276+64
 4694 025c 1860     		str	r0, [r3]
 455:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 4695              		.loc 1 455 3 is_stmt 1 view .LVU1605
 455:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 4696              		.loc 1 455 13 is_stmt 0 view .LVU1606
 4697 025e D5F80C80 		ldr	r8, [r5, #12]
 4698 0262 0220     		movs	r0, #2
 4699 0264 FFF7FEFF 		bl	lv_palette_main
 4700              	.LVL307:
 4701 0268 46F21463 		movw	r3, #26132
 4702 026c 6B44     		add	r3, sp, r3
 4703 026e 1870     		strb	r0, [r3]
 4704 0270 C0F30723 		ubfx	r3, r0, #8, #8
 4705 0274 46F21562 		movw	r2, #26133
 4706 0278 6A44     		add	r2, sp, r2
 4707 027a 1370     		strb	r3, [r2]
 4708 027c C0F30740 		ubfx	r0, r0, #16, #8
 4709 0280 46F21663 		movw	r3, #26134
 4710 0284 6B44     		add	r3, sp, r3
 4711 0286 1870     		strb	r0, [r3]
 455:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 4712              		.loc 1 455 13 discriminator 1 view .LVU1607
 4713 0288 2246     		mov	r2, r4
 4714 028a 46F21463 		movw	r3, #26132
 4715 028e 6B44     		add	r3, sp, r3
 4716 0290 1968     		ldr	r1, [r3]
 4717 0292 4046     		mov	r0, r8
 4718 0294 FFF7FEFF 		bl	lv_chart_add_series
 4719              	.LVL308:
 455:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 4720              		.loc 1 455 11 discriminator 2 view .LVU1608
 4721 0298 274B     		ldr	r3, .L276+68
 4722 029a 1860     		str	r0, [r3]
 456:Core/Src/main.c **** 
 4723              		.loc 1 456 3 is_stmt 1 view .LVU1609
 4724 029c 6868     		ldr	r0, [r5, #4]
 4725 029e FFF7FEFF 		bl	lv_chart_refresh
 4726              	.LVL309:
 459:Core/Src/main.c ****   
 4727              		.loc 1 459 3 view .LVU1610
 459:Core/Src/main.c ****   
 4728              		.loc 1 459 11 is_stmt 0 view .LVU1611
 4729 02a2 2246     		mov	r2, r4
 4730 02a4 3221     		movs	r1, #50
 4731 02a6 2548     		ldr	r0, .L276+72
 4732 02a8 FFF7FEFF 		bl	lv_timer_create
 4733              	.LVL310:
 459:Core/Src/main.c ****   
 4734              		.loc 1 459 9 discriminator 1 view .LVU1612
 4735 02ac 244B     		ldr	r3, .L276+76
ARM GAS  /tmp/ccat0r6T.s 			page 147


 4736 02ae 1860     		str	r0, [r3]
 461:Core/Src/main.c ****   
 4737              		.loc 1 461 3 is_stmt 1 view .LVU1613
 461:Core/Src/main.c ****   
 4738              		.loc 1 461 6 is_stmt 0 view .LVU1614
 4739 02b0 A642     		cmp	r6, r4
 4740 02b2 18BF     		it	ne
 4741 02b4 A742     		cmpne	r7, r4
 4742 02b6 01D1     		bne	.L264
 463:Core/Src/main.c ****   
 4743              		.loc 1 463 20 is_stmt 1 view .LVU1615
 4744 02b8 FFF7FEFF 		bl	Error_Handler
 4745              	.LVL311:
 4746              	.L264:
 465:Core/Src/main.c ****   timOld = timNew = HAL_GetTick();
 4747              		.loc 1 465 3 view .LVU1616
 466:Core/Src/main.c ****   uint32_t time_till_next = 0;
 4748              		.loc 1 466 3 view .LVU1617
 466:Core/Src/main.c ****   uint32_t time_till_next = 0;
 4749              		.loc 1 466 21 is_stmt 0 view .LVU1618
 4750 02bc FFF7FEFF 		bl	HAL_GetTick
 4751              	.LVL312:
 4752 02c0 0646     		mov	r6, r0
 4753              	.LVL313:
 467:Core/Src/main.c ****   /* USER CODE END 2 */
 4754              		.loc 1 467 3 is_stmt 1 view .LVU1619
 469:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, &ch, 1);
 4755              		.loc 1 469 3 view .LVU1620
 4756 02c2 204D     		ldr	r5, .L276+80
 4757 02c4 204C     		ldr	r4, .L276+84
 4758 02c6 0122     		movs	r2, #1
 4759 02c8 2946     		mov	r1, r5
 4760 02ca 2046     		mov	r0, r4
 4761              	.LVL314:
 469:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, &ch, 1);
 4762              		.loc 1 469 3 is_stmt 0 view .LVU1621
 4763 02cc FFF7FEFF 		bl	HAL_UART_Receive_IT
 4764              	.LVL315:
 470:Core/Src/main.c ****   /* Infinite loop */
 4765              		.loc 1 470 3 is_stmt 1 view .LVU1622
 4766 02d0 0122     		movs	r2, #1
 4767 02d2 2946     		mov	r1, r5
 4768 02d4 2046     		mov	r0, r4
 4769 02d6 FFF7FEFF 		bl	HAL_UART_Receive_IT
 4770              	.LVL316:
 467:Core/Src/main.c ****   /* USER CODE END 2 */
 4771              		.loc 1 467 12 is_stmt 0 view .LVU1623
 4772 02da 0025     		movs	r5, #0
 4773 02dc 3CE0     		b	.L265
 4774              	.LVL317:
 4775              	.L275:
 483:Core/Src/main.c ****       if(time_till_next == LV_NO_TIMER_READY) time_till_next = LV_DEF_REFR_PERIOD;
 4776              		.loc 1 483 7 is_stmt 1 view .LVU1624
 483:Core/Src/main.c ****       if(time_till_next == LV_NO_TIMER_READY) time_till_next = LV_DEF_REFR_PERIOD;
 4777              		.loc 1 483 24 is_stmt 0 view .LVU1625
 4778 02de FFF7FEFF 		bl	lv_timer_handler
 4779              	.LVL318:
ARM GAS  /tmp/ccat0r6T.s 			page 148


 483:Core/Src/main.c ****       if(time_till_next == LV_NO_TIMER_READY) time_till_next = LV_DEF_REFR_PERIOD;
 4780              		.loc 1 483 24 view .LVU1626
 4781 02e2 0546     		mov	r5, r0
 4782              	.LVL319:
 484:Core/Src/main.c ****       timOld = timNew;
 4783              		.loc 1 484 7 is_stmt 1 view .LVU1627
 484:Core/Src/main.c ****       timOld = timNew;
 4784              		.loc 1 484 9 is_stmt 0 view .LVU1628
 4785 02e4 B0F1FF3F 		cmp	r0, #-1
 4786 02e8 01D0     		beq	.L270
 485:Core/Src/main.c ****     }
 4787              		.loc 1 485 14 view .LVU1629
 4788 02ea 2646     		mov	r6, r4
 4789              	.LVL320:
 485:Core/Src/main.c ****     }
 4790              		.loc 1 485 14 view .LVU1630
 4791 02ec 3CE0     		b	.L266
 4792              	.LVL321:
 4793              	.L270:
 485:Core/Src/main.c ****     }
 4794              		.loc 1 485 14 view .LVU1631
 4795 02ee 2646     		mov	r6, r4
 4796              	.LVL322:
 484:Core/Src/main.c ****       timOld = timNew;
 4797              		.loc 1 484 62 discriminator 1 view .LVU1632
 4798 02f0 2125     		movs	r5, #33
 4799 02f2 39E0     		b	.L266
 4800              	.L277:
 4801              		.align	2
 4802              	.L276:
 4803 02f4 00000000 		.word	fft
 4804 02f8 00000000 		.word	S
 4805 02fc 00000000 		.word	fir_state_f32
 4806 0300 00000000 		.word	fir_coeffs_f32
 4807 0304 00000000 		.word	filtered_ecg
 4808 0308 00000000 		.word	ecgBuffer
 4809 030c 00000000 		.word	input128
 4810 0310 00000000 		.word	fft_output
 4811 0314 00000000 		.word	magnitude
 4812 0318 00000000 		.word	pLayerCfg
 4813 031c 00380240 		.word	1073887232
 4814 0320 00000000 		.word	_impure_ptr
 4815 0324 00000000 		.word	HAL_GetTick
 4816 0328 00000000 		.word	my_flush_cb
 4817 032c 00000000 		.word	objects
 4818 0330 00000000 		.word	series1
 4819 0334 00000000 		.word	series2
 4820 0338 00000000 		.word	series3
 4821 033c 00000000 		.word	timer_cb
 4822 0340 00000000 		.word	timer
 4823 0344 00000000 		.word	ch
 4824 0348 00000000 		.word	huart1
 4825              	.LVL323:
 4826              	.L273:
 4827              	.LBB24:
 491:Core/Src/main.c ****       dataReady = 0;
 4828              		.loc 1 491 65 discriminator 2 view .LVU1633
ARM GAS  /tmp/ccat0r6T.s 			page 149


 4829 034c 0023     		movs	r3, #0
 4830              	.L268:
 491:Core/Src/main.c ****       dataReady = 0;
 4831              		.loc 1 491 18 discriminator 4 view .LVU1634
 4832 034e 154A     		ldr	r2, .L278
 4833 0350 1360     		str	r3, [r2]
 492:Core/Src/main.c ****       // kullan val değişkenini
 4834              		.loc 1 492 7 is_stmt 1 view .LVU1635
 492:Core/Src/main.c ****       // kullan val değişkenini
 4835              		.loc 1 492 17 is_stmt 0 view .LVU1636
 4836 0352 154B     		ldr	r3, .L278+4
 4837 0354 0022     		movs	r2, #0
 4838 0356 1A60     		str	r2, [r3]
 4839              	.LVL324:
 4840              	.L265:
 492:Core/Src/main.c ****       // kullan val değişkenini
 4841              		.loc 1 492 17 view .LVU1637
 4842              	.LBE24:
 473:Core/Src/main.c ****   {
 4843              		.loc 1 473 3 is_stmt 1 view .LVU1638
 476:Core/Src/main.c **** 
 4844              		.loc 1 476 5 view .LVU1639
 4845 0358 FFF7FEFF 		bl	MX_USB_HOST_Process
 4846              	.LVL325:
 480:Core/Src/main.c ****     if(timNew - timOld >= time_till_next){
 4847              		.loc 1 480 5 view .LVU1640
 480:Core/Src/main.c ****     if(timNew - timOld >= time_till_next){
 4848              		.loc 1 480 14 is_stmt 0 view .LVU1641
 4849 035c FFF7FEFF 		bl	HAL_GetTick
 4850              	.LVL326:
 4851 0360 0446     		mov	r4, r0
 4852              	.LVL327:
 481:Core/Src/main.c **** 
 4853              		.loc 1 481 5 is_stmt 1 view .LVU1642
 481:Core/Src/main.c **** 
 4854              		.loc 1 481 15 is_stmt 0 view .LVU1643
 4855 0362 831B     		subs	r3, r0, r6
 481:Core/Src/main.c **** 
 4856              		.loc 1 481 7 view .LVU1644
 4857 0364 AB42     		cmp	r3, r5
 4858 0366 BAD2     		bcs	.L275
 4859              	.LVL328:
 4860              	.L266:
 487:Core/Src/main.c ****       
 4861              		.loc 1 487 5 is_stmt 1 view .LVU1645
 487:Core/Src/main.c ****       
 4862              		.loc 1 487 9 is_stmt 0 view .LVU1646
 4863 0368 0F4B     		ldr	r3, .L278+4
 4864 036a 1B68     		ldr	r3, [r3]
 487:Core/Src/main.c ****       
 4865              		.loc 1 487 8 view .LVU1647
 4866 036c 002B     		cmp	r3, #0
 4867 036e F3D0     		beq	.L265
 4868              	.LBB25:
 489:Core/Src/main.c ****       ecgBuffer[sinCounter] = val;
 4869              		.loc 1 489 7 is_stmt 1 view .LVU1648
 489:Core/Src/main.c ****       ecgBuffer[sinCounter] = val;
ARM GAS  /tmp/ccat0r6T.s 			page 150


 4870              		.loc 1 489 19 is_stmt 0 view .LVU1649
 4871 0370 0021     		movs	r1, #0
 4872 0372 0E48     		ldr	r0, .L278+8
 4873 0374 FFF7FEFF 		bl	strtof
 4874              	.LVL329:
 490:Core/Src/main.c ****       sinCounter = (sinCounter <= POINT_COUNT-1) ? sinCounter++ : 0; 
 4875              		.loc 1 490 7 is_stmt 1 view .LVU1650
 490:Core/Src/main.c ****       sinCounter = (sinCounter <= POINT_COUNT-1) ? sinCounter++ : 0; 
 4876              		.loc 1 490 16 is_stmt 0 view .LVU1651
 4877 0378 0A4B     		ldr	r3, .L278
 4878 037a 1B68     		ldr	r3, [r3]
 490:Core/Src/main.c ****       sinCounter = (sinCounter <= POINT_COUNT-1) ? sinCounter++ : 0; 
 4879              		.loc 1 490 29 view .LVU1652
 4880 037c 0C4A     		ldr	r2, .L278+12
 4881 037e 02EB8302 		add	r2, r2, r3, lsl #2
 4882 0382 82ED000A 		vstr.32	s0, [r2]
 491:Core/Src/main.c ****       dataReady = 0;
 4883              		.loc 1 491 7 is_stmt 1 view .LVU1653
 491:Core/Src/main.c ****       dataReady = 0;
 4884              		.loc 1 491 32 is_stmt 0 view .LVU1654
 4885 0386 07EE903A 		vmov	s15, r3	@ int
 4886 038a B8EEE77A 		vcvt.f32.s32	s14, s15
 491:Core/Src/main.c ****       dataReady = 0;
 4887              		.loc 1 491 65 view .LVU1655
 4888 038e DFED097A 		vldr.32	s15, .L278+16
 4889 0392 B4EEE77A 		vcmpe.f32	s14, s15
 4890 0396 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4891 039a D7D8     		bhi	.L273
 491:Core/Src/main.c ****       dataReady = 0;
 4892              		.loc 1 491 62 discriminator 1 view .LVU1656
 4893 039c 5A1C     		adds	r2, r3, #1
 4894 039e 0149     		ldr	r1, .L278
 4895 03a0 0A60     		str	r2, [r1]
 4896 03a2 D4E7     		b	.L268
 4897              	.L279:
 4898              		.align	2
 4899              	.L278:
 4900 03a4 00000000 		.word	sinCounter
 4901 03a8 00000000 		.word	dataReady
 4902 03ac 00000000 		.word	rxBuffer
 4903 03b0 00000000 		.word	ecgBuffer
 4904 03b4 00001543 		.word	1125449728
 4905              	.LBE25:
 4906              		.cfi_endproc
 4907              	.LFE359:
 4909              		.section	.bss.MACAddr.0,"aw",%nobits
 4910              		.align	2
 4913              	MACAddr.0:
 4914 0000 00000000 		.space	6
 4914      0000
 4915              		.global	indexUart
 4916              		.section	.bss.indexUart,"aw",%nobits
 4917              		.align	2
 4920              	indexUart:
 4921 0000 00000000 		.space	4
 4922              		.global	started
 4923              		.section	.bss.started,"aw",%nobits
ARM GAS  /tmp/ccat0r6T.s 			page 151


 4924              		.align	2
 4927              	started:
 4928 0000 00000000 		.space	4
 4929              		.global	ch
 4930              		.section	.bss.ch,"aw",%nobits
 4933              	ch:
 4934 0000 00       		.space	1
 4935              		.global	dataReady
 4936              		.section	.data.dataReady,"aw"
 4937              		.align	2
 4940              	dataReady:
 4941 0000 01000000 		.word	1
 4942              		.global	buf
 4943              		.section	.bss.buf,"aw",%nobits
 4944              		.align	2
 4947              	buf:
 4948 0000 00000000 		.space	10
 4948      00000000 
 4948      0000
 4949              		.global	x
 4950              		.section	.bss.x,"aw",%nobits
 4951              		.align	2
 4954              	x:
 4955 0000 00000000 		.space	4
 4956              		.global	timer
 4957              		.section	.bss.timer,"aw",%nobits
 4958              		.align	2
 4961              	timer:
 4962 0000 00000000 		.space	4
 4963              		.global	series3
 4964              		.section	.bss.series3,"aw",%nobits
 4965              		.align	2
 4968              	series3:
 4969 0000 00000000 		.space	4
 4970              		.global	series2
 4971              		.section	.bss.series2,"aw",%nobits
 4972              		.align	2
 4975              	series2:
 4976 0000 00000000 		.space	4
 4977              		.global	series1
 4978              		.section	.bss.series1,"aw",%nobits
 4979              		.align	2
 4982              	series1:
 4983 0000 00000000 		.space	4
 4984              		.global	magnitude
 4985              		.section	.bss.magnitude,"aw",%nobits
 4986              		.align	2
 4989              	magnitude:
 4990 0000 00000000 		.space	256
 4990      00000000 
 4990      00000000 
 4990      00000000 
 4990      00000000 
 4991              		.global	fft_output
 4992              		.section	.bss.fft_output,"aw",%nobits
 4993              		.align	2
 4996              	fft_output:
ARM GAS  /tmp/ccat0r6T.s 			page 152


 4997 0000 00000000 		.space	512
 4997      00000000 
 4997      00000000 
 4997      00000000 
 4997      00000000 
 4998              		.global	input128
 4999              		.section	.bss.input128,"aw",%nobits
 5000              		.align	2
 5003              	input128:
 5004 0000 00000000 		.space	512
 5004      00000000 
 5004      00000000 
 5004      00000000 
 5004      00000000 
 5005              		.global	filtered_ecg
 5006              		.section	.bss.filtered_ecg,"aw",%nobits
 5007              		.align	2
 5010              	filtered_ecg:
 5011 0000 00000000 		.space	600
 5011      00000000 
 5011      00000000 
 5011      00000000 
 5011      00000000 
 5012              		.global	fir_state_f32
 5013              		.section	.bss.fir_state_f32,"aw",%nobits
 5014              		.align	2
 5017              	fir_state_f32:
 5018 0000 00000000 		.space	120
 5018      00000000 
 5018      00000000 
 5018      00000000 
 5018      00000000 
 5019              		.global	fir_coeffs_f32
 5020              		.section	.data.fir_coeffs_f32,"aw"
 5021              		.align	2
 5024              	fir_coeffs_f32:
 5025 0000 AAC7EAB8 		.word	-1192573014
 5026 0004 9BF9B93A 		.word	985266587
 5027 0008 2592F43A 		.word	989106725
 5028 000c 6F7529BA 		.word	-1171688081
 5029 0010 E1C0C7BB 		.word	-1144536863
 5030 0014 BE8D18BC 		.word	-1139241538
 5031 0018 CADE4BBB 		.word	-1152655670
 5032 001c 3B623F3C 		.word	1010786875
 5033 0020 BDA6A73C 		.word	1017620157
 5034 0024 2386AF3B 		.word	1001358883
 5035 0028 548404BD 		.word	-1123777452
 5036 002c 020277BD 		.word	-1116274174
 5037 0030 2C5408BD 		.word	-1123527636
 5038 0034 438C883D 		.word	1032358979
 5039 0038 3910503E 		.word	1045434425
 5040 003c B3729A3E 		.word	1050309299
 5041 0040 B3729A3E 		.word	1050309299
 5042 0044 3910503E 		.word	1045434425
 5043 0048 438C883D 		.word	1032358979
 5044 004c 2C5408BD 		.word	-1123527636
 5045 0050 020277BD 		.word	-1116274174
ARM GAS  /tmp/ccat0r6T.s 			page 153


 5046 0054 548404BD 		.word	-1123777452
 5047 0058 2386AF3B 		.word	1001358883
 5048 005c BDA6A73C 		.word	1017620157
 5049 0060 3B623F3C 		.word	1010786875
 5050 0064 CADE4BBB 		.word	-1152655670
 5051 0068 BE8D18BC 		.word	-1139241538
 5052 006c E1C0C7BB 		.word	-1144536863
 5053 0070 6F7529BA 		.word	-1171688081
 5054 0074 2592F43A 		.word	989106725
 5055 0078 9BF9B93A 		.word	985266587
 5056 007c AAC7EAB8 		.word	-1192573014
 5057              		.global	sinCounter
 5058              		.section	.bss.sinCounter,"aw",%nobits
 5059              		.align	2
 5062              	sinCounter:
 5063 0000 00000000 		.space	4
 5064              		.global	ecgBuffer
 5065              		.section	.bss.ecgBuffer,"aw",%nobits
 5066              		.align	2
 5069              	ecgBuffer:
 5070 0000 00000000 		.space	600
 5070      00000000 
 5070      00000000 
 5070      00000000 
 5070      00000000 
 5071              		.global	rxBuffer
 5072              		.section	.bss.rxBuffer,"aw",%nobits
 5073              		.align	2
 5076              	rxBuffer:
 5077 0000 00000000 		.space	64
 5077      00000000 
 5077      00000000 
 5077      00000000 
 5077      00000000 
 5078              		.global	fft
 5079              		.section	.bss.fft,"aw",%nobits
 5080              		.align	2
 5083              	fft:
 5084 0000 00000000 		.space	24
 5084      00000000 
 5084      00000000 
 5084      00000000 
 5084      00000000 
 5085              		.global	S
 5086              		.section	.bss.S,"aw",%nobits
 5087              		.align	2
 5090              	S:
 5091 0000 00000000 		.space	12
 5091      00000000 
 5091      00000000 
 5092              		.global	pLayerCfg
 5093              		.section	.bss.pLayerCfg,"aw",%nobits
 5094              		.align	2
 5097              	pLayerCfg:
 5098 0000 00000000 		.space	52
 5098      00000000 
 5098      00000000 
ARM GAS  /tmp/ccat0r6T.s 			page 154


 5098      00000000 
 5098      00000000 
 5099              		.global	hsdram1
 5100              		.section	.bss.hsdram1,"aw",%nobits
 5101              		.align	2
 5104              	hsdram1:
 5105 0000 00000000 		.space	52
 5105      00000000 
 5105      00000000 
 5105      00000000 
 5105      00000000 
 5106              		.global	huart6
 5107              		.section	.bss.huart6,"aw",%nobits
 5108              		.align	2
 5111              	huart6:
 5112 0000 00000000 		.space	136
 5112      00000000 
 5112      00000000 
 5112      00000000 
 5112      00000000 
 5113              		.global	huart1
 5114              		.section	.bss.huart1,"aw",%nobits
 5115              		.align	2
 5118              	huart1:
 5119 0000 00000000 		.space	136
 5119      00000000 
 5119      00000000 
 5119      00000000 
 5119      00000000 
 5120              		.global	htim12
 5121              		.section	.bss.htim12,"aw",%nobits
 5122              		.align	2
 5125              	htim12:
 5126 0000 00000000 		.space	76
 5126      00000000 
 5126      00000000 
 5126      00000000 
 5126      00000000 
 5127              		.global	htim8
 5128              		.section	.bss.htim8,"aw",%nobits
 5129              		.align	2
 5132              	htim8:
 5133 0000 00000000 		.space	76
 5133      00000000 
 5133      00000000 
 5133      00000000 
 5133      00000000 
 5134              		.global	htim5
 5135              		.section	.bss.htim5,"aw",%nobits
 5136              		.align	2
 5139              	htim5:
 5140 0000 00000000 		.space	76
 5140      00000000 
 5140      00000000 
 5140      00000000 
 5140      00000000 
 5141              		.global	htim3
ARM GAS  /tmp/ccat0r6T.s 			page 155


 5142              		.section	.bss.htim3,"aw",%nobits
 5143              		.align	2
 5146              	htim3:
 5147 0000 00000000 		.space	76
 5147      00000000 
 5147      00000000 
 5147      00000000 
 5147      00000000 
 5148              		.global	htim2
 5149              		.section	.bss.htim2,"aw",%nobits
 5150              		.align	2
 5153              	htim2:
 5154 0000 00000000 		.space	76
 5154      00000000 
 5154      00000000 
 5154      00000000 
 5154      00000000 
 5155              		.global	htim1
 5156              		.section	.bss.htim1,"aw",%nobits
 5157              		.align	2
 5160              	htim1:
 5161 0000 00000000 		.space	76
 5161      00000000 
 5161      00000000 
 5161      00000000 
 5161      00000000 
 5162              		.global	hspi2
 5163              		.section	.bss.hspi2,"aw",%nobits
 5164              		.align	2
 5167              	hspi2:
 5168 0000 00000000 		.space	100
 5168      00000000 
 5168      00000000 
 5168      00000000 
 5168      00000000 
 5169              		.global	hspdif
 5170              		.section	.bss.hspdif,"aw",%nobits
 5171              		.align	2
 5174              	hspdif:
 5175 0000 00000000 		.space	76
 5175      00000000 
 5175      00000000 
 5175      00000000 
 5175      00000000 
 5176              		.global	hsd1
 5177              		.section	.bss.hsd1,"aw",%nobits
 5178              		.align	2
 5181              	hsd1:
 5182 0000 00000000 		.space	132
 5182      00000000 
 5182      00000000 
 5182      00000000 
 5182      00000000 
 5183              		.global	hsai_BlockB2
 5184              		.section	.bss.hsai_BlockB2,"aw",%nobits
 5185              		.align	2
 5188              	hsai_BlockB2:
ARM GAS  /tmp/ccat0r6T.s 			page 156


 5189 0000 00000000 		.space	132
 5189      00000000 
 5189      00000000 
 5189      00000000 
 5189      00000000 
 5190              		.global	hsai_BlockA2
 5191              		.section	.bss.hsai_BlockA2,"aw",%nobits
 5192              		.align	2
 5195              	hsai_BlockA2:
 5196 0000 00000000 		.space	132
 5196      00000000 
 5196      00000000 
 5196      00000000 
 5196      00000000 
 5197              		.global	hrtc
 5198              		.section	.bss.hrtc,"aw",%nobits
 5199              		.align	2
 5202              	hrtc:
 5203 0000 00000000 		.space	32
 5203      00000000 
 5203      00000000 
 5203      00000000 
 5203      00000000 
 5204              		.global	hqspi
 5205              		.section	.bss.hqspi,"aw",%nobits
 5206              		.align	2
 5209              	hqspi:
 5210 0000 00000000 		.space	76
 5210      00000000 
 5210      00000000 
 5210      00000000 
 5210      00000000 
 5211              		.global	hltdc
 5212              		.section	.bss.hltdc,"aw",%nobits
 5213              		.align	2
 5216              	hltdc:
 5217 0000 00000000 		.space	168
 5217      00000000 
 5217      00000000 
 5217      00000000 
 5217      00000000 
 5218              		.global	hi2c3
 5219              		.section	.bss.hi2c3,"aw",%nobits
 5220              		.align	2
 5223              	hi2c3:
 5224 0000 00000000 		.space	84
 5224      00000000 
 5224      00000000 
 5224      00000000 
 5224      00000000 
 5225              		.global	hi2c1
 5226              		.section	.bss.hi2c1,"aw",%nobits
 5227              		.align	2
 5230              	hi2c1:
 5231 0000 00000000 		.space	84
 5231      00000000 
 5231      00000000 
ARM GAS  /tmp/ccat0r6T.s 			page 157


 5231      00000000 
 5231      00000000 
 5232              		.global	heth
 5233              		.section	.bss.heth,"aw",%nobits
 5234              		.align	2
 5237              	heth:
 5238 0000 00000000 		.space	176
 5238      00000000 
 5238      00000000 
 5238      00000000 
 5238      00000000 
 5239              		.global	hdma2d
 5240              		.section	.bss.hdma2d,"aw",%nobits
 5241              		.align	2
 5244              	hdma2d:
 5245 0000 00000000 		.space	64
 5245      00000000 
 5245      00000000 
 5245      00000000 
 5245      00000000 
 5246              		.global	hdcmi
 5247              		.section	.bss.hdcmi,"aw",%nobits
 5248              		.align	2
 5251              	hdcmi:
 5252 0000 00000000 		.space	80
 5252      00000000 
 5252      00000000 
 5252      00000000 
 5252      00000000 
 5253              		.global	hcrc
 5254              		.section	.bss.hcrc,"aw",%nobits
 5255              		.align	2
 5258              	hcrc:
 5259 0000 00000000 		.space	36
 5259      00000000 
 5259      00000000 
 5259      00000000 
 5259      00000000 
 5260              		.global	hadc3
 5261              		.section	.bss.hadc3,"aw",%nobits
 5262              		.align	2
 5265              	hadc3:
 5266 0000 00000000 		.space	72
 5266      00000000 
 5266      00000000 
 5266      00000000 
 5266      00000000 
 5267              		.global	TxConfig
 5268              		.section	.bss.TxConfig,"aw",%nobits
 5269              		.align	2
 5272              	TxConfig:
 5273 0000 00000000 		.space	56
 5273      00000000 
 5273      00000000 
 5273      00000000 
 5273      00000000 
 5274              		.global	DMATxDscrTab
ARM GAS  /tmp/ccat0r6T.s 			page 158


 5275              		.section	.TxDecripSection,"aw"
 5276              		.align	2
 5279              	DMATxDscrTab:
 5280 0000 00000000 		.space	160
 5280      00000000 
 5280      00000000 
 5280      00000000 
 5280      00000000 
 5281              		.global	DMARxDscrTab
 5282              		.section	.RxDecripSection,"aw"
 5283              		.align	2
 5286              	DMARxDscrTab:
 5287 0000 00000000 		.space	160
 5287      00000000 
 5287      00000000 
 5287      00000000 
 5287      00000000 
 5288              		.text
 5289              	.Letext0:
 5290              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 5291              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 5292              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 5293              		.file 7 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 5294              		.file 8 "/usr/lib/gcc/arm-none-eabi/14.2.0/include/stddef.h"
 5295              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 5296              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 5297              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 5298              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 5299              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 5300              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc.h"
 5301              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_crc.h"
 5302              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma2d.h"
 5303              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dcmi.h"
 5304              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_eth.h"
 5305              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 5306              		.file 20 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h"
 5307              		.file 21 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 5308              		.file 22 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h"
 5309              		.file 23 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_qspi.h"
 5310              		.file 24 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rtc.h"
 5311              		.file 25 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sai.h"
 5312              		.file 26 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
 5313              		.file 27 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
 5314              		.file 28 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spdifrx.h"
 5315              		.file 29 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spi.h"
 5316              		.file 30 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 5317              		.file 31 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 5318              		.file 32 "/usr/arm-none-eabi/include/sys/_types.h"
 5319              		.file 33 "/usr/arm-none-eabi/include/sys/reent.h"
 5320              		.file 34 "/usr/arm-none-eabi/include/sys/lock.h"
 5321              		.file 35 "Drivers/BSP/STM32746G-Discovery/stm32746g_discovery_ts.h"
 5322              		.file 36 "Drivers/lvgl/src/misc/lv_types.h"
 5323              		.file 37 "Drivers/lvgl/src/misc/../tick/lv_tick.h"
 5324              		.file 38 "Drivers/lvgl/src/misc/lv_timer.h"
 5325              		.file 39 "Drivers/lvgl/src/misc/../draw/../misc/lv_area.h"
 5326              		.file 40 "Drivers/lvgl/src/misc/../draw/../misc/lv_color.h"
 5327              		.file 41 "Drivers/lvgl/src/misc/../draw/../misc/lv_palette.h"
ARM GAS  /tmp/ccat0r6T.s 			page 159


 5328              		.file 42 "Drivers/lvgl/src/core/../display/lv_display.h"
 5329              		.file 43 "Drivers/lvgl/src/core/../indev/lv_indev.h"
 5330              		.file 44 "Drivers/lvgl/src/core/lv_obj.h"
 5331              		.file 45 "Drivers/lvgl/src/widgets/bar/lv_bar.h"
 5332              		.file 46 "Drivers/lvgl/src/widgets/chart/lv_chart.h"
 5333              		.file 47 "Drivers/ui/screens.h"
 5334              		.file 48 "Drivers/CMSIS/DSP/Include/arm_math.h"
 5335              		.file 49 "/usr/arm-none-eabi/include/stdio.h"
 5336              		.file 50 "Drivers/lvgl/src/core/lv_obj_style_gen.h"
 5337              		.file 51 "Core/Inc/main.h"
 5338              		.file 52 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim_ex.h"
 5339              		.file 53 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rtc_ex.h"
 5340              		.file 54 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c_ex.h"
 5341              		.file 55 "/usr/arm-none-eabi/include/string.h"
 5342              		.file 56 "/usr/arm-none-eabi/include/stdlib.h"
 5343              		.file 57 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 5344              		.file 58 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr.h"
 5345              		.file 59 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 5346              		.file 60 "Drivers/lvgl/src/lv_init.h"
 5347              		.file 61 "Drivers/BSP/STM32746G-Discovery/stm32746g_discovery_lcd.h"
 5348              		.file 62 "Drivers/BSP/STM32746G-Discovery/stm32746g_discovery_sdram.h"
 5349              		.file 63 "USB_HOST/App/usb_host.h"
 5350              		.file 64 "FATFS/App/fatfs.h"
 5351              		.file 65 "/usr/arm-none-eabi/include/math.h"
 5352              		.file 66 "Drivers/lvgl/src/widgets/bar/../label/lv_label.h"
 5353              		.file 67 "Drivers/ui/ui.h"
 5354              		.file 68 "<built-in>"
ARM GAS  /tmp/ccat0r6T.s 			page 160


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccat0r6T.s:21     .text.MX_SDMMC1_SD_Init:00000000 $t
     /tmp/ccat0r6T.s:26     .text.MX_SDMMC1_SD_Init:00000000 MX_SDMMC1_SD_Init
     /tmp/ccat0r6T.s:63     .text.MX_SDMMC1_SD_Init:0000001c $d
     /tmp/ccat0r6T.s:5181   .bss.hsd1:00000000 hsd1
     /tmp/ccat0r6T.s:69     .text.my_flush_cb:00000000 $t
     /tmp/ccat0r6T.s:75     .text.my_flush_cb:00000000 my_flush_cb
     /tmp/ccat0r6T.s:154    .rodata.timer_cb.str1.4:00000000 $d
     /tmp/ccat0r6T.s:161    .text.timer_cb:00000000 $t
     /tmp/ccat0r6T.s:167    .text.timer_cb:00000000 timer_cb
     /tmp/ccat0r6T.s:474    .text.timer_cb:00000198 $d
     /tmp/ccat0r6T.s:5062   .bss.sinCounter:00000000 sinCounter
     /tmp/ccat0r6T.s:5069   .bss.ecgBuffer:00000000 ecgBuffer
     /tmp/ccat0r6T.s:4982   .bss.series1:00000000 series1
     /tmp/ccat0r6T.s:4954   .bss.x:00000000 x
     /tmp/ccat0r6T.s:4947   .bss.buf:00000000 buf
     /tmp/ccat0r6T.s:4975   .bss.series2:00000000 series2
     /tmp/ccat0r6T.s:4968   .bss.series3:00000000 series3
     /tmp/ccat0r6T.s:490    .text.MX_GPIO_Init:00000000 $t
     /tmp/ccat0r6T.s:495    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccat0r6T.s:1035   .text.MX_GPIO_Init:0000028c $d
     /tmp/ccat0r6T.s:1050   .text.lv_obj_set_style_size:00000000 $t
     /tmp/ccat0r6T.s:1055   .text.lv_obj_set_style_size:00000000 lv_obj_set_style_size
     /tmp/ccat0r6T.s:1093   .text._write:00000000 $t
     /tmp/ccat0r6T.s:1099   .text._write:00000000 _write
     /tmp/ccat0r6T.s:1132   .text._write:00000014 $d
     /tmp/ccat0r6T.s:5118   .bss.huart1:00000000 huart1
     /tmp/ccat0r6T.s:1137   .text.HAL_UART_RxCpltCallback:00000000 $t
     /tmp/ccat0r6T.s:1143   .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
     /tmp/ccat0r6T.s:1252   .text.HAL_UART_RxCpltCallback:00000060 $d
     /tmp/ccat0r6T.s:4933   .bss.ch:00000000 ch
     /tmp/ccat0r6T.s:4927   .bss.started:00000000 started
     /tmp/ccat0r6T.s:4920   .bss.indexUart:00000000 indexUart
     /tmp/ccat0r6T.s:5076   .bss.rxBuffer:00000000 rxBuffer
     /tmp/ccat0r6T.s:4940   .data.dataReady:00000000 dataReady
     /tmp/ccat0r6T.s:1263   .rodata.Error_Handler.str1.4:00000000 $d
     /tmp/ccat0r6T.s:1267   .text.Error_Handler:00000000 $t
     /tmp/ccat0r6T.s:1273   .text.Error_Handler:00000000 Error_Handler
     /tmp/ccat0r6T.s:1313   .text.Error_Handler:00000010 $d
     /tmp/ccat0r6T.s:1319   .text.MX_ADC3_Init:00000000 $t
     /tmp/ccat0r6T.s:1324   .text.MX_ADC3_Init:00000000 MX_ADC3_Init
     /tmp/ccat0r6T.s:1431   .text.MX_ADC3_Init:00000060 $d
     /tmp/ccat0r6T.s:5265   .bss.hadc3:00000000 hadc3
     /tmp/ccat0r6T.s:1438   .text.MX_CRC_Init:00000000 $t
     /tmp/ccat0r6T.s:1443   .text.MX_CRC_Init:00000000 MX_CRC_Init
     /tmp/ccat0r6T.s:1491   .text.MX_CRC_Init:00000024 $d
     /tmp/ccat0r6T.s:5258   .bss.hcrc:00000000 hcrc
     /tmp/ccat0r6T.s:1497   .text.MX_DCMI_Init:00000000 $t
     /tmp/ccat0r6T.s:1502   .text.MX_DCMI_Init:00000000 MX_DCMI_Init
     /tmp/ccat0r6T.s:1567   .text.MX_DCMI_Init:0000002c $d
     /tmp/ccat0r6T.s:5251   .bss.hdcmi:00000000 hdcmi
     /tmp/ccat0r6T.s:1573   .text.MX_DMA2D_Init:00000000 $t
     /tmp/ccat0r6T.s:1578   .text.MX_DMA2D_Init:00000000 MX_DMA2D_Init
     /tmp/ccat0r6T.s:1643   .text.MX_DMA2D_Init:00000034 $d
     /tmp/ccat0r6T.s:5244   .bss.hdma2d:00000000 hdma2d
     /tmp/ccat0r6T.s:1649   .text.MX_ETH_Init:00000000 $t
ARM GAS  /tmp/ccat0r6T.s 			page 161


     /tmp/ccat0r6T.s:1654   .text.MX_ETH_Init:00000000 MX_ETH_Init
     /tmp/ccat0r6T.s:1743   .text.MX_ETH_Init:00000054 $d
     /tmp/ccat0r6T.s:5237   .bss.heth:00000000 heth
     /tmp/ccat0r6T.s:4913   .bss.MACAddr.0:00000000 MACAddr.0
     /tmp/ccat0r6T.s:5279   .TxDecripSection:00000000 DMATxDscrTab
     /tmp/ccat0r6T.s:5286   .RxDecripSection:00000000 DMARxDscrTab
     /tmp/ccat0r6T.s:5272   .bss.TxConfig:00000000 TxConfig
     /tmp/ccat0r6T.s:1753   .text.MX_FMC_Init:00000000 $t
     /tmp/ccat0r6T.s:1758   .text.MX_FMC_Init:00000000 MX_FMC_Init
     /tmp/ccat0r6T.s:1870   .text.MX_FMC_Init:00000064 $d
     /tmp/ccat0r6T.s:5104   .bss.hsdram1:00000000 hsdram1
     /tmp/ccat0r6T.s:1876   .text.MX_I2C1_Init:00000000 $t
     /tmp/ccat0r6T.s:1881   .text.MX_I2C1_Init:00000000 MX_I2C1_Init
     /tmp/ccat0r6T.s:1963   .text.MX_I2C1_Init:00000048 $d
     /tmp/ccat0r6T.s:5230   .bss.hi2c1:00000000 hi2c1
     /tmp/ccat0r6T.s:1970   .text.MX_I2C3_Init:00000000 $t
     /tmp/ccat0r6T.s:1975   .text.MX_I2C3_Init:00000000 MX_I2C3_Init
     /tmp/ccat0r6T.s:2057   .text.MX_I2C3_Init:00000048 $d
     /tmp/ccat0r6T.s:5223   .bss.hi2c3:00000000 hi2c3
     /tmp/ccat0r6T.s:2064   .text.MX_LTDC_Init:00000000 $t
     /tmp/ccat0r6T.s:2069   .text.MX_LTDC_Init:00000000 MX_LTDC_Init
     /tmp/ccat0r6T.s:2219   .text.MX_LTDC_Init:0000009c $d
     /tmp/ccat0r6T.s:5216   .bss.hltdc:00000000 hltdc
     /tmp/ccat0r6T.s:5097   .bss.pLayerCfg:00000000 pLayerCfg
     /tmp/ccat0r6T.s:2226   .text.MX_QUADSPI_Init:00000000 $t
     /tmp/ccat0r6T.s:2231   .text.MX_QUADSPI_Init:00000000 MX_QUADSPI_Init
     /tmp/ccat0r6T.s:2292   .text.MX_QUADSPI_Init:00000034 $d
     /tmp/ccat0r6T.s:5209   .bss.hqspi:00000000 hqspi
     /tmp/ccat0r6T.s:2298   .text.MX_RTC_Init:00000000 $t
     /tmp/ccat0r6T.s:2303   .text.MX_RTC_Init:00000000 MX_RTC_Init
     /tmp/ccat0r6T.s:2517   .text.MX_RTC_Init:000000e4 $d
     /tmp/ccat0r6T.s:5202   .bss.hrtc:00000000 hrtc
     /tmp/ccat0r6T.s:2523   .text.MX_SAI2_Init:00000000 $t
     /tmp/ccat0r6T.s:2528   .text.MX_SAI2_Init:00000000 MX_SAI2_Init
     /tmp/ccat0r6T.s:2716   .text.MX_SAI2_Init:00000090 $d
     /tmp/ccat0r6T.s:5195   .bss.hsai_BlockA2:00000000 hsai_BlockA2
     /tmp/ccat0r6T.s:5188   .bss.hsai_BlockB2:00000000 hsai_BlockB2
     /tmp/ccat0r6T.s:2725   .text.MX_SPDIFRX_Init:00000000 $t
     /tmp/ccat0r6T.s:2730   .text.MX_SPDIFRX_Init:00000000 MX_SPDIFRX_Init
     /tmp/ccat0r6T.s:2792   .text.MX_SPDIFRX_Init:0000002c $d
     /tmp/ccat0r6T.s:5174   .bss.hspdif:00000000 hspdif
     /tmp/ccat0r6T.s:2797   .text.MX_SPI2_Init:00000000 $t
     /tmp/ccat0r6T.s:2802   .text.MX_SPI2_Init:00000000 MX_SPI2_Init
     /tmp/ccat0r6T.s:2878   .text.MX_SPI2_Init:00000040 $d
     /tmp/ccat0r6T.s:5167   .bss.hspi2:00000000 hspi2
     /tmp/ccat0r6T.s:2884   .text.MX_TIM1_Init:00000000 $t
     /tmp/ccat0r6T.s:2889   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
     /tmp/ccat0r6T.s:3117   .text.MX_TIM1_Init:000000e4 $d
     /tmp/ccat0r6T.s:5160   .bss.htim1:00000000 htim1
     /tmp/ccat0r6T.s:3123   .text.MX_TIM2_Init:00000000 $t
     /tmp/ccat0r6T.s:3128   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/ccat0r6T.s:3281   .text.MX_TIM2_Init:0000009c $d
     /tmp/ccat0r6T.s:5153   .bss.htim2:00000000 htim2
     /tmp/ccat0r6T.s:3286   .text.MX_TIM3_Init:00000000 $t
     /tmp/ccat0r6T.s:3291   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
     /tmp/ccat0r6T.s:3444   .text.MX_TIM3_Init:0000009c $d
     /tmp/ccat0r6T.s:5146   .bss.htim3:00000000 htim3
ARM GAS  /tmp/ccat0r6T.s 			page 162


     /tmp/ccat0r6T.s:3450   .text.MX_TIM5_Init:00000000 $t
     /tmp/ccat0r6T.s:3455   .text.MX_TIM5_Init:00000000 MX_TIM5_Init
     /tmp/ccat0r6T.s:3609   .text.MX_TIM5_Init:0000009c $d
     /tmp/ccat0r6T.s:5139   .bss.htim5:00000000 htim5
     /tmp/ccat0r6T.s:3615   .text.MX_TIM8_Init:00000000 $t
     /tmp/ccat0r6T.s:3620   .text.MX_TIM8_Init:00000000 MX_TIM8_Init
     /tmp/ccat0r6T.s:3729   .text.MX_TIM8_Init:00000064 $d
     /tmp/ccat0r6T.s:5132   .bss.htim8:00000000 htim8
     /tmp/ccat0r6T.s:3735   .text.MX_TIM12_Init:00000000 $t
     /tmp/ccat0r6T.s:3740   .text.MX_TIM12_Init:00000000 MX_TIM12_Init
     /tmp/ccat0r6T.s:3836   .text.MX_TIM12_Init:00000058 $d
     /tmp/ccat0r6T.s:5125   .bss.htim12:00000000 htim12
     /tmp/ccat0r6T.s:3842   .text.MX_USART1_UART_Init:00000000 $t
     /tmp/ccat0r6T.s:3847   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
     /tmp/ccat0r6T.s:3908   .text.MX_USART1_UART_Init:00000030 $d
     /tmp/ccat0r6T.s:3914   .text.MX_USART6_UART_Init:00000000 $t
     /tmp/ccat0r6T.s:3919   .text.MX_USART6_UART_Init:00000000 MX_USART6_UART_Init
     /tmp/ccat0r6T.s:3980   .text.MX_USART6_UART_Init:00000030 $d
     /tmp/ccat0r6T.s:5111   .bss.huart6:00000000 huart6
     /tmp/ccat0r6T.s:3986   .text.SystemClock_Config:00000000 $t
     /tmp/ccat0r6T.s:3992   .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccat0r6T.s:4156   .text.SystemClock_Config:000000b0 $d
     /tmp/ccat0r6T.s:4162   .text.PeriphCommonClock_Config:00000000 $t
     /tmp/ccat0r6T.s:4168   .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
     /tmp/ccat0r6T.s:4247   .text.PeriphCommonClock_Config:00000048 $d
     /tmp/ccat0r6T.s:4252   .text.main:00000000 $t
     /tmp/ccat0r6T.s:4258   .text.main:00000000 main
     /tmp/ccat0r6T.s:4803   .text.main:000002f4 $d
     /tmp/ccat0r6T.s:5083   .bss.fft:00000000 fft
     /tmp/ccat0r6T.s:5090   .bss.S:00000000 S
     /tmp/ccat0r6T.s:5017   .bss.fir_state_f32:00000000 fir_state_f32
     /tmp/ccat0r6T.s:5024   .data.fir_coeffs_f32:00000000 fir_coeffs_f32
     /tmp/ccat0r6T.s:5010   .bss.filtered_ecg:00000000 filtered_ecg
     /tmp/ccat0r6T.s:5003   .bss.input128:00000000 input128
     /tmp/ccat0r6T.s:4996   .bss.fft_output:00000000 fft_output
     /tmp/ccat0r6T.s:4989   .bss.magnitude:00000000 magnitude
     /tmp/ccat0r6T.s:4961   .bss.timer:00000000 timer
     /tmp/ccat0r6T.s:4829   .text.main:0000034c $t
     /tmp/ccat0r6T.s:4900   .text.main:000003a4 $d
     /tmp/ccat0r6T.s:4910   .bss.MACAddr.0:00000000 $d
     /tmp/ccat0r6T.s:4917   .bss.indexUart:00000000 $d
     /tmp/ccat0r6T.s:4924   .bss.started:00000000 $d
     /tmp/ccat0r6T.s:4934   .bss.ch:00000000 $d
     /tmp/ccat0r6T.s:4937   .data.dataReady:00000000 $d
     /tmp/ccat0r6T.s:4944   .bss.buf:00000000 $d
     /tmp/ccat0r6T.s:4951   .bss.x:00000000 $d
     /tmp/ccat0r6T.s:4958   .bss.timer:00000000 $d
     /tmp/ccat0r6T.s:4965   .bss.series3:00000000 $d
     /tmp/ccat0r6T.s:4972   .bss.series2:00000000 $d
     /tmp/ccat0r6T.s:4979   .bss.series1:00000000 $d
     /tmp/ccat0r6T.s:4986   .bss.magnitude:00000000 $d
     /tmp/ccat0r6T.s:4993   .bss.fft_output:00000000 $d
     /tmp/ccat0r6T.s:5000   .bss.input128:00000000 $d
     /tmp/ccat0r6T.s:5007   .bss.filtered_ecg:00000000 $d
     /tmp/ccat0r6T.s:5014   .bss.fir_state_f32:00000000 $d
     /tmp/ccat0r6T.s:5021   .data.fir_coeffs_f32:00000000 $d
     /tmp/ccat0r6T.s:5059   .bss.sinCounter:00000000 $d
ARM GAS  /tmp/ccat0r6T.s 			page 163


     /tmp/ccat0r6T.s:5066   .bss.ecgBuffer:00000000 $d
     /tmp/ccat0r6T.s:5073   .bss.rxBuffer:00000000 $d
     /tmp/ccat0r6T.s:5080   .bss.fft:00000000 $d
     /tmp/ccat0r6T.s:5087   .bss.S:00000000 $d
     /tmp/ccat0r6T.s:5094   .bss.pLayerCfg:00000000 $d
     /tmp/ccat0r6T.s:5101   .bss.hsdram1:00000000 $d
     /tmp/ccat0r6T.s:5108   .bss.huart6:00000000 $d
     /tmp/ccat0r6T.s:5115   .bss.huart1:00000000 $d
     /tmp/ccat0r6T.s:5122   .bss.htim12:00000000 $d
     /tmp/ccat0r6T.s:5129   .bss.htim8:00000000 $d
     /tmp/ccat0r6T.s:5136   .bss.htim5:00000000 $d
     /tmp/ccat0r6T.s:5143   .bss.htim3:00000000 $d
     /tmp/ccat0r6T.s:5150   .bss.htim2:00000000 $d
     /tmp/ccat0r6T.s:5157   .bss.htim1:00000000 $d
     /tmp/ccat0r6T.s:5164   .bss.hspi2:00000000 $d
     /tmp/ccat0r6T.s:5171   .bss.hspdif:00000000 $d
     /tmp/ccat0r6T.s:5178   .bss.hsd1:00000000 $d
     /tmp/ccat0r6T.s:5185   .bss.hsai_BlockB2:00000000 $d
     /tmp/ccat0r6T.s:5192   .bss.hsai_BlockA2:00000000 $d
     /tmp/ccat0r6T.s:5199   .bss.hrtc:00000000 $d
     /tmp/ccat0r6T.s:5206   .bss.hqspi:00000000 $d
     /tmp/ccat0r6T.s:5213   .bss.hltdc:00000000 $d
     /tmp/ccat0r6T.s:5220   .bss.hi2c3:00000000 $d
     /tmp/ccat0r6T.s:5227   .bss.hi2c1:00000000 $d
     /tmp/ccat0r6T.s:5234   .bss.heth:00000000 $d
     /tmp/ccat0r6T.s:5241   .bss.hdma2d:00000000 $d
     /tmp/ccat0r6T.s:5248   .bss.hdcmi:00000000 $d
     /tmp/ccat0r6T.s:5255   .bss.hcrc:00000000 $d
     /tmp/ccat0r6T.s:5262   .bss.hadc3:00000000 $d
     /tmp/ccat0r6T.s:5269   .bss.TxConfig:00000000 $d
     /tmp/ccat0r6T.s:5276   .TxDecripSection:00000000 $d
     /tmp/ccat0r6T.s:5283   .RxDecripSection:00000000 $d

UNDEFINED SYMBOLS
BSP_LCD_DrawPixel
lv_display_flush_ready
__aeabi_f2d
printf
sprintf
lv_label_set_text
lv_chart_set_next_value
lv_chart_get_point_count
lv_chart_get_x_start_point
lv_chart_get_series_y_array
objects
HAL_GPIO_WritePin
HAL_GPIO_Init
lv_obj_set_style_width
lv_obj_set_style_height
HAL_UART_Transmit
HAL_UART_Receive_IT
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_CRC_Init
HAL_DCMI_Init
HAL_DMA2D_Init
HAL_DMA2D_ConfigLayer
ARM GAS  /tmp/ccat0r6T.s 			page 164


HAL_ETH_Init
memset
HAL_SDRAM_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_QSPI_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RTC_SetAlarm
HAL_RTCEx_SetTimeStamp
HAL_SAI_Init
HAL_SPDIFRX_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_UART_Init
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
arm_rfft_fast_init_f32
arm_fir_init_f32
arm_fir_f32
arm_rfft_fast_f32
sqrtf
MX_FATFS_Init
MX_USB_HOST_Init
BSP_SDRAM_Init
BSP_LCD_Init
BSP_LCD_LayerDefaultInit
BSP_LCD_DisplayOn
BSP_LCD_SelectLayer
setvbuf
lv_init
lv_tick_set_cb
lv_display_create
lv_display_set_buffers
lv_display_set_flush_cb
ui_init
lv_chart_set_update_mode
lv_chart_set_point_count
lv_palette_main
lv_chart_add_series
lv_chart_refresh
lv_timer_create
HAL_GetTick
ARM GAS  /tmp/ccat0r6T.s 			page 165


lv_timer_handler
_impure_ptr
MX_USB_HOST_Process
strtof
