{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635855284617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635855284617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 14:14:44 2021 " "Processing started: Tue Nov 02 14:14:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635855284617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1635855284617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Assignment2 -c Assignment2 " "Command: quartus_drc Assignment2 -c Assignment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1635855284617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1635855285367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Assignment2.sdc " "Synopsys Design Constraints File file not found: 'Assignment2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1635855285476 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1635855285476 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1635855285476 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1635855285476 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLK~inputCLKENA0 " "Node  \"CLK~inputCLKENA0\"" {  } { { "Assignment2.bdf" "" { Schematic "E:/Microprocessor Lab/Assignment2.bdf" { { 144 40 208 160 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~0 " "Node  \"decoding:inst\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 30 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:A\|inst6 " "Node  \"decoding:inst\|Reg:A\|inst6\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 128 1568 1632 208 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~1 " "Node  \"decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~1\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 30 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:B\|inst6 " "Node  \"decoding:inst\|Reg:B\|inst6\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 128 1568 1632 208 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:C\|inst6 " "Node  \"decoding:inst\|Reg:C\|inst6\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 128 1568 1632 208 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|inst11~0 " "Node  \"decoding:inst\|inst11~0\"" {  } { { "decoding.bdf" "" { Schematic "E:/Microprocessor Lab/decoding.bdf" { { -56 1456 1520 -8 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|inst13~0 " "Node  \"decoding:inst\|inst13~0\"" {  } { { "decoding.bdf" "" { Schematic "E:/Microprocessor Lab/decoding.bdf" { { 112 1296 1360 160 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~0 " "Node  \"decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 30 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:A\|inst3 " "Node  \"decoding:inst\|Reg:A\|inst3\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 104 352 416 184 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w2_n0_mux_dataout~0 " "Node  \"decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w2_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:B\|inst7 " "Node  \"decoding:inst\|Reg:B\|inst7\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 120 1200 1264 200 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w1_n0_mux_dataout~0 " "Node  \"decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w1_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 31 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w1_n0_mux_dataout~0 " "Node  \"decoding:inst\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w1_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 31 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~0 " "Node  \"decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 30 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:A\|inst7 " "Node  \"decoding:inst\|Reg:A\|inst7\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 120 1200 1264 200 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:B\|inst4 " "Node  \"decoding:inst\|Reg:B\|inst4\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 96 800 864 176 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:C\|inst7 " "Node  \"decoding:inst\|Reg:C\|inst7\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 120 1200 1264 200 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w3_n0_mux_dataout~0 " "Node  \"decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w3_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w1_n0_mux_dataout~0 " "Node  \"decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w1_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 31 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:A\|inst4 " "Node  \"decoding:inst\|Reg:A\|inst4\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 96 800 864 176 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:C\|inst4 " "Node  \"decoding:inst\|Reg:C\|inst4\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 96 800 864 176 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:C\|inst3 " "Node  \"decoding:inst\|Reg:C\|inst3\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 104 352 416 184 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:B\|inst3 " "Node  \"decoding:inst\|Reg:B\|inst3\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 104 352 416 184 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w2_n0_mux_dataout~0 " "Node  \"decoding:inst\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w2_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w2_n0_mux_dataout~0 " "Node  \"decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w2_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " B9 " "Node  \"B9\"" {  } { { "Assignment2.bdf" "" { Schematic "E:/Microprocessor Lab/Assignment2.bdf" { { 192 32 200 208 "B9" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " B6 " "Node  \"B6\"" {  } { { "Assignment2.bdf" "" { Schematic "E:/Microprocessor Lab/Assignment2.bdf" { { 208 32 200 224 "B6" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " B11 " "Node  \"B11\"" {  } { { "Assignment2.bdf" "" { Schematic "E:/Microprocessor Lab/Assignment2.bdf" { { 176 32 200 192 "B11" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Integration:inst3\|FA:inst1\|Assignment1:inst3\|inst5~0 " "Node  \"decoding:inst\|Integration:inst3\|FA:inst1\|Assignment1:inst3\|inst5~0\"" {  } { { "assignment1.bdf" "" { Schematic "E:/Microprocessor Lab/assignment1.bdf" { { 400 736 800 448 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1635855285508 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1635855285508 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1635855285508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635855285555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 02 14:14:45 2021 " "Processing ended: Tue Nov 02 14:14:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635855285555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635855285555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635855285555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1635855285555 ""}
