#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Nov  3 13:42:58 2024
# Process ID: 36972
# Current directory: C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/mb_block_hdmi_text_controller_0_1_synth_1
# Command line: vivado.exe -log mb_block_hdmi_text_controller_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_block_hdmi_text_controller_0_1.tcl
# Log file: C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/mb_block_hdmi_text_controller_0_1_synth_1/mb_block_hdmi_text_controller_0_1.vds
# Journal file: C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/mb_block_hdmi_text_controller_0_1_synth_1\vivado.jou
# Running On: Winferior, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 6, Host memory: 16943 MB
#-----------------------------------------------------------
source mb_block_hdmi_text_controller_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 373.023 ; gain = 52.188
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/steff/Downloads/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_1
Command: synth_design -top mb_block_hdmi_text_controller_0_1 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18584
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'slv_reg_wren', assumed default net type 'wire' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/hdmi_text_controller_v1_0_AXI.sv:133]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN0' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/encode.v:145]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN1' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/encode.v:146]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN2' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/encode.v:147]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN3' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/encode.v:148]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1189.141 ; gain = 408.254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_block_hdmi_text_controller_0_1' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/synth/mb_block_hdmi_text_controller_0_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v1_0' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/hdmi_text_controller_v1_0.sv:10]
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v1_0_AXI' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/hdmi_text_controller_v1_0_AXI.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_text_controller_v1_0_AXI' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/hdmi_text_controller_v1_0_AXI.sv:3]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/lab71/lab71.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/lab71/lab71.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/lab71/lab71.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/lab71/lab71.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1/clk_wiz_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1/clk_wiz_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/hdmi_text_controller_v1_0.sv:147]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/hdmi_text_controller_v1_0.sv:147]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/synth/hdmi_tx_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_v1_0' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'srldelay' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'srldelay' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'encode' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized0' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized0' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized1' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized1' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'serdes_10_to_1' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'serdes_10_to_1' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_v1_0' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/synth/hdmi_tx_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mapper' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/mapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mapper' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/mapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_text_controller_v1_0' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/hdmi_text_controller_v1_0.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_hdmi_text_controller_0_1' (0#1) [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/synth/mb_block_hdmi_text_controller_0_1.sv:53]
WARNING: [Synth 8-6014] Unused sequential element addr_index_reg was removed.  [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/hdmi_text_controller_v1_0_AXI.sv:151]
WARNING: [Synth 8-6014] Unused sequential element reg_index_reg was removed.  [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/hdmi_text_controller_v1_0_AXI.sv:160]
WARNING: [Synth 8-6014] Unused sequential element addr_index_reg was removed.  [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/hdmi_text_controller_v1_0_AXI.sv:189]
WARNING: [Synth 8-6014] Unused sequential element reg_index_reg was removed.  [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ipshared/ac6d/src/hdmi_text_controller_v1_0_AXI.sv:201]
WARNING: [Synth 8-6014] Unused sequential element hdmi_ctl1_reg was removed.  [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v:148]
WARNING: [Synth 8-7129] Port beamY[9] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[255] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[254] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[253] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[252] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[251] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[250] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[249] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[224] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[223] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[222] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[221] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[220] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[219] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[218] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[217] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[192] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[191] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[190] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[189] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[188] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[187] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[186] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[185] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[160] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[159] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[158] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[157] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[156] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[155] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[154] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[153] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[128] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[127] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[126] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[125] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[124] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[123] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[122] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[121] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[96] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[95] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[94] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[93] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[92] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[91] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[90] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[89] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[64] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[63] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[62] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[61] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[60] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[59] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[58] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[57] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[32] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[31] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[30] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[29] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[28] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[27] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[26] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[25] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port color_data[0] in module mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTA[0] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTB[0] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTA in module blk_mem_input_block is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1529.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'inst/clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/steff/Downloads/ece385git/lab71/lab71.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_1/src/clk_wiz_0_1/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_block_hdmi_text_controller_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_block_hdmi_text_controller_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/mb_block_hdmi_text_controller_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/mb_block_hdmi_text_controller_0_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/mb_block_hdmi_text_controller_0_1_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_block_hdmi_text_controller_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_block_hdmi_text_controller_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1529.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1529.766 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/clk_wiz/inst. (constraint file  C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/mb_block_hdmi_text_controller_0_1_synth_1/dont_touch.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vga_to_hdmi. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               32 Bit    Registers := 12    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 26    
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 6     
	  22 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 43    
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 17    
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|font_rom    | ROM        | 2048x8        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:06 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:12 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:18 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hdmi_tx_0   | inst/encg/c0_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |     9|
|3     |LUT1       |     8|
|4     |LUT2       |    54|
|5     |LUT3       |    64|
|6     |LUT4       |    46|
|7     |LUT5       |   259|
|8     |LUT6       |   628|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |    16|
|11    |MUXF8      |     8|
|12    |OSERDESE2  |     8|
|14    |RAMB36E1   |     2|
|15    |SRL16E     |    39|
|16    |FDCE       |    66|
|17    |FDRE       |   482|
|18    |FDSE       |     1|
|19    |IBUF       |     1|
|20    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1529.766 ; gain = 748.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 227 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 1529.766 ; gain = 748.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1529.766 ; gain = 748.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1529.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1529.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3dc8127
INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:24 . Memory (MB): peak = 1529.766 ; gain = 1123.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/mb_block_hdmi_text_controller_0_1_synth_1/mb_block_hdmi_text_controller_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_block_hdmi_text_controller_0_1, cache-ID = 1ed3049811430cd6
INFO: [Coretcl 2-1174] Renamed 25 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/steff/Downloads/ece385git/lab71/lab71.runs/mb_block_hdmi_text_controller_0_1_synth_1/mb_block_hdmi_text_controller_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_block_hdmi_text_controller_0_1_utilization_synth.rpt -pb mb_block_hdmi_text_controller_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 13:44:34 2024...
