<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e')">rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.37</td>
<td class="s9 cl rt"><a href="mod836.html#Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod836.html#Toggle" > 79.47</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod836.html#Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_17_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_17_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74413"  onclick="showContent('inst_tag_74413')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74413_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74413_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74413_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74414"  onclick="showContent('inst_tag_74414')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74414_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74414_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74414_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74422"  onclick="showContent('inst_tag_74422')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74422_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74422_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74422_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74410"  onclick="showContent('inst_tag_74410')">config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74410_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74410_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74410_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74411"  onclick="showContent('inst_tag_74411')">config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74411_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74411_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74411_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74412"  onclick="showContent('inst_tag_74412')">config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74412_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74412_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74412_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74415"  onclick="showContent('inst_tag_74415')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74415_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74415_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74415_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74416"  onclick="showContent('inst_tag_74416')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74416_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74416_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74416_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74417"  onclick="showContent('inst_tag_74417')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74417_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74417_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74417_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74418"  onclick="showContent('inst_tag_74418')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74418_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74418_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74418_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74419"  onclick="showContent('inst_tag_74419')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74419_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74419_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74419_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74420"  onclick="showContent('inst_tag_74420')">config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74420_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74420_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74420_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74421"  onclick="showContent('inst_tag_74421')">config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74421_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74421_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74421_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74423"  onclick="showContent('inst_tag_74423')">config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></td>
<td class="s4 cl rt"> 46.94</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74423_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74423_Toggle" >  5.08</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74423_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74424"  onclick="showContent('inst_tag_74424')">config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></td>
<td class="s8 cl rt"> 85.27</td>
<td class="s9 cl rt"><a href="mod836.html#inst_tag_74424_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74424_Toggle" > 61.18</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod836.html#inst_tag_74424_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_74409"  onclick="showContent('inst_tag_74409')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></td>
<td class="s9 cl rt"> 90.42</td>
<td class="s9 cl rt"><a href="mod836.html#inst_tag_74409_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74409_Toggle" > 76.63</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod836.html#inst_tag_74409_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_74413'>
<hr>
<a name="inst_tag_74413"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_74413" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74413_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74413_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74413_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod927.html#inst_tag_76962" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93381" id="tag_urg_inst_93381">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247982" id="tag_urg_inst_247982">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34038" id="tag_urg_inst_34038">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34037" id="tag_urg_inst_34037">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77579" id="tag_urg_inst_77579">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77580" id="tag_urg_inst_77580">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74414'>
<hr>
<a name="inst_tag_74414"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_74414" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74414_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74414_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74414_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod925.html#inst_tag_76937" >ddr_axi_s2_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93389" id="tag_urg_inst_93389">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247986" id="tag_urg_inst_247986">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34054" id="tag_urg_inst_34054">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34053" id="tag_urg_inst_34053">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77591" id="tag_urg_inst_77591">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77592" id="tag_urg_inst_77592">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74422'>
<hr>
<a name="inst_tag_74422"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_74422" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74422_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74422_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74422_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod942.html#inst_tag_77268" >ddr_axi_s1_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93402" id="tag_urg_inst_93402">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247995" id="tag_urg_inst_247995">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34080" id="tag_urg_inst_34080">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34079" id="tag_urg_inst_34079">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77613" id="tag_urg_inst_77613">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77614" id="tag_urg_inst_77614">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74410'>
<hr>
<a name="inst_tag_74410"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_74410" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74410_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74410_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74410_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 12.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod648.html#inst_tag_59881" >Switch20Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93372" id="tag_urg_inst_93372">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247978" id="tag_urg_inst_247978">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34020" id="tag_urg_inst_34020">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34019" id="tag_urg_inst_34019">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77566" id="tag_urg_inst_77566">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77567" id="tag_urg_inst_77567">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74411'>
<hr>
<a name="inst_tag_74411"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_74411" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74411_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74411_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74411_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 34.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod391.html#inst_tag_32160" >Switch23Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93374" id="tag_urg_inst_93374">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247979" id="tag_urg_inst_247979">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34024" id="tag_urg_inst_34024">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34023" id="tag_urg_inst_34023">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77569" id="tag_urg_inst_77569">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77570" id="tag_urg_inst_77570">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74412'>
<hr>
<a name="inst_tag_74412"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_74412" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74412_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74412_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74412_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod171.html#inst_tag_13767" >Switch15_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93379" id="tag_urg_inst_93379">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247981" id="tag_urg_inst_247981">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34034" id="tag_urg_inst_34034">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34033" id="tag_urg_inst_34033">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77576" id="tag_urg_inst_77576">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77577" id="tag_urg_inst_77577">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74415'>
<hr>
<a name="inst_tag_74415"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_74415" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74415_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74415_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74415_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 20.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1685.html#inst_tag_192551" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93391" id="tag_urg_inst_93391">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247987" id="tag_urg_inst_247987">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34058" id="tag_urg_inst_34058">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34057" id="tag_urg_inst_34057">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77594" id="tag_urg_inst_77594">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77595" id="tag_urg_inst_77595">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74416'>
<hr>
<a name="inst_tag_74416"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_74416" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74416_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74416_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74416_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 20.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1685.html#inst_tag_192551" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93392" id="tag_urg_inst_93392">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247988" id="tag_urg_inst_247988">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34060" id="tag_urg_inst_34060">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34059" id="tag_urg_inst_34059">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77596" id="tag_urg_inst_77596">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77597" id="tag_urg_inst_77597">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74417'>
<hr>
<a name="inst_tag_74417"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_74417" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74417_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74417_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74417_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 20.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1685.html#inst_tag_192551" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93393" id="tag_urg_inst_93393">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247989" id="tag_urg_inst_247989">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34062" id="tag_urg_inst_34062">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34061" id="tag_urg_inst_34061">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77598" id="tag_urg_inst_77598">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77599" id="tag_urg_inst_77599">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74418'>
<hr>
<a name="inst_tag_74418"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_74418" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74418_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74418_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74418_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 20.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1685.html#inst_tag_192551" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93394" id="tag_urg_inst_93394">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247990" id="tag_urg_inst_247990">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34064" id="tag_urg_inst_34064">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34063" id="tag_urg_inst_34063">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77600" id="tag_urg_inst_77600">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77601" id="tag_urg_inst_77601">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74419'>
<hr>
<a name="inst_tag_74419"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_74419" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74419_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74419_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74419_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 20.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1685.html#inst_tag_192551" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93395" id="tag_urg_inst_93395">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247991" id="tag_urg_inst_247991">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34066" id="tag_urg_inst_34066">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34065" id="tag_urg_inst_34065">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77602" id="tag_urg_inst_77602">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77603" id="tag_urg_inst_77603">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74420'>
<hr>
<a name="inst_tag_74420"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_74420" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74420_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74420_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74420_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod55.html#inst_tag_2601" >Switch14Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93398" id="tag_urg_inst_93398">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247993" id="tag_urg_inst_247993">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34072" id="tag_urg_inst_34072">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34071" id="tag_urg_inst_34071">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77607" id="tag_urg_inst_77607">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77608" id="tag_urg_inst_77608">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74421'>
<hr>
<a name="inst_tag_74421"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_74421" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74421_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74421_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74421_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 24.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 24.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_8742" >Switch13Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93400" id="tag_urg_inst_93400">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247994" id="tag_urg_inst_247994">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34076" id="tag_urg_inst_34076">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34075" id="tag_urg_inst_34075">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77610" id="tag_urg_inst_77610">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77611" id="tag_urg_inst_77611">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74423'>
<hr>
<a name="inst_tag_74423"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_74423" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.94</td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74423_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod836.html#inst_tag_74423_Toggle" >  5.08</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74423_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.48</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  4.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod831.html#inst_tag_74404" >Link_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93404" id="tag_urg_inst_93404">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247996" id="tag_urg_inst_247996">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34084" id="tag_urg_inst_34084">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34083" id="tag_urg_inst_34083">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77616" id="tag_urg_inst_77616">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77617" id="tag_urg_inst_77617">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74424'>
<hr>
<a name="inst_tag_74424"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_74424" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.27</td>
<td class="s9 cl rt"><a href="mod836.html#inst_tag_74424_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod836.html#inst_tag_74424_Toggle" > 61.18</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod836.html#inst_tag_74424_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.99</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.32</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 19.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1060.html#inst_tag_84784" >Switch1Resp002_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93411" id="tag_urg_inst_93411">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247997" id="tag_urg_inst_247997">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34098" id="tag_urg_inst_34098">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34097" id="tag_urg_inst_34097">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77624" id="tag_urg_inst_77624">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77625" id="tag_urg_inst_77625">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_74409'>
<hr>
<a name="inst_tag_74409"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy28.html#tag_urg_inst_74409" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.42</td>
<td class="s9 cl rt"><a href="mod836.html#inst_tag_74409_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod836.html#inst_tag_74409_Toggle" > 76.63</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod836.html#inst_tag_74409_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.83</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.70</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 74.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod579.html#inst_tag_39475" >fpga_axi_m1_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1135.html#inst_tag_93371" id="tag_urg_inst_93371">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2133.html#inst_tag_247977" id="tag_urg_inst_247977">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34018" id="tag_urg_inst_34018">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod510.html#inst_tag_34017" id="tag_urg_inst_34017">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77564" id="tag_urg_inst_77564">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_77565" id="tag_urg_inst_77565">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod836.html" >rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       1/1          			3'b101  : RdData_0 = RegData_5 ;
9381       1/1          			3'b100  : RdData_0 = RegData_4 ;
9382       1/1          			3'b011  : RdData_0 = RegData_3 ;
9383       1/1          			3'b010  : RdData_0 = RegData_2 ;
9384       1/1          			3'b001  : RdData_0 = RegData_1 ;
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod836.html" >rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">391</td>
<td class="rt">79.47 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">199</td>
<td class="rt">80.89 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">192</td>
<td class="rt">78.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">391</td>
<td class="rt">79.47 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">199</td>
<td class="rt">80.89 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">192</td>
<td class="rt">78.05 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[78:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[85:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod836.html" >rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74413'>
<a name="inst_tag_74413_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74413" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74413_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74413" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74413_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74413" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74414'>
<a name="inst_tag_74414_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74414" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74414_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74414" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74414_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74414" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74422'>
<a name="inst_tag_74422_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74422" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74422_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74422" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74422_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74422" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74410'>
<a name="inst_tag_74410_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74410" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74410_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74410" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74410_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74410" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74411'>
<a name="inst_tag_74411_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74411" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74411_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74411" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74411_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74411" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74412'>
<a name="inst_tag_74412_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74412" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74412_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74412" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74412_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74412" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74415'>
<a name="inst_tag_74415_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74415" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74415_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74415" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74415_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74415" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74416'>
<a name="inst_tag_74416_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74416" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74416_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74416" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74416_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74416" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74417'>
<a name="inst_tag_74417_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74417" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74417_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74417" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74417_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74417" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74418'>
<a name="inst_tag_74418_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74418" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74418_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74418" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74418_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74418" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74419'>
<a name="inst_tag_74419_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74419" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74419_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74419" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74419_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74419" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74420'>
<a name="inst_tag_74420_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74420" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74420_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74420" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74420_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74420" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74421'>
<a name="inst_tag_74421_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74421" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74421_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74421" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74421_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74421" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74423'>
<a name="inst_tag_74423_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74423" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74423_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74423" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">25</td>
<td class="rt">5.08  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">20</td>
<td class="rt">8.13  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">25</td>
<td class="rt">5.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">20</td>
<td class="rt">8.13  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[93:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74423_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74423" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74424'>
<a name="inst_tag_74424_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74424" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       1/1          			3'b101  : RdData_0 = RegData_5 ;
9381       1/1          			3'b100  : RdData_0 = RegData_4 ;
9382       1/1          			3'b011  : RdData_0 = RegData_3 ;
9383       1/1          			3'b010  : RdData_0 = RegData_2 ;
9384       1/1          			3'b001  : RdData_0 = RegData_1 ;
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74424_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74424" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">301</td>
<td class="rt">61.18 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">154</td>
<td class="rt">62.60 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">147</td>
<td class="rt">59.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">301</td>
<td class="rt">61.18 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">154</td>
<td class="rt">62.60 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">147</td>
<td class="rt">59.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[78:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[78:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74424_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74424" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_74409'>
<a name="inst_tag_74409_Line"></a>
<b>Line Coverage for Instance : <a href="mod836.html#inst_tag_74409" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       1/1          			3'b101  : RdData_0 = RegData_5 ;
9381       1/1          			3'b100  : RdData_0 = RegData_4 ;
9382       1/1          			3'b011  : RdData_0 = RegData_3 ;
9383       1/1          			3'b010  : RdData_0 = RegData_2 ;
9384       1/1          			3'b001  : RdData_0 = RegData_1 ;
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_74409_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod836.html#inst_tag_74409" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">12</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">377</td>
<td class="rt">76.63 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">193</td>
<td class="rt">78.46 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">184</td>
<td class="rt">74.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">12</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">377</td>
<td class="rt">76.63 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">193</td>
<td class="rt">78.46 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">184</td>
<td class="rt">74.80 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[81:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[85:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_74409_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod836.html#inst_tag_74409" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_74409">
    <li>
      <a href="#inst_tag_74409_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74409_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74409_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74410">
    <li>
      <a href="#inst_tag_74410_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74410_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74410_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74411">
    <li>
      <a href="#inst_tag_74411_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74411_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74411_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74412">
    <li>
      <a href="#inst_tag_74412_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74412_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74412_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74413">
    <li>
      <a href="#inst_tag_74413_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74413_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74413_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74414">
    <li>
      <a href="#inst_tag_74414_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74414_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74414_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74415">
    <li>
      <a href="#inst_tag_74415_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74415_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74415_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74416">
    <li>
      <a href="#inst_tag_74416_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74416_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74416_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74417">
    <li>
      <a href="#inst_tag_74417_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74417_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74417_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74418">
    <li>
      <a href="#inst_tag_74418_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74418_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74418_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74419">
    <li>
      <a href="#inst_tag_74419_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74419_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74419_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74420">
    <li>
      <a href="#inst_tag_74420_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74420_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74420_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74421">
    <li>
      <a href="#inst_tag_74421_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74421_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74421_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74422">
    <li>
      <a href="#inst_tag_74422_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74422_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74422_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74423">
    <li>
      <a href="#inst_tag_74423_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74423_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74423_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_74424">
    <li>
      <a href="#inst_tag_74424_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_74424_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_74424_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
