{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677724531721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677724531721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  1 20:35:31 2023 " "Processing started: Wed Mar  1 20:35:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677724531721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1677724531721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 1bitadder -c 1bitadder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 1bitadder -c 1bitadder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1677724531721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1677724532070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1677724532070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitadder-struct " "Found design unit 1: bitadder-struct" {  } { { "bitadder.vhd" "" { Text "D:/1bitadder/bitadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677724539534 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitadder " "Found entity 1: bitadder" {  } { { "bitadder.vhd" "" { Text "D:/1bitadder/bitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677724539534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677724539534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-synth " "Found design unit 1: xor_gate-synth" {  } { { "xor_gate.vhd" "" { Text "D:/1bitadder/xor_gate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677724539535 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.vhd" "" { Text "D:/1bitadder/xor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677724539535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677724539535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-synth " "Found design unit 1: and_gate-synth" {  } { { "and_gate.vhd" "" { Text "D:/1bitadder/and_gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677724539537 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.vhd" "" { Text "D:/1bitadder/and_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677724539537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677724539537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_gate-synth " "Found design unit 1: or_gate-synth" {  } { { "or_gate.vhd" "" { Text "D:/1bitadder/or_gate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677724539538 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.vhd" "" { Text "D:/1bitadder/or_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677724539538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677724539538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_4bit-struct " "Found design unit 1: full_adder_4bit-struct" {  } { { "full_adder_4bit.vhd" "" { Text "D:/1bitadder/full_adder_4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677724539540 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Found entity 1: full_adder_4bit" {  } { { "full_adder_4bit.vhd" "" { Text "D:/1bitadder/full_adder_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677724539540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677724539540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_1-sim " "Found design unit 1: testbench_1-sim" {  } { { "testbench_1.vhd" "" { Text "D:/1bitadder/testbench_1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677724539541 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_1 " "Found entity 1: testbench_1" {  } { { "testbench_1.vhd" "" { Text "D:/1bitadder/testbench_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677724539541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677724539541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_adder_4bit " "Elaborating entity \"full_adder_4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1677724539571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitadder bitadder:fa0 " "Elaborating entity \"bitadder\" for hierarchy \"bitadder:fa0\"" {  } { { "full_adder_4bit.vhd" "fa0" { Text "D:/1bitadder/full_adder_4bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677724539573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate bitadder:fa0\|xor_gate:xor1 " "Elaborating entity \"xor_gate\" for hierarchy \"bitadder:fa0\|xor_gate:xor1\"" {  } { { "bitadder.vhd" "xor1" { Text "D:/1bitadder/bitadder.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677724539573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate bitadder:fa0\|and_gate:and1 " "Elaborating entity \"and_gate\" for hierarchy \"bitadder:fa0\|and_gate:and1\"" {  } { { "bitadder.vhd" "and1" { Text "D:/1bitadder/bitadder.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677724539574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate bitadder:fa0\|or_gate:or1 " "Elaborating entity \"or_gate\" for hierarchy \"bitadder:fa0\|or_gate:or1\"" {  } { { "bitadder.vhd" "or1" { Text "D:/1bitadder/bitadder.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677724539576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677724539743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  1 20:35:39 2023 " "Processing ended: Wed Mar  1 20:35:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677724539743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677724539743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677724539743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1677724539743 ""}
