/* Generated automatically by the program `genoutput'
   from the machine description file `md'.  */

#define IN_TARGET_CODE 1
#include "config.h"
#include "system.h"
#include "coretypes.h"
#include "backend.h"
#include "predict.h"
#include "tree.h"
#include "rtl.h"
#include "flags.h"
#include "alias.h"
#include "varasm.h"
#include "stor-layout.h"
#include "calls.h"
#include "insn-config.h"
#include "expmed.h"
#include "dojump.h"
#include "explow.h"
#include "memmodel.h"
#include "emit-rtl.h"
#include "stmt.h"
#include "expr.h"
#include "insn-codes.h"
#include "tm_p.h"
#include "regs.h"
#include "conditions.h"
#include "insn-attr.h"

#include "recog.h"

#include "diagnostic-core.h"
#include "output.h"
#include "target.h"
#include "tm-constrs.h"

static const char * const output_1[] = {
  "adcs%?\t%0, %0, %2",
  "adcs%?\t%0, %1, %2",
};

static const char * const output_2[] = {
  "adcs%?\t%0, %1, %2",
  "sbcs%?\t%0, %1, #%B2",
};

static const char * const output_4[] = {
  "adcs%?\t%0, %0, %2",
  "adcs%?\t%0, %1, %2",
};

static const char * const output_5[] = {
  "adcs%?\t%0, %1, %2",
  "sbcs%?\t%0, %1, #%B2",
};

static const char * const output_7[] = {
  "add%?\t%0, %0, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %2, %1",
  "add%?\t%0, %1, %2",
  "addw%?\t%0, %1, %2",
  "addw%?\t%0, %1, %2",
  "sub%?\t%0, %1, #%n2",
  "sub%?\t%0, %1, #%n2",
  "sub%?\t%0, %1, #%n2",
  "subw%?\t%0, %1, #%n2",
  "subw%?\t%0, %1, #%n2",
  "#",
};

static const char * const output_11[] = {
  "adds%?\t%0, %1, %2",
  "adds%?\t%0, %0, %2",
  "subs%?\t%0, %1, #%n2",
  "subs%?\t%0, %0, #%n2",
  "adds%?\t%0, %1, %2",
  "subs%?\t%0, %1, #%n2",
};

static const char * const output_12[] = {
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
};

static const char * const output_13[] = {
  "adds%?\t%0, %1, %2",
  "subs%?\t%0, %1, #%n2",
  "adds%?\t%0, %1, %2",
};

static const char * const output_14[] = {
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
};

static const char *
output_16 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1165 "../../gcc/config/arm/arm.md"
{
  /* For 0 and INT_MIN it is essential that we use subs, as adds will result
     in different condition codes (like cmn rather than like cmp), so that
     alternative comes first.  Both alternatives can match for any 0x??000000
     where except for 0 and INT_MIN it doesn't matter what we choose, and also
     for -1 and 1 with TARGET_THUMB2, in that case prefer instruction with #1
     as it is shorter.  */
  if (which_alternative == 0 && operands[3] != const1_rtx)
    return "subs%?\t%0, %1, #%n3";
  else
    return "adds%?\t%0, %1, %3";
}
}

static const char * const output_17[] = {
  "adds%?\t%0, %1, %2",
  "adds%?\t%0, %0, %2",
  "subs%?\t%0, %1, #%n2",
  "subs%?\t%0, %0, #%n2",
  "adds%?\t%0, %1, %2",
  "subs%?\t%0, %1, #%n2",
};

static const char * const output_18[] = {
  "adds%?\t%0, %1, %2",
  "adds%?\t%0, %0, %2",
  "subs%?\t%0, %1, #%n2",
  "subs%?\t%0, %0, #%n2",
  "adds%?\t%0, %1, %2",
  "subs%?\t%0, %1, #%n2",
};

static const char * const output_19[] = {
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
};

static const char * const output_20[] = {
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
};

static const char * const output_21[] = {
  "adc%?\t%0, %1, %2",
  "adc%?\t%0, %1, %2",
  "sbc%?\t%0, %1, #%B2",
};

static const char * const output_23[] = {
  "adc%?\t%0, %1, %2",
  "adc%?\t%0, %1, %2",
  "sbc%?\t%0, %1, #%B2",
};

static const char * const output_29[] = {
  "sbc%?\t%0, %1, %2",
  "rsc%?\t%0, %2, %1",
  "sbc%?\t%0, %2, %2, lsl #1",
};

static const char * const output_31[] = {
  "sbc%?\t%0, %2, %1",
  "rsc%?\t%0, %1, %2",
};

static const char * const output_35[] = {
  "sbcs\t%0, %1, %2",
  "adcs\t%0, %1, #%B2",
};

static const char * const output_36[] = {
  "sbcs\t%0, %1, %2",
  "adcs\t%0, %1, #%B2",
};

static const char * const output_45[] = {
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %2",
  "sub%?\t%0, %1, %2",
  "rsb%?\t%0, %2, %1",
  "rsb%?\t%0, %2, %1",
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %1, %2",
  "#",
};

static const char * const output_46[] = {
  "subs%?\t%0, %1, %2",
  "subs%?\t%0, %1, %2",
  "rsbs%?\t%0, %2, %1",
};

static const char * const output_47[] = {
  "subs%?\t%0, %1, %2",
  "subs%?\t%0, %1, %2",
  "rsbs%?\t%0, %2, %1",
};

static const char * const output_53[] = {
  "sbcs%?\t%0, %1, %2",
  "adcs%?\t%0, %1, #%B2",
};

static const char * const output_55[] = {
  "sbcs%?\t%0, %1, %2",
  "adcs%?\t%0, %1, #%B2",
};

static const char * const output_90[] = {
  "and%?\t%0, %1, %2",
  "and%?\t%0, %1, %2",
  "bic%?\t%0, %1, #%B2",
  "and%?\t%0, %1, %2",
  "#",
};

static const char * const output_91[] = {
  "ands%?\t%0, %1, %2",
  "bics%?\t%0, %1, #%B2",
  "ands%?\t%0, %1, %2",
};

static const char * const output_92[] = {
  "tst%?\t%0, %1",
  "bics%?\t%2, %0, #%B1",
  "tst%?\t%0, %1",
};

static const char *
output_93 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3076 "../../gcc/config/arm/arm.md"

  operands[1] = GEN_INT (((1 << INTVAL (operands[1])) - 1)
			 << INTVAL (operands[2]));
  output_asm_insn ("tst%?\t%0, %1", operands);
  return "";
  
}

static const char * const output_106[] = {
  "orr%?\t%0, %1, %2",
  "orr%?\t%0, %1, %2",
  "orn%?\t%0, %1, #%B2",
  "orr%?\t%0, %1, %2",
  "#",
};

static const char * const output_109[] = {
  "eor%?\t%0, %1, %2",
  "eor%?\t%0, %1, %2",
  "eor%?\t%0, %1, %2",
  "#",
};

static const char *
output_120 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4125 "../../gcc/config/arm/arm.md"

  operands[3] = gen_rtx_fmt_ee (minmax_code (operands[3]), SImode,
				operands[1], operands[2]);
  output_asm_insn ("cmp\t%1, %2", operands);
  if (TARGET_THUMB2)
    output_asm_insn ("ite\t%d3", operands);
  output_asm_insn ("str%d3\t%1, %0", operands);
  output_asm_insn ("str%D3\t%2, %0", operands);
  return "";
  
}

static const char *
output_121 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4154 "../../gcc/config/arm/arm.md"

  {
    enum rtx_code code = GET_CODE (operands[4]);
    bool need_else;

    if (which_alternative != 0 || operands[3] != const0_rtx
        || (code != PLUS && code != IOR && code != XOR))
      need_else = true;
    else
      need_else = false;

    operands[5] = gen_rtx_fmt_ee (minmax_code (operands[5]), SImode,
				  operands[2], operands[3]);
    output_asm_insn ("cmp\t%2, %3", operands);
    if (TARGET_THUMB2)
      {
	if (need_else)
	  output_asm_insn ("ite\t%d5", operands);
	else
	  output_asm_insn ("it\t%d5", operands);
      }
    output_asm_insn ("%i4%d5\t%0, %1, %2", operands);
    if (need_else)
      output_asm_insn ("%i4%D5\t%0, %1, %3", operands);
    return "";
  }
}

static const char *
output_129 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4376 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[1], operands[2],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_130 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4376 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[1], operands[2],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_131 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4376 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[2], operands[1],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_132 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4376 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[2], operands[1],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_133 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4402 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[1], operands[2],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %4%S3";
  else
    return "usat%?\t%0, %1, %4%S3";
}
}

static const char *
output_134 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4402 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[2], operands[1],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %4%S3";
  else
    return "usat%?\t%0, %1, %4%S3";
}
}

static const char *
output_147 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4651 "../../gcc/config/arm/arm.md"
 return arm_output_shift(operands, 0);
}

static const char *
output_148 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4669 "../../gcc/config/arm/arm.md"
 return arm_output_shift(operands, 1);
}

static const char *
output_149 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4683 "../../gcc/config/arm/arm.md"
 return arm_output_shift(operands, 1);
}

static const char *
output_153 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4903 "../../gcc/config/arm/arm.md"

  return output_move_double (operands, true, NULL);
  
}

static const char * const output_154[] = {
  "ldr\t%0, %1\t@ unaligned",
  "ldr%?\t%0, %1\t@ unaligned",
  "ldr%?\t%0, %1\t@ unaligned",
};

static const char * const output_156[] = {
  "ldrh\t%0, %1\t@ unaligned",
  "ldrh%?\t%0, %1\t@ unaligned",
  "ldrh%?\t%0, %1\t@ unaligned",
};

static const char *
output_157 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4959 "../../gcc/config/arm/arm.md"

  return output_move_double (operands, true, NULL);
  
}

static const char * const output_158[] = {
  "str\t%1, %0\t@ unaligned",
  "str%?\t%1, %0\t@ unaligned",
  "str%?\t%1, %0\t@ unaligned",
};

static const char * const output_159[] = {
  "strh\t%1, %0\t@ unaligned",
  "strh%?\t%1, %0\t@ unaligned",
  "strh%?\t%1, %0\t@ unaligned",
};

static const char * const output_162[] = {
  "sdiv%?\t%0, %1, %2",
  "sdiv\t%0, %1, %2",
};

static const char * const output_163[] = {
  "udiv%?\t%0, %1, %2",
  "udiv\t%0, %1, %2",
};

static const char * const output_165[] = {
  "negs\t%0, %1",
  "rsbs\t%0, %1, #0",
};

static const char * const output_166[] = {
  "rsc\t%0, %1, #0",
  "sbc\t%0, %1, %1, lsl #1",
};

static const char * const output_172[] = {
  "#",
  "ldrh%?\t%0, %1",
};

static const char * const output_173[] = {
  "uxth%?\t%0, %1",
  "ldrh%?\t%0, %1",
};

static const char * const output_175[] = {
  "#",
  "ldrb%?\t%0, %1\t%@ zero_extendqisi2",
};

static const char * const output_176[] = {
  "uxtb%?\t%0, %1",
  "ldrb%?\t%0, %1\t%@ zero_extendqisi2",
};

static const char * const output_179[] = {
  "#",
  "ldrsh%?\t%0, %1",
};

static const char * const output_180[] = {
  "sxth%?\t%0, %1",
  "ldrsh%?\t%0, %1",
};

static const char * const output_183[] = {
  "#",
  "ldrsb%?\t%0, %1",
};

static const char * const output_184[] = {
  "sxtb%?\t%0, %1",
  "ldrsb%?\t%0, %1",
};

static const char *
output_251 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6248 "../../gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "#";
    case 3:
      /* Cannot load it directly, split to load it via MOV / MOVT.  */
      if (!MEM_P (operands[1]) && arm_disable_literal_pool)
	return "#";
      /* Fall through.  */
    default:
      return output_move_double (operands, true, NULL);
    }
  
}

static const char * const output_252[] = {
  "movt%?\t%0, #:upper16:%c2",
  "movt\t%0, #:upper16:%c2",
};

static const char * const output_253[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "movw%?\t%0, %1",
  "ldr%?\t%0, %1",
  "str%?\t%1, %0",
};

static const char *
output_257 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6637 "../../gcc/config/arm/arm.md"

  (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				     INTVAL (operands[2]));
  return "add\t%0, %|pc";
  
}

static const char *
output_258 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6653 "../../gcc/config/arm/arm.md"

    (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				       INTVAL (operands[2]));
    return "add%?\t%0, %|pc, %1";
  
}

static const char *
output_259 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6669 "../../gcc/config/arm/arm.md"

    (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				       INTVAL (operands[2]));
    return "ldr%?\t%0, [%|pc, %1]\t\t@ tls_load_dot_plus_eight";
  
}

static const char * const output_260[] = {
  "cmp%?\t%0, #0",
  "cmp%?\t%0, #0",
  "subs%?\t%0, %1, #0",
  "subs%?\t%0, %1, #0",
  "subs%?\t%0, %1, #0",
};

static const char * const output_261[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mvn%?\t%0, #%B1\t%@ movhi",
  "movw%?\t%0, %L1\t%@ movhi",
  "strh%?\t%1, %0\t%@ movhi",
  "ldrh%?\t%0, %1\t%@ movhi",
};

static const char * const output_262[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mov%?\t%0, %1\t%@ movhi",
  "mvn%?\t%0, #%B1\t%@ movhi",
};

static const char * const output_263[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "ldrb%?\t%0, %1",
  "strb%?\t%1, %0",
  "ldrb%?\t%0, %1",
  "strb%?\t%1, %0",
};

static const char *
output_264 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7305 "../../gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:	/* ARM register from memory */
      return "ldrh%?\t%0, %1\t%@ __fp16";
    case 1:	/* memory from ARM register */
      return "strh%?\t%1, %0\t%@ __fp16";
    case 2:	/* ARM register from ARM register */
      return "mov%?\t%0, %1\t%@ __fp16";
    case 3:	/* ARM register from constant */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw%?\t%0, %1", ops);
	else
	  output_asm_insn ("mov%?\t%0, %2\n\torr%?\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_265 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7305 "../../gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:	/* ARM register from memory */
      return "ldrh%?\t%0, %1\t%@ __bf16";
    case 1:	/* memory from ARM register */
      return "strh%?\t%1, %0\t%@ __bf16";
    case 2:	/* ARM register from ARM register */
      return "mov%?\t%0, %1\t%@ __bf16";
    case 3:	/* ARM register from constant */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       BFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw%?\t%0, %1", ops);
	else
	  output_asm_insn ("mov%?\t%0, %2\n\torr%?\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_266 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7403 "../../gcc/config/arm/arm.md"
{
  switch (which_alternative)
    {
    case 0: return "mov%?\t%0, %1";
    case 1:
      /* Cannot load it directly, split to load it via MOV / MOVT.  */
      if (!MEM_P (operands[1]) && arm_disable_literal_pool)
	return "#";
      return "ldr%?\t%0, %1\t%@ float";
    case 2: return "str%?\t%1, %0\t%@ float";
    default: gcc_unreachable ();
    }
}
}

static const char *
output_267 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7527 "../../gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "#";
    case 3:
      /* Cannot load it directly, split to load it via MOV / MOVT.  */
      if (!MEM_P (operands[1]) && arm_disable_literal_pool)
	return "#";
      /* Fall through.  */
    default:
      return output_move_double (operands, true, NULL);
    }
  
}

static const char * const output_268[] = {
  "cmp%?\t%0, %1",
  "cmp%?\t%0, %1",
  "cmp%?\t%0, %1",
  "cmp%?\t%0, %1",
  "cmn%?\t%0, #%n1",
};

static const char *
output_273 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7872 "../../gcc/config/arm/arm.md"
{
    if (arm_ccfsm_state == 1 || arm_ccfsm_state == 2)
    {
      arm_ccfsm_state += 2;
      return "";
    }
    switch (get_attr_length (insn))
      {
	case 2: /* Thumb2 16-bit b{cond}.  */
	case 4: /* Thumb2 32-bit b{cond} or A32 b{cond}.  */
	  return "b%d1\t%l0";
	  break;

	/* Thumb2 b{cond} out of range.  Use 16-bit b{cond} and
	   unconditional branch b.  */
	default: return arm_gen_far_branch (operands, 0, "Lbcond", "b%D1\t");
      }
  }
}

static const char *
output_274 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7925 "../../gcc/config/arm/arm.md"
{
    if (arm_ccfsm_state == 1 || arm_ccfsm_state == 2)
    {
      arm_ccfsm_state += 2;
      return "";
    }
    switch (get_attr_length (insn))
      {
	case 2: /* Thumb2 16-bit b{cond}.  */
	case 4: /* Thumb2 32-bit b{cond} or A32 b{cond}.  */
	  return "b%D1\t%l0";
	  break;

	/* Thumb2 b{cond} out of range.  Use 16-bit b{cond} and
	   unconditional branch b.  */
	default: return arm_gen_far_branch (operands, 0, "Lbcond", "b%d1\t");
      }
  }
}

static const char *
output_279 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8341 "../../gcc/config/arm/arm.md"

  {
    enum arm_cond_code code = maybe_get_arm_condition_code (operands[1]);
    switch (code)
      {
      case ARM_GE:
      case ARM_GT:
      case ARM_EQ:
      case ARM_VS:
        return "vsel%d1.f32\t%0, %3, %4";
      case ARM_LT:
      case ARM_LE:
      case ARM_NE:
      case ARM_VC:
        return "vsel%D1.f32\t%0, %4, %3";
      default:
        gcc_unreachable ();
      }
    return "";
  }
}

static const char *
output_280 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8341 "../../gcc/config/arm/arm.md"

  {
    enum arm_cond_code code = maybe_get_arm_condition_code (operands[1]);
    switch (code)
      {
      case ARM_GE:
      case ARM_GT:
      case ARM_EQ:
      case ARM_VS:
        return "vsel%d1.f64\t%P0, %P3, %P4";
      case ARM_LT:
      case ARM_LE:
      case ARM_NE:
      case ARM_VC:
        return "vsel%D1.f64\t%P0, %P4, %P3";
      default:
        gcc_unreachable ();
      }
    return "";
  }
}

static const char *
output_281 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8372 "../../gcc/config/arm/arm.md"

  {
    enum arm_cond_code code = maybe_get_arm_condition_code (operands[1]);
    switch (code)
      {
      case ARM_GE:
      case ARM_GT:
      case ARM_EQ:
      case ARM_VS:
	return "vsel%d1.f16\t%0, %3, %4";
      case ARM_LT:
      case ARM_LE:
      case ARM_NE:
      case ARM_VC:
	return "vsel%D1.f16\t%0, %4, %3";
      default:
	gcc_unreachable ();
      }
    return "";
  }
}

static const char * const output_282[] = {
  "mov%D3\t%0, %2",
  "mvn%D3\t%0, #%B2",
  "mov%d3\t%0, %1",
  "mvn%d3\t%0, #%B1",
  "#",
  "#",
  "#",
  "#",
};

static const char * const output_283[] = {
  "mov%D3\t%0, %2",
  "mov%d3\t%0, %1",
};

static const char *
output_284 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8489 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 1 || arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return "b%?\t%l0";
  }
  
}

static const char * const output_285[] = {
  "mov\t%0, %1",
  "ldr\t%0, %1",
};

static const char *
output_287 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8622 "../../gcc/config/arm/arm.md"

  return output_call (operands);
  
}

static const char *
output_289 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8735 "../../gcc/config/arm/arm.md"

  return output_call (&operands[1]);
  
}

static const char *
output_290 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8754 "../../gcc/config/arm/arm.md"

  {
   rtx op = operands[0];

   /* Switch mode now when possible.  */
   if (SYMBOL_REF_DECL (op) && !TREE_PUBLIC (SYMBOL_REF_DECL (op))
	&& arm_arch5t && arm_change_mode_p (SYMBOL_REF_DECL (op)))
      return NEED_PLT_RELOC ? "blx%?\t%a0(PLT)" : "blx%?\t(%a0)";

    return NEED_PLT_RELOC ? "bl%?\t%a0(PLT)" : "bl%?\t%a0";
  }
}

static const char *
output_291 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8778 "../../gcc/config/arm/arm.md"

  {
   rtx op = operands[1];

   /* Switch mode now when possible.  */
   if (SYMBOL_REF_DECL (op) && !TREE_PUBLIC (SYMBOL_REF_DECL (op))
	&& arm_arch5t && arm_change_mode_p (SYMBOL_REF_DECL (op)))
      return NEED_PLT_RELOC ? "blx%?\t%a1(PLT)" : "blx%?\t(%a1)";

    return NEED_PLT_RELOC ? "bl%?\t%a1(PLT)" : "bl%?\t%a1";
  }
}

static const char *
output_292 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8864 "../../gcc/config/arm/arm.md"

  if (which_alternative == 1)
    return NEED_PLT_RELOC ? "b%?\t%a0(PLT)" : "b%?\t%a0";
  else
    {
      if (arm_arch5t || arm_arch4t)
	return "bx%?\t%0\t%@ indirect register sibling call";
      else
	return "mov%?\t%|pc, %0\t%@ indirect register sibling call";
    }
  
}

static const char *
output_293 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8885 "../../gcc/config/arm/arm.md"

  if (which_alternative == 1)
   return NEED_PLT_RELOC ? "b%?\t%a1(PLT)" : "b%?\t%a1";
  else
    {
      if (arm_arch5t || arm_arch4t)
	return "bx%?\t%1";
      else
	return "mov%?\t%|pc, %1\t@ indirect sibling call ";
    }
  
}

static const char *
output_294 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8920 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (const_true_rtx, true, false, false);
  }
}

static const char *
output_295 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8941 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (operands[0], true, false,
				      false);
  }
}

static const char *
output_296 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8941 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (operands[0], true, false,
				      true);
  }
}

static const char *
output_297 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8963 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (operands[0], true, true,
				      false);
  }
}

static const char *
output_298 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8963 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (operands[0], true, true,
				      true);
  }
}

static const char *
output_299 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8981 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (const_true_rtx, true, false, true);
  }
}

static const char *
output_303 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9171 "../../gcc/config/arm/arm.md"
{
  return output_probe_stack_range (operands[0], operands[2]);
}
}

static const char * const output_305[] = {
  "ldr\t%1, [%1]\n\tstr\t%1, %0\n\tmovs\t%1, #0",
  "ldr\t%1, [%1]\n\tstr\t%1, %0\n\tmov\t%1, #0",
};

static const char *
output_308 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9434 "../../gcc/config/arm/arm.md"

    if (flag_pic)
      return "cmp\t%0, %1\n\taddls\t%|pc, %|pc, %0, asl #2\n\tb\t%l3";
    return   "cmp\t%0, %1\n\tldrls\t%|pc, [%|pc, %0, asl #2]\n\tb\t%l3";
  
}

static const char *
output_312 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9499 "../../gcc/config/arm/arm.md"

  if (TARGET_ARM)
    return ".inst\t0xe7f000f0";
  else
    return ".inst\t0xdeff";
  
}

static const char * const output_329[] = {
  "orr%d1\t%0, %3, #1",
  "#",
};

static const char *
output_331 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9911 "../../gcc/config/arm/arm.md"

    if (GET_CODE (operands[3]) == NE)
      {
        if (which_alternative != 1)
	  output_asm_insn ("mov%D4\t%0, %2", operands);
        if (which_alternative != 0)
	  output_asm_insn ("mov%d4\t%0, %1", operands);
        return "";
      }
    if (which_alternative != 0)
      output_asm_insn ("mov%D4\t%0, %1", operands);
    if (which_alternative != 1)
      output_asm_insn ("mov%d4\t%0, %2", operands);
    return "";
  
}

static const char *
output_332 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9947 "../../gcc/config/arm/arm.md"

    if (GET_CODE (operands[4]) == LT && operands[3] == const0_rtx)
      return "%i5\t%0, %1, %2, lsr #31";

    output_asm_insn ("cmp\t%2, %3", operands);
    if (GET_CODE (operands[5]) == AND)
      output_asm_insn ("mov%D4\t%0, #0", operands);
    else if (GET_CODE (operands[5]) == MINUS)
      output_asm_insn ("rsb%D4\t%0, %1, #0", operands);
    else if (which_alternative != 0)
      output_asm_insn ("mov%D4\t%0, %1", operands);
    return "%i5%d4\t%0, %1, #1";
  
}

static const char *
output_333 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9973 "../../gcc/config/arm/arm.md"

    output_asm_insn ("cmp\t%2, %3", operands);
    if (which_alternative != 0)
      output_asm_insn ("mov%D4\t%0, %1", operands);
    return "sub%d4\t%0, %1, #1";
  
}

static const char *
output_334 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10001 "../../gcc/config/arm/arm.md"

  {
    static const char * const cmp1[NUM_OF_COND_CMP][2] =
    {
      {"cmp%d5\t%0, %1",
       "cmp%d4\t%2, %3"},
      {"cmn%d5\t%0, #%n1",
       "cmp%d4\t%2, %3"},
      {"cmp%d5\t%0, %1",
       "cmn%d4\t%2, #%n3"},
      {"cmn%d5\t%0, #%n1",
       "cmn%d4\t%2, #%n3"}
    };
    static const char * const cmp2[NUM_OF_COND_CMP][2] =
    {
      {"cmp\t%2, %3",
       "cmp\t%0, %1"},
      {"cmp\t%2, %3",
       "cmn\t%0, #%n1"},
      {"cmn\t%2, #%n3",
       "cmp\t%0, %1"},
      {"cmn\t%2, #%n3",
       "cmn\t%0, #%n1"}
    };
    static const char * const ite[2] =
    {
      "it\t%d5",
      "it\t%d4"
    };
    static const int cmp_idx[9] = {CMP_CMP, CMP_CMP, CMP_CMN,
                                   CMP_CMP, CMN_CMP, CMP_CMP,
                                   CMN_CMP, CMP_CMN, CMN_CMN};
    int swap =
      comparison_dominates_p (GET_CODE (operands[5]), GET_CODE (operands[4]));

    output_asm_insn (cmp2[cmp_idx[which_alternative]][swap], operands);
    if (TARGET_THUMB2) {
      output_asm_insn (ite[swap], operands);
    }
    output_asm_insn (cmp1[cmp_idx[which_alternative]][swap], operands);
    return "";
  }
}

static const char *
output_335 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10084 "../../gcc/config/arm/arm.md"

  {
    static const char * const cmp1[NUM_OF_COND_CMP][2] =
    {
      {"cmp\t%0, %1",
       "cmp\t%2, %3"},
      {"cmn\t%0, #%n1",
       "cmp\t%2, %3"},
      {"cmp\t%0, %1",
       "cmn\t%2, #%n3"},
      {"cmn\t%0, #%n1",
       "cmn\t%2, #%n3"}
    };
    static const char * const cmp2[NUM_OF_COND_CMP][2] =
    {
      {"cmp%d4\t%2, %3",
       "cmp%D5\t%0, %1"},
      {"cmp%d4\t%2, %3",
       "cmn%D5\t%0, #%n1"},
      {"cmn%d4\t%2, #%n3",
       "cmp%D5\t%0, %1"},
      {"cmn%d4\t%2, #%n3",
       "cmn%D5\t%0, #%n1"}
    };
    static const char * const ite[2] =
    {
      "it\t%d4",
      "it\t%D5"
    };
    static const int cmp_idx[9] = {CMP_CMP, CMP_CMP, CMP_CMN,
                                   CMP_CMP, CMN_CMP, CMP_CMP,
                                   CMN_CMP, CMP_CMN, CMN_CMN};
    int swap =
      comparison_dominates_p (GET_CODE (operands[5]),
			      reverse_condition (GET_CODE (operands[4])));

    output_asm_insn (cmp1[cmp_idx[which_alternative]][swap], operands);
    if (TARGET_THUMB2) {
      output_asm_insn (ite[swap], operands);
    }
    output_asm_insn (cmp2[cmp_idx[which_alternative]][swap], operands);
    return "";
  }
}

static const char *
output_336 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10167 "../../gcc/config/arm/arm.md"

  {
    static const char *const cmp1[NUM_OF_COND_CMP][2] =
    {
      {"cmp%d5\t%0, %1",
       "cmp%d4\t%2, %3"},
      {"cmn%d5\t%0, #%n1",
       "cmp%d4\t%2, %3"},
      {"cmp%d5\t%0, %1",
       "cmn%d4\t%2, #%n3"},
      {"cmn%d5\t%0, #%n1",
       "cmn%d4\t%2, #%n3"}
    };
    static const char *const cmp2[NUM_OF_COND_CMP][2] =
    {
      {"cmp\t%2, %3",
       "cmp\t%0, %1"},
      {"cmp\t%2, %3",
       "cmn\t%0, #%n1"},
      {"cmn\t%2, #%n3",
       "cmp\t%0, %1"},
      {"cmn\t%2, #%n3",
       "cmn\t%0, #%n1"}
    };
    static const char *const ite[2] =
    {
      "it\t%d5",
      "it\t%d4"
    };
    static const int cmp_idx[] = {CMP_CMP, CMP_CMP, CMP_CMN,
                                  CMP_CMP, CMN_CMP, CMP_CMP,
                                  CMP_CMP, CMN_CMP, CMP_CMN,
				  CMN_CMN};
    int swap =
      comparison_dominates_p (GET_CODE (operands[5]), GET_CODE (operands[4]));

    output_asm_insn (cmp2[cmp_idx[which_alternative]][swap], operands);
    if (TARGET_THUMB2) {
      output_asm_insn (ite[swap], operands);
    }
    output_asm_insn (cmp1[cmp_idx[which_alternative]][swap], operands);
    return "";
  }
}

static const char *
output_337 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10252 "../../gcc/config/arm/arm.md"

  {
    static const char *const cmp1[NUM_OF_COND_CMP][2] =
    {
      {"cmp\t%0, %1",
       "cmp\t%2, %3"},
      {"cmn\t%0, #%n1",
       "cmp\t%2, %3"},
      {"cmp\t%0, %1",
       "cmn\t%2, #%n3"},
      {"cmn\t%0, #%n1",
       "cmn\t%2, #%n3"}
    };
    static const char *const cmp2[NUM_OF_COND_CMP][2] =
    {
      {"cmp%D4\t%2, %3",
       "cmp%D5\t%0, %1"},
      {"cmp%D4\t%2, %3",
       "cmn%D5\t%0, #%n1"},
      {"cmn%D4\t%2, #%n3",
       "cmp%D5\t%0, %1"},
      {"cmn%D4\t%2, #%n3",
       "cmn%D5\t%0, #%n1"}
    };
    static const char *const ite[2] =
    {
      "it\t%D4",
      "it\t%D5"
    };
    static const int cmp_idx[] = {CMP_CMP, CMP_CMP, CMP_CMN,
                                  CMP_CMP, CMN_CMP, CMP_CMP,
				  CMP_CMP, CMN_CMP, CMP_CMN,
				  CMN_CMN};
    int swap =
      comparison_dominates_p (GET_CODE (operands[5]), GET_CODE (operands[4]));

    output_asm_insn (cmp1[cmp_idx[which_alternative]][swap], operands);
    if (TARGET_THUMB2) {
      output_asm_insn (ite[swap], operands);
    }
    output_asm_insn (cmp2[cmp_idx[which_alternative]][swap], operands);
    return "";
  }
  
}

static const char *
output_345 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10644 "../../gcc/config/arm/arm.md"

  if (GET_CODE (operands[5]) == LT
      && (operands[4] == const0_rtx))
    {
      if (which_alternative != 1 && REG_P (operands[1]))
	{
	  if (operands[2] == const0_rtx)
	    return "and\t%0, %1, %3, asr #31";
	  return "ands\t%0, %1, %3, asr #32\n\tmovcc\t%0, %2";
	}
      else if (which_alternative != 0 && REG_P (operands[2]))
	{
	  if (operands[1] == const0_rtx)
	    return "bic\t%0, %2, %3, asr #31";
	  return "bics\t%0, %2, %3, asr #32\n\tmovcs\t%0, %1";
	}
      /* The only case that falls through to here is when both ops 1 & 2
	 are constants.  */
    }

  if (GET_CODE (operands[5]) == GE
      && (operands[4] == const0_rtx))
    {
      if (which_alternative != 1 && REG_P (operands[1]))
	{
	  if (operands[2] == const0_rtx)
	    return "bic\t%0, %1, %3, asr #31";
	  return "bics\t%0, %1, %3, asr #32\n\tmovcs\t%0, %2";
	}
      else if (which_alternative != 0 && REG_P (operands[2]))
	{
	  if (operands[1] == const0_rtx)
	    return "and\t%0, %2, %3, asr #31";
	  return "ands\t%0, %2, %3, asr #32\n\tmovcc\t%0, %1";
	}
      /* The only case that falls through to here is when both ops 1 & 2
	 are constants.  */
    }
  if (CONST_INT_P (operands[4])
      && !const_ok_for_arm (INTVAL (operands[4])))
    output_asm_insn ("cmn\t%3, #%n4", operands);
  else
    output_asm_insn ("cmp\t%3, %4", operands);
  if (which_alternative != 0)
    output_asm_insn ("mov%d5\t%0, %1", operands);
  if (which_alternative != 1)
    output_asm_insn ("mov%D5\t%0, %2", operands);
  return "";
  
}

static const char * const output_347[] = {
  "add%d4\t%0, %2, %3",
  "sub%d4\t%0, %2, #%n3",
  "add%d4\t%0, %2, %3\n\tmov%D4\t%0, %1",
  "sub%d4\t%0, %2, #%n3\n\tmov%D4\t%0, %1",
};

static const char * const output_349[] = {
  "add%D4\t%0, %2, %3",
  "sub%D4\t%0, %2, #%n3",
  "add%D4\t%0, %2, %3\n\tmov%d4\t%0, %1",
  "sub%D4\t%0, %2, #%n3\n\tmov%d4\t%0, %1",
};

static const char *
output_352 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10833 "../../gcc/config/arm/arm.md"

  /* If we have an operation where (op x 0) is the identity operation and
     the conditional operator is LT or GE and we are comparing against zero and
     everything is in registers then we can do this in two instructions.  */
  if (operands[3] == const0_rtx
      && GET_CODE (operands[7]) != AND
      && REG_P (operands[5])
      && REG_P (operands[1])
      && REGNO (operands[1]) == REGNO (operands[4])
      && REGNO (operands[4]) != REGNO (operands[0]))
    {
      if (GET_CODE (operands[6]) == LT)
	return "and\t%0, %5, %2, asr #31\n\t%I7\t%0, %4, %0";
      else if (GET_CODE (operands[6]) == GE)
	return "bic\t%0, %5, %2, asr #31\n\t%I7\t%0, %4, %0";
    }
  if (CONST_INT_P (operands[3])
      && !const_ok_for_arm (INTVAL (operands[3])))
    output_asm_insn ("cmn\t%2, #%n3", operands);
  else
    output_asm_insn ("cmp\t%2, %3", operands);
  output_asm_insn ("%I7%d6\t%0, %4, %5", operands);
  if (which_alternative != 0)
    return "mov%D6\t%0, %1";
  return "";
  
}

static const char * const output_353[] = {
  "%I5%d4\t%0, %2, %3",
  "%I5%d4\t%0, %2, %3\n\tmov%D4\t%0, %1",
};

static const char *
output_354 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10898 "../../gcc/config/arm/arm.md"

  /* If we have an operation where (op x 0) is the identity operation and
     the conditional operator is LT or GE and we are comparing against zero and
     everything is in registers then we can do this in two instructions */
  if (operands[5] == const0_rtx
      && GET_CODE (operands[7]) != AND
      && REG_P (operands[3])
      && REG_P (operands[1])
      && REGNO (operands[1]) == REGNO (operands[2])
      && REGNO (operands[2]) != REGNO (operands[0]))
    {
      if (GET_CODE (operands[6]) == GE)
	return "and\t%0, %3, %4, asr #31\n\t%I7\t%0, %2, %0";
      else if (GET_CODE (operands[6]) == LT)
	return "bic\t%0, %3, %4, asr #31\n\t%I7\t%0, %2, %0";
    }

  if (CONST_INT_P (operands[5])
      && !const_ok_for_arm (INTVAL (operands[5])))
    output_asm_insn ("cmn\t%4, #%n5", operands);
  else
    output_asm_insn ("cmp\t%4, %5", operands);

  if (which_alternative != 0)
    output_asm_insn ("mov%d6\t%0, %1", operands);
  return "%I7%D6\t%0, %2, %3";
  
}

static const char * const output_355[] = {
  "%I5%D4\t%0, %2, %3",
  "%I5%D4\t%0, %2, %3\n\tmov%d4\t%0, %1",
};

static const char * const output_357[] = {
  "mvn%D4\t%0, %2",
  "mov%d4\t%0, %1\n\tmvn%D4\t%0, %2",
  "mvn%d4\t%0, #%B1\n\tmvn%D4\t%0, %2",
};

static const char * const output_359[] = {
  "mvn%d4\t%0, %2",
  "mov%D4\t%0, %1\n\tmvn%d4\t%0, %2",
  "mvn%D4\t%0, #%B1\n\tmvn%d4\t%0, %2",
};

static const char * const output_361[] = {
  "mov%d5\t%0, %2%S4",
  "mov%D5\t%0, %1\n\tmov%d5\t%0, %2%S4",
  "mvn%D5\t%0, #%B1\n\tmov%d5\t%0, %2%S4",
};

static const char * const output_363[] = {
  "mov%D5\t%0, %2%S4",
  "mov%d5\t%0, %1\n\tmov%D5\t%0, %2%S4",
  "mvn%d5\t%0, #%B1\n\tmov%D5\t%0, %2%S4",
};

static const char *
output_374 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11309 "../../gcc/config/arm/arm.md"

  {
    rtx ldm[3];
    rtx arith[4];
    rtx base_reg;
    HOST_WIDE_INT val1 = 0, val2 = 0;

    if (REGNO (operands[0]) > REGNO (operands[4]))
      {
	ldm[1] = operands[4];
	ldm[2] = operands[0];
      }
    else
      {
	ldm[1] = operands[0];
	ldm[2] = operands[4];
      }

    base_reg = XEXP (operands[2], 0);

    if (!REG_P (base_reg))
      {
	val1 = INTVAL (XEXP (base_reg, 1));
	base_reg = XEXP (base_reg, 0);
      }

    if (!REG_P (XEXP (operands[3], 0)))
      val2 = INTVAL (XEXP (XEXP (operands[3], 0), 1));

    arith[0] = operands[0];
    arith[3] = operands[1];

    if (val1 < val2)
      {
	arith[1] = ldm[1];
	arith[2] = ldm[2];
      }
    else
      {
	arith[1] = ldm[2];
	arith[2] = ldm[1];
      }

    ldm[0] = base_reg;
    if (val1 !=0 && val2 != 0)
      {
	rtx ops[3];

	if (val1 == 4 || val2 == 4)
	  /* Other val must be 8, since we know they are adjacent and neither
	     is zero.  */
	  output_asm_insn ("ldmib%?\t%0, {%1, %2}", ldm);
	else if (const_ok_for_arm (val1) || const_ok_for_arm (-val1))
	  {
	    ldm[0] = ops[0] = operands[4];
	    ops[1] = base_reg;
	    ops[2] = GEN_INT (val1);
	    output_add_immediate (ops);
	    if (val1 < val2)
	      output_asm_insn ("ldmia%?\t%0, {%1, %2}", ldm);
	    else
	      output_asm_insn ("ldmda%?\t%0, {%1, %2}", ldm);
	  }
	else
	  {
	    /* Offset is out of range for a single add, so use two ldr.  */
	    ops[0] = ldm[1];
	    ops[1] = base_reg;
	    ops[2] = GEN_INT (val1);
	    output_asm_insn ("ldr%?\t%0, [%1, %2]", ops);
	    ops[0] = ldm[2];
	    ops[2] = GEN_INT (val2);
	    output_asm_insn ("ldr%?\t%0, [%1, %2]", ops);
	  }
      }
    else if (val1 != 0)
      {
	if (val1 < val2)
	  output_asm_insn ("ldmda%?\t%0, {%1, %2}", ldm);
	else
	  output_asm_insn ("ldmia%?\t%0, {%1, %2}", ldm);
      }
    else
      {
	if (val1 < val2)
	  output_asm_insn ("ldmia%?\t%0, {%1, %2}", ldm);
	else
	  output_asm_insn ("ldmda%?\t%0, {%1, %2}", ldm);
      }
    output_asm_insn ("%I3%?\t%0, %1, %2", arith);
    return "";
  }
}

static const char * const output_375[] = {
  "mvn%D4\t%0, %2",
  "mov%d4\t%0, %1\n\tmvn%D4\t%0, %2",
};

static const char *
output_376 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11676 "../../gcc/config/arm/arm.md"

    operands[2] = GEN_INT (1 << INTVAL (operands[2]));
    output_asm_insn ("ands\t%0, %1, %2", operands);
    return "mvnne\t%0, #0";
  
}

static const char *
output_377 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11694 "../../gcc/config/arm/arm.md"

    operands[2] = GEN_INT (1 << INTVAL (operands[2]));
    output_asm_insn ("tst\t%1, %2", operands);
    output_asm_insn ("mvneq\t%0, #0", operands);
    return "movne\t%0, #0";
  
}

static const char *
output_378 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11717 "../../gcc/config/arm/arm.md"

  {
    int num_saves = XVECLEN (operands[2], 0);
     
    /* For the StrongARM at least it is faster to
       use STR to store only a single register.
       In Thumb mode always use push, and the assembler will pick
       something appropriate.  */
    if (num_saves == 1 && TARGET_ARM)
      output_asm_insn ("str%?\t%1, [%m0, #-4]!", operands);
    else
      {
	int i;
	char pattern[100];

	if (TARGET_32BIT)
	    strcpy (pattern, "push%?\t{%1");
	else
	    strcpy (pattern, "push\t{%1");

	for (i = 1; i < num_saves; i++)
	  {
	    strcat (pattern, ", %|");
	    strcat (pattern,
		    reg_names[REGNO (XEXP (XVECEXP (operands[2], 0, i), 0))]);
	  }

	strcat (pattern, "}");
	output_asm_insn (pattern, operands);
      }

    return "";
  }
}

static const char *
output_380 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11777 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/false,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/true);
    return "";
  }
  
}

static const char *
output_381 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11810 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/true,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/true);
    return "";
  }
  
}

static const char *
output_382 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11833 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/true,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/false);
    return "";
  }
  
}

static const char *
output_384 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11868 "../../gcc/config/arm/arm.md"

  {
    int num_regs = XVECLEN (operands[0], 0);
    char pattern[100];
    rtx op_list[2];
    strcpy (pattern, "vldm\t");
    strcat (pattern, reg_names[REGNO (SET_DEST (XVECEXP (operands[0], 0, 0)))]);
    strcat (pattern, "!, {");
    op_list[0] = XEXP (XVECEXP (operands[0], 0, 1), 0);
    strcat (pattern, "%P0");
    if ((num_regs - 1) > 1)
      {
        strcat (pattern, "-%P1");
        op_list [1] = XEXP (XVECEXP (operands[0], 0, num_regs - 1), 0);
      }

    strcat (pattern, "}");
    output_asm_insn (pattern, op_list);
    return "";
  }
  
}

static const char *
output_385 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11899 "../../gcc/config/arm/arm.md"

  assemble_align (32);
  return "";
  
}

static const char *
output_386 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11909 "../../gcc/config/arm/arm.md"

  assemble_align (64);
  return "";
  
}

static const char *
output_387 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11919 "../../gcc/config/arm/arm.md"

  making_const_table = FALSE;
  return "";
  
}

static const char *
output_388 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11929 "../../gcc/config/arm/arm.md"

  making_const_table = TRUE;
  assemble_integer (operands[0], 1, BITS_PER_WORD, 1);
  assemble_zeros (3);
  return "";
  
}

static const char *
output_389 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11942 "../../gcc/config/arm/arm.md"

  {
    rtx x = operands[0];
    making_const_table = TRUE;
    switch (GET_MODE_CLASS (GET_MODE (x)))
      {
      case MODE_FLOAT:
	arm_emit_fp16_const (x);
	break;
      default:
	assemble_integer (operands[0], 2, BITS_PER_WORD, 1);
	assemble_zeros (2);
	break;
      }
    return "";
  }
}

static const char *
output_390 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11965 "../../gcc/config/arm/arm.md"

  {
    rtx x = operands[0];
    making_const_table = TRUE;
    scalar_float_mode float_mode;
    if (is_a <scalar_float_mode> (GET_MODE (x), &float_mode))
      assemble_real (*CONST_DOUBLE_REAL_VALUE (x), float_mode, BITS_PER_WORD);
    else
      {
	/* XXX: Sometimes gcc does something really dumb and ends up with
	   a HIGH in a constant pool entry, usually because it's trying to
	   load into a VFP register.  We know this will always be used in
	   combination with a LO_SUM which ignores the high bits, so just
	   strip off the HIGH.  */
	if (GET_CODE (x) == HIGH)
	  x = XEXP (x, 0);
        assemble_integer (x, 4, BITS_PER_WORD, 1);
	mark_symbol_refs_as_used (x);
      }
    return "";
  }
}

static const char *
output_391 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11993 "../../gcc/config/arm/arm.md"

  {
    making_const_table = TRUE;
    scalar_float_mode float_mode;
    if (is_a <scalar_float_mode> (GET_MODE (operands[0]), &float_mode))
      assemble_real (*CONST_DOUBLE_REAL_VALUE (operands[0]),
		     float_mode, BITS_PER_WORD);
    else
      assemble_integer (operands[0], 8, BITS_PER_WORD, 1);
    return "";
  }
}

static const char *
output_392 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12011 "../../gcc/config/arm/arm.md"

  {
    making_const_table = TRUE;
    scalar_float_mode float_mode;
    if (is_a <scalar_float_mode> (GET_MODE (operands[0]), &float_mode))
      assemble_real (*CONST_DOUBLE_REAL_VALUE (operands[0]),
		     float_mode, BITS_PER_WORD);
    else
      assemble_integer (operands[0], 16, BITS_PER_WORD, 1);
    return "";
  }
}

static const char *
output_402 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12171 "../../gcc/config/arm/arm.md"
{
    targetm.asm_out.internal_label (asm_out_file, "LPIC",
				    INTVAL (operands[1]));
    return "bl\t%c0(tlscall)";
  }
}

static const char * const output_403[] = {
  "movt%?\t%0, %L1",
  "movt\t%0, %L1",
};

static const char * const output_404[] = {
  "rev\t%0, %1",
  "rev%?\t%0, %1",
  "rev%?\t%0, %1",
};

static const char * const output_405[] = {
  "revsh\t%0, %1",
  "revsh%?\t%0, %1",
  "revsh%?\t%0, %1",
};

static const char * const output_406[] = {
  "rev16\t%0, %1",
  "rev16%?\t%0, %1",
  "rev16%?\t%0, %1",
};

static const char *
output_421 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 166 "../../gcc/config/arm/ldrdstrd.md"
{
    rtx op[2];
    op[0] = gen_rtx_REG (DImode, REGNO (operands[0]));
    op[1] = adjust_address (operands[2], DImode, 0);
    return output_move_double (op, true, NULL);
  }
}

static const char *
output_422 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 186 "../../gcc/config/arm/ldrdstrd.md"
{
    rtx op[2];
    op[0] = adjust_address (operands[2], DImode, 0);
    op[1] = gen_rtx_REG (DImode, REGNO (operands[0]));
    return output_move_double (op, true, NULL);
  }
}

static const char *
output_480 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12567 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/false,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/false);
    return "";
  }
  
}

static const char *
output_481 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12663 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, 16);
  arm_const_bounds (operands[2], 0, (1 << 5));
  arm_const_bounds (operands[3], 0, (1 << 5));
  arm_const_bounds (operands[4], 0, (1 << 5));
  arm_const_bounds (operands[5], 0, 8);
  return "cdp\tp%c0, %1, CR%c2, CR%c3, CR%c4, %5";
}
}

static const char *
output_482 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12663 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, 16);
  arm_const_bounds (operands[2], 0, (1 << 5));
  arm_const_bounds (operands[3], 0, (1 << 5));
  arm_const_bounds (operands[4], 0, (1 << 5));
  arm_const_bounds (operands[5], 0, 8);
  return "cdp2\tp%c0, %1, CR%c2, CR%c3, CR%c4, %5";
}
}

static const char *
output_483 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12680 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, (1 << 5));
  return "ldc\tp%c0, CR%c1, %2";
}
}

static const char *
output_484 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12680 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, (1 << 5));
  return "ldc2\tp%c0, CR%c1, %2";
}
}

static const char *
output_485 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12680 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, (1 << 5));
  return "ldcl\tp%c0, CR%c1, %2";
}
}

static const char *
output_486 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12680 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, (1 << 5));
  return "ldc2l\tp%c0, CR%c1, %2";
}
}

static const char *
output_487 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12693 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, (1 << 5));
  return "stc\tp%c0, CR%c1, %2";
}
}

static const char *
output_488 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12693 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, (1 << 5));
  return "stc2\tp%c0, CR%c1, %2";
}
}

static const char *
output_489 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12693 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, (1 << 5));
  return "stcl\tp%c0, CR%c1, %2";
}
}

static const char *
output_490 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12693 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, (1 << 5));
  return "stc2l\tp%c0, CR%c1, %2";
}
}

static const char *
output_491 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12722 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, 8);
  arm_const_bounds (operands[3], 0, (1 << 5));
  arm_const_bounds (operands[4], 0, (1 << 5));
  arm_const_bounds (operands[5], 0, 8);
  return "mcr\tp%c0, %1, %2, CR%c3, CR%c4, %5";
}
}

static const char *
output_492 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12722 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, 8);
  arm_const_bounds (operands[3], 0, (1 << 5));
  arm_const_bounds (operands[4], 0, (1 << 5));
  arm_const_bounds (operands[5], 0, 8);
  return "mcr2\tp%c0, %1, %2, CR%c3, CR%c4, %5";
}
}

static const char *
output_493 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12741 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[1], 0, 16);
  arm_const_bounds (operands[2], 0, 8);
  arm_const_bounds (operands[3], 0, (1 << 5));
  arm_const_bounds (operands[4], 0, (1 << 5));
  arm_const_bounds (operands[5], 0, 8);
  return "mrc\tp%c1, %2, %0, CR%c3, CR%c4, %5";
}
}

static const char *
output_494 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12741 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[1], 0, 16);
  arm_const_bounds (operands[2], 0, 8);
  arm_const_bounds (operands[3], 0, (1 << 5));
  arm_const_bounds (operands[4], 0, (1 << 5));
  arm_const_bounds (operands[5], 0, 8);
  return "mrc2\tp%c1, %2, %0, CR%c3, CR%c4, %5";
}
}

static const char *
output_495 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12759 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, 8);
  arm_const_bounds (operands[3], 0, (1 << 5));
  return "mcrr\tp%c0, %1, %Q2, %R2, CR%c3";
}
}

static const char *
output_496 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12759 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[0], 0, 16);
  arm_const_bounds (operands[1], 0, 8);
  arm_const_bounds (operands[3], 0, (1 << 5));
  return "mcrr2\tp%c0, %1, %Q2, %R2, CR%c3";
}
}

static const char *
output_497 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12774 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[1], 0, 16);
  arm_const_bounds (operands[2], 0, 8);
  arm_const_bounds (operands[3], 0, (1 << 5));
  return "mrrc\tp%c1, %2, %Q0, %R0, CR%c3";
}
}

static const char *
output_498 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12774 "../../gcc/config/arm/arm.md"
{
  arm_const_bounds (operands[1], 0, 16);
  arm_const_bounds (operands[2], 0, 8);
  arm_const_bounds (operands[3], 0, (1 << 5));
  return "mrrc2\tp%c1, %2, %Q0, %R0, CR%c3";
}
}

static const char *
output_500 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vshl.s%#8\t%P0, %P1, %P2";
    case 1:
       return neon_output_shift_immediate ("vshl", 'i', &operands[2], V8QImode, VALID_NEON_QREG_MODE (V8QImode), true);
      default: gcc_unreachable ();
    }
}

static const char *
output_501 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vshl.u%#8\t%P0, %P1, %P2";
    case 1:
       return neon_output_shift_immediate ("vshl", 'i', &operands[2], V8QImode, VALID_NEON_QREG_MODE (V8QImode), true);
      default: gcc_unreachable ();
    }
}

static const char *
output_502 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vshl.s%#8\t%q0, %q1, %q2";
    case 1:
       return neon_output_shift_immediate ("vshl", 'i', &operands[2], V16QImode, VALID_NEON_QREG_MODE (V16QImode), true);
      default: gcc_unreachable ();
    }
}

static const char *
output_503 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vshl.u%#8\t%q0, %q1, %q2";
    case 1:
       return neon_output_shift_immediate ("vshl", 'i', &operands[2], V16QImode, VALID_NEON_QREG_MODE (V16QImode), true);
      default: gcc_unreachable ();
    }
}

static const char *
output_504 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vshl.s%#16\t%P0, %P1, %P2";
    case 1:
       return neon_output_shift_immediate ("vshl", 'i', &operands[2], V4HImode, VALID_NEON_QREG_MODE (V4HImode), true);
      default: gcc_unreachable ();
    }
}

static const char *
output_505 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vshl.u%#16\t%P0, %P1, %P2";
    case 1:
       return neon_output_shift_immediate ("vshl", 'i', &operands[2], V4HImode, VALID_NEON_QREG_MODE (V4HImode), true);
      default: gcc_unreachable ();
    }
}

static const char *
output_506 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vshl.s%#16\t%q0, %q1, %q2";
    case 1:
       return neon_output_shift_immediate ("vshl", 'i', &operands[2], V8HImode, VALID_NEON_QREG_MODE (V8HImode), true);
      default: gcc_unreachable ();
    }
}

static const char *
output_507 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vshl.u%#16\t%q0, %q1, %q2";
    case 1:
       return neon_output_shift_immediate ("vshl", 'i', &operands[2], V8HImode, VALID_NEON_QREG_MODE (V8HImode), true);
      default: gcc_unreachable ();
    }
}

static const char *
output_508 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vshl.s%#32\t%P0, %P1, %P2";
    case 1:
       return neon_output_shift_immediate ("vshl", 'i', &operands[2], V2SImode, VALID_NEON_QREG_MODE (V2SImode), true);
      default: gcc_unreachable ();
    }
}

static const char *
output_509 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vshl.u%#32\t%P0, %P1, %P2";
    case 1:
       return neon_output_shift_immediate ("vshl", 'i', &operands[2], V2SImode, VALID_NEON_QREG_MODE (V2SImode), true);
      default: gcc_unreachable ();
    }
}

static const char *
output_510 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vshl.s%#32\t%q0, %q1, %q2";
    case 1:
       return neon_output_shift_immediate ("vshl", 'i', &operands[2], V4SImode, VALID_NEON_QREG_MODE (V4SImode), true);
      default: gcc_unreachable ();
    }
}

static const char *
output_511 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vshl.u%#32\t%q0, %q1, %q2";
    case 1:
       return neon_output_shift_immediate ("vshl", 'i', &operands[2], V4SImode, VALID_NEON_QREG_MODE (V4SImode), true);
      default: gcc_unreachable ();
    }
}

static const char *
output_519 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 106 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "#";
    case 3: case 4:
      return output_move_double (operands, true, NULL);
    case 5:
      return "wmov%?\t%0,%1";
    case 6:
      return "tmcrr%?\t%0,%Q1,%R1";
    case 7:
      return "tmrrc%?\t%Q0,%R0,%1";
    case 8:
      return "wldrd%?\t%0,%1";
    case 9:
      return "wstrd%?\t%1,%0";
    case 10:
      return "fmdrr%?\t%P0, %Q1, %R1\t%@ int";
    case 11:
      return "fmrrd%?\t%Q0, %R0, %P1\t%@ int";
    case 12:
      if (TARGET_VFP_SINGLE)
	return "fcpys%?\t%0, %1\t%@ int\n\tfcpys%?\t%p0, %p1\t%@ int";
      else
	return "fcpyd%?\t%P0, %P1\t%@ int";
    case 13: case 14:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_520 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 161 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
     {
     case 0: return "mov\t%0, %1";
     case 1: return "mov\t%0, %1";
     case 2: return "mvn\t%0, #%B1";
     case 3: return "movw\t%0, %1";
     case 4: return "ldr\t%0, %1";
     case 5: return "str\t%1, %0";
     case 6: return "tmcr\t%0, %1";
     case 7: return "tmrc\t%0, %1";
     case 8: return arm_output_load_gr (operands);
     case 9: return "wstrw\t%1, %0";
     case 10:return "fmsr\t%0, %1";
     case 11:return "fmrs\t%0, %1";
     case 12:return "fcpys\t%0, %1\t%@ int";
     case 13: case 14:
       return output_move_vfp (operands);
     default:
       gcc_unreachable ();
     }
}

static const char *
output_521 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 211 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "mov%?\t%0, %1";
   case 1: return "mvn%?\t%0, #%B1";
   case 2: return "ldr%?\t%0, %1";
   case 3: return "str%?\t%1, %0";
   case 4: return "tmcr%?\t%0, %1";
   default: return "tmrc%?\t%0, %1";
  }
}

static const char *
output_522 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 230 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands, true, NULL);
   }
}

static const char *
output_523 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 230 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands, true, NULL);
   }
}

static const char *
output_524 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 230 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands, true, NULL);
   }
}

static const char *
output_567 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 677 "../../gcc/config/arm/iwmmxt.md"

   {
     return arm_output_iwmmxt_tinsr (operands);
   }
   
}

static const char *
output_568 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 694 "../../gcc/config/arm/iwmmxt.md"

   {
     return arm_output_iwmmxt_tinsr (operands);
   }
   
}

static const char *
output_569 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 711 "../../gcc/config/arm/iwmmxt.md"

   {
     return arm_output_iwmmxt_tinsr (operands);
   }
   
}

static const char *
output_621 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1278 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wrorhg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorh", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_622 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1278 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wrorwg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_623 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1278 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wrordg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrord", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_624 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1299 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrahg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrah", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_625 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1299 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrawg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsraw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_626 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1299 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsradg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrad", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_627 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1320 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrlhg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_628 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1320 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrlwg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_629 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1320 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrldg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_630 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1341 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsllhg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_631 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1341 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsllwg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_632 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1341 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wslldg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wslld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_633 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1362 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wrorh%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorh", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_634 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1362 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wrorw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_635 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1362 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wrord%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrord", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_636 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1383 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrah%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrah", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_637 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1383 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsraw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsraw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_638 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1383 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrad%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrad", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_639 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1404 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrlh%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_640 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1404 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrlw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_641 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1404 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrld%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_642 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1425 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsllh%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_643 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1425 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsllw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_644 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1425 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wslld%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wslld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_735 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 33 "../../gcc/config/arm/vfp.md"
{
  switch (which_alternative)
    {
    case 0:
      return "mov%?\t%0, %1\t%@ movhi";
    case 1:
      return "mvn%?\t%0, #%B1\t%@ movhi";
    case 2:
      return "movw%?\t%0, %L1\t%@ movhi";
    case 3:
      return "strh%?\t%1, %0\t%@ movhi";
    case 4:
      return "ldrh%?\t%0, %1\t%@ movhi";
    case 5:
    case 6:
      return "vmov%?\t%0, %1\t%@ int";
    case 7:
      return "vmov%?.f32\t%0, %1\t%@ int";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_736 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 84 "../../gcc/config/arm/vfp.md"
{
  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "mov%?\t%0, %1\t%@ movhi";
    case 3:
      return "movw%?\t%0, %L1\t%@ movhi";
    case 4:
      return "strh%?\t%1, %0\t%@ movhi";
    case 5:
      return "ldrh%?\t%0, %1\t%@ movhi";
    case 6:
    case 7:
      return "vmov%?\t%0, %1\t%@ int";
    case 8:
      return "vmov%?.f32\t%0, %1\t%@ int";
    case 9:
      return "vmsr%?\t P0, %1\t@ movhi";
    case 10:
      return "vmrs%?\t %0, P0\t@ movhi";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_737 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 133 "../../gcc/config/arm/vfp.md"
{
  switch (which_alternative)
    {
    case 0:
      return "mov%?\t%0, %1\t%@ movhi";
    case 1:
      return "mvn%?\t%0, #%B1\t%@ movhi";
    case 2:
      return "movw%?\t%0, %L1\t%@ movhi";
    case 3:
      return "strh%?\t%1, %0\t%@ movhi";
    case 4:
      return "ldrh%?\t%0, %1\t%@ movhi";
    case 5:
    case 6:
      return "vmov.f16\t%0, %1\t%@ int";
    case 7:
      return "vmov%?.f32\t%0, %1\t%@ int";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_738 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 183 "../../gcc/config/arm/vfp.md"
{
  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "mov%?\t%0, %1\t%@ movhi";
    case 3:
      return "movw%?\t%0, %L1\t%@ movhi";
    case 4:
      return "strh%?\t%1, %0\t%@ movhi";
    case 5:
      return "ldrh%?\t%0, %1\t%@ movhi";
    case 6:
    case 7:
      return "vmov.f16\t%0, %1\t%@ int";
    case 8:
      return "vmov%?.f32\t%0, %1\t%@ int";
    case 9:
      return "vmsr%?\t P0, %1\t%@ movhi";
    case 10:
      return "vmrs%?\t%0, P0\t%@ movhi";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_739 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 231 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: case 1:
      return "mov%?\t%0, %1";
    case 2:
      return "mvn%?\t%0, #%B1";
    case 3:
      return "movw%?\t%0, %1";
    case 4:
      return "ldr%?\t%0, %1";
    case 5:
      return "str%?\t%1, %0";
    case 6:
      return "vmov%?\t%0, %1\t%@ int";
    case 7:
      return "vmov%?\t%0, %1\t%@ int";
    case 8:
      return "vmov%?.f32\t%0, %1\t%@ int";
    case 9: case 10:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_740 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 276 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "mov%?\t%0, %1";
    case 3:
      return "mvn%?\t%0, #%B1";
    case 4:
      return "movw%?\t%0, %1";
    case 5:
    case 6:
      /* Cannot load it directly, split to load it via MOV / MOVT.  */
      if (!MEM_P (operands[1]) && arm_disable_literal_pool)
	return "#";
      return "ldr%?\t%0, %1";
    case 7:
    case 8:
      return "str%?\t%1, %0";
    case 9:
      return "vmov%?\t%0, %1\t%@ int";
    case 10:
      return "vmov%?\t%0, %1\t%@ int";
    case 11:
      return "vmov%?.f32\t%0, %1\t%@ int";
    case 12: case 13:
      return output_move_vfp (operands);
    case 14:
      return "vmsr\t P0, %1";
    case 15:
      return "vmrs\t %0, P0";
    case 16:
      return "mcr\tp10, 7, %1, cr1, cr0, 0\t @SET_FPSCR";
    case 17:
      return "mrc\tp10, 7, %0, cr1, cr0, 0\t @GET_FPSCR";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_741 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 339 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: 
    case 1:
    case 2:
    case 3:
      return "#";
    case 4:
    case 5:
      /* Cannot load it directly, split to load it via MOV / MOVT.  */
      if (!MEM_P (operands[1]) && arm_disable_literal_pool)
	return "#";
      /* Fall through.  */
    case 6:
      return output_move_double (operands, true, NULL);
    case 7:
      return "vmov%?\t%P0, %Q1, %R1\t%@ int";
    case 8:
      return "vmov%?\t%Q0, %R0, %P1\t%@ int";
    case 9:
      if (TARGET_VFP_SINGLE || TARGET_HAVE_MVE)
	return "vmov%?.f32\t%0, %1\t%@ int\n\tvmov%?.f32\t%p0, %p1\t%@ int";
      else
	return "vmov%?.f64\t%P0, %P1\t%@ int";
    case 10: case 11:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_742 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 401 "../../gcc/config/arm/vfp.md"
{
  switch (which_alternative)
    {
    case 0: /* ARM register from memory.  */
      return "ldrh%?\t%0, %1\t%@ __fp16";
    case 1: /* Memory from ARM register.  */
      return "strh%?\t%1, %0\t%@ __fp16";
    case 2: /* S register from S register.  */
      return "vmov\t%0, %1\t%@ __fp16";
    case 3: /* ARM register from ARM register.  */
      return "mov%?\t%0, %1\t%@ __fp16";
    case 4: /* S register from ARM register.  */
    case 5: /* ARM register from S register.  */
    case 6: /* S register from immediate.  */
      return "vmov.f16\t%0, %1\t%@ __fp16";
    case 7: /* S register from memory.  */
      if (TARGET_HAVE_MVE)
	return "vldr.16\t%0, %1";
      else
	return "vld1.16\t{%z0}, %A1";
    case 8: /* Memory from S register.  */
      if (TARGET_HAVE_MVE)
	return "vstr.16\t%1, %0";
      else
	return "vst1.16\t{%z1}, %A0";
    case 9: /* ARM register from constant.  */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw\t%0, %1", ops);
	else
	  output_asm_insn ("mov\t%0, %2\n\torr\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
 }
}

static const char *
output_743 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 401 "../../gcc/config/arm/vfp.md"
{
  switch (which_alternative)
    {
    case 0: /* ARM register from memory.  */
      return "ldrh%?\t%0, %1\t%@ __bf16";
    case 1: /* Memory from ARM register.  */
      return "strh%?\t%1, %0\t%@ __bf16";
    case 2: /* S register from S register.  */
      return "vmov\t%0, %1\t%@ __bf16";
    case 3: /* ARM register from ARM register.  */
      return "mov%?\t%0, %1\t%@ __bf16";
    case 4: /* S register from ARM register.  */
    case 5: /* ARM register from S register.  */
    case 6: /* S register from immediate.  */
      return "vmov.f16\t%0, %1\t%@ __bf16";
    case 7: /* S register from memory.  */
      if (TARGET_HAVE_MVE)
	return "vldr.16\t%0, %1";
      else
	return "vld1.16\t{%z0}, %A1";
    case 8: /* Memory from S register.  */
      if (TARGET_HAVE_MVE)
	return "vstr.16\t%1, %0";
      else
	return "vst1.16\t{%z1}, %A0";
    case 9: /* ARM register from constant.  */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       BFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw\t%0, %1", ops);
	else
	  output_asm_insn ("mov\t%0, %2\n\torr\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
 }
}

static const char *
output_744 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 483 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:     /* S register from memory */
      return "vld1.16\t{%z0}, %A1";
    case 1:     /* memory from S register */
      return "vst1.16\t{%z1}, %A0";
    case 2:     /* ARM register from memory */
      return "ldrh\t%0, %1\t%@ __fp16";
    case 3:     /* memory from ARM register */
      return "strh\t%1, %0\t%@ __fp16";
    case 4:	/* S register from S register */
      return "vmov.f32\t%0, %1";
    case 5:	/* ARM register from ARM register */
      return "mov\t%0, %1\t%@ __fp16";
    case 6:	/* S register from ARM register */
      return "vmov\t%0, %1";
    case 7:	/* ARM register from S register */
      return "vmov\t%0, %1";
    case 8:	/* ARM register from constant */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw\t%0, %1", ops);
	else
	  output_asm_insn ("mov\t%0, %2\n\torr\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_745 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 483 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:     /* S register from memory */
      return "vld1.16\t{%z0}, %A1";
    case 1:     /* memory from S register */
      return "vst1.16\t{%z1}, %A0";
    case 2:     /* ARM register from memory */
      return "ldrh\t%0, %1\t%@ __bf16";
    case 3:     /* memory from ARM register */
      return "strh\t%1, %0\t%@ __bf16";
    case 4:	/* S register from S register */
      return "vmov.f32\t%0, %1";
    case 5:	/* ARM register from ARM register */
      return "mov\t%0, %1\t%@ __bf16";
    case 6:	/* S register from ARM register */
      return "vmov\t%0, %1";
    case 7:	/* ARM register from S register */
      return "vmov\t%0, %1";
    case 8:	/* ARM register from constant */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       BFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw\t%0, %1", ops);
	else
	  output_asm_insn ("mov\t%0, %2\n\torr\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_746 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 540 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:     /* ARM register from memory */
      return "ldrh\t%0, %1\t%@ __fp16";
    case 1:     /* memory from ARM register */
      return "strh\t%1, %0\t%@ __fp16";
    case 2:	/* S register from S register */
      return "vmov.f32\t%0, %1";
    case 3:	/* ARM register from ARM register */
      return "mov\t%0, %1\t%@ __fp16";
    case 4:	/* S register from ARM register */
      return "vmov\t%0, %1";
    case 5:	/* ARM register from S register */
      return "vmov\t%0, %1";
    case 6:	/* ARM register from constant */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw\t%0, %1", ops);
	else
	  output_asm_insn ("mov\t%0, %2\n\torr\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_747 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 540 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:     /* ARM register from memory */
      return "ldrh\t%0, %1\t%@ __bf16";
    case 1:     /* memory from ARM register */
      return "strh\t%1, %0\t%@ __bf16";
    case 2:	/* S register from S register */
      return "vmov.f32\t%0, %1";
    case 3:	/* ARM register from ARM register */
      return "mov\t%0, %1\t%@ __bf16";
    case 4:	/* S register from ARM register */
      return "vmov\t%0, %1";
    case 5:	/* ARM register from S register */
      return "vmov\t%0, %1";
    case 6:	/* ARM register from constant */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       BFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw\t%0, %1", ops);
	else
	  output_asm_insn ("mov\t%0, %2\n\torr\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_748 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 593 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
      return "vmov%?\t%0, %1";
    case 1:
      return "vmov%?\t%0, %1";
    case 2:
      return "vmov%?.f32\t%0, %1";
    case 3: case 4:
      return output_move_vfp (operands);
    case 5:
      return "ldr%?\t%0, %1\t%@ float";
    case 6:
      return "str%?\t%1, %0\t%@ float";
    case 7:
      return "vmov%?.f32\t%0, %1";
    case 8:
      return "mov%?\t%0, %1\t%@ float";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_749 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 629 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
      return "vmov%?\t%0, %1";
    case 1:
      return "vmov%?\t%0, %1";
    case 2:
      return "vmov%?.f32\t%0, %1";
    case 3: case 4:
      return output_move_vfp (operands);
    case 5:
      return "ldr%?\t%0, %1\t%@ float";
    case 6:
      return "str%?\t%1, %0\t%@ float";
    case 7:
      return "vmov%?.f32\t%0, %1";
    case 8:
      return "mov%?\t%0, %1\t%@ float";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_750 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 667 "../../gcc/config/arm/vfp.md"

  {
    switch (which_alternative)
      {
      case 0:
	return "vmov%?\t%P0, %Q1, %R1";
      case 1:
	return "vmov%?\t%Q0, %R0, %P1";
      case 2:
	gcc_assert (TARGET_VFP_DOUBLE);
        return "vmov%?.f64\t%P0, %1";
      case 3:
	gcc_assert (TARGET_VFP_DOUBLE);
	return "vmov.i64\t%P0, #0\t%@ float";
      case 4: case 5:
	return output_move_vfp (operands);
      case 6: case 7:
	return output_move_double (operands, true, NULL);
      case 8:
	if (TARGET_VFP_SINGLE)
	  return "vmov%?.f32\t%0, %1\n\tvmov%?.f32\t%p0, %p1";
	else
	  return "vmov%?.f64\t%P0, %P1";
      case 9:
        return "#";
      default:
	gcc_unreachable ();
      }
    }
  
}

static const char *
output_751 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 718 "../../gcc/config/arm/vfp.md"

  {
    switch (which_alternative)
      {
      case 0:
	return "vmov%?\t%P0, %Q1, %R1";
      case 1:
	return "vmov%?\t%Q0, %R0, %P1";
      case 2:
	gcc_assert (TARGET_VFP_DOUBLE);
	return "vmov%?.f64\t%P0, %1";
      case 3:
	gcc_assert (TARGET_VFP_DOUBLE);
	return "vmov.i64\t%P0, #0\t%@ float";
      case 4: case 5:
	return output_move_vfp (operands);
      case 6: case 7: case 9:
	return output_move_double (operands, true, NULL);
      case 8:
	if (TARGET_VFP_SINGLE)
	  return "vmov%?.f32\t%0, %1\n\tvmov%?.f32\t%p0, %p1";
	else
	  return "vmov%?.f64\t%P0, %P1";
      default:
	abort ();
      }
    }
  
}

static const char * const output_752[] = {
  "vmov%D3.f32\t%0, %2",
  "vmov%d3.f32\t%0, %1",
  "vmov%D3.f32\t%0, %2\n\tvmov%d3.f32\t%0, %1",
  "vmov%D3\t%0, %2",
  "vmov%d3\t%0, %1",
  "vmov%D3\t%0, %2\n\tvmov%d3\t%0, %1",
  "vmov%D3\t%0, %2",
  "vmov%d3\t%0, %1",
  "vmov%D3\t%0, %2\n\tvmov%d3\t%0, %1",
};

static const char * const output_753[] = {
  "it\t%D3\n\tvmov%D3.f32\t%0, %2",
  "it\t%d3\n\tvmov%d3.f32\t%0, %1",
  "ite\t%D3\n\tvmov%D3.f32\t%0, %2\n\tvmov%d3.f32\t%0, %1",
  "it\t%D3\n\tvmov%D3\t%0, %2",
  "it\t%d3\n\tvmov%d3\t%0, %1",
  "ite\t%D3\n\tvmov%D3\t%0, %2\n\tvmov%d3\t%0, %1",
  "it\t%D3\n\tvmov%D3\t%0, %2",
  "it\t%d3\n\tvmov%d3\t%0, %1",
  "ite\t%D3\n\tvmov%D3\t%0, %2\n\tvmov%d3\t%0, %1",
};

static const char * const output_754[] = {
  "vmov%D3.f64\t%P0, %P2",
  "vmov%d3.f64\t%P0, %P1",
  "vmov%D3.f64\t%P0, %P2\n\tvmov%d3.f64\t%P0, %P1",
  "vmov%D3\t%P0, %Q2, %R2",
  "vmov%d3\t%P0, %Q1, %R1",
  "vmov%D3\t%P0, %Q2, %R2\n\tvmov%d3\t%P0, %Q1, %R1",
  "vmov%D3\t%Q0, %R0, %P2",
  "vmov%d3\t%Q0, %R0, %P1",
  "vmov%D3\t%Q0, %R0, %P2\n\tvmov%d3\t%Q0, %R0, %P1",
};

static const char * const output_755[] = {
  "it\t%D3\n\tvmov%D3.f64\t%P0, %P2",
  "it\t%d3\n\tvmov%d3.f64\t%P0, %P1",
  "ite\t%D3\n\tvmov%D3.f64\t%P0, %P2\n\tvmov%d3.f64\t%P0, %P1",
  "it\t%D3\n\tvmov%D3\t%P0, %Q2, %R2",
  "it\t%d3\n\tvmov%d3\t%P0, %Q1, %R1",
  "ite\t%D3\n\tvmov%D3\t%P0, %Q2, %R2\n\tvmov%d3\t%P0, %Q1, %R1",
  "it\t%D3\n\tvmov%D3\t%Q0, %R0, %P2",
  "it\t%d3\n\tvmov%d3\t%Q0, %R0, %P1",
  "ite\t%D3\n\tvmov%D3\t%Q0, %R0, %P2\n\tvmov%d3\t%Q0, %R0, %P1",
};

static const char * const output_758[] = {
  "vneg%?.f32\t%0, %1",
  "eor%?\t%0, %1, #-2147483648",
};

static const char * const output_759[] = {
  "vneg%?.f64\t%P0, %P1",
  "#",
  "#",
};

static const char *
output_830 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1638 "../../gcc/config/arm/vfp.md"
{
    static char buf[32];
    int fp_sysreg_enum = INTVAL (operands[1]);

    gcc_assert (IN_RANGE (fp_sysreg_enum, 0, NB_FP_SYSREGS - 1));

    snprintf (buf, sizeof (buf), "vstr%%?\t%s, [%%0, #-4]!",
	      fp_sysreg_names[fp_sysreg_enum]);
    return buf;
  }
}

static const char *
output_831 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1657 "../../gcc/config/arm/vfp.md"
{
    static char buf[32];
    int fp_sysreg_enum = INTVAL (operands[1]);

    gcc_assert (IN_RANGE (fp_sysreg_enum, 0, NB_FP_SYSREGS - 1));

    snprintf (buf, sizeof (buf), "vldr%%?\t%s, [%%0], #4",
	      fp_sysreg_names[fp_sysreg_enum]);
    return buf;
  }
}

static const char *
output_832 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1679 "../../gcc/config/arm/vfp.md"
{
    int num_regs = XVECLEN (operands[0], 0);
    char pattern[30];
    rtx reg;

    strcpy (pattern, "vscclrm%?\t{%|");
    if (num_regs > 1)
      {
	reg = XEXP (XVECEXP (operands[0], 0, 1), 0);
	strcat (pattern, reg_names[REGNO (reg)]);
	if (num_regs > 2)
	  {
	    strcat (pattern, "-%|");
	    reg = XEXP (XVECEXP (operands[0], 0, num_regs - 1), 0);
	    strcat (pattern, reg_names[REGNO (reg)]);
	  }
	strcat (pattern, ", ");
      }

    strcat (pattern, "VPR}");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char * const output_834[] = {
  "vscclrm\t{vpr}\n\tvlldm\t%0",
  "vlldm\t%0",
};

static const char * const output_839[] = {
  "vcmp%?.f32\t%0, %1",
  "vcmp%?.f32\t%0, #0",
};

static const char * const output_840[] = {
  "vcmpe%?.f32\t%0, %1",
  "vcmpe%?.f32\t%0, #0",
};

static const char * const output_841[] = {
  "vcmp%?.f64\t%P0, %P1",
  "vcmp%?.f64\t%P0, #0",
};

static const char * const output_842[] = {
  "vcmpe%?.f64\t%P0, %P1",
  "vcmpe%?.f64\t%P0, #0",
};

static const char * const output_845[] = {
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.u32\t%P0, %P0, %v2",
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.u32\t%P0, %P0, %v2",
  "vmov%?.f64\t%P0, %1, %1\n\tvcvt%?.f64.u32\t%P0, %P0, %v2",
};

static const char * const output_846[] = {
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.s32\t%P0, %P0, %v2",
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.s32\t%P0, %P0, %v2",
  "vmov%?.f64\t%P0, %1, %1\n\tvcvt%?.f64.s32\t%P0, %P0, %v2",
};

static const char *
output_852 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1932 "../../gcc/config/arm/vfp.md"
{
  arm_const_bounds (operands[2], 1, 33);
  return "vcvt.f16.s32\t%0, %0, %2\n\tvmov.f32\t%3, %0";
}
}

static const char *
output_853 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1932 "../../gcc/config/arm/vfp.md"
{
  arm_const_bounds (operands[2], 1, 33);
  return "vcvt.f16.u32\t%0, %0, %2\n\tvmov.f32\t%3, %0";
}
}

static const char *
output_854 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1973 "../../gcc/config/arm/vfp.md"
{
  arm_const_bounds (operands[2], 1, 33);
  return "vmov.f32\t%0, %1\n\tvcvt.s%#32.f16\t%0, %0, %2";
}
}

static const char *
output_855 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1973 "../../gcc/config/arm/vfp.md"
{
  arm_const_bounds (operands[2], 1, 33);
  return "vmov.f32\t%0, %1\n\tvcvt.u%#32.f16\t%0, %0, %2";
}
}

static const char *
output_864 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2017 "../../gcc/config/arm/vfp.md"
 return vfp_output_vstmd (operands);
}

static const char *
output_916 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 67 "../../gcc/config/arm/thumb1.md"

   static const char * const asms[] =
   {
     "adds\t%0, %0, %2",
     "subs\t%0, %0, #%n2",
     "adds\t%0, %1, %2",
     "add\t%0, %0, %2",
     "add\t%0, %0, %2",
     "add\t%0, %1, %2",
     "add\t%0, %1, %2",
     "#",
     "#",
     "#"
   };
   if ((which_alternative == 2 || which_alternative == 6)
       && CONST_INT_P (operands[2])
       && INTVAL (operands[2]) < 0)
     return (which_alternative == 2) ? "subs\t%0, %1, #%n2" : "sub\t%0, %1, #%n2";
   return asms[which_alternative];
  
}

static const char * const output_919[] = {
  "movs\t%0, %1\n\tmuls\t%0, %2",
  "mov\t%0, %1\n\tmuls\t%0, %2",
  "muls\t%0, %2",
};

static const char * const output_920[] = {
  "muls\t%0, %2",
  "muls\t%0, %1",
  "muls\t%0, %1",
};

static const char *
output_934 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 373 "../../gcc/config/arm/thumb1.md"
{
  rtx mem;

  if (which_alternative == 0 && arm_arch6)
    return "uxth\t%0, %1";
  if (which_alternative == 0)
    return "#";

  mem = XEXP (operands[1], 0);

  if (GET_CODE (mem) == CONST)
    mem = XEXP (mem, 0);

  if (GET_CODE (mem) == PLUS)
    {
      rtx a = XEXP (mem, 0);

      /* This can happen due to bugs in reload.  */
      if (REG_P (a) && REGNO (a) == SP_REGNUM)
        {
          rtx ops[2];
          ops[0] = operands[0];
          ops[1] = a;

          output_asm_insn ("mov\t%0, %1", ops);

          XEXP (mem, 0) = operands[0];
       }
    }

  return "ldrh\t%0, %1";
}
}

static const char * const output_935[] = {
  "#",
  "ldrb\t%0, %1",
};

static const char * const output_936[] = {
  "uxtb\t%0, %1",
  "ldrb\t%0, %1",
};

static const char *
output_937 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 447 "../../gcc/config/arm/thumb1.md"

  {
    rtx ops[4];
    rtx mem;

    if (which_alternative == 0 && !arm_arch6)
      return "#";
    if (which_alternative == 0)
      return "sxth\t%0, %1";

    mem = XEXP (operands[1], 0);

    /* This code used to try to use 'V', and fix the address only if it was
       offsettable, but this fails for e.g. REG+48 because 48 is outside the
       range of QImode offsets, and offsettable_address_p does a QImode
       address check.  */

    if (GET_CODE (mem) == CONST)
      mem = XEXP (mem, 0);

    if (GET_CODE (mem) == LABEL_REF)
      return "ldr\t%0, %1";

    if (GET_CODE (mem) == PLUS)
      {
        rtx a = XEXP (mem, 0);
        rtx b = XEXP (mem, 1);

        if (GET_CODE (a) == LABEL_REF
	    && CONST_INT_P (b))
          return "ldr\t%0, %1";

        if (REG_P (b))
          return "ldrsh\t%0, %1";

        ops[1] = a;
        ops[2] = b;
      }
    else
      {
        ops[1] = mem;
        ops[2] = const0_rtx;
      }

    gcc_assert (REG_P (ops[1]));

    ops[0] = operands[0];
    if (reg_mentioned_p (operands[2], ops[1]))
      ops[3] = ops[0];
    else
      ops[3] = operands[2];
    output_asm_insn ("movs\t%3, %2\n\tldrsh\t%0, [%1, %3]", ops);
    return "";
  }
}

static const char *
output_938 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 584 "../../gcc/config/arm/thumb1.md"
{
  rtx addr;

  if (which_alternative == 0 && arm_arch6)
    return "sxtb\t%0, %1";
  if (which_alternative == 0)
    return "#";

  addr = XEXP (operands[1], 0);
  if (GET_CODE (addr) == PLUS
      && REG_P (XEXP (addr, 0)) && REG_P (XEXP (addr, 1)))
    return "ldrsb\t%0, %1";

  return "#";
}
}

static const char *
output_939 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 618 "../../gcc/config/arm/thumb1.md"

  {
  switch (which_alternative)
    {
    default:
    case 0:
      if (REGNO (operands[1]) == REGNO (operands[0]) + 1)
	return "add\t%0,  %1,  #0\n\tadd\t%H0, %H1, #0";
      return   "add\t%H0, %H1, #0\n\tadd\t%0,  %1,  #0";
    case 1:
      return "movs\t%Q0, %1\n\tmovs\t%R0, #0";
    case 2:
      operands[1] = GEN_INT (- INTVAL (operands[1]));
      return "movs\t%Q0, %1\n\trsbs\t%Q0, %Q0, #0\n\tasrs\t%R0, %Q0, #31";
    case 3:
      gcc_assert (TARGET_HAVE_MOVT);
      return "movw\t%Q0, %L1\n\tmovs\tR0, #0";
    case 4:
      return "ldmia\t%1, {%0, %H0}";
    case 5:
      return "stmia\t%0, {%1, %H1}";
    case 6:
      return thumb_load_double_from_address (operands);
    case 7:
      operands[2] = gen_rtx_MEM (SImode,
			     plus_constant (Pmode, XEXP (operands[0], 0), 4));
      output_asm_insn ("str\t%1, %0\n\tstr\t%H1, %2", operands);
      return "";
    case 8:
      if (REGNO (operands[1]) == REGNO (operands[0]) + 1)
	return "mov\t%0, %1\n\tmov\t%H0, %H1";
      return "mov\t%H0, %H1\n\tmov\t%0, %1";
    }
  }
}

static const char *
output_940 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 664 "../../gcc/config/arm/thumb1.md"
{
  switch (which_alternative)
    {
      default:
      case 0: return "movs\t%0, %1";
      case 1: return "movs\t%0, %1";
      case 2: return "movw\t%0, %1";
      case 3: return "#";
      case 4: return "#";
      case 5: return "ldmia\t%1, {%0}";
      case 6: return "stmia\t%0, {%1}";
      case 7:
      /* pure-code alternative: build the constant byte by byte,
	 instead of loading it from a constant pool.  */
	if (arm_valid_symbolic_address_p (operands[1]))
	  {
	    output_asm_insn ("movs\t%0, #:upper8_15:%1", operands);
	    output_asm_insn ("lsls\t%0, #8", operands);
	    output_asm_insn ("adds\t%0, #:upper0_7:%1", operands);
	    output_asm_insn ("lsls\t%0, #8", operands);
	    output_asm_insn ("adds\t%0, #:lower8_15:%1", operands);
	    output_asm_insn ("lsls\t%0, #8", operands);
	    output_asm_insn ("adds\t%0, #:lower0_7:%1", operands);
	    return "";
	  }
	else if (GET_CODE (operands[1]) == CONST_INT)
	  {
	    thumb1_gen_const_int_print (operands[0], INTVAL (operands[1]));
	    return "";
	  }

	gcc_unreachable ();

      case 8: return "ldr\t%0, %1";
      case 9: return "str\t%1, %0";
      case 10: return "mov\t%0, %1";
    }
}
}

static const char *
output_941 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 805 "../../gcc/config/arm/thumb1.md"

  switch (which_alternative)
    {
    case 0: return "adds	%0, %1, #0";
    case 2: return "strh	%1, %0";
    case 3: return "mov	%0, %1";
    case 4: return "mov	%0, %1";
    case 5: return "movs	%0, %1";
    case 6: gcc_assert (TARGET_HAVE_MOVT);
	    return "movw	%0, %L1";
    default: gcc_unreachable ();
    case 1:
      /* The stack pointer can end up being taken as an index register.
          Catch this case here and deal with it.  */
      if (GET_CODE (XEXP (operands[1], 0)) == PLUS
	  && REG_P (XEXP (XEXP (operands[1], 0), 0))
	  && REGNO    (XEXP (XEXP (operands[1], 0), 0)) == SP_REGNUM)
        {
	  rtx ops[2];
          ops[0] = operands[0];
          ops[1] = XEXP (XEXP (operands[1], 0), 0);

          output_asm_insn ("mov	%0, %1", ops);

          XEXP (XEXP (operands[1], 0), 0) = operands[0];

	}
      return "ldrh	%0, %1";
    }
}

static const char * const output_942[] = {
  "adds\t%0, %1, #0",
  "ldrb\t%0, %1",
  "strb\t%1, %0",
  "mov\t%0, %1",
  "mov\t%0, %1",
  "movs\t%0, %1",
};

static const char *
output_943 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 880 "../../gcc/config/arm/thumb1.md"

  switch (which_alternative)
    {
    case 0:
      return "movs\t%0, %1";
    case 1:
      {
	rtx addr;
	gcc_assert (MEM_P (operands[1]));
	addr = XEXP (operands[1], 0);
	if (GET_CODE (addr) == LABEL_REF
	    || (GET_CODE (addr) == CONST
		&& GET_CODE (XEXP (addr, 0)) == PLUS
		&& GET_CODE (XEXP (XEXP (addr, 0), 0)) == LABEL_REF
		&& CONST_INT_P (XEXP (XEXP (addr, 0), 1))))
	  {
	    /* Constant pool entry.  */
	    return "ldr\t%0, %1";
	  }
	return "ldrh\t%0, %1";
      }
    case 2:
    {
      int bits;
      int high;
      rtx ops[3];

      bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			     HFmode);
      ops[0] = operands[0];
      high = (bits >> 8) & 0xff;
      ops[1] = GEN_INT (high);
      ops[2] = GEN_INT (bits & 0xff);
      if (high != 0)
	output_asm_insn ("movs\t%0, %1\n\tlsls\t%0, #8\n\tadds\t%0, %2", ops);
      else
	output_asm_insn ("movs\t%0, %2", ops);

      return "";
    }
    case 3: return "strh\t%1, %0";
    default: return "mov\t%0, %1";
    }
  
}

static const char * const output_944[] = {
  "adds\t%0, %1, #0",
  "ldmia\t%1, {%0}",
  "stmia\t%0, {%1}",
  "ldr\t%0, %1",
  "str\t%1, %0",
  "mov\t%0, %1",
  "mov\t%0, %1",
};

static const char *
output_945 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 960 "../../gcc/config/arm/thumb1.md"

  switch (which_alternative)
    {
    default:
    case 0:
      if (REGNO (operands[1]) == REGNO (operands[0]) + 1)
	return "adds\t%0, %1, #0\n\tadds\t%H0, %H1, #0";
      return "adds\t%H0, %H1, #0\n\tadds\t%0, %1, #0";
    case 1:
      return "ldmia\t%1, {%0, %H0}";
    case 2:
      return "stmia\t%0, {%1, %H1}";
    case 3:
      return thumb_load_double_from_address (operands);
    case 4:
      operands[2] = gen_rtx_MEM (SImode,
				 plus_constant (Pmode,
						XEXP (operands[0], 0), 4));
      output_asm_insn ("str\t%1, %0\n\tstr\t%H1, %2", operands);
      return "";
    case 5:
      if (REGNO (operands[1]) == REGNO (operands[0]) + 1)
	return "mov\t%0, %1\n\tmov\t%H0, %H1";
      return "mov\t%H0, %H1\n\tmov\t%0, %1";
    }
  
}

static const char *
output_946 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1009 "../../gcc/config/arm/thumb1.md"
 return thumb_output_move_mem_multiple (3, operands);
}

static const char *
output_947 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1028 "../../gcc/config/arm/thumb1.md"
 return thumb_output_move_mem_multiple (2, operands);
}

static const char *
output_948 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1073 "../../gcc/config/arm/thumb1.md"
{
  if (get_attr_length (insn) == 2)
    {
      if (GET_CODE (operands[0]) == EQ)
	return "cbz\t%1, %l2";
      else
	return "cbnz\t%1, %l2";
    }
  else
    {
      rtx t = cfun->machine->thumb1_cc_insn;
      if (t != NULL_RTX)
	{
	  if (!rtx_equal_p (cfun->machine->thumb1_cc_op0, operands[1])
	      || !rtx_equal_p (cfun->machine->thumb1_cc_op1, operands[2]))
	    t = NULL_RTX;
	  if (cfun->machine->thumb1_cc_mode == CC_NZmode)
	    {
	      if (!nz_comparison_operator (operands[0], VOIDmode))
		t = NULL_RTX;
	    }
	  else if (cfun->machine->thumb1_cc_mode != CCmode)
	    t = NULL_RTX;
	}
      if (t == NULL_RTX)
	{
	  output_asm_insn ("cmp\t%1, #0", operands);
	  cfun->machine->thumb1_cc_insn = insn;
	  cfun->machine->thumb1_cc_op0 = operands[1];
	  cfun->machine->thumb1_cc_op1 = operands[2];
	  cfun->machine->thumb1_cc_mode = CCmode;
	}
      else
	/* Ensure we emit the right type of condition code on the jump.  */
	XEXP (operands[0], 0) = gen_rtx_REG (cfun->machine->thumb1_cc_mode,
					     CC_REGNUM);

      switch (get_attr_length (insn))
	{
	case 4:  return "b%d0\t%l2";
	case 6:  return "b%D0\t.LCB%=;b\t%l2\t%@long jump\n.LCB%=:";
	case 8:  return "b%D0\t.LCB%=;bl\t%l2\t%@far jump\n.LCB%=:";
	default: gcc_unreachable ();
	}
    }
}
}

static const char *
output_949 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1156 "../../gcc/config/arm/thumb1.md"
{
  rtx t = cfun->machine->thumb1_cc_insn;
  if (t != NULL_RTX)
    {
      if (!rtx_equal_p (cfun->machine->thumb1_cc_op0, operands[1])
	  || !rtx_equal_p (cfun->machine->thumb1_cc_op1, operands[2]))
	t = NULL_RTX;
      if (cfun->machine->thumb1_cc_mode == CC_NZmode)
	{
	  if (!nz_comparison_operator (operands[0], VOIDmode))
	    t = NULL_RTX;
	}
      else if (cfun->machine->thumb1_cc_mode != CCmode)
	t = NULL_RTX;
    }
  if (t == NULL_RTX)
    {
      output_asm_insn ("cmp\t%1, %2", operands);
      cfun->machine->thumb1_cc_insn = insn;
      cfun->machine->thumb1_cc_op0 = operands[1];
      cfun->machine->thumb1_cc_op1 = operands[2];
      cfun->machine->thumb1_cc_mode = CCmode;
    }
  else
    /* Ensure we emit the right type of condition code on the jump.  */
    XEXP (operands[0], 0) = gen_rtx_REG (cfun->machine->thumb1_cc_mode,
					 CC_REGNUM);

  switch (get_attr_length (insn))
    {
    case 4:  return "b%d0\t%l3";
    case 6:  return "b%D0\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D0\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
}
}

static const char *
output_950 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1236 "../../gcc/config/arm/thumb1.md"

  output_asm_insn ("adds\t%0, %1, #%n2", operands);

  switch (get_attr_length (insn))
    {
    case 4:  return "b%d4\t%l3";
    case 6:  return "b%D4\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D4\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
  
}

static const char *
output_951 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1273 "../../gcc/config/arm/thumb1.md"

  output_asm_insn ("cmn\t%1, %2", operands);
  switch (get_attr_length (insn))
    {
    case 4:  return "b%d0\t%l3";
    case 6:  return "b%D0\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D0\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
  
}

static const char *
output_952 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1312 "../../gcc/config/arm/thumb1.md"

  {
  rtx op[3];
  op[0] = operands[4];
  op[1] = operands[1];
  op[2] = GEN_INT (32 - 1 - INTVAL (operands[2]));

  output_asm_insn ("lsls\t%0, %1, %2", op);
  switch (get_attr_length (insn))
    {
    case 4:  return "b%d0\t%l3";
    case 6:  return "b%D0\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D0\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
  }
}

static const char *
output_953 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1357 "../../gcc/config/arm/thumb1.md"

  {
  rtx op[3];
  op[0] = operands[4];
  op[1] = operands[1];
  op[2] = GEN_INT (32 - INTVAL (operands[2]));

  output_asm_insn ("lsls\t%0, %1, %2", op);
  switch (get_attr_length (insn))
    {
    case 4:  return "b%d0\t%l3";
    case 6:  return "b%D0\t.LCB%=\n\tb\t%l3\t%@long jump\n.LCB%=:";
    default: return "b%D0\t.LCB%=\n\tbl\t%l3\t%@far jump\n.LCB%=:";
    }
  }
}

static const char *
output_954 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1400 "../../gcc/config/arm/thumb1.md"

  {
  output_asm_insn ("tst\t%0, %1", operands);
  switch (get_attr_length (insn))
    {
    case 4:  return "b%d3\t%l2";
    case 6:  return "b%D3\t.LCB%=\n\tb\t%l2\t%@long jump\n.LCB%=:";
    default: return "b%D3\t.LCB%=\n\tbl\t%l2\t%@far jump\n.LCB%=:";
    }
  }
}

static const char *
output_955 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1439 "../../gcc/config/arm/thumb1.md"

   {
     rtx cond[2];
     cond[0] = gen_rtx_fmt_ee ((GET_CODE (operands[3]) == NE
				? GEU : LTU),
			       VOIDmode, operands[2], const1_rtx);
     cond[1] = operands[4];

     if (which_alternative == 0)
       output_asm_insn ("subs\t%0, %2, #1", operands);
     else if (which_alternative == 1)
       {
	 /* We must provide an alternative for a hi reg because reload
	    cannot handle output reloads on a jump instruction, but we
	    can't subtract into that.  Fortunately a mov from lo to hi
	    does not clobber the condition codes.  */
	 output_asm_insn ("subs\t%1, %2, #1", operands);
	 output_asm_insn ("mov\t%0, %1", operands);
       }
     else
       {
	 /* Similarly, but the target is memory.  */
	 output_asm_insn ("subs\t%1, %2, #1", operands);
	 output_asm_insn ("str\t%1, %0", operands);
       }

     switch (get_attr_length (insn) - (which_alternative ? 2 : 0))
       {
	 case 4:
	   output_asm_insn ("b%d0\t%l1", cond);
	   return "";
	 case 6:
	   output_asm_insn ("b%D0\t.LCB%=", cond);
	   return "b\t%l4\t%@long jump\n.LCB%=:";
	 default:
	   output_asm_insn ("b%D0\t.LCB%=", cond);
	   return "bl\t%l4\t%@far jump\n.LCB%=:";
       }
   }
  
}

static const char *
output_956 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1551 "../../gcc/config/arm/thumb1.md"

   {
     rtx cond[3];

     cond[0] = (which_alternative < 2) ? operands[0] : operands[1];
     cond[1] = operands[2];
     cond[2] = operands[3];

     if (CONST_INT_P (cond[2]) && INTVAL (cond[2]) < 0)
       output_asm_insn ("subs\t%0, %1, #%n2", cond);
     else
       output_asm_insn ("adds\t%0, %1, %2", cond);

     if (which_alternative >= 2
	 && which_alternative < 4)
       output_asm_insn ("mov\t%0, %1", operands);
     else if (which_alternative >= 4)
       output_asm_insn ("str\t%1, %0", operands);

     switch (get_attr_length (insn) - ((which_alternative >= 2) ? 2 : 0))
       {
	 case 4:
	   return "b%d4\t%l5";
	 case 6:
	   return "b%D4\t.LCB%=\n\tb\t%l5\t%@long jump\n.LCB%=:";
	 default:
	   return "b%D4\t.LCB%=\n\tbl\t%l5\t%@far jump\n.LCB%=:";
       }
   }
  
}

static const char *
output_957 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1630 "../../gcc/config/arm/thumb1.md"

   {
     switch (which_alternative)
       {
       case 0:
	 output_asm_insn ("cmp\t%1, #%n2", operands);
	 break;
       case 1:
	 output_asm_insn ("cmn\t%1, %2", operands);
	 break;
       case 2:
	 if (INTVAL (operands[2]) < 0)
	   output_asm_insn ("subs\t%0, %1, %2", operands);
	 else
	   output_asm_insn ("adds\t%0, %1, %2", operands);
	 break;
       case 3:
	 if (INTVAL (operands[2]) < 0)
	   output_asm_insn ("subs\t%0, %0, %2", operands);
	 else
	   output_asm_insn ("adds\t%0, %0, %2", operands);
	 break;
       }

     switch (get_attr_length (insn))
       {
	 case 4:
	   return "b%d3\t%l4";
	 case 6:
	   return "b%D3\t.LCB%=\n\tb\t%l4\t%@long jump\n.LCB%=:";
	 default:
	   return "b%D3\t.LCB%=\n\tbl\t%l4\t%@far jump\n.LCB%=:";
       }
   }
  
}

static const char * const output_959[] = {
  "rsbs\t%0, %1, #0\n\tadcs\t%0, %0, %1",
  "rsbs\t%2, %1, #0\n\tadcs\t%0, %1, %2",
};

static const char *
output_964 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1782 "../../gcc/config/arm/thumb1.md"

  if (get_attr_length (insn) == 2)
    return "b\t%l0";
  return "bl\t%l0\t%@ far jump";
  
}

static const char *
output_967 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1830 "../../gcc/config/arm/thumb1.md"

  {
    if (!TARGET_CALLER_INTERWORKING)
      return thumb_call_via_reg (operands[0]);
    else if (operands[1] == const0_rtx)
      return "bl\t%__interwork_call_via_%0";
    else if (frame_pointer_needed)
      return "bl\t%__interwork_r7_call_via_%0";
    else
      return "bl\t%__interwork_r11_call_via_%0";
  }
}

static const char *
output_970 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1877 "../../gcc/config/arm/thumb1.md"

  {
    if (!TARGET_CALLER_INTERWORKING)
      return thumb_call_via_reg (operands[1]);
    else if (operands[2] == const0_rtx)
      return "bl\t%__interwork_call_via_%1";
    else if (frame_pointer_needed)
      return "bl\t%__interwork_r7_call_via_%1";
    else
      return "bl\t%__interwork_r11_call_via_%1";
  }
}

static const char *
output_973 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1945 "../../gcc/config/arm/thumb1.md"
 return thumb1_output_casesi(operands);
}

static const char *
output_975 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1965 "../../gcc/config/arm/thumb1.md"
 return thumb1_output_interwork ();
}

static const char *
output_976 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1973 "../../gcc/config/arm/thumb1.md"

    return thumb1_unexpanded_epilogue ();
  
}

static const char *
output_988 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 241 "../../gcc/config/arm/thumb2.md"
{
  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "mov%?\t%0, %1";
    case 3: return "mvn%?\t%0, #%B1";
    case 4: return "movw%?\t%0, %1";
    case 5:
      /* Cannot load it directly, split to load it via MOV / MOVT.  */
      if (!MEM_P (operands[1]) && arm_disable_literal_pool)
	return "#";
      return "ldr%?\t%0, %1";
    case 6: return "str%?\t%1, %0";
    default: gcc_unreachable ();
    }
}
}

static const char *
output_989 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 275 "../../gcc/config/arm/thumb2.md"

  (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
			     INTVAL (operands[3]));
  return "add\t%2, %|pc\n\tldr%?\t%0, [%2]";
  
}

static const char * const output_990[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mov%?\t%0, %1\t%@ movhi",
  "mov%?\t%0, %1\t%@ movhi",
  "movw%?\t%0, %L1\t%@ movhi",
  "strh%?\t%1, %0\t%@ movhi",
  "ldrh%?\t%0, %1\t%@ movhi",
};

static const char * const output_997[] = {
  "it\t%D3\n\tmov%D3\t%0, %2",
  "it\t%d3\n\tmov%d3\t%0, %1",
  "it\t%D3\n\tmov%D3\t%0, %2",
  "it\t%D3\n\tmvn%D3\t%0, #%B2",
  "it\t%d3\n\tmov%d3\t%0, %1",
  "it\t%d3\n\tmvn%d3\t%0, #%B1",
  "#",
  "#",
  "#",
  "#",
  "#",
  "#",
};

static const char * const output_998[] = {
  "it\t%D3\n\tmov%D3\t%0, %2",
  "it\t%d3\n\tmov%d3\t%0, %1",
};

static const char * const output_1007[] = {
  "it\t%d1\n\torr%d1\t%0, %3, #1",
  "#",
};

static const char *
output_1009 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 707 "../../gcc/config/arm/thumb2.md"

    if (GET_CODE (operands[3]) == NE)
      {
        if (which_alternative != 1)
	  output_asm_insn ("it\t%D4\n\tmov%D4\t%0, %2", operands);
        if (which_alternative != 0)
	  output_asm_insn ("it\t%d4\n\tmov%d4\t%0, %1", operands);
        return "";
      }
    switch (which_alternative)
      {
      case 0:
	output_asm_insn ("it\t%d4", operands);
	break;
      case 1:
	output_asm_insn ("it\t%D4", operands);
	break;
      case 2:
	if (arm_restrict_it)
	  output_asm_insn ("it\t%D4", operands);
	else
	  output_asm_insn ("ite\t%D4", operands);
	break;
      default:
	abort();
      }
    if (which_alternative != 0)
      {
        output_asm_insn ("mov%D4\t%0, %1", operands);
        if (arm_restrict_it && which_alternative == 2)
          output_asm_insn ("it\t%d4", operands);
      }
    if (which_alternative != 1)
      output_asm_insn ("mov%d4\t%0, %2", operands);
    return "";
  
}

static const char *
output_1010 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 757 "../../gcc/config/arm/thumb2.md"

    if (GET_CODE (operands[4]) == LT && operands[3] == const0_rtx)
      return "%i5\t%0, %1, %2, lsr #31";

    output_asm_insn ("cmp\t%2, %3", operands);

    if (GET_CODE (operands[5]) == PLUS && TARGET_COND_ARITH)
      return "cinc\t%0, %1, %d4";

    if (GET_CODE (operands[5]) == AND)
      {
	output_asm_insn ("ite\t%D4", operands);
	output_asm_insn ("mov%D4\t%0, #0", operands);
      }
    else if (GET_CODE (operands[5]) == MINUS)
      {
	output_asm_insn ("ite\t%D4", operands);
	output_asm_insn ("rsb%D4\t%0, %1, #0", operands);
      }
    else if (which_alternative != 0)
      {
	output_asm_insn ("ite\t%D4", operands);
	output_asm_insn ("mov%D4\t%0, %1", operands);
      }
    else
      output_asm_insn ("it\t%d4", operands);
    return "%i5%d4\t%0, %1, #1";
  
}

static const char *
output_1012 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 869 "../../gcc/config/arm/thumb2.md"

    output_asm_insn ("cmp\t%2, %3", operands);
    if (which_alternative != 0)
      {
	if (arm_restrict_it)
	  {
	    output_asm_insn ("mov\t%0, %1", operands);
	    output_asm_insn ("it\t%d4", operands);
	  }
	else
	{
	  output_asm_insn ("ite\t%D4", operands);
	  output_asm_insn ("mov%D4\t%0, %1", operands);
	}
      }
    else
      output_asm_insn ("it\t%d4", operands);
    return "sub%d4\t%0, %1, #1";
  
}

static const char * const output_1014[] = {
  "csinv\t%0, %3, %2, %D1",
  "csinv\t%0, zr, %2, %D1",
};

static const char * const output_1015[] = {
  "csinc\t%0, %3, %2, %D1",
  "csinc\t%0, zr, %2, %D1",
};

static const char * const output_1016[] = {
  "csneg\t%0, %3, %2, %D1",
  "csneg\t%0, zr, %2, %D1",
};

static const char *
output_1017 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1013 "../../gcc/config/arm/thumb2.md"

  if (GET_CODE (operands[5]) == LT
      && (operands[4] == const0_rtx))
    {
      if (which_alternative != 1 && REG_P (operands[1]))
	{
	  if (operands[2] == const0_rtx)
	    return "and\t%0, %1, %3, asr #31";
	  return "ands\t%0, %1, %3, asr #32\n\tit\tcc\n\tmovcc\t%0, %2";
	}
      else if (which_alternative != 0 && REG_P (operands[2]))
	{
	  if (operands[1] == const0_rtx)
	    return "bic\t%0, %2, %3, asr #31";
	  return "bics\t%0, %2, %3, asr #32\n\tit\tcs\n\tmovcs\t%0, %1";
	}
      /* The only case that falls through to here is when both ops 1 & 2
	 are constants.  */
    }

  if (GET_CODE (operands[5]) == GE
      && (operands[4] == const0_rtx))
    {
      if (which_alternative != 1 && REG_P (operands[1]))
	{
	  if (operands[2] == const0_rtx)
	    return "bic\t%0, %1, %3, asr #31";
	  return "bics\t%0, %1, %3, asr #32\n\tit\tcs\n\tmovcs\t%0, %2";
	}
      else if (which_alternative != 0 && REG_P (operands[2]))
	{
	  if (operands[1] == const0_rtx)
	    return "and\t%0, %2, %3, asr #31";
	  return "ands\t%0, %2, %3, asr #32\n\tit\tcc\n\tmovcc\t%0, %1";
	}
      /* The only case that falls through to here is when both ops 1 & 2
	 are constants.  */
    }
  if (CONST_INT_P (operands[4])
      && !const_ok_for_arm (INTVAL (operands[4])))
    output_asm_insn ("cmn\t%3, #%n4", operands);
  else
    output_asm_insn ("cmp\t%3, %4", operands);
  switch (which_alternative)
    {
    case 0:
      output_asm_insn ("it\t%D5", operands);
      break;
    case 1:
      output_asm_insn ("it\t%d5", operands);
      break;
    case 2:
      if (arm_restrict_it)
        {
          output_asm_insn ("mov\t%0, %1", operands);
          output_asm_insn ("it\t%D5", operands);
        }
      else
        output_asm_insn ("ite\t%d5", operands);
      break;
    default:
      abort();
    }
  if (which_alternative != 0 && !(arm_restrict_it && which_alternative == 2))
    output_asm_insn ("mov%d5\t%0, %1", operands);
  if (which_alternative != 1)
    output_asm_insn ("mov%D5\t%0, %2", operands);
  return "";
  
}

static const char * const output_1018[] = {
  "sxtb%?\t%0, %1",
  "ldrsb%?\t%0, %1",
};

static const char * const output_1019[] = {
  "uxth%?\t%0, %1",
  "ldrh%?\t%0, %1",
};

static const char * const output_1020[] = {
  "uxtb%?\t%0, %1",
  "ldrb%?\t%0, %1\t%@ zero_extendqisi2",
};

static const char *
output_1021 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1162 "../../gcc/config/arm/thumb2.md"
 return thumb2_output_casesi(operands);
}

static const char *
output_1022 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1202 "../../gcc/config/arm/thumb2.md"
 return thumb2_output_casesi(operands);
}

static const char *
output_1023 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1211 "../../gcc/config/arm/thumb2.md"
 return output_return_instruction (const_true_rtx, true, false, true);
}

static const char *
output_1024 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1219 "../../gcc/config/arm/thumb2.md"
 return output_return_instruction (const_true_rtx, true, false, true);
}

static const char *
output_1027 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1274 "../../gcc/config/arm/thumb2.md"
 return arm_output_shift(operands, 2);
}

static const char *
output_1031 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1302 "../../gcc/config/arm/thumb2.md"

    HOST_WIDE_INT val;

    if (CONST_INT_P (operands[2]))
      val = INTVAL(operands[2]);
    else
      val = 0;

    /* We prefer eg. subs rn, rn, #1 over adds rn, rn, #0xffffffff.  */
    if (val < 0 && const_ok_for_arm(ARM_SIGN_EXTEND (-val)))
      return "sub%!\t%0, %1, #%n2";
    else
      return "add%!\t%0, %1, %2";
  
}

static const char *
output_1033 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1372 "../../gcc/config/arm/thumb2.md"

    HOST_WIDE_INT val;

    if (CONST_INT_P (operands[2]))
      val = INTVAL (operands[2]);
    else
      val = 0;

    if (val < 0 && const_ok_for_arm (ARM_SIGN_EXTEND (-val)))
      return "subs\t%0, %1, #%n2";
    else
      return "adds\t%0, %1, %2";
  
}

static const char *
output_1034 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1404 "../../gcc/config/arm/thumb2.md"

    HOST_WIDE_INT val;

    if (CONST_INT_P (operands[1]))
      val = INTVAL (operands[1]);
    else
      val = 0;

    if (val < 0 && const_ok_for_arm (ARM_SIGN_EXTEND (-val)))
      return "cmp\t%0, #%n1";
    else
      return "cmn\t%0, %1";
  
}

static const char *
output_1038 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1468 "../../gcc/config/arm/thumb2.md"

  if (get_attr_length (insn) == 2)
    return "cbz\t%0, %l1";
  else
    return "cmp\t%0, #0\n\tbeq\t%l1";
  
}

static const char *
output_1039 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1492 "../../gcc/config/arm/thumb2.md"

  if (get_attr_length (insn) == 2)
    return "cbnz\t%0, %l1";
  else
    return "cmp\t%0, #0\n\tbne\t%l1";
  
}

static const char *
output_1045 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1678 "../../gcc/config/arm/thumb2.md"
{
    char pattern[100];
    int i, num_saves = XVECLEN (operands[0], 0);

    strcpy (pattern, "clrm%?\t{");
    for (i = 0; i < num_saves; i++)
      {
	if (GET_CODE (XVECEXP (operands[0], 0, i)) == UNSPEC_VOLATILE)
	  {
	    strcat (pattern, "APSR");
	    ++i;
	  }
	else
	  strcat (pattern,
		  reg_names[REGNO (XEXP (XVECEXP (operands[0], 0, i), 0))]);
	if (i < num_saves - 1)
	  strcat (pattern, ", %|");
      }
    strcat (pattern, "}");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1049 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1738 "../../gcc/config/arm/thumb2.md"
{
    if (get_attr_length (insn) == 4)
      return "le\t%|lr, %l0";
    else
      return "subs\t%|lr, #1;bne\t%l0";
  }
}

static const char *
output_1051 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 31 "../../gcc/config/arm/neon.md"

  return output_move_neon (operands);
  
}

static const char *
output_1052 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 44 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V8QImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v8qi";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%x1  @ v8qi", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v8qi";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %P1  @ v8qi";
    case 6: return "vmov\t%P0, %Q1, %R1  @ v8qi";
    case 9: return "#";
    default: return output_move_double (operands, true, NULL);
    }
}
}

static const char *
output_1053 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 44 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V4HImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v4hi";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%x1  @ v4hi", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v4hi";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %P1  @ v4hi";
    case 6: return "vmov\t%P0, %Q1, %R1  @ v4hi";
    case 9: return "#";
    default: return output_move_double (operands, true, NULL);
    }
}
}

static const char *
output_1054 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 44 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V4HFmode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v4hf";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%x1  @ v4hf", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v4hf";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %P1  @ v4hf";
    case 6: return "vmov\t%P0, %Q1, %R1  @ v4hf";
    case 9: return "#";
    default: return output_move_double (operands, true, NULL);
    }
}
}

static const char *
output_1055 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 44 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V4BFmode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v4bf";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%x1  @ v4bf", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v4bf";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %P1  @ v4bf";
    case 6: return "vmov\t%P0, %Q1, %R1  @ v4bf";
    case 9: return "#";
    default: return output_move_double (operands, true, NULL);
    }
}
}

static const char *
output_1056 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 44 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V2SImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v2si";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%x1  @ v2si", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v2si";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %P1  @ v2si";
    case 6: return "vmov\t%P0, %Q1, %R1  @ v2si";
    case 9: return "#";
    default: return output_move_double (operands, true, NULL);
    }
}
}

static const char *
output_1057 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 44 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V2SFmode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ v2sf";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%x1  @ v2sf", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ v2sf";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %P1  @ v2sf";
    case 6: return "vmov\t%P0, %Q1, %R1  @ v2sf";
    case 9: return "#";
    default: return output_move_double (operands, true, NULL);
    }
}
}

static const char *
output_1058 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 44 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], DImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%P0, %1  @ di";
      else
        sprintf (templ, "vmov.i%d\t%%P0, %%x1  @ di", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%P0, %P1  @ di";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %P1  @ di";
    case 6: return "vmov\t%P0, %Q1, %R1  @ di";
    case 9: return "#";
    default: return output_move_double (operands, true, NULL);
    }
}
}

static const char *
output_1059 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 91 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V16QImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v16qi";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v16qi", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v16qi";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %e1  @ v16qi\n\tvmov\t%J0, %K0, %f1";
    case 6: return "vmov\t%e0, %Q1, %R1  @ v16qi\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_1060 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 91 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V8HImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v8hi";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v8hi", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v8hi";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %e1  @ v8hi\n\tvmov\t%J0, %K0, %f1";
    case 6: return "vmov\t%e0, %Q1, %R1  @ v8hi\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_1061 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 91 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V8HFmode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v8hf";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v8hf", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v8hf";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %e1  @ v8hf\n\tvmov\t%J0, %K0, %f1";
    case 6: return "vmov\t%e0, %Q1, %R1  @ v8hf\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_1062 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 91 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V8BFmode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v8bf";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v8bf", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v8bf";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %e1  @ v8bf\n\tvmov\t%J0, %K0, %f1";
    case 6: return "vmov\t%e0, %Q1, %R1  @ v8bf\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_1063 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 91 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V4SImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v4si";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v4si", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v4si";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %e1  @ v4si\n\tvmov\t%J0, %K0, %f1";
    case 6: return "vmov\t%e0, %Q1, %R1  @ v4si\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_1064 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 91 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V4SFmode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v4sf";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v4sf", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v4sf";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %e1  @ v4sf\n\tvmov\t%J0, %K0, %f1";
    case 6: return "vmov\t%e0, %Q1, %R1  @ v4sf\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_1065 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 91 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V2DImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ v2di";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ v2di", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ v2di";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %e1  @ v2di\n\tvmov\t%J0, %K0, %f1";
    case 6: return "vmov\t%e0, %Q1, %R1  @ v2di\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_1066 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 91 "../../gcc/config/arm/neon.md"
{
  if (which_alternative == 2 || which_alternative == 3)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], TImode,
        &operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
        return "vmov.f32\t%q0, %1  @ ti";
      else
        sprintf (templ, "vmov.i%d\t%%q0, %%1  @ ti", width);

      return templ;
    }

  switch (which_alternative)
    {
    case 0: return "vmov\t%q0, %q1  @ ti";
    case 1: case 4: return output_move_neon (operands);
    case 2: case 3: gcc_unreachable ();
    case 5: return "vmov\t%Q0, %R0, %e1  @ ti\n\tvmov\t%J0, %K0, %f1";
    case 6: return "vmov\t%e0, %Q1, %R1  @ ti\n\tvmov\t%f0, %J1, %K1";
    default: return output_move_quad (operands);
    }
}
}

static const char *
output_1067 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 187 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "#";
    case 1: case 2: return output_move_neon (operands);
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1068 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 187 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "#";
    case 1: case 2: return output_move_neon (operands);
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1069 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 187 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "#";
    case 1: case 2: return output_move_neon (operands);
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1070 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 187 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "#";
    case 1: case 2: return output_move_neon (operands);
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1099 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 325 "../../gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.8\t{%P0[%c2]}, %A1";
  else
    return "vmov.8\t%P0[%c2], %1";
}
}

static const char *
output_1100 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 325 "../../gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.16\t{%P0[%c2]}, %A1";
  else
    return "vmov.16\t%P0[%c2], %1";
}
}

static const char *
output_1101 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 325 "../../gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V4HFmode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.16\t{%P0[%c2]}, %A1";
  else
    return "vmov.16\t%P0[%c2], %1";
}
}

static const char *
output_1102 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 325 "../../gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V4BFmode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.16\t{%P0[%c2]}, %A1";
  else
    return "vmov.16\t%P0[%c2], %1";
}
}

static const char *
output_1103 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 325 "../../gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.32\t{%P0[%c2]}, %A1";
  else
    return "vmov.32\t%P0[%c2], %1";
}
}

static const char *
output_1104 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 325 "../../gcc/config/arm/neon.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.32\t{%P0[%c2]}, %A1";
  else
    return "vmov.32\t%P0[%c2], %1";
}
}

static const char *
output_1105 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 346 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V16QImode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V8QImode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.8\t{%P0[%c2]}, %A1";
  else
    return "vmov.8\t%P0[%c2], %1";
}
}

static const char *
output_1106 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 346 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V8HImode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V4HImode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.16\t{%P0[%c2]}, %A1";
  else
    return "vmov.16\t%P0[%c2], %1";
}
}

static const char *
output_1107 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 346 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V8HFmode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V4HFmode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.16\t{%P0[%c2]}, %A1";
  else
    return "vmov.16\t%P0[%c2], %1";
}
}

static const char *
output_1108 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 346 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V4SImode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V2SImode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.32\t{%P0[%c2]}, %A1";
  else
    return "vmov.32\t%P0[%c2], %1";
}
}

static const char *
output_1109 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 346 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int half_elts = GET_MODE_NUNITS (V4SFmode) / 2;
  int elt = elem % half_elts;
  int hi = (elem / half_elts) * 2;
  int regno = REGNO (operands[0]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[0] = gen_rtx_REG (V2SFmode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vld1.32\t{%P0[%c2]}, %A1";
  else
    return "vmov.32\t%P0[%c2], %1";
}
}

static const char *
output_1110 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 375 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT elem = ffs ((int) INTVAL (operands[2])) - 1;
  int regno = REGNO (operands[0]) + 2 * elem;

  operands[0] = gen_rtx_REG (DImode, regno);

  if (which_alternative == 0)
    return "vld1.64\t%P0, %A1";
  else
    return "vmov\t%P0, %Q1, %R1";
}
}

static const char *
output_1111 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 395 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }

  if (which_alternative == 0)
    return "vst1.8\t{%P1[%c2]}, %A0";
  else
    return "vmov.u8\t%0, %P1[%c2]";
}
}

static const char *
output_1112 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 395 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }

  if (which_alternative == 0)
    return "vst1.16\t{%P1[%c2]}, %A0";
  else
    return "vmov.u16\t%0, %P1[%c2]";
}
}

static const char *
output_1113 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 395 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }

  if (which_alternative == 0)
    return "vst1.16\t{%P1[%c2]}, %A0";
  else
    return "vmov.u16\t%0, %P1[%c2]";
}
}

static const char *
output_1114 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 395 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4BFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }

  if (which_alternative == 0)
    return "vst1.16\t{%P1[%c2]}, %A0";
  else
    return "vmov.u16\t%0, %P1[%c2]";
}
}

static const char *
output_1115 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 395 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }

  if (which_alternative == 0)
    return "vst1.32\t{%P1[%c2]}, %A0";
  else
    return "vmov.32\t%0, %P1[%c2]";
}
}

static const char *
output_1116 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 395 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }

  if (which_alternative == 0)
    return "vst1.32\t{%P1[%c2]}, %A0";
  else
    return "vmov.32\t%0, %P1[%c2]";
}
}

static const char *
output_1117 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 420 "../../gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V16QImode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V8QImode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vst1.8\t{%P1[%c2]}, %A0";
  else
    return "vmov.u8\t%0, %P1[%c2]";
}
}

static const char *
output_1118 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 420 "../../gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V8HImode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V4HImode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vst1.16\t{%P1[%c2]}, %A0";
  else
    return "vmov.u16\t%0, %P1[%c2]";
}
}

static const char *
output_1119 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 420 "../../gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V8HFmode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V4HFmode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vst1.16\t{%P1[%c2]}, %A0";
  else
    return "vmov.u16\t%0, %P1[%c2]";
}
}

static const char *
output_1120 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 420 "../../gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V4SImode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V2SImode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vst1.32\t{%P1[%c2]}, %A0";
  else
    return "vmov.32\t%0, %P1[%c2]";
}
}

static const char *
output_1121 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 420 "../../gcc/config/arm/neon.md"
{
  int half_elts = GET_MODE_NUNITS (V4SFmode) / 2;
  int elt = INTVAL (operands[2]) % half_elts;
  int hi = (INTVAL (operands[2]) / half_elts) * 2;
  int regno = REGNO (operands[1]);

  if (BYTES_BIG_ENDIAN)
    elt = half_elts - 1 - elt;

  operands[1] = gen_rtx_REG (V2SFmode, regno + hi);
  operands[2] = GEN_INT (elt);

  if (which_alternative == 0)
    return "vst1.32\t{%P1[%c2]}, %A0";
  else
    return "vmov.32\t%0, %P1[%c2]";
}
}

static const char *
output_1122 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 448 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]) + 2 * INTVAL (operands[2]);

  operands[1] = gen_rtx_REG (DImode, regno);

  if (which_alternative == 0)
    return "vst1.64\t{%P1}, %A0  @ v2di";
  else
    return "vmov\t%Q0, %R0, %P1  @ v2di";
}
}

static const char *
output_1207 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 673 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V8QImode, 0, VALID_NEON_QREG_MODE (V8QImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1208 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 673 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V16QImode, 0, VALID_NEON_QREG_MODE (V16QImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1209 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 673 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V4HImode, 0, VALID_NEON_QREG_MODE (V4HImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1210 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 673 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V8HImode, 0, VALID_NEON_QREG_MODE (V8HImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1211 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 673 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V2SImode, 0, VALID_NEON_QREG_MODE (V2SImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1212 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 673 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V4SImode, 0, VALID_NEON_QREG_MODE (V4SImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1213 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 673 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V4HFmode, 0, VALID_NEON_QREG_MODE (V4HFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1214 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 673 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V8HFmode, 0, VALID_NEON_QREG_MODE (V8HFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1215 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 673 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V2SFmode, 0, VALID_NEON_QREG_MODE (V2SFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1216 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 673 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V4SFmode, 0, VALID_NEON_QREG_MODE (V4SFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1217 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 673 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vorr", &operands[2],
		     V2DImode, 0, VALID_NEON_QREG_MODE (V2DImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1218 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 695 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V8QImode, 1, VALID_NEON_QREG_MODE (V8QImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1219 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 695 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V16QImode, 1, VALID_NEON_QREG_MODE (V16QImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1220 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 695 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V4HImode, 1, VALID_NEON_QREG_MODE (V4HImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1221 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 695 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V8HImode, 1, VALID_NEON_QREG_MODE (V8HImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1222 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 695 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V2SImode, 1, VALID_NEON_QREG_MODE (V2SImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1223 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 695 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V4SImode, 1, VALID_NEON_QREG_MODE (V4SImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1224 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 695 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V4HFmode, 1, VALID_NEON_QREG_MODE (V4HFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1225 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 695 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V8HFmode, 1, VALID_NEON_QREG_MODE (V8HFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1226 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 695 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%P0, %P1, %P2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V2SFmode, 1, VALID_NEON_QREG_MODE (V2SFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1227 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 695 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V4SFmode, 1, VALID_NEON_QREG_MODE (V4SFmode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1228 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 695 "../../gcc/config/arm/neon.md"
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1: return neon_output_logic_immediate ("vand", &operands[2],
    		     V2DImode, 1, VALID_NEON_QREG_MODE (V2DImode));
    default: gcc_unreachable ();
    }
}
}

static const char *
output_1335 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 853 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V8QImode, VALID_NEON_QREG_MODE (V8QImode),
					false);
  }
}

static const char *
output_1336 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 853 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V16QImode, VALID_NEON_QREG_MODE (V16QImode),
					false);
  }
}

static const char *
output_1337 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 853 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V4HImode, VALID_NEON_QREG_MODE (V4HImode),
					false);
  }
}

static const char *
output_1338 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 853 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V8HImode, VALID_NEON_QREG_MODE (V8HImode),
					false);
  }
}

static const char *
output_1339 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 853 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V2SImode, VALID_NEON_QREG_MODE (V2SImode),
					false);
  }
}

static const char *
output_1340 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 853 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V4SImode, VALID_NEON_QREG_MODE (V4SImode),
					false);
  }
}

static const char *
output_1341 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 866 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V8QImode, VALID_NEON_QREG_MODE (V8QImode),
					false);
  }
}

static const char *
output_1342 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 866 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V16QImode, VALID_NEON_QREG_MODE (V16QImode),
					false);
  }
}

static const char *
output_1343 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 866 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V4HImode, VALID_NEON_QREG_MODE (V4HImode),
					false);
  }
}

static const char *
output_1344 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 866 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V8HImode, VALID_NEON_QREG_MODE (V8HImode),
					false);
  }
}

static const char *
output_1345 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 866 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V2SImode, VALID_NEON_QREG_MODE (V2SImode),
					false);
  }
}

static const char *
output_1346 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 866 "../../gcc/config/arm/neon.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V4SImode, VALID_NEON_QREG_MODE (V4SImode),
					false);
  }
}

static const char * const output_1361[] = {
  "vld1.32\t{%P0[0]}, %A1",
  "vmov.32\t%P0[0], %1",
};

static const char *
output_1362 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 960 "../../gcc/config/arm/neon.md"
{
  return BYTES_BIG_ENDIAN ?  "vaddw.s8\t%q0, %q3, %f1" :
    "vaddw.s8\t%q0, %q3, %e1";
}
}

static const char *
output_1363 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 960 "../../gcc/config/arm/neon.md"
{
  return BYTES_BIG_ENDIAN ?  "vaddw.s16\t%q0, %q3, %f1" :
    "vaddw.s16\t%q0, %q3, %e1";
}
}

static const char *
output_1364 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 960 "../../gcc/config/arm/neon.md"
{
  return BYTES_BIG_ENDIAN ?  "vaddw.s32\t%q0, %q3, %f1" :
    "vaddw.s32\t%q0, %q3, %e1";
}
}

static const char *
output_1365 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 975 "../../gcc/config/arm/neon.md"
{
  return BYTES_BIG_ENDIAN ?  "vaddw.s8\t%q0, %q3, %e1" :
    "vaddw.s8\t%q0, %q3, %f1";
}
}

static const char *
output_1366 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 975 "../../gcc/config/arm/neon.md"
{
  return BYTES_BIG_ENDIAN ?  "vaddw.s16\t%q0, %q3, %e1" :
    "vaddw.s16\t%q0, %q3, %f1";
}
}

static const char *
output_1367 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 975 "../../gcc/config/arm/neon.md"
{
  return BYTES_BIG_ENDIAN ?  "vaddw.s32\t%q0, %q3, %e1" :
    "vaddw.s32\t%q0, %q3, %f1";
}
}

static const char *
output_1371 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1030 "../../gcc/config/arm/neon.md"
{
  return BYTES_BIG_ENDIAN ?  "vaddw.u8\t%q0, %q3, %f1" :
    "vaddw.u8\t%q0, %q3, %e1";
}
}

static const char *
output_1372 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1030 "../../gcc/config/arm/neon.md"
{
  return BYTES_BIG_ENDIAN ?  "vaddw.u16\t%q0, %q3, %f1" :
    "vaddw.u16\t%q0, %q3, %e1";
}
}

static const char *
output_1373 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1030 "../../gcc/config/arm/neon.md"
{
  return BYTES_BIG_ENDIAN ?  "vaddw.u32\t%q0, %q3, %f1" :
    "vaddw.u32\t%q0, %q3, %e1";
}
}

static const char *
output_1374 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1045 "../../gcc/config/arm/neon.md"
{
 return BYTES_BIG_ENDIAN ?  "vaddw.u8\t%q0, %q3, %e1" :
    "vaddw.u8\t%q0, %q3, %f1";
}
}

static const char *
output_1375 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1045 "../../gcc/config/arm/neon.md"
{
 return BYTES_BIG_ENDIAN ?  "vaddw.u16\t%q0, %q3, %e1" :
    "vaddw.u16\t%q0, %q3, %f1";
}
}

static const char *
output_1376 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1045 "../../gcc/config/arm/neon.md"
{
 return BYTES_BIG_ENDIAN ?  "vaddw.u32\t%q0, %q3, %e1" :
    "vaddw.u32\t%q0, %q3, %f1";
}
}

static const char *
output_1508 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1835 "../../gcc/config/arm/neon.md"
{
    int lane = NEON_ENDIAN_LANE_N (V4HFmode, INTVAL (operands[5]));
    if (lane > GET_MODE_NUNITS (V2HFmode) - 1)
      {
	operands[5] = GEN_INT (lane - GET_MODE_NUNITS (V2HFmode));
	return "vfmal.f16\t%P0, %2, %p3[%c5]";
      }
    else
      {
	operands[5] = GEN_INT (lane);
	return "vfmal.f16\t%P0, %2, %3[%c5]";
      }
  }
}

static const char *
output_1509 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1835 "../../gcc/config/arm/neon.md"
{
    int lane = NEON_ENDIAN_LANE_N (V8HFmode, INTVAL (operands[5]));
    if (lane > GET_MODE_NUNITS (V4HFmode) - 1)
      {
	operands[5] = GEN_INT (lane - GET_MODE_NUNITS (V4HFmode));
	return "vfmal.f16\t%q0, %e2, %f3[%c5]";
      }
    else
      {
	operands[5] = GEN_INT (lane);
	return "vfmal.f16\t%q0, %e2, %e3[%c5]";
      }
  }
}

static const char *
output_1510 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1891 "../../gcc/config/arm/neon.md"
{
   int lane = NEON_ENDIAN_LANE_N (V8HFmode, INTVAL (operands[5]));
   int elts_per_reg = GET_MODE_NUNITS (V2HFmode);
   int new_lane = lane % elts_per_reg;
   int regdiff = lane / elts_per_reg;
   operands[5] = GEN_INT (new_lane);
   /* We re-create operands[2] and operands[3] in the halved VFMLSEL modes
      because we want the print_operand code to print the appropriate
      S or D register prefix.  */
   operands[3] = gen_rtx_REG (V2HFmode, REGNO (operands[3]) + regdiff);
   operands[2] = gen_rtx_REG (V2HFmode, REGNO (operands[2]));
   return "vfmal.f16\t%P0, %2, %3[%c5]";
 }
}

static const char *
output_1511 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1891 "../../gcc/config/arm/neon.md"
{
   int lane = NEON_ENDIAN_LANE_N (V4HFmode, INTVAL (operands[5]));
   int elts_per_reg = GET_MODE_NUNITS (V4HFmode);
   int new_lane = lane % elts_per_reg;
   int regdiff = lane / elts_per_reg;
   operands[5] = GEN_INT (new_lane);
   /* We re-create operands[2] and operands[3] in the halved VFMLSEL modes
      because we want the print_operand code to print the appropriate
      S or D register prefix.  */
   operands[3] = gen_rtx_REG (V4HFmode, REGNO (operands[3]) + regdiff);
   operands[2] = gen_rtx_REG (V4HFmode, REGNO (operands[2]));
   return "vfmal.f16\t%q0, %P2, %P3[%c5]";
 }
}

static const char *
output_1512 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1928 "../../gcc/config/arm/neon.md"
{
   int lane = NEON_ENDIAN_LANE_N (V8HFmode, INTVAL (operands[5]));
   int elts_per_reg = GET_MODE_NUNITS (V2HFmode);
   int new_lane = lane % elts_per_reg;
   int regdiff = lane / elts_per_reg;
   operands[5] = GEN_INT (new_lane);
   /* We re-create operands[3] in the halved VFMLSEL mode
      because we've calculated the correct half-width subreg to extract
      the lane from and we want to print *that* subreg instead.  */
   operands[3] = gen_rtx_REG (V2HFmode, REGNO (operands[3]) + regdiff);
   return "vfmal.f16\t%P0, %p2, %3[%c5]";
 }
}

static const char *
output_1513 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1928 "../../gcc/config/arm/neon.md"
{
   int lane = NEON_ENDIAN_LANE_N (V4HFmode, INTVAL (operands[5]));
   int elts_per_reg = GET_MODE_NUNITS (V4HFmode);
   int new_lane = lane % elts_per_reg;
   int regdiff = lane / elts_per_reg;
   operands[5] = GEN_INT (new_lane);
   /* We re-create operands[3] in the halved VFMLSEL mode
      because we've calculated the correct half-width subreg to extract
      the lane from and we want to print *that* subreg instead.  */
   operands[3] = gen_rtx_REG (V4HFmode, REGNO (operands[3]) + regdiff);
   return "vfmal.f16\t%q0, %f2, %P3[%c5]";
 }
}

static const char *
output_1514 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1957 "../../gcc/config/arm/neon.md"
{
    int lane = NEON_ENDIAN_LANE_N (V4HFmode, INTVAL (operands[5]));
    if (lane > GET_MODE_NUNITS (V2HFmode) - 1)
      {
	operands[5] = GEN_INT (lane - GET_MODE_NUNITS (V2HFmode));
	return "vfmal.f16\t%P0, %p2, %p3[%c5]";
      }
    else
      {
	operands[5] = GEN_INT (lane);
	return "vfmal.f16\t%P0, %p2, %3[%c5]";
      }
  }
}

static const char *
output_1515 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1957 "../../gcc/config/arm/neon.md"
{
    int lane = NEON_ENDIAN_LANE_N (V8HFmode, INTVAL (operands[5]));
    if (lane > GET_MODE_NUNITS (V4HFmode) - 1)
      {
	operands[5] = GEN_INT (lane - GET_MODE_NUNITS (V4HFmode));
	return "vfmal.f16\t%q0, %f2, %f3[%c5]";
      }
    else
      {
	operands[5] = GEN_INT (lane);
	return "vfmal.f16\t%q0, %f2, %e3[%c5]";
      }
  }
}

static const char *
output_1516 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1988 "../../gcc/config/arm/neon.md"
{
    int lane = NEON_ENDIAN_LANE_N (V4HFmode, INTVAL (operands[5]));
    if (lane > GET_MODE_NUNITS (V2HFmode) - 1)
      {
	operands[5] = GEN_INT (lane - GET_MODE_NUNITS (V2HFmode));
	return "vfmsl.f16\t%P0, %2, %p3[%c5]";
      }
    else
      {
	operands[5] = GEN_INT (lane);
	return "vfmsl.f16\t%P0, %2, %3[%c5]";
      }
  }
}

static const char *
output_1517 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1988 "../../gcc/config/arm/neon.md"
{
    int lane = NEON_ENDIAN_LANE_N (V8HFmode, INTVAL (operands[5]));
    if (lane > GET_MODE_NUNITS (V4HFmode) - 1)
      {
	operands[5] = GEN_INT (lane - GET_MODE_NUNITS (V4HFmode));
	return "vfmsl.f16\t%q0, %e2, %f3[%c5]";
      }
    else
      {
	operands[5] = GEN_INT (lane);
	return "vfmsl.f16\t%q0, %e2, %e3[%c5]";
      }
  }
}

static const char *
output_1518 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2026 "../../gcc/config/arm/neon.md"
{
   int lane = NEON_ENDIAN_LANE_N (V8HFmode, INTVAL (operands[5]));
   int elts_per_reg = GET_MODE_NUNITS (V2HFmode);
   int new_lane = lane % elts_per_reg;
   int regdiff = lane / elts_per_reg;
   operands[5] = GEN_INT (new_lane);
   /* We re-create operands[2] and operands[3] in the halved VFMLSEL modes
      because we want the print_operand code to print the appropriate
      S or D register prefix.  */
   operands[3] = gen_rtx_REG (V2HFmode, REGNO (operands[3]) + regdiff);
   operands[2] = gen_rtx_REG (V2HFmode, REGNO (operands[2]));
   return "vfmsl.f16\t%P0, %2, %3[%c5]";
 }
}

static const char *
output_1519 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2026 "../../gcc/config/arm/neon.md"
{
   int lane = NEON_ENDIAN_LANE_N (V4HFmode, INTVAL (operands[5]));
   int elts_per_reg = GET_MODE_NUNITS (V4HFmode);
   int new_lane = lane % elts_per_reg;
   int regdiff = lane / elts_per_reg;
   operands[5] = GEN_INT (new_lane);
   /* We re-create operands[2] and operands[3] in the halved VFMLSEL modes
      because we want the print_operand code to print the appropriate
      S or D register prefix.  */
   operands[3] = gen_rtx_REG (V4HFmode, REGNO (operands[3]) + regdiff);
   operands[2] = gen_rtx_REG (V4HFmode, REGNO (operands[2]));
   return "vfmsl.f16\t%q0, %P2, %P3[%c5]";
 }
}

static const char *
output_1520 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2064 "../../gcc/config/arm/neon.md"
{
   int lane = NEON_ENDIAN_LANE_N (V8HFmode, INTVAL (operands[5]));
   int elts_per_reg = GET_MODE_NUNITS (V2HFmode);
   int new_lane = lane % elts_per_reg;
   int regdiff = lane / elts_per_reg;
   operands[5] = GEN_INT (new_lane);
   /* We re-create operands[3] in the halved VFMLSEL mode
      because we've calculated the correct half-width subreg to extract
      the lane from and we want to print *that* subreg instead.  */
   operands[3] = gen_rtx_REG (V2HFmode, REGNO (operands[3]) + regdiff);
   return "vfmsl.f16\t%P0, %p2, %3[%c5]";
 }
}

static const char *
output_1521 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2064 "../../gcc/config/arm/neon.md"
{
   int lane = NEON_ENDIAN_LANE_N (V4HFmode, INTVAL (operands[5]));
   int elts_per_reg = GET_MODE_NUNITS (V4HFmode);
   int new_lane = lane % elts_per_reg;
   int regdiff = lane / elts_per_reg;
   operands[5] = GEN_INT (new_lane);
   /* We re-create operands[3] in the halved VFMLSEL mode
      because we've calculated the correct half-width subreg to extract
      the lane from and we want to print *that* subreg instead.  */
   operands[3] = gen_rtx_REG (V4HFmode, REGNO (operands[3]) + regdiff);
   return "vfmsl.f16\t%q0, %f2, %P3[%c5]";
 }
}

static const char *
output_1522 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2094 "../../gcc/config/arm/neon.md"
{
    int lane = NEON_ENDIAN_LANE_N (V4HFmode, INTVAL (operands[5]));
    if (lane > GET_MODE_NUNITS (V2HFmode) - 1)
      {
	operands[5] = GEN_INT (lane - GET_MODE_NUNITS (V2HFmode));
	return "vfmsl.f16\t%P0, %p2, %p3[%c5]";
      }
    else
      {
	operands[5] = GEN_INT (lane);
	return "vfmsl.f16\t%P0, %p2, %3[%c5]";
      }
  }
}

static const char *
output_1523 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2094 "../../gcc/config/arm/neon.md"
{
    int lane = NEON_ENDIAN_LANE_N (V8HFmode, INTVAL (operands[5]));
    if (lane > GET_MODE_NUNITS (V4HFmode) - 1)
      {
	operands[5] = GEN_INT (lane - GET_MODE_NUNITS (V4HFmode));
	return "vfmsl.f16\t%q0, %f2, %f3[%c5]";
      }
    else
      {
	operands[5] = GEN_INT (lane);
	return "vfmsl.f16\t%q0, %f2, %e3[%c5]";
      }
  }
}

static const char *
output_1631 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#8\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V8QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1632 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#8\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V8QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1633 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#8\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V8QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1634 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#8\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V8QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1635 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#8\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V8QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1636 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#8\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V16QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1637 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#8\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V16QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1638 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#8\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V16QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1639 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#8\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V16QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1640 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#8\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V16QImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1641 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#16\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V4HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1642 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#16\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V4HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1643 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#16\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V4HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1644 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#16\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V4HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1645 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#16\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V4HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1646 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#16\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V8HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1647 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#16\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V8HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1648 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#16\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V8HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1649 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#16\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V8HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1650 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#16\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V8HImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1651 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1652 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1653 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1654 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1655 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1656 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1657 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1658 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1659 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1660 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SImode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1661 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1662 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1663 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1664 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1665 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#32\t%%P0,"
                      " %%P1, %s",
                       GET_MODE_CLASS (V2SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1666 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "i",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1667 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1668 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1669 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1670 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2374 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.%s%%#32\t%%q0,"
                      " %%q1, %s",
                       GET_MODE_CLASS (V4SFmode) == MODE_VECTOR_FLOAT
                         ? "f" : "s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_1671 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2398 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.f%%#32\t%%P0,"
                       " %%P1, %s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1672 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2398 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.f%%#32\t%%P0,"
                       " %%P1, %s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1673 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2398 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.f%%#32\t%%P0,"
                       " %%P1, %s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1674 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2398 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.f%%#32\t%%P0,"
                       " %%P1, %s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1675 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2398 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.f%%#32\t%%P0,"
                       " %%P1, %s",
                       which_alternative == 0
                         ? "%P2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1676 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2398 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vceq.f%%#32\t%%q0,"
                       " %%q1, %s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1677 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2398 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcgt.f%%#32\t%%q0,"
                       " %%q1, %s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1678 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2398 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcge.f%%#32\t%%q0,"
                       " %%q1, %s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1679 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2398 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vclt.f%%#32\t%%q0,"
                       " %%q1, %s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1680 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2398 "../../gcc/config/arm/neon.md"
{
    char pattern[100];
    sprintf (pattern, "vcle.f%%#32\t%%q0,"
                       " %%q1, %s",
                       which_alternative == 0
                         ? "%q2" : "#0");
    output_asm_insn (pattern, operands);
    return "";
}
}

static const char *
output_1681 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2441 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vceq.%s%%#16\t%%q0,"
	   " %%q1, %s",
	   GET_MODE_CLASS (V8HFmode) == MODE_VECTOR_FLOAT
	   ? "f" : "i",
	   which_alternative == 0
	   ? "%q2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1682 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2441 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vcgt.%s%%#16\t%%q0,"
	   " %%q1, %s",
	   GET_MODE_CLASS (V8HFmode) == MODE_VECTOR_FLOAT
	   ? "f" : "s",
	   which_alternative == 0
	   ? "%q2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1683 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2441 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vcge.%s%%#16\t%%q0,"
	   " %%q1, %s",
	   GET_MODE_CLASS (V8HFmode) == MODE_VECTOR_FLOAT
	   ? "f" : "s",
	   which_alternative == 0
	   ? "%q2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1684 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2441 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vcle.%s%%#16\t%%q0,"
	   " %%q1, %s",
	   GET_MODE_CLASS (V8HFmode) == MODE_VECTOR_FLOAT
	   ? "f" : "s",
	   which_alternative == 0
	   ? "%q2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1685 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2441 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vclt.%s%%#16\t%%q0,"
	   " %%q1, %s",
	   GET_MODE_CLASS (V8HFmode) == MODE_VECTOR_FLOAT
	   ? "f" : "s",
	   which_alternative == 0
	   ? "%q2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1686 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2441 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vceq.%s%%#16\t%%P0,"
	   " %%P1, %s",
	   GET_MODE_CLASS (V4HFmode) == MODE_VECTOR_FLOAT
	   ? "f" : "i",
	   which_alternative == 0
	   ? "%P2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1687 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2441 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vcgt.%s%%#16\t%%P0,"
	   " %%P1, %s",
	   GET_MODE_CLASS (V4HFmode) == MODE_VECTOR_FLOAT
	   ? "f" : "s",
	   which_alternative == 0
	   ? "%P2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1688 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2441 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vcge.%s%%#16\t%%P0,"
	   " %%P1, %s",
	   GET_MODE_CLASS (V4HFmode) == MODE_VECTOR_FLOAT
	   ? "f" : "s",
	   which_alternative == 0
	   ? "%P2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1689 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2441 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vcle.%s%%#16\t%%P0,"
	   " %%P1, %s",
	   GET_MODE_CLASS (V4HFmode) == MODE_VECTOR_FLOAT
	   ? "f" : "s",
	   which_alternative == 0
	   ? "%P2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1690 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2441 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vclt.%s%%#16\t%%P0,"
	   " %%P1, %s",
	   GET_MODE_CLASS (V4HFmode) == MODE_VECTOR_FLOAT
	   ? "f" : "s",
	   which_alternative == 0
	   ? "%P2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1691 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2465 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vceq.f%%#16\t%%q0,"
	   " %%q1, %s",
	   which_alternative == 0
	   ? "%q2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1692 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2465 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vcgt.f%%#16\t%%q0,"
	   " %%q1, %s",
	   which_alternative == 0
	   ? "%q2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1693 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2465 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vcge.f%%#16\t%%q0,"
	   " %%q1, %s",
	   which_alternative == 0
	   ? "%q2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1694 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2465 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vclt.f%%#16\t%%q0,"
	   " %%q1, %s",
	   which_alternative == 0
	   ? "%q2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1695 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2465 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vcle.f%%#16\t%%q0,"
	   " %%q1, %s",
	   which_alternative == 0
	   ? "%q2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1696 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2465 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vceq.f%%#16\t%%P0,"
	   " %%P1, %s",
	   which_alternative == 0
	   ? "%P2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1697 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2465 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vcgt.f%%#16\t%%P0,"
	   " %%P1, %s",
	   which_alternative == 0
	   ? "%P2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1698 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2465 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vcge.f%%#16\t%%P0,"
	   " %%P1, %s",
	   which_alternative == 0
	   ? "%P2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1699 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2465 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vclt.f%%#16\t%%P0,"
	   " %%P1, %s",
	   which_alternative == 0
	   ? "%P2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1700 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2465 "../../gcc/config/arm/neon.md"
{
  char pattern[100];
  sprintf (pattern, "vcle.f%%#16\t%%P0,"
	   " %%P1, %s",
	   which_alternative == 0
	   ? "%P2" : "#0");
  output_asm_insn (pattern, operands);
  return "";
}
}

static const char *
output_1912 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%P0, %P2, d%c3[%c4], #0";
  }
}

static const char *
output_1913 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%P0, %P2, d%c3[%c4], #90";
  }
}

static const char *
output_1914 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%P0, %P2, d%c3[%c4], #180";
  }
}

static const char *
output_1915 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%P0, %P2, d%c3[%c4], #270";
  }
}

static const char *
output_1916 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%q0, %q2, d%c3[%c4], #0";
  }
}

static const char *
output_1917 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%q0, %q2, d%c3[%c4], #90";
  }
}

static const char *
output_1918 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%q0, %q2, d%c3[%c4], #180";
  }
}

static const char *
output_1919 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%q0, %q2, d%c3[%c4], #270";
  }
}

static const char *
output_1920 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%P0, %P2, d%c3[%c4], #0";
  }
}

static const char *
output_1921 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%P0, %P2, d%c3[%c4], #90";
  }
}

static const char *
output_1922 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%P0, %P2, d%c3[%c4], #180";
  }
}

static const char *
output_1923 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%P0, %P2, d%c3[%c4], #270";
  }
}

static const char *
output_1924 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%q0, %q2, d%c3[%c4], #0";
  }
}

static const char *
output_1925 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%q0, %q2, d%c3[%c4], #90";
  }
}

static const char *
output_1926 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%q0, %q2, d%c3[%c4], #180";
  }
}

static const char *
output_1927 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2918 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%q0, %q2, d%c3[%c4], #270";
  }
}

static const char *
output_1928 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2933 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%P0, %P2, d%c3[%c4], #0";
  }
}

static const char *
output_1929 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2933 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%P0, %P2, d%c3[%c4], #90";
  }
}

static const char *
output_1930 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2933 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%P0, %P2, d%c3[%c4], #180";
  }
}

static const char *
output_1931 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2933 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%P0, %P2, d%c3[%c4], #270";
  }
}

static const char *
output_1932 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2933 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%P0, %P2, d%c3[%c4], #0";
  }
}

static const char *
output_1933 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2933 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%P0, %P2, d%c3[%c4], #90";
  }
}

static const char *
output_1934 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2933 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%P0, %P2, d%c3[%c4], #180";
  }
}

static const char *
output_1935 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2933 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%P0, %P2, d%c3[%c4], #270";
  }
}

static const char *
output_1936 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2948 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%q0, %q2, d%c3[%c4], #0";
  }
}

static const char *
output_1937 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2948 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%q0, %q2, d%c3[%c4], #90";
  }
}

static const char *
output_1938 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2948 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%q0, %q2, d%c3[%c4], #180";
  }
}

static const char *
output_1939 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2948 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f16\t%q0, %q2, d%c3[%c4], #270";
  }
}

static const char *
output_1940 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2948 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%q0, %q2, d%c3[%c4], #0";
  }
}

static const char *
output_1941 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2948 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%q0, %q2, d%c3[%c4], #90";
  }
}

static const char *
output_1942 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2948 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%q0, %q2, d%c3[%c4], #180";
  }
}

static const char *
output_1943 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2948 "../../gcc/config/arm/neon.md"
{
    operands = neon_vcmla_lane_prepare_operands (operands);
    return "vcmla.f32\t%q0, %q2, d%c3[%c4], #270";
  }
}

static const char *
output_1954 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3058 "../../gcc/config/arm/neon.md"
{
    int lane = INTVAL (operands[4]);
    if (lane > GET_MODE_NUNITS (V2SImode) - 1)
      {
	operands[4] = GEN_INT (lane - GET_MODE_NUNITS (V2SImode));
	return "vsdot.s8\t%P0, %P2, %f3[%c4]";
      }
    else
      {
	operands[4] = GEN_INT (lane);
	return "vsdot.s8\t%P0, %P2, %e3[%c4]";
      }
  }
}

static const char *
output_1955 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3058 "../../gcc/config/arm/neon.md"
{
    int lane = INTVAL (operands[4]);
    if (lane > GET_MODE_NUNITS (V2SImode) - 1)
      {
	operands[4] = GEN_INT (lane - GET_MODE_NUNITS (V2SImode));
	return "vudot.u8\t%P0, %P2, %f3[%c4]";
      }
    else
      {
	operands[4] = GEN_INT (lane);
	return "vudot.u8\t%P0, %P2, %e3[%c4]";
      }
  }
}

static const char *
output_1956 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3058 "../../gcc/config/arm/neon.md"
{
    int lane = INTVAL (operands[4]);
    if (lane > GET_MODE_NUNITS (V2SImode) - 1)
      {
	operands[4] = GEN_INT (lane - GET_MODE_NUNITS (V2SImode));
	return "vsdot.s8\t%q0, %q2, %f3[%c4]";
      }
    else
      {
	operands[4] = GEN_INT (lane);
	return "vsdot.s8\t%q0, %q2, %e3[%c4]";
      }
  }
}

static const char *
output_1957 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3058 "../../gcc/config/arm/neon.md"
{
    int lane = INTVAL (operands[4]);
    if (lane > GET_MODE_NUNITS (V2SImode) - 1)
      {
	operands[4] = GEN_INT (lane - GET_MODE_NUNITS (V2SImode));
	return "vudot.u8\t%q0, %q2, %f3[%c4]";
      }
    else
      {
	operands[4] = GEN_INT (lane);
	return "vudot.u8\t%q0, %q2, %e3[%c4]";
      }
  }
}

static const char *
output_1962 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3101 "../../gcc/config/arm/neon.md"
{
    int lane = INTVAL (operands[4]);
    if (lane > GET_MODE_NUNITS (V2SImode) - 1)
      {
	operands[4] = GEN_INT (lane - GET_MODE_NUNITS (V2SImode));
	return "vusdot.s8\t%P0, %P2, %f3[%c4]";
      }
    else
      {
	operands[4] = GEN_INT (lane);
	return "vusdot.s8\t%P0, %P2, %e3[%c4]";
      }
  }
}

static const char *
output_1963 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3101 "../../gcc/config/arm/neon.md"
{
    int lane = INTVAL (operands[4]);
    if (lane > GET_MODE_NUNITS (V2SImode) - 1)
      {
	operands[4] = GEN_INT (lane - GET_MODE_NUNITS (V2SImode));
	return "vsudot.u8\t%P0, %P2, %f3[%c4]";
      }
    else
      {
	operands[4] = GEN_INT (lane);
	return "vsudot.u8\t%P0, %P2, %e3[%c4]";
      }
  }
}

static const char *
output_1964 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3101 "../../gcc/config/arm/neon.md"
{
    int lane = INTVAL (operands[4]);
    if (lane > GET_MODE_NUNITS (V2SImode) - 1)
      {
	operands[4] = GEN_INT (lane - GET_MODE_NUNITS (V2SImode));
	return "vusdot.s8\t%q0, %q2, %f3[%c4]";
      }
    else
      {
	operands[4] = GEN_INT (lane);
	return "vusdot.s8\t%q0, %q2, %e3[%c4]";
      }
  }
}

static const char *
output_1965 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3101 "../../gcc/config/arm/neon.md"
{
    int lane = INTVAL (operands[4]);
    if (lane > GET_MODE_NUNITS (V2SImode) - 1)
      {
	operands[4] = GEN_INT (lane - GET_MODE_NUNITS (V2SImode));
	return "vsudot.u8\t%q0, %q2, %f3[%c4]";
      }
    else
      {
	operands[4] = GEN_INT (lane);
	return "vsudot.u8\t%q0, %q2, %e3[%c4]";
      }
  }
}

static const char *
output_1996 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3234 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.s8\t%0, %P1[%c2]";
}
}

static const char *
output_1997 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3234 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.s16\t%0, %P1[%c2]";
}
}

static const char *
output_1998 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3234 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.s32\t%0, %P1[%c2]";
}
}

static const char *
output_1999 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3234 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.s32\t%0, %P1[%c2]";
}
}

static const char *
output_2000 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3253 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u8\t%0, %P1[%c2]";
}
}

static const char *
output_2001 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3253 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u16\t%0, %P1[%c2]";
}
}

static const char *
output_2002 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3253 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u32\t%0, %P1[%c2]";
}
}

static const char *
output_2003 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3253 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u32\t%0, %P1[%c2]";
}
}

static const char *
output_2004 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3272 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V16QImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.s8\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_2005 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3272 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V8HImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V4HImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.s16\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_2006 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3272 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V8HFmode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V4HFmode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.s16\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_2007 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3272 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.s32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_2008 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3272 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SFmode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SFmode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.s32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_2009 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3299 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V16QImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.u8\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_2010 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3299 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V8HImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V4HImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.u16\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_2011 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3299 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V8HFmode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V4HFmode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.u16\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_2012 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3299 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SImode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SImode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.u32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char *
output_2013 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3299 "../../gcc/config/arm/neon.md"
{
  rtx ops[3];
  int regno = REGNO (operands[1]);
  unsigned int halfelts = GET_MODE_NUNITS (V4SFmode) / 2;
  unsigned int elt = INTVAL (operands[2]);
  unsigned int elt_adj = elt % halfelts;

  if (BYTES_BIG_ENDIAN)
    elt_adj = halfelts - 1 - elt_adj;

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V2SFmode, regno + 2 * (elt / halfelts));
  ops[2] = GEN_INT (elt_adj);
  output_asm_insn ("vmov.u32\t%0, %P1[%c2]", ops);

  return "";
}
}

static const char * const output_2022[] = {
  "vdup.32\t%P0, %1",
  "vdup.32\t%P0, %y1",
};

static const char * const output_2023[] = {
  "vdup.32\t%P0, %1",
  "vdup.32\t%P0, %y1",
};

static const char * const output_2024[] = {
  "vdup.32\t%q0, %1",
  "vdup.32\t%q0, %y1",
};

static const char * const output_2025[] = {
  "vdup.32\t%q0, %1",
  "vdup.32\t%q0, %y1",
};

static const char * const output_2026[] = {
  "vmov\t%e0, %Q1, %R1\n\tvmov\t%f0, %Q1, %R1",
  "vmov\t%e0, %P1\n\tvmov\t%f0, %P1",
};

static const char *
output_2027 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3540 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.8\t%P0, %P1[%c2]";
  else
    return "vdup.8\t%q0, %P1[%c2]";
}
}

static const char *
output_2028 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3540 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.8\t%P0, %P1[%c2]";
  else
    return "vdup.8\t%q0, %P1[%c2]";
}
}

static const char *
output_2029 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3540 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.16\t%P0, %P1[%c2]";
  else
    return "vdup.16\t%q0, %P1[%c2]";
}
}

static const char *
output_2030 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3540 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.16\t%P0, %P1[%c2]";
  else
    return "vdup.16\t%q0, %P1[%c2]";
}
}

static const char *
output_2031 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3540 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.32\t%P0, %P1[%c2]";
  else
    return "vdup.32\t%q0, %P1[%c2]";
}
}

static const char *
output_2032 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3540 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.32\t%P0, %P1[%c2]";
  else
    return "vdup.32\t%q0, %P1[%c2]";
}
}

static const char *
output_2033 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3540 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.32\t%P0, %P1[%c2]";
  else
    return "vdup.32\t%q0, %P1[%c2]";
}
}

static const char *
output_2034 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3540 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V2SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.32\t%P0, %P1[%c2]";
  else
    return "vdup.32\t%q0, %P1[%c2]";
}
}

static const char *
output_2035 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3562 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.16\t%P0, %P1[%c2]";
  else
    return "vdup.16\t%q0, %P1[%c2]";
}
}

static const char *
output_2036 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3562 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4HFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.16\t%P0, %P1[%c2]";
  else
    return "vdup.16\t%q0, %P1[%c2]";
}
}

static const char *
output_2037 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3562 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4BFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (true)
    return "vdup.16\t%P0, %P1[%c2]";
  else
    return "vdup.16\t%q0, %P1[%c2]";
}
}

static const char *
output_2038 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3562 "../../gcc/config/arm/neon.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4BFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  if (false)
    return "vdup.16\t%P0, %P1[%c2]";
  else
    return "vdup.16\t%q0, %P1[%c2]";
}
}

static const char *
output_2086 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3789 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, 33);
  return "vcvt.s%#32.f32\t%P0, %P1, %2";
}
}

static const char *
output_2087 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3789 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, 33);
  return "vcvt.u%#32.f32\t%P0, %P1, %2";
}
}

static const char *
output_2088 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3789 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, 33);
  return "vcvt.s%#32.f32\t%q0, %q1, %2";
}
}

static const char *
output_2089 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3789 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, 33);
  return "vcvt.u%#32.f32\t%q0, %q1, %2";
}
}

static const char *
output_2090 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3803 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, 17);
  return "vcvt.s%#16.f16\t%q0, %q1, %2";
}
}

static const char *
output_2091 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3803 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, 17);
  return "vcvt.u%#16.f16\t%q0, %q1, %2";
}
}

static const char *
output_2092 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3803 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, 17);
  return "vcvt.s%#16.f16\t%P0, %P1, %2";
}
}

static const char *
output_2093 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3803 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, 17);
  return "vcvt.u%#16.f16\t%P0, %P1, %2";
}
}

static const char *
output_2094 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3816 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, 33);
  return "vcvt.f32.s%#32\t%P0, %P1, %2";
}
}

static const char *
output_2095 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3816 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, 33);
  return "vcvt.f32.u%#32\t%P0, %P1, %2";
}
}

static const char *
output_2096 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3816 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, 33);
  return "vcvt.f32.s%#32\t%q0, %q1, %2";
}
}

static const char *
output_2097 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3816 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, 33);
  return "vcvt.f32.u%#32\t%q0, %q1, %2";
}
}

static const char *
output_2098 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3830 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, 17);
  return "vcvt.f16.s%#16\t%P0, %P1, %2";
}
}

static const char *
output_2099 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3830 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, 17);
  return "vcvt.f16.u%#16\t%P0, %P1, %2";
}
}

static const char *
output_2100 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3830 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, 17);
  return "vcvt.f16.s%#16\t%q0, %q1, %2";
}
}

static const char *
output_2101 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3830 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, 17);
  return "vcvt.f16.u%#16\t%q0, %q1, %2";
}
}

static const char *
output_2136 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3892 "../../gcc/config/arm/neon.md"
{
  return "vmul.i16\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_2137 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3892 "../../gcc/config/arm/neon.md"
{
  return "vmul.i32\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_2138 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3892 "../../gcc/config/arm/neon.md"
{
  return "vmul.f32\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_2139 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3909 "../../gcc/config/arm/neon.md"
{
  return "vmul.i16\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_2140 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3909 "../../gcc/config/arm/neon.md"
{
  return "vmul.i32\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_2141 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3909 "../../gcc/config/arm/neon.md"
{
  return "vmul.f32\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_2144 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3938 "../../gcc/config/arm/neon.md"
{
  return "vmull.s%#16\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_2145 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3938 "../../gcc/config/arm/neon.md"
{
  return "vmull.u%#16\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_2146 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3938 "../../gcc/config/arm/neon.md"
{
  return "vmull.s%#32\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_2147 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3938 "../../gcc/config/arm/neon.md"
{
  return "vmull.u%#32\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_2148 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3952 "../../gcc/config/arm/neon.md"
{
  return "vqdmull.s16\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_2149 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3952 "../../gcc/config/arm/neon.md"
{
  return "vqdmull.s32\t%q0, %P1, %P2[%c3]";
}
}

static const char *
output_2150 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3966 "../../gcc/config/arm/neon.md"
{
  return "vqdmulh.s16\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_2151 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3966 "../../gcc/config/arm/neon.md"
{
  return "vqrdmulh.s16\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_2152 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3966 "../../gcc/config/arm/neon.md"
{
  return "vqdmulh.s32\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_2153 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3966 "../../gcc/config/arm/neon.md"
{
  return "vqrdmulh.s32\t%q0, %q1, %P2[%c3]";
}
}

static const char *
output_2154 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3980 "../../gcc/config/arm/neon.md"
{
  return "vqdmulh.s16\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_2155 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3980 "../../gcc/config/arm/neon.md"
{
  return "vqrdmulh.s16\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_2156 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3980 "../../gcc/config/arm/neon.md"
{
  return "vqdmulh.s32\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_2157 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3980 "../../gcc/config/arm/neon.md"
{
  return "vqrdmulh.s32\t%P0, %P1, %P2[%c3]";
}
}

static const char *
output_2158 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3996 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlah.s16\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_2159 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3996 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlsh.s16\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_2160 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3996 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlah.s32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_2161 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3996 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlsh.s32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_2162 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4012 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlah.s16\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_2163 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4012 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlsh.s16\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_2164 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4012 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlah.s32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_2165 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4012 "../../gcc/config/arm/neon.md"
{
  return
   "vqrdmlsh.s32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_2166 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4028 "../../gcc/config/arm/neon.md"
{
  return "vmla.i16\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_2167 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4028 "../../gcc/config/arm/neon.md"
{
  return "vmla.i32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_2168 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4028 "../../gcc/config/arm/neon.md"
{
  return "vmla.f32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_2169 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4046 "../../gcc/config/arm/neon.md"
{
  return "vmla.i16\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_2170 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4046 "../../gcc/config/arm/neon.md"
{
  return "vmla.i32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_2171 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4046 "../../gcc/config/arm/neon.md"
{
  return "vmla.f32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_2172 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4064 "../../gcc/config/arm/neon.md"
{
  return "vmlal.s%#16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_2173 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4064 "../../gcc/config/arm/neon.md"
{
  return "vmlal.u%#16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_2174 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4064 "../../gcc/config/arm/neon.md"
{
  return "vmlal.s%#32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_2175 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4064 "../../gcc/config/arm/neon.md"
{
  return "vmlal.u%#32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_2176 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4079 "../../gcc/config/arm/neon.md"
{
  return "vqdmlal.s16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_2177 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4079 "../../gcc/config/arm/neon.md"
{
  return "vqdmlal.s32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_2178 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4094 "../../gcc/config/arm/neon.md"
{
  return "vmls.i16\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_2179 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4094 "../../gcc/config/arm/neon.md"
{
  return "vmls.i32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_2180 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4094 "../../gcc/config/arm/neon.md"
{
  return "vmls.f32\t%P0, %P2, %P3[%c4]";
}
}

static const char *
output_2181 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4112 "../../gcc/config/arm/neon.md"
{
  return "vmls.i16\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_2182 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4112 "../../gcc/config/arm/neon.md"
{
  return "vmls.i32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_2183 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4112 "../../gcc/config/arm/neon.md"
{
  return "vmls.f32\t%q0, %q2, %P3[%c4]";
}
}

static const char *
output_2184 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4130 "../../gcc/config/arm/neon.md"
{
  return "vmlsl.s%#16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_2185 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4130 "../../gcc/config/arm/neon.md"
{
  return "vmlsl.u%#16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_2186 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4130 "../../gcc/config/arm/neon.md"
{
  return "vmlsl.s%#32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_2187 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4130 "../../gcc/config/arm/neon.md"
{
  return "vmlsl.u%#32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_2188 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4145 "../../gcc/config/arm/neon.md"
{
  return "vqdmlsl.s16\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_2189 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4145 "../../gcc/config/arm/neon.md"
{
  return "vqdmlsl.s32\t%q0, %P2, %P3[%c4]";
}
}

static const char *
output_2190 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (V8QImode));
  return "vext.8\t%P0, %P1, %P2, %3";
}
}

static const char *
output_2191 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (V16QImode));
  return "vext.8\t%q0, %q1, %q2, %3";
}
}

static const char *
output_2192 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (V4HImode));
  return "vext.16\t%P0, %P1, %P2, %3";
}
}

static const char *
output_2193 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (V8HImode));
  return "vext.16\t%q0, %q1, %q2, %3";
}
}

static const char *
output_2194 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (V2SImode));
  return "vext.32\t%P0, %P1, %P2, %3";
}
}

static const char *
output_2195 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (V4SImode));
  return "vext.32\t%q0, %q1, %q2, %3";
}
}

static const char *
output_2196 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (V4HFmode));
  return "vext.16\t%P0, %P1, %P2, %3";
}
}

static const char *
output_2197 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (V8HFmode));
  return "vext.16\t%q0, %q1, %q2, %3";
}
}

static const char *
output_2198 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (V4BFmode));
  return "vext.16\t%P0, %P1, %P2, %3";
}
}

static const char *
output_2199 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (V8BFmode));
  return "vext.16\t%q0, %q1, %q2, %3";
}
}

static const char *
output_2200 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (V2SFmode));
  return "vext.32\t%P0, %P1, %P2, %3";
}
}

static const char *
output_2201 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (V4SFmode));
  return "vext.32\t%q0, %q1, %q2, %3";
}
}

static const char *
output_2202 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (DImode));
  return "vext.64\t%P0, %P1, %P2, %3";
}
}

static const char *
output_2203 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, GET_MODE_NUNITS (V2DImode));
  return "vext.64\t%q0, %q1, %q2, %3";
}
}

static const char * const output_2221[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_2222[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_2223[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_2224[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_2225[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_2226[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_2227[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_2228[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_2229[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_2230[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_2231[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_2232[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char * const output_2233[] = {
  "vbsl\t%P0, %P2, %P3",
  "vbit\t%P0, %P2, %P1",
  "vbif\t%P0, %P3, %P1",
};

static const char * const output_2234[] = {
  "vbsl\t%q0, %q2, %q3",
  "vbit\t%q0, %q2, %q1",
  "vbif\t%q0, %q3, %q1",
};

static const char *
output_2299 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8QImode) + 1);
  return "vshr.s%#8\t%P0, %P1, %2";
}
}

static const char *
output_2300 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8QImode) + 1);
  return "vshr.u%#8\t%P0, %P1, %2";
}
}

static const char *
output_2301 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8QImode) + 1);
  return "vrshr.s%#8\t%P0, %P1, %2";
}
}

static const char *
output_2302 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8QImode) + 1);
  return "vrshr.u%#8\t%P0, %P1, %2";
}
}

static const char *
output_2303 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V16QImode) + 1);
  return "vshr.s%#8\t%q0, %q1, %2";
}
}

static const char *
output_2304 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V16QImode) + 1);
  return "vshr.u%#8\t%q0, %q1, %2";
}
}

static const char *
output_2305 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V16QImode) + 1);
  return "vrshr.s%#8\t%q0, %q1, %2";
}
}

static const char *
output_2306 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V16QImode) + 1);
  return "vrshr.u%#8\t%q0, %q1, %2";
}
}

static const char *
output_2307 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4HImode) + 1);
  return "vshr.s%#16\t%P0, %P1, %2";
}
}

static const char *
output_2308 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4HImode) + 1);
  return "vshr.u%#16\t%P0, %P1, %2";
}
}

static const char *
output_2309 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4HImode) + 1);
  return "vrshr.s%#16\t%P0, %P1, %2";
}
}

static const char *
output_2310 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4HImode) + 1);
  return "vrshr.u%#16\t%P0, %P1, %2";
}
}

static const char *
output_2311 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8HImode) + 1);
  return "vshr.s%#16\t%q0, %q1, %2";
}
}

static const char *
output_2312 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8HImode) + 1);
  return "vshr.u%#16\t%q0, %q1, %2";
}
}

static const char *
output_2313 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8HImode) + 1);
  return "vrshr.s%#16\t%q0, %q1, %2";
}
}

static const char *
output_2314 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8HImode) + 1);
  return "vrshr.u%#16\t%q0, %q1, %2";
}
}

static const char *
output_2315 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2SImode) + 1);
  return "vshr.s%#32\t%P0, %P1, %2";
}
}

static const char *
output_2316 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2SImode) + 1);
  return "vshr.u%#32\t%P0, %P1, %2";
}
}

static const char *
output_2317 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2SImode) + 1);
  return "vrshr.s%#32\t%P0, %P1, %2";
}
}

static const char *
output_2318 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2SImode) + 1);
  return "vrshr.u%#32\t%P0, %P1, %2";
}
}

static const char *
output_2319 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4SImode) + 1);
  return "vshr.s%#32\t%q0, %q1, %2";
}
}

static const char *
output_2320 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4SImode) + 1);
  return "vshr.u%#32\t%q0, %q1, %2";
}
}

static const char *
output_2321 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4SImode) + 1);
  return "vrshr.s%#32\t%q0, %q1, %2";
}
}

static const char *
output_2322 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4SImode) + 1);
  return "vrshr.u%#32\t%q0, %q1, %2";
}
}

static const char *
output_2323 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (DImode) + 1);
  return "vshr.s%#64\t%P0, %P1, %2";
}
}

static const char *
output_2324 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (DImode) + 1);
  return "vshr.u%#64\t%P0, %P1, %2";
}
}

static const char *
output_2325 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (DImode) + 1);
  return "vrshr.s%#64\t%P0, %P1, %2";
}
}

static const char *
output_2326 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (DImode) + 1);
  return "vrshr.u%#64\t%P0, %P1, %2";
}
}

static const char *
output_2327 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2DImode) + 1);
  return "vshr.s%#64\t%q0, %q1, %2";
}
}

static const char *
output_2328 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2DImode) + 1);
  return "vshr.u%#64\t%q0, %q1, %2";
}
}

static const char *
output_2329 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2DImode) + 1);
  return "vrshr.s%#64\t%q0, %q1, %2";
}
}

static const char *
output_2330 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4532 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2DImode) + 1);
  return "vrshr.u%#64\t%q0, %q1, %2";
}
}

static const char *
output_2331 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4546 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vshrn.i16\t%P0, %q1, %2";
}
}

static const char *
output_2332 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4546 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vrshrn.i16\t%P0, %q1, %2";
}
}

static const char *
output_2333 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4546 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vshrn.i32\t%P0, %q1, %2";
}
}

static const char *
output_2334 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4546 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vrshrn.i32\t%P0, %q1, %2";
}
}

static const char *
output_2335 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4546 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vshrn.i64\t%P0, %q1, %2";
}
}

static const char *
output_2336 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4546 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vrshrn.i64\t%P0, %q1, %2";
}
}

static const char *
output_2337 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4560 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vqshrn.s%#16\t%P0, %q1, %2";
}
}

static const char *
output_2338 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4560 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vqshrn.u%#16\t%P0, %q1, %2";
}
}

static const char *
output_2339 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4560 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vqrshrn.s%#16\t%P0, %q1, %2";
}
}

static const char *
output_2340 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4560 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vqrshrn.u%#16\t%P0, %q1, %2";
}
}

static const char *
output_2341 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4560 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vqshrn.s%#32\t%P0, %q1, %2";
}
}

static const char *
output_2342 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4560 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vqshrn.u%#32\t%P0, %q1, %2";
}
}

static const char *
output_2343 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4560 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vqrshrn.s%#32\t%P0, %q1, %2";
}
}

static const char *
output_2344 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4560 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vqrshrn.u%#32\t%P0, %q1, %2";
}
}

static const char *
output_2345 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4560 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vqshrn.s%#64\t%P0, %q1, %2";
}
}

static const char *
output_2346 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4560 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vqshrn.u%#64\t%P0, %q1, %2";
}
}

static const char *
output_2347 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4560 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vqrshrn.s%#64\t%P0, %q1, %2";
}
}

static const char *
output_2348 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4560 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vqrshrn.u%#64\t%P0, %q1, %2";
}
}

static const char *
output_2349 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4574 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vqshrun.s16\t%P0, %q1, %2";
}
}

static const char *
output_2350 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4574 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V8HImode) / 2 + 1);
  return "vqrshrun.s16\t%P0, %q1, %2";
}
}

static const char *
output_2351 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4574 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vqshrun.s32\t%P0, %q1, %2";
}
}

static const char *
output_2352 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4574 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V4SImode) / 2 + 1);
  return "vqrshrun.s32\t%P0, %q1, %2";
}
}

static const char *
output_2353 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4574 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vqshrun.s64\t%P0, %q1, %2";
}
}

static const char *
output_2354 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4574 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 1, neon_element_bits (V2DImode) / 2 + 1);
  return "vqrshrun.s64\t%P0, %q1, %2";
}
}

static const char *
output_2355 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4587 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V8QImode));
  return "vshl.i8\t%P0, %P1, %2";
}
}

static const char *
output_2356 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4587 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V16QImode));
  return "vshl.i8\t%q0, %q1, %2";
}
}

static const char *
output_2357 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4587 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V4HImode));
  return "vshl.i16\t%P0, %P1, %2";
}
}

static const char *
output_2358 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4587 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V8HImode));
  return "vshl.i16\t%q0, %q1, %2";
}
}

static const char *
output_2359 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4587 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V2SImode));
  return "vshl.i32\t%P0, %P1, %2";
}
}

static const char *
output_2360 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4587 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V4SImode));
  return "vshl.i32\t%q0, %q1, %2";
}
}

static const char *
output_2361 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4587 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (DImode));
  return "vshl.i64\t%P0, %P1, %2";
}
}

static const char *
output_2362 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4587 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V2DImode));
  return "vshl.i64\t%q0, %q1, %2";
}
}

static const char *
output_2363 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V8QImode));
  return "vqshl.s%#8\t%P0, %P1, %2";
}
}

static const char *
output_2364 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V8QImode));
  return "vqshl.u%#8\t%P0, %P1, %2";
}
}

static const char *
output_2365 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V16QImode));
  return "vqshl.s%#8\t%q0, %q1, %2";
}
}

static const char *
output_2366 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V16QImode));
  return "vqshl.u%#8\t%q0, %q1, %2";
}
}

static const char *
output_2367 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V4HImode));
  return "vqshl.s%#16\t%P0, %P1, %2";
}
}

static const char *
output_2368 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V4HImode));
  return "vqshl.u%#16\t%P0, %P1, %2";
}
}

static const char *
output_2369 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V8HImode));
  return "vqshl.s%#16\t%q0, %q1, %2";
}
}

static const char *
output_2370 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V8HImode));
  return "vqshl.u%#16\t%q0, %q1, %2";
}
}

static const char *
output_2371 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V2SImode));
  return "vqshl.s%#32\t%P0, %P1, %2";
}
}

static const char *
output_2372 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V2SImode));
  return "vqshl.u%#32\t%P0, %P1, %2";
}
}

static const char *
output_2373 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V4SImode));
  return "vqshl.s%#32\t%q0, %q1, %2";
}
}

static const char *
output_2374 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V4SImode));
  return "vqshl.u%#32\t%q0, %q1, %2";
}
}

static const char *
output_2375 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (DImode));
  return "vqshl.s%#64\t%P0, %P1, %2";
}
}

static const char *
output_2376 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (DImode));
  return "vqshl.u%#64\t%P0, %P1, %2";
}
}

static const char *
output_2377 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V2DImode));
  return "vqshl.s%#64\t%q0, %q1, %2";
}
}

static const char *
output_2378 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4600 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V2DImode));
  return "vqshl.u%#64\t%q0, %q1, %2";
}
}

static const char *
output_2379 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4613 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V8QImode));
  return "vqshlu.s8\t%P0, %P1, %2";
}
}

static const char *
output_2380 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4613 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V16QImode));
  return "vqshlu.s8\t%q0, %q1, %2";
}
}

static const char *
output_2381 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4613 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V4HImode));
  return "vqshlu.s16\t%P0, %P1, %2";
}
}

static const char *
output_2382 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4613 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V8HImode));
  return "vqshlu.s16\t%q0, %q1, %2";
}
}

static const char *
output_2383 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4613 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V2SImode));
  return "vqshlu.s32\t%P0, %P1, %2";
}
}

static const char *
output_2384 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4613 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V4SImode));
  return "vqshlu.s32\t%q0, %q1, %2";
}
}

static const char *
output_2385 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4613 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (DImode));
  return "vqshlu.s64\t%P0, %P1, %2";
}
}

static const char *
output_2386 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4613 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[2], 0, neon_element_bits (V2DImode));
  return "vqshlu.s64\t%q0, %q1, %2";
}
}

static const char *
output_2387 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4626 "../../gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  arm_const_bounds (operands[2], 0, neon_element_bits (V8QImode) + 1);
  return "vshll.s%#8\t%q0, %P1, %2";
}
}

static const char *
output_2388 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4626 "../../gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  arm_const_bounds (operands[2], 0, neon_element_bits (V8QImode) + 1);
  return "vshll.u%#8\t%q0, %P1, %2";
}
}

static const char *
output_2389 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4626 "../../gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  arm_const_bounds (operands[2], 0, neon_element_bits (V4HImode) + 1);
  return "vshll.s%#16\t%q0, %P1, %2";
}
}

static const char *
output_2390 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4626 "../../gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  arm_const_bounds (operands[2], 0, neon_element_bits (V4HImode) + 1);
  return "vshll.u%#16\t%q0, %P1, %2";
}
}

static const char *
output_2391 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4626 "../../gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  arm_const_bounds (operands[2], 0, neon_element_bits (V2SImode) + 1);
  return "vshll.s%#32\t%q0, %P1, %2";
}
}

static const char *
output_2392 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4626 "../../gcc/config/arm/neon.md"
{
  /* The boundaries are: 0 < imm <= size.  */
  arm_const_bounds (operands[2], 0, neon_element_bits (V2SImode) + 1);
  return "vshll.u%#32\t%q0, %P1, %2";
}
}

static const char *
output_2393 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V8QImode) + 1);
  return "vsra.s%#8\t%P0, %P2, %3";
}
}

static const char *
output_2394 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V8QImode) + 1);
  return "vsra.u%#8\t%P0, %P2, %3";
}
}

static const char *
output_2395 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V8QImode) + 1);
  return "vrsra.s%#8\t%P0, %P2, %3";
}
}

static const char *
output_2396 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V8QImode) + 1);
  return "vrsra.u%#8\t%P0, %P2, %3";
}
}

static const char *
output_2397 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V16QImode) + 1);
  return "vsra.s%#8\t%q0, %q2, %3";
}
}

static const char *
output_2398 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V16QImode) + 1);
  return "vsra.u%#8\t%q0, %q2, %3";
}
}

static const char *
output_2399 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V16QImode) + 1);
  return "vrsra.s%#8\t%q0, %q2, %3";
}
}

static const char *
output_2400 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V16QImode) + 1);
  return "vrsra.u%#8\t%q0, %q2, %3";
}
}

static const char *
output_2401 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V4HImode) + 1);
  return "vsra.s%#16\t%P0, %P2, %3";
}
}

static const char *
output_2402 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V4HImode) + 1);
  return "vsra.u%#16\t%P0, %P2, %3";
}
}

static const char *
output_2403 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V4HImode) + 1);
  return "vrsra.s%#16\t%P0, %P2, %3";
}
}

static const char *
output_2404 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V4HImode) + 1);
  return "vrsra.u%#16\t%P0, %P2, %3";
}
}

static const char *
output_2405 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V8HImode) + 1);
  return "vsra.s%#16\t%q0, %q2, %3";
}
}

static const char *
output_2406 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V8HImode) + 1);
  return "vsra.u%#16\t%q0, %q2, %3";
}
}

static const char *
output_2407 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V8HImode) + 1);
  return "vrsra.s%#16\t%q0, %q2, %3";
}
}

static const char *
output_2408 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V8HImode) + 1);
  return "vrsra.u%#16\t%q0, %q2, %3";
}
}

static const char *
output_2409 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V2SImode) + 1);
  return "vsra.s%#32\t%P0, %P2, %3";
}
}

static const char *
output_2410 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V2SImode) + 1);
  return "vsra.u%#32\t%P0, %P2, %3";
}
}

static const char *
output_2411 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V2SImode) + 1);
  return "vrsra.s%#32\t%P0, %P2, %3";
}
}

static const char *
output_2412 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V2SImode) + 1);
  return "vrsra.u%#32\t%P0, %P2, %3";
}
}

static const char *
output_2413 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V4SImode) + 1);
  return "vsra.s%#32\t%q0, %q2, %3";
}
}

static const char *
output_2414 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V4SImode) + 1);
  return "vsra.u%#32\t%q0, %q2, %3";
}
}

static const char *
output_2415 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V4SImode) + 1);
  return "vrsra.s%#32\t%q0, %q2, %3";
}
}

static const char *
output_2416 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V4SImode) + 1);
  return "vrsra.u%#32\t%q0, %q2, %3";
}
}

static const char *
output_2417 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (DImode) + 1);
  return "vsra.s%#64\t%P0, %P2, %3";
}
}

static const char *
output_2418 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (DImode) + 1);
  return "vsra.u%#64\t%P0, %P2, %3";
}
}

static const char *
output_2419 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (DImode) + 1);
  return "vrsra.s%#64\t%P0, %P2, %3";
}
}

static const char *
output_2420 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (DImode) + 1);
  return "vrsra.u%#64\t%P0, %P2, %3";
}
}

static const char *
output_2421 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V2DImode) + 1);
  return "vsra.s%#64\t%q0, %q2, %3";
}
}

static const char *
output_2422 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V2DImode) + 1);
  return "vsra.u%#64\t%q0, %q2, %3";
}
}

static const char *
output_2423 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V2DImode) + 1);
  return "vrsra.s%#64\t%q0, %q2, %3";
}
}

static const char *
output_2424 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V2DImode) + 1);
  return "vrsra.u%#64\t%q0, %q2, %3";
}
}

static const char *
output_2425 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4656 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V8QImode) + 1);
  return "vsri.8\t%P0, %P2, %3";
}
}

static const char *
output_2426 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4656 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V16QImode) + 1);
  return "vsri.8\t%q0, %q2, %3";
}
}

static const char *
output_2427 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4656 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V4HImode) + 1);
  return "vsri.16\t%P0, %P2, %3";
}
}

static const char *
output_2428 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4656 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V8HImode) + 1);
  return "vsri.16\t%q0, %q2, %3";
}
}

static const char *
output_2429 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4656 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V2SImode) + 1);
  return "vsri.32\t%P0, %P2, %3";
}
}

static const char *
output_2430 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4656 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V4SImode) + 1);
  return "vsri.32\t%q0, %q2, %3";
}
}

static const char *
output_2431 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4656 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (DImode) + 1);
  return "vsri.64\t%P0, %P2, %3";
}
}

static const char *
output_2432 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4656 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 1, neon_element_bits (V2DImode) + 1);
  return "vsri.64\t%q0, %q2, %3";
}
}

static const char *
output_2433 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4670 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, neon_element_bits (V8QImode));
  return "vsli.8\t%P0, %P2, %3";
}
}

static const char *
output_2434 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4670 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, neon_element_bits (V16QImode));
  return "vsli.8\t%q0, %q2, %3";
}
}

static const char *
output_2435 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4670 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, neon_element_bits (V4HImode));
  return "vsli.16\t%P0, %P2, %3";
}
}

static const char *
output_2436 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4670 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, neon_element_bits (V8HImode));
  return "vsli.16\t%q0, %q2, %3";
}
}

static const char *
output_2437 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4670 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, neon_element_bits (V2SImode));
  return "vsli.32\t%P0, %P2, %3";
}
}

static const char *
output_2438 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4670 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, neon_element_bits (V4SImode));
  return "vsli.32\t%q0, %q2, %3";
}
}

static const char *
output_2439 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4670 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, neon_element_bits (DImode));
  return "vsli.64\t%P0, %P2, %3";
}
}

static const char *
output_2440 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4670 "../../gcc/config/arm/neon.md"
{
  arm_const_bounds (operands[3], 0, neon_element_bits (V2DImode));
  return "vsli.64\t%q0, %q2, %3";
}
}

static const char *
output_2442 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4693 "../../gcc/config/arm/neon.md"
{
  rtx ops[4];
  int tabbase = REGNO (operands[1]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = operands[2];
  output_asm_insn ("vtbl.8\t%P0, {%P1, %P2}, %P3", ops);

  return "";
}
}

static const char *
output_2443 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4714 "../../gcc/config/arm/neon.md"
{
  rtx ops[5];
  int tabbase = REGNO (operands[1]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = gen_rtx_REG (V8QImode, tabbase + 4);
  ops[4] = operands[2];
  output_asm_insn ("vtbl.8\t%P0, {%P1, %P2, %P3}, %P4", ops);

  return "";
}
}

static const char *
output_2444 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4736 "../../gcc/config/arm/neon.md"
{
  rtx ops[6];
  int tabbase = REGNO (operands[1]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = gen_rtx_REG (V8QImode, tabbase + 4);
  ops[4] = gen_rtx_REG (V8QImode, tabbase + 6);
  ops[5] = operands[2];
  output_asm_insn ("vtbl.8\t%P0, {%P1, %P2, %P3, %P4}, %P5", ops);

  return "";
}
}

static const char *
output_2449 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4854 "../../gcc/config/arm/neon.md"
{
  rtx ops[4];
  int tabbase = REGNO (operands[2]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = operands[3];
  output_asm_insn ("vtbx.8\t%P0, {%P1, %P2}, %P3", ops);

  return "";
}
}

static const char *
output_2450 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4876 "../../gcc/config/arm/neon.md"
{
  rtx ops[5];
  int tabbase = REGNO (operands[2]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = gen_rtx_REG (V8QImode, tabbase + 4);
  ops[4] = operands[3];
  output_asm_insn ("vtbx.8\t%P0, {%P1, %P2, %P3}, %P4", ops);

  return "";
}
}

static const char *
output_2451 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4899 "../../gcc/config/arm/neon.md"
{
  rtx ops[6];
  int tabbase = REGNO (operands[2]);

  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (V8QImode, tabbase);
  ops[2] = gen_rtx_REG (V8QImode, tabbase + 2);
  ops[3] = gen_rtx_REG (V8QImode, tabbase + 4);
  ops[4] = gen_rtx_REG (V8QImode, tabbase + 6);
  ops[5] = operands[3];
  output_asm_insn ("vtbx.8\t%P0, {%P1, %P2, %P3, %P4}, %P5", ops);

  return "";
}
}

static const char *
output_2496 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5019 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8QImode);
  operands[3] = GEN_INT (lane);
  if (max == 1)
    return "vld1.8\t%P0, %A1";
  else
    return "vld1.8\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2497 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5019 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HImode);
  operands[3] = GEN_INT (lane);
  if (max == 1)
    return "vld1.16\t%P0, %A1";
  else
    return "vld1.16\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2498 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5019 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HFmode);
  operands[3] = GEN_INT (lane);
  if (max == 1)
    return "vld1.16\t%P0, %A1";
  else
    return "vld1.16\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2499 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5019 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4BFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4BFmode);
  operands[3] = GEN_INT (lane);
  if (max == 1)
    return "vld1.16\t%P0, %A1";
  else
    return "vld1.16\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2500 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5019 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SImode);
  operands[3] = GEN_INT (lane);
  if (max == 1)
    return "vld1.32\t%P0, %A1";
  else
    return "vld1.32\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2501 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5019 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SFmode);
  operands[3] = GEN_INT (lane);
  if (max == 1)
    return "vld1.32\t%P0, %A1";
  else
    return "vld1.32\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2502 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5019 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(DImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (DImode);
  operands[3] = GEN_INT (lane);
  if (max == 1)
    return "vld1.64\t%P0, %A1";
  else
    return "vld1.64\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2503 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5040 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V16QImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V16QImode);
  operands[3] = GEN_INT (lane);
  int regno = REGNO (operands[0]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V8QImode, regno);
  if (max == 2)
    return "vld1.8\t%P0, %A1";
  else
    return "vld1.8\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2504 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5040 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  operands[3] = GEN_INT (lane);
  int regno = REGNO (operands[0]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V4HImode, regno);
  if (max == 2)
    return "vld1.16\t%P0, %A1";
  else
    return "vld1.16\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2505 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5040 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  operands[3] = GEN_INT (lane);
  int regno = REGNO (operands[0]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V4HFmode, regno);
  if (max == 2)
    return "vld1.16\t%P0, %A1";
  else
    return "vld1.16\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2506 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5040 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8BFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8BFmode);
  operands[3] = GEN_INT (lane);
  int regno = REGNO (operands[0]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V4BFmode, regno);
  if (max == 2)
    return "vld1.16\t%P0, %A1";
  else
    return "vld1.16\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2507 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5040 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  operands[3] = GEN_INT (lane);
  int regno = REGNO (operands[0]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V2SImode, regno);
  if (max == 2)
    return "vld1.32\t%P0, %A1";
  else
    return "vld1.32\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2508 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5040 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  operands[3] = GEN_INT (lane);
  int regno = REGNO (operands[0]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (V2SFmode, regno);
  if (max == 2)
    return "vld1.32\t%P0, %A1";
  else
    return "vld1.32\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2509 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5040 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2DImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2DImode);
  operands[3] = GEN_INT (lane);
  int regno = REGNO (operands[0]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
      operands[3] = GEN_INT (lane);
    }
  operands[0] = gen_rtx_REG (DImode, regno);
  if (max == 2)
    return "vld1.64\t%P0, %A1";
  else
    return "vld1.64\t{%P0[%c3]}, %A1";
}
}

static const char *
output_2516 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5081 "../../gcc/config/arm/neon.md"
{
  return "vld1.8\t{%e0[], %f0[]}, %A1";
}
}

static const char *
output_2517 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5081 "../../gcc/config/arm/neon.md"
{
  return "vld1.16\t{%e0[], %f0[]}, %A1";
}
}

static const char *
output_2518 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5081 "../../gcc/config/arm/neon.md"
{
  return "vld1.16\t{%e0[], %f0[]}, %A1";
}
}

static const char *
output_2519 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5081 "../../gcc/config/arm/neon.md"
{
  return "vld1.32\t{%e0[], %f0[]}, %A1";
}
}

static const char *
output_2520 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5081 "../../gcc/config/arm/neon.md"
{
  return "vld1.32\t{%e0[], %f0[]}, %A1";
}
}

static const char *
output_2536 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5127 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8QImode);
  operands[2] = GEN_INT (lane);
  if (max == 1)
    return "vst1.8\t{%P1}, %A0";
  else
    return "vst1.8\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2537 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5127 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HImode);
  operands[2] = GEN_INT (lane);
  if (max == 1)
    return "vst1.16\t{%P1}, %A0";
  else
    return "vst1.16\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2538 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5127 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4HFmode);
  operands[2] = GEN_INT (lane);
  if (max == 1)
    return "vst1.16\t{%P1}, %A0";
  else
    return "vst1.16\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2539 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5127 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4BFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4BFmode);
  operands[2] = GEN_INT (lane);
  if (max == 1)
    return "vst1.16\t{%P1}, %A0";
  else
    return "vst1.16\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2540 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5127 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SImode);
  operands[2] = GEN_INT (lane);
  if (max == 1)
    return "vst1.32\t{%P1}, %A0";
  else
    return "vst1.32\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2541 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5127 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2SFmode);
  operands[2] = GEN_INT (lane);
  if (max == 1)
    return "vst1.32\t{%P1}, %A0";
  else
    return "vst1.32\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2542 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5127 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(DImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (DImode);
  operands[2] = GEN_INT (lane);
  if (max == 1)
    return "vst1.64\t{%P1}, %A0";
  else
    return "vst1.64\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2543 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5148 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V16QImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V16QImode);
  int regno = REGNO (operands[1]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  operands[2] = GEN_INT (lane);
  operands[1] = gen_rtx_REG (V8QImode, regno);
  if (max == 2)
    return "vst1.8\t{%P1}, %A0";
  else
    return "vst1.8\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2544 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5148 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[1]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  operands[2] = GEN_INT (lane);
  operands[1] = gen_rtx_REG (V4HImode, regno);
  if (max == 2)
    return "vst1.16\t{%P1}, %A0";
  else
    return "vst1.16\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2545 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5148 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[1]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  operands[2] = GEN_INT (lane);
  operands[1] = gen_rtx_REG (V4HFmode, regno);
  if (max == 2)
    return "vst1.16\t{%P1}, %A0";
  else
    return "vst1.16\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2546 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5148 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8BFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8BFmode);
  int regno = REGNO (operands[1]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  operands[2] = GEN_INT (lane);
  operands[1] = gen_rtx_REG (V4BFmode, regno);
  if (max == 2)
    return "vst1.16\t{%P1}, %A0";
  else
    return "vst1.16\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2547 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5148 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[1]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  operands[2] = GEN_INT (lane);
  operands[1] = gen_rtx_REG (V2SImode, regno);
  if (max == 2)
    return "vst1.32\t{%P1}, %A0";
  else
    return "vst1.32\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2548 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5148 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[1]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  operands[2] = GEN_INT (lane);
  operands[1] = gen_rtx_REG (V2SFmode, regno);
  if (max == 2)
    return "vst1.32\t{%P1}, %A0";
  else
    return "vst1.32\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2549 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5148 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2DImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V2DImode);
  int regno = REGNO (operands[1]);
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  operands[2] = GEN_INT (lane);
  operands[1] = gen_rtx_REG (DImode, regno);
  if (max == 2)
    return "vst1.64\t{%P1}, %A0";
  else
    return "vst1.64\t{%P1[%c2]}, %A0";
}
}

static const char *
output_2550 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5180 "../../gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld2.8\t%h0, %A1";
}
}

static const char *
output_2551 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5180 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld2.16\t%h0, %A1";
}
}

static const char *
output_2552 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5180 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld2.16\t%h0, %A1";
}
}

static const char *
output_2553 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5180 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld2.16\t%h0, %A1";
}
}

static const char *
output_2554 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5180 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld2.32\t%h0, %A1";
}
}

static const char *
output_2555 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5180 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld2.32\t%h0, %A1";
}
}

static const char *
output_2556 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5180 "../../gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld2.64\t%h0, %A1";
}
}

static const char *
output_2563 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5218 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.8\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2564 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5218 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.16\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2565 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5218 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.16\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2566 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5218 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4BFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.16\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2567 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5218 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.32\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2568 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5218 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.32\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2569 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5242 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.16\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2570 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5242 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.16\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2571 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5242 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.32\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2572 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5242 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.32\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2573 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5242 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8BFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8BFmode);
  int regno = REGNO (operands[0]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = operands[1];
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vld2.16\t{%P0[%c3], %P1[%c3]}, %A2", ops);
  return "";
}
}

static const char *
output_2574 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5268 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V8QImode) > 1)
    return "vld2.8\t{%e0[], %f0[]}, %A1";
  else
    return "vld1.8\t%h0, %A1";
}
}

static const char *
output_2575 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5268 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HImode) > 1)
    return "vld2.16\t{%e0[], %f0[]}, %A1";
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2576 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5268 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HFmode) > 1)
    return "vld2.16\t{%e0[], %f0[]}, %A1";
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2577 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5268 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4BFmode) > 1)
    return "vld2.16\t{%e0[], %f0[]}, %A1";
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2578 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5268 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SImode) > 1)
    return "vld2.32\t{%e0[], %f0[]}, %A1";
  else
    return "vld1.32\t%h0, %A1";
}
}

static const char *
output_2579 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5268 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SFmode) > 1)
    return "vld2.32\t{%e0[], %f0[]}, %A1";
  else
    return "vld1.32\t%h0, %A1";
}
}

static const char *
output_2580 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5268 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (DImode) > 1)
    return "vld2.64\t{%e0[], %f0[]}, %A1";
  else
    return "vld1.64\t%h0, %A1";
}
}

static const char *
output_2581 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5286 "../../gcc/config/arm/neon.md"
{
    rtx ops[5];
    int tabbase = REGNO (operands[0]);

    ops[4] = operands[1];
    ops[0] = gen_rtx_REG (V4BFmode, tabbase);
    ops[1] = gen_rtx_REG (V4BFmode, tabbase + 2);
    ops[2] = gen_rtx_REG (V4BFmode, tabbase + 4);
    ops[3] = gen_rtx_REG (V4BFmode, tabbase + 6);
    output_asm_insn ("vld2.16\t{%P0, %P1, %P2, %P3}, %A4", ops);
    return "";
  }
}

static const char *
output_2582 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5314 "../../gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst2.8\t%h1, %A0";
}
}

static const char *
output_2583 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5314 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst2.16\t%h1, %A0";
}
}

static const char *
output_2584 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5314 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst2.16\t%h1, %A0";
}
}

static const char *
output_2585 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5314 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst2.16\t%h1, %A0";
}
}

static const char *
output_2586 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5314 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst2.32\t%h1, %A0";
}
}

static const char *
output_2587 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5314 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst2.32\t%h1, %A0";
}
}

static const char *
output_2588 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5314 "../../gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst2.64\t%h1, %A0";
}
}

static const char *
output_2595 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5353 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.8\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2596 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5353 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.16\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2597 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5353 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.16\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2598 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5353 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4BFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.16\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2599 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5353 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.32\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2600 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5353 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.32\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2601 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5377 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.16\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2602 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5377 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.16\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2603 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5377 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.32\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2604 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5377 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.32\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2605 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5377 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8BFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8BFmode);
  int regno = REGNO (operands[1]);
  rtx ops[4];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = GEN_INT (lane);
  output_asm_insn ("vst2.16\t{%P1[%c3], %P2[%c3]}, %A0", ops);
  return "";
}
}

static const char *
output_2606 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5410 "../../gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld3.8\t%h0, %A1";
}
}

static const char *
output_2607 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5410 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld3.16\t%h0, %A1";
}
}

static const char *
output_2608 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5410 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld3.16\t%h0, %A1";
}
}

static const char *
output_2609 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5410 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld3.16\t%h0, %A1";
}
}

static const char *
output_2610 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5410 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld3.32\t%h0, %A1";
}
}

static const char *
output_2611 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5410 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld3.32\t%h0, %A1";
}
}

static const char *
output_2612 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5410 "../../gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld3.64\t%h0, %A1";
}
}

static const char *
output_2613 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5453 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  output_asm_insn ("vld3.8\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2614 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5453 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  output_asm_insn ("vld3.16\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2615 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5453 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  output_asm_insn ("vld3.16\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2616 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5453 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  output_asm_insn ("vld3.16\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2617 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5453 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  output_asm_insn ("vld3.32\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2618 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5453 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  output_asm_insn ("vld3.32\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2619 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5473 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[1];
  output_asm_insn ("vld3.8\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2620 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5473 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[1];
  output_asm_insn ("vld3.16\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2621 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5473 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[1];
  output_asm_insn ("vld3.16\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2622 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5473 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[1];
  output_asm_insn ("vld3.16\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2623 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5473 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[1];
  output_asm_insn ("vld3.32\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2624 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5473 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[4];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = operands[1];
  output_asm_insn ("vld3.32\t{%P0, %P1, %P2}, %A3", ops);
  return "";
}
}

static const char *
output_2625 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5496 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N (V8QImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.8\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2626 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5496 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N (V4HImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.16\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2627 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5496 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N (V4HFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.16\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2628 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5496 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N (V4BFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.16\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2629 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5496 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N (V2SImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.32\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2630 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5496 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N (V2SFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.32\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2631 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5522 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.16\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2632 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5522 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.16\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2633 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5522 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.32\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2634 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5522 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.32\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2635 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5522 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8BFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8BFmode);
  int regno = REGNO (operands[0]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = operands[1];
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vld3.16\t{%P0[%c4], %P1[%c4], %P2[%c4]}, %3",
                   ops);
  return "";
}
}

static const char *
output_2636 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5550 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V8QImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.8\t{%P0[], %P1[], %P2[]}, %3", ops);
      return "";
    }
  else
    return "vld1.8\t%h0, %A1";
}
}

static const char *
output_2637 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5550 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.16\t{%P0[], %P1[], %P2[]}, %3", ops);
      return "";
    }
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2638 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5550 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HFmode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.16\t{%P0[], %P1[], %P2[]}, %3", ops);
      return "";
    }
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2639 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5550 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4BFmode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.16\t{%P0[], %P1[], %P2[]}, %3", ops);
      return "";
    }
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2640 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5550 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.32\t{%P0[], %P1[], %P2[]}, %3", ops);
      return "";
    }
  else
    return "vld1.32\t%h0, %A1";
}
}

static const char *
output_2641 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5550 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SFmode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.32\t{%P0[], %P1[], %P2[]}, %3", ops);
      return "";
    }
  else
    return "vld1.32\t%h0, %A1";
}
}

static const char *
output_2642 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5550 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (DImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[4];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = operands[1];
      output_asm_insn ("vld3.64\t{%P0[], %P1[], %P2[]}, %3", ops);
      return "";
    }
  else
    return "vld1.64\t%h0, %A1";
}
}

static const char *
output_2643 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5576 "../../gcc/config/arm/neon.md"
{
    rtx ops[4];
    int tabbase = REGNO (operands[0]);

    ops[3] = operands[1];
    ops[0] = gen_rtx_REG (V4BFmode, tabbase);
    ops[1] = gen_rtx_REG (V4BFmode, tabbase + 2);
    ops[2] = gen_rtx_REG (V4BFmode, tabbase + 4);
    output_asm_insn ("vld3.16\t{%P0[], %P1[], %P2[]}, %A3", ops);
    return "";
  }
}

static const char *
output_2644 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5603 "../../gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst3.8\t%h1, %A0";
}
}

static const char *
output_2645 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5603 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst3.16\t%h1, %A0";
}
}

static const char *
output_2646 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5603 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst3.16\t%h1, %A0";
}
}

static const char *
output_2647 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5603 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst3.16\t%h1, %A0";
}
}

static const char *
output_2648 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5603 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst3.32\t%h1, %A0";
}
}

static const char *
output_2649 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5603 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst3.32\t%h1, %A0";
}
}

static const char *
output_2650 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5603 "../../gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst3.64\t%h1, %A0";
}
}

static const char *
output_2651 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5645 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.8\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2652 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5645 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.16\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2653 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5645 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.16\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2654 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5645 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.16\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2655 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5645 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.32\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2656 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5645 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  output_asm_insn ("vst3.32\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2657 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5664 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.8\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2658 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5664 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.16\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2659 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5664 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.16\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2660 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5664 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.16\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2661 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5664 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.32\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2662 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5664 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[4];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  output_asm_insn ("vst3.32\t{%P1, %P2, %P3}, %A0", ops);
  return "";
}
}

static const char *
output_2663 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5687 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.8\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2664 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5687 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.16\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2665 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5687 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.16\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2666 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5687 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4BFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.16\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2667 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5687 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.32\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2668 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5687 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.32\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2669 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5713 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.16\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2670 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5713 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.16\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2671 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5713 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.32\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2672 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5713 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.32\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2673 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5713 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8BFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8BFmode);
  int regno = REGNO (operands[1]);
  rtx ops[5];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = GEN_INT (lane);
  output_asm_insn ("vst3.16\t{%P1[%c4], %P2[%c4], %P3[%c4]}, %0",
                   ops);
  return "";
}
}

static const char *
output_2674 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5748 "../../gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld4.8\t%h0, %A1";
}
}

static const char *
output_2675 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5748 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld4.16\t%h0, %A1";
}
}

static const char *
output_2676 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5748 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld4.16\t%h0, %A1";
}
}

static const char *
output_2677 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5748 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld4.16\t%h0, %A1";
}
}

static const char *
output_2678 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5748 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld4.32\t%h0, %A1";
}
}

static const char *
output_2679 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5748 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld4.32\t%h0, %A1";
}
}

static const char *
output_2680 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5748 "../../gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vld1.64\t%h0, %A1";
  else
    return "vld4.64\t%h0, %A1";
}
}

static const char *
output_2681 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5791 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  output_asm_insn ("vld4.8\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2682 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5791 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  output_asm_insn ("vld4.16\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2683 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5791 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  output_asm_insn ("vld4.16\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2684 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5791 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  output_asm_insn ("vld4.16\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2685 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5791 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  output_asm_insn ("vld4.32\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2686 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5791 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  output_asm_insn ("vld4.32\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2687 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5812 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[1];
  output_asm_insn ("vld4.8\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2688 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5812 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[1];
  output_asm_insn ("vld4.16\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2689 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5812 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[1];
  output_asm_insn ("vld4.16\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2690 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5812 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[1];
  output_asm_insn ("vld4.16\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2691 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5812 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[1];
  output_asm_insn ("vld4.32\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2692 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5812 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[0]);
  rtx ops[5];
  ops[0] = gen_rtx_REG (DImode, regno + 2);
  ops[1] = gen_rtx_REG (DImode, regno + 6);
  ops[2] = gen_rtx_REG (DImode, regno + 10);
  ops[3] = gen_rtx_REG (DImode, regno + 14);
  ops[4] = operands[1];
  output_asm_insn ("vld4.32\t{%P0, %P1, %P2, %P3}, %A4", ops);
  return "";
}
}

static const char *
output_2693 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5836 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[6];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.8\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2694 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5836 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[6];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.16\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2695 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5836 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[6];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.16\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2696 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5836 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4BFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[6];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.16\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2697 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5836 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[6];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.32\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2698 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5836 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[3]));
  int regno = REGNO (operands[0]);
  rtx ops[6];
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 6);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.32\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2699 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5863 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.16\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2700 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5863 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.16\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2701 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5863 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.32\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2702 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5863 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.32\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2703 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5863 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8BFmode, INTVAL (operands[3]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8BFmode);
  int regno = REGNO (operands[0]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = gen_rtx_REG (DImode, regno);
  ops[1] = gen_rtx_REG (DImode, regno + 4);
  ops[2] = gen_rtx_REG (DImode, regno + 8);
  ops[3] = gen_rtx_REG (DImode, regno + 12);
  ops[4] = operands[1];
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vld4.16\t{%P0[%c5], %P1[%c5], %P2[%c5], %P3[%c5]}, %A4",
                   ops);
  return "";
}
}

static const char *
output_2704 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5892 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V8QImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.8\t{%P0[], %P1[], %P2[], %P3[]}, %A4",
                       ops);
      return "";
    }
  else
    return "vld1.8\t%h0, %A1";
}
}

static const char *
output_2705 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5892 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.16\t{%P0[], %P1[], %P2[], %P3[]}, %A4",
                       ops);
      return "";
    }
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2706 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5892 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4HFmode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.16\t{%P0[], %P1[], %P2[], %P3[]}, %A4",
                       ops);
      return "";
    }
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2707 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5892 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V4BFmode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.16\t{%P0[], %P1[], %P2[], %P3[]}, %A4",
                       ops);
      return "";
    }
  else
    return "vld1.16\t%h0, %A1";
}
}

static const char *
output_2708 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5892 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.32\t{%P0[], %P1[], %P2[], %P3[]}, %A4",
                       ops);
      return "";
    }
  else
    return "vld1.32\t%h0, %A1";
}
}

static const char *
output_2709 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5892 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (V2SFmode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.32\t{%P0[], %P1[], %P2[], %P3[]}, %A4",
                       ops);
      return "";
    }
  else
    return "vld1.32\t%h0, %A1";
}
}

static const char *
output_2710 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5892 "../../gcc/config/arm/neon.md"
{
  if (GET_MODE_NUNITS (DImode) > 1)
    {
      int regno = REGNO (operands[0]);
      rtx ops[5];
      ops[0] = gen_rtx_REG (DImode, regno);
      ops[1] = gen_rtx_REG (DImode, regno + 2);
      ops[2] = gen_rtx_REG (DImode, regno + 4);
      ops[3] = gen_rtx_REG (DImode, regno + 6);
      ops[4] = operands[1];
      output_asm_insn ("vld4.64\t{%P0[], %P1[], %P2[], %P3[]}, %A4",
                       ops);
      return "";
    }
  else
    return "vld1.64\t%h0, %A1";
}
}

static const char *
output_2711 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5921 "../../gcc/config/arm/neon.md"
{
    rtx ops[5];
    int tabbase = REGNO (operands[0]);

    ops[4] = operands[1];
    ops[0] = gen_rtx_REG (V4BFmode, tabbase);
    ops[1] = gen_rtx_REG (V4BFmode, tabbase + 2);
    ops[2] = gen_rtx_REG (V4BFmode, tabbase + 4);
    ops[3] = gen_rtx_REG (V4BFmode, tabbase + 6);
    output_asm_insn ("vld4.16\t{%P0[], %P1[], %P2[], %P3[]}, %A4", ops);
    return "";
  }
}

static const char *
output_2712 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5949 "../../gcc/config/arm/neon.md"
{
  if (8 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst4.8\t%h1, %A0";
}
}

static const char *
output_2713 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5949 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst4.16\t%h1, %A0";
}
}

static const char *
output_2714 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5949 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst4.16\t%h1, %A0";
}
}

static const char *
output_2715 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5949 "../../gcc/config/arm/neon.md"
{
  if (16 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst4.16\t%h1, %A0";
}
}

static const char *
output_2716 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5949 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst4.32\t%h1, %A0";
}
}

static const char *
output_2717 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5949 "../../gcc/config/arm/neon.md"
{
  if (32 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst4.32\t%h1, %A0";
}
}

static const char *
output_2718 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5949 "../../gcc/config/arm/neon.md"
{
  if (64 == 64)
    return "vst1.64\t%h1, %A0";
  else
    return "vst4.64\t%h1, %A0";
}
}

static const char *
output_2719 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5992 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.8\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2720 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5992 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.16\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2721 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5992 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.16\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2722 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5992 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.16\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2723 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5992 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.32\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2724 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5992 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  output_asm_insn ("vst4.32\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2725 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6012 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.8\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2726 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6012 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.16\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2727 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6012 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.16\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2728 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6012 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.16\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2729 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6012 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.32\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2730 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6012 "../../gcc/config/arm/neon.md"
{
  int regno = REGNO (operands[1]);
  rtx ops[5];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno + 2);
  ops[2] = gen_rtx_REG (DImode, regno + 6);
  ops[3] = gen_rtx_REG (DImode, regno + 10);
  ops[4] = gen_rtx_REG (DImode, regno + 14);
  output_asm_insn ("vst4.32\t{%P1, %P2, %P3, %P4}, %A0", ops);
  return "";
}
}

static const char *
output_2731 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6036 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8QImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[6];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.8\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2732 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6036 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[6];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.16\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2733 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6036 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4HFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[6];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.16\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2734 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6036 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4BFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[6];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.16\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2735 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6036 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SImode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[6];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.32\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2736 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6036 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V2SFmode, INTVAL (operands[2]));
  int regno = REGNO (operands[1]);
  rtx ops[6];
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 2);
  ops[3] = gen_rtx_REG (DImode, regno + 4);
  ops[4] = gen_rtx_REG (DImode, regno + 6);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.32\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2737 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6063 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HImode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.16\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2738 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6063 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8HFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8HFmode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.16\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2739 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6063 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SImode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SImode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.32\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2740 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6063 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V4SFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V4SFmode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.32\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2741 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6063 "../../gcc/config/arm/neon.md"
{
  HOST_WIDE_INT lane = NEON_ENDIAN_LANE_N(V8BFmode, INTVAL (operands[2]));
  HOST_WIDE_INT max = GET_MODE_NUNITS (V8BFmode);
  int regno = REGNO (operands[1]);
  rtx ops[6];
  if (lane >= max / 2)
    {
      lane -= max / 2;
      regno += 2;
    }
  ops[0] = operands[0];
  ops[1] = gen_rtx_REG (DImode, regno);
  ops[2] = gen_rtx_REG (DImode, regno + 4);
  ops[3] = gen_rtx_REG (DImode, regno + 8);
  ops[4] = gen_rtx_REG (DImode, regno + 12);
  ops[5] = GEN_INT (lane);
  output_asm_insn ("vst4.16\t{%P1[%c5], %P2[%c5], %P3[%c5], %P4[%c5]}, %A0",
                   ops);
  return "";
}
}

static const char *
output_2766 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6217 "../../gcc/config/arm/neon.md"
{
  return "vshll.s8 %q0, %P1, %2";
}
}

static const char *
output_2767 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6217 "../../gcc/config/arm/neon.md"
{
  return "vshll.u8 %q0, %P1, %2";
}
}

static const char *
output_2768 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6217 "../../gcc/config/arm/neon.md"
{
  return "vshll.s16 %q0, %P1, %2";
}
}

static const char *
output_2769 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6217 "../../gcc/config/arm/neon.md"
{
  return "vshll.u16 %q0, %P1, %2";
}
}

static const char *
output_2770 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6217 "../../gcc/config/arm/neon.md"
{
  return "vshll.s32 %q0, %P1, %2";
}
}

static const char *
output_2771 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6217 "../../gcc/config/arm/neon.md"
{
  return "vshll.u32 %q0, %P1, %2";
}
}

static const char *
output_2805 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6458 "../../gcc/config/arm/neon.md"
{
    int lane = INTVAL (operands[4]);
    int half = GET_MODE_NUNITS (GET_MODE (operands[3])) / 4;
    if (lane < half)
      return "vdot.bf16\t%P0, %P2, %e3[%c4]";
    else
      {
	operands[4] = GEN_INT (lane - half);
	return "vdot.bf16\t%P0, %P2, %f3[%c4]";
      }
  }
}

static const char *
output_2806 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6458 "../../gcc/config/arm/neon.md"
{
    int lane = INTVAL (operands[4]);
    int half = GET_MODE_NUNITS (GET_MODE (operands[3])) / 4;
    if (lane < half)
      return "vdot.bf16\t%q0, %q2, %e3[%c4]";
    else
      {
	operands[4] = GEN_INT (lane - half);
	return "vdot.bf16\t%q0, %q2, %f3[%c4]";
      }
  }
}

static const char *
output_2838 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 50 "../../gcc/config/arm/sync.md"
{
    if (TARGET_HAVE_DMB)
      {
	return "dmb\tish";
      }

    if (TARGET_HAVE_DMB_MCR)
      return "mcr\tp15, 0, r0, c7, c10, 5";

    gcc_unreachable ();
  }
}

static const char *
output_2839 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/sync.md"
{
    if (aarch_mm_needs_acquire (operands[2]))
      {
	if (TARGET_THUMB1)
	  return "ldab\t%0, %1";
	else
	  return "ldab%?\t%0, %1";
      }
    else
      {
	if (TARGET_THUMB1)
	  return "ldrb\t%0, %1";
	else
	  return "ldrb%?\t%0, %1";
      }
  }
}

static const char *
output_2840 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/sync.md"
{
    if (aarch_mm_needs_acquire (operands[2]))
      {
	if (TARGET_THUMB1)
	  return "ldah\t%0, %1";
	else
	  return "ldah%?\t%0, %1";
      }
    else
      {
	if (TARGET_THUMB1)
	  return "ldrh\t%0, %1";
	else
	  return "ldrh%?\t%0, %1";
      }
  }
}

static const char *
output_2841 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/sync.md"
{
    if (aarch_mm_needs_acquire (operands[2]))
      {
	if (TARGET_THUMB1)
	  return "lda\t%0, %1";
	else
	  return "lda%?\t%0, %1";
      }
    else
      {
	if (TARGET_THUMB1)
	  return "ldr\t%0, %1";
	else
	  return "ldr%?\t%0, %1";
      }
  }
}

static const char *
output_2842 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 98 "../../gcc/config/arm/sync.md"
{
    if (aarch_mm_needs_release (operands[2]))
      {
	if (TARGET_THUMB1)
	  return "stlb\t%1, %0";
	else
	  return "stlb%?\t%1, %0";
      }
    else
      {
	if (TARGET_THUMB1)
	  return "strb\t%1, %0";
	else
	  return "strb%?\t%1, %0";
      }
  }
}

static const char *
output_2843 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 98 "../../gcc/config/arm/sync.md"
{
    if (aarch_mm_needs_release (operands[2]))
      {
	if (TARGET_THUMB1)
	  return "stlh\t%1, %0";
	else
	  return "stlh%?\t%1, %0";
      }
    else
      {
	if (TARGET_THUMB1)
	  return "strh\t%1, %0";
	else
	  return "strh%?\t%1, %0";
      }
  }
}

static const char *
output_2844 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 98 "../../gcc/config/arm/sync.md"
{
    if (aarch_mm_needs_release (operands[2]))
      {
	if (TARGET_THUMB1)
	  return "stl\t%1, %0";
	else
	  return "stl%?\t%1, %0";
      }
    else
      {
	if (TARGET_THUMB1)
	  return "str\t%1, %0";
	else
	  return "str%?\t%1, %0";
      }
  }
}

static const char * const output_2930[] = {
  "ldrexb%?\t%0, %C1",
  "ldrexb\t%0, %C1",
};

static const char * const output_2931[] = {
  "ldrexh%?\t%0, %C1",
  "ldrexh\t%0, %C1",
};

static const char * const output_2932[] = {
  "ldaexb%?\t%0, %C1",
  "ldaexb\t%0, %C1",
};

static const char * const output_2933[] = {
  "ldaexh%?\t%0, %C1",
  "ldaexh\t%0, %C1",
};

static const char * const output_2934[] = {
  "ldrex%?\t%0, %C1",
  "ldrex\t%0, %C1",
};

static const char * const output_2935[] = {
  "ldaex%?\t%0, %C1",
  "ldaex\t%0, %C1",
};

static const char *
output_2938 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 524 "../../gcc/config/arm/sync.md"
{
    if (QImode == DImode)
      {
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the
	   lowest word in memory.  */
	gcc_assert ((REGNO (operands[2]) & 1) == 0 || TARGET_THUMB2);
	return "strexd%?\t%0, %2, %H2, %C1";
      }
    if (TARGET_THUMB1)
      return "strexb\t%0, %2, %C1";
    else
      return "strexb%?\t%0, %2, %C1";
  }
}

static const char *
output_2939 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 524 "../../gcc/config/arm/sync.md"
{
    if (HImode == DImode)
      {
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the
	   lowest word in memory.  */
	gcc_assert ((REGNO (operands[2]) & 1) == 0 || TARGET_THUMB2);
	return "strexd%?\t%0, %2, %H2, %C1";
      }
    if (TARGET_THUMB1)
      return "strexh\t%0, %2, %C1";
    else
      return "strexh%?\t%0, %2, %C1";
  }
}

static const char *
output_2940 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 524 "../../gcc/config/arm/sync.md"
{
    if (SImode == DImode)
      {
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the
	   lowest word in memory.  */
	gcc_assert ((REGNO (operands[2]) & 1) == 0 || TARGET_THUMB2);
	return "strexd%?\t%0, %2, %H2, %C1";
      }
    if (TARGET_THUMB1)
      return "strex\t%0, %2, %C1";
    else
      return "strex%?\t%0, %2, %C1";
  }
}

static const char *
output_2941 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 524 "../../gcc/config/arm/sync.md"
{
    if (DImode == DImode)
      {
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the
	   lowest word in memory.  */
	gcc_assert ((REGNO (operands[2]) & 1) == 0 || TARGET_THUMB2);
	return "strexd%?\t%0, %2, %H2, %C1";
      }
    if (TARGET_THUMB1)
      return "strexd\t%0, %2, %C1";
    else
      return "strexd%?\t%0, %2, %C1";
  }
}

static const char *
output_2942 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 550 "../../gcc/config/arm/sync.md"
{
    /* See comment in arm_store_exclusive<mode> above.  */
    gcc_assert ((REGNO (operands[2]) & 1) == 0 || TARGET_THUMB2);
    return "stlexd%?\t%0, %2, %H2, %C1";
  }
}

static const char * const output_2943[] = {
  "stlexb%?\t%0, %2, %C1",
  "stlexb\t%0, %2, %C1",
};

static const char * const output_2944[] = {
  "stlexh%?\t%0, %2, %C1",
  "stlexh\t%0, %2, %C1",
};

static const char * const output_2945[] = {
  "stlex%?\t%0, %2, %C1",
  "stlex\t%0, %2, %C1",
};

static const char *
output_3000 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 265 "../../gcc/config/arm/arm-fixed.md"
{
  /* s16.15 * s16.15 -> s32.30.  */
  output_asm_insn ("smull\t%Q3, %R3, %1, %2", operands);

  if (TARGET_ARM)
    output_asm_insn ("msr\tAPSR_nzcvq, #0", operands);
  else
    {
      output_asm_insn ("mov\t%4, #0", operands);
      output_asm_insn ("msr\tAPSR_nzcvq, %4", operands);
    }

  /* We have:
      31  high word  0     31  low word  0

    [ S i i .... i i i ] [ i f f f ... f f ]
                        |
			v
	     [ S i ... i f ... f f ]

    Need 16 integral bits, so saturate at 15th bit of high word.  */

  output_asm_insn ("ssat\t%R3, #15, %R3", operands);
  output_asm_insn ("mrs\t%4, APSR", operands);
  output_asm_insn ("tst\t%4, #1<<27", operands);
  if (arm_restrict_it)
    {
      output_asm_insn ("mvn\t%4, %R3, asr #32", operands);
      output_asm_insn ("it\tne", operands);
      output_asm_insn ("movne\t%Q3, %4", operands);
    }
  else
    {
      if (TARGET_THUMB2)
        output_asm_insn ("it\tne", operands);
      output_asm_insn ("mvnne\t%Q3, %R3, asr #32", operands);
    }
  output_asm_insn ("mov\t%0, %Q3, lsr #15", operands);
  output_asm_insn ("orr\t%0, %0, %R3, asl #17", operands);
  return "";
}
}

static const char *
output_3001 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 337 "../../gcc/config/arm/arm-fixed.md"
{
  /* 16.16 * 16.16 -> 32.32.  */
  output_asm_insn ("umull\t%Q3, %R3, %1, %2", operands);

  if (TARGET_ARM)
    output_asm_insn ("msr\tAPSR_nzcvq, #0", operands);
  else
    {
      output_asm_insn ("mov\t%4, #0", operands);
      output_asm_insn ("msr\tAPSR_nzcvq, %4", operands);
    }

  /* We have:
      31  high word  0     31  low word  0

    [ i i i .... i i i ] [ f f f f ... f f ]
                        |
			v
	     [ i i ... i f ... f f ]

    Need 16 integral bits, so saturate at 16th bit of high word.  */

  output_asm_insn ("usat\t%R3, #16, %R3", operands);
  output_asm_insn ("mrs\t%4, APSR", operands);
  output_asm_insn ("tst\t%4, #1<<27", operands);
  if (arm_restrict_it)
    {
      output_asm_insn ("sbfx\t%4, %R3, #15, #1", operands);
      output_asm_insn ("it\tne", operands);
      output_asm_insn ("movne\t%Q3, %4", operands);
    }
  else
    {
      if (TARGET_THUMB2)
        output_asm_insn ("it\tne", operands);
      output_asm_insn ("sbfxne\t%Q3, %R3, #15, #1", operands);
    }
  output_asm_insn ("lsr\t%0, %Q3, #16", operands);
  output_asm_insn ("orr\t%0, %0, %R3, asl #16", operands);
  return "";
}
}

static const char *
output_3004 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 24 "../../gcc/config/arm/mve.md"
{
  if (which_alternative == 3 || which_alternative == 6)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V16QImode,
	&operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
	return "vmov.f32\t%q0, %1  @ v16qi";
      else
	sprintf (templ, "vmov.i%d\t%%q0, %%x1  @ v16qi", width);
      return templ;
    }

  if (which_alternative == 4 || which_alternative == 7)
    {
      if (V16QImode == V2DFmode || V16QImode == V2DImode || V16QImode == TImode)
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstrw.32\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldrw.u32\t%q0, %E1",operands);
	}
      else
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstrb.8\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldrb.8\t%q0, %E1", operands);
	}
      return "";
    }
  switch (which_alternative)
    {
    case 0:
      return "vmov\t%q0, %q1";
    case 1:
      return "vmov\t%e0, %Q1, %R1  @ v16qi\n\tvmov\t%f0, %J1, %K1";
    case 2:
      return "vmov\t%Q0, %R0, %e1  @ v16qi\n\tvmov\t%J0, %K0, %f1";
    case 5:
      return output_move_quad (operands);
    case 8:
	return output_move_neon (operands);
    default:
      gcc_unreachable ();
      return "";
    }
}
}

static const char *
output_3005 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 24 "../../gcc/config/arm/mve.md"
{
  if (which_alternative == 3 || which_alternative == 6)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V8HImode,
	&operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
	return "vmov.f32\t%q0, %1  @ v8hi";
      else
	sprintf (templ, "vmov.i%d\t%%q0, %%x1  @ v8hi", width);
      return templ;
    }

  if (which_alternative == 4 || which_alternative == 7)
    {
      if (V8HImode == V2DFmode || V8HImode == V2DImode || V8HImode == TImode)
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstrw.32\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldrw.u32\t%q0, %E1",operands);
	}
      else
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstrh.16\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldrh.16\t%q0, %E1", operands);
	}
      return "";
    }
  switch (which_alternative)
    {
    case 0:
      return "vmov\t%q0, %q1";
    case 1:
      return "vmov\t%e0, %Q1, %R1  @ v8hi\n\tvmov\t%f0, %J1, %K1";
    case 2:
      return "vmov\t%Q0, %R0, %e1  @ v8hi\n\tvmov\t%J0, %K0, %f1";
    case 5:
      return output_move_quad (operands);
    case 8:
	return output_move_neon (operands);
    default:
      gcc_unreachable ();
      return "";
    }
}
}

static const char *
output_3006 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 24 "../../gcc/config/arm/mve.md"
{
  if (which_alternative == 3 || which_alternative == 6)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V4SImode,
	&operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
	return "vmov.f32\t%q0, %1  @ v4si";
      else
	sprintf (templ, "vmov.i%d\t%%q0, %%x1  @ v4si", width);
      return templ;
    }

  if (which_alternative == 4 || which_alternative == 7)
    {
      if (V4SImode == V2DFmode || V4SImode == V2DImode || V4SImode == TImode)
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstrw.32\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldrw.u32\t%q0, %E1",operands);
	}
      else
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstrw.32\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldrw.32\t%q0, %E1", operands);
	}
      return "";
    }
  switch (which_alternative)
    {
    case 0:
      return "vmov\t%q0, %q1";
    case 1:
      return "vmov\t%e0, %Q1, %R1  @ v4si\n\tvmov\t%f0, %J1, %K1";
    case 2:
      return "vmov\t%Q0, %R0, %e1  @ v4si\n\tvmov\t%J0, %K0, %f1";
    case 5:
      return output_move_quad (operands);
    case 8:
	return output_move_neon (operands);
    default:
      gcc_unreachable ();
      return "";
    }
}
}

static const char *
output_3007 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 24 "../../gcc/config/arm/mve.md"
{
  if (which_alternative == 3 || which_alternative == 6)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V2DImode,
	&operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
	return "vmov.f32\t%q0, %1  @ v2di";
      else
	sprintf (templ, "vmov.i%d\t%%q0, %%x1  @ v2di", width);
      return templ;
    }

  if (which_alternative == 4 || which_alternative == 7)
    {
      if (V2DImode == V2DFmode || V2DImode == V2DImode || V2DImode == TImode)
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstrw.32\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldrw.u32\t%q0, %E1",operands);
	}
      else
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstr<V_sz_elem1>.64\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldr<V_sz_elem1>.64\t%q0, %E1", operands);
	}
      return "";
    }
  switch (which_alternative)
    {
    case 0:
      return "vmov\t%q0, %q1";
    case 1:
      return "vmov\t%e0, %Q1, %R1  @ v2di\n\tvmov\t%f0, %J1, %K1";
    case 2:
      return "vmov\t%Q0, %R0, %e1  @ v2di\n\tvmov\t%J0, %K0, %f1";
    case 5:
      return output_move_quad (operands);
    case 8:
	return output_move_neon (operands);
    default:
      gcc_unreachable ();
      return "";
    }
}
}

static const char *
output_3008 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 24 "../../gcc/config/arm/mve.md"
{
  if (which_alternative == 3 || which_alternative == 6)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], TImode,
	&operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
	return "vmov.f32\t%q0, %1  @ ti";
      else
	sprintf (templ, "vmov.i%d\t%%q0, %%x1  @ ti", width);
      return templ;
    }

  if (which_alternative == 4 || which_alternative == 7)
    {
      if (TImode == V2DFmode || TImode == V2DImode || TImode == TImode)
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstrw.32\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldrw.u32\t%q0, %E1",operands);
	}
      else
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstr<V_sz_elem1>.<V_sz_elem>\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldr<V_sz_elem1>.<V_sz_elem>\t%q0, %E1", operands);
	}
      return "";
    }
  switch (which_alternative)
    {
    case 0:
      return "vmov\t%q0, %q1";
    case 1:
      return "vmov\t%e0, %Q1, %R1  @ ti\n\tvmov\t%f0, %J1, %K1";
    case 2:
      return "vmov\t%Q0, %R0, %e1  @ ti\n\tvmov\t%J0, %K0, %f1";
    case 5:
      return output_move_quad (operands);
    case 8:
	return output_move_neon (operands);
    default:
      gcc_unreachable ();
      return "";
    }
}
}

static const char *
output_3009 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 24 "../../gcc/config/arm/mve.md"
{
  if (which_alternative == 3 || which_alternative == 6)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V8HFmode,
	&operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
	return "vmov.f32\t%q0, %1  @ v8hf";
      else
	sprintf (templ, "vmov.i%d\t%%q0, %%x1  @ v8hf", width);
      return templ;
    }

  if (which_alternative == 4 || which_alternative == 7)
    {
      if (V8HFmode == V2DFmode || V8HFmode == V2DImode || V8HFmode == TImode)
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstrw.32\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldrw.u32\t%q0, %E1",operands);
	}
      else
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstrh.16\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldrh.16\t%q0, %E1", operands);
	}
      return "";
    }
  switch (which_alternative)
    {
    case 0:
      return "vmov\t%q0, %q1";
    case 1:
      return "vmov\t%e0, %Q1, %R1  @ v8hf\n\tvmov\t%f0, %J1, %K1";
    case 2:
      return "vmov\t%Q0, %R0, %e1  @ v8hf\n\tvmov\t%J0, %K0, %f1";
    case 5:
      return output_move_quad (operands);
    case 8:
	return output_move_neon (operands);
    default:
      gcc_unreachable ();
      return "";
    }
}
}

static const char *
output_3010 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 24 "../../gcc/config/arm/mve.md"
{
  if (which_alternative == 3 || which_alternative == 6)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V4SFmode,
	&operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
	return "vmov.f32\t%q0, %1  @ v4sf";
      else
	sprintf (templ, "vmov.i%d\t%%q0, %%x1  @ v4sf", width);
      return templ;
    }

  if (which_alternative == 4 || which_alternative == 7)
    {
      if (V4SFmode == V2DFmode || V4SFmode == V2DImode || V4SFmode == TImode)
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstrw.32\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldrw.u32\t%q0, %E1",operands);
	}
      else
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstrw.32\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldrw.32\t%q0, %E1", operands);
	}
      return "";
    }
  switch (which_alternative)
    {
    case 0:
      return "vmov\t%q0, %q1";
    case 1:
      return "vmov\t%e0, %Q1, %R1  @ v4sf\n\tvmov\t%f0, %J1, %K1";
    case 2:
      return "vmov\t%Q0, %R0, %e1  @ v4sf\n\tvmov\t%J0, %K0, %f1";
    case 5:
      return output_move_quad (operands);
    case 8:
	return output_move_neon (operands);
    default:
      gcc_unreachable ();
      return "";
    }
}
}

static const char *
output_3011 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 24 "../../gcc/config/arm/mve.md"
{
  if (which_alternative == 3 || which_alternative == 6)
    {
      int width, is_valid;
      static char templ[40];

      is_valid = simd_immediate_valid_for_move (operands[1], V2DFmode,
	&operands[1], &width);

      gcc_assert (is_valid != 0);

      if (width == 0)
	return "vmov.f32\t%q0, %1  @ v2df";
      else
	sprintf (templ, "vmov.i%d\t%%q0, %%x1  @ v2df", width);
      return templ;
    }

  if (which_alternative == 4 || which_alternative == 7)
    {
      if (V2DFmode == V2DFmode || V2DFmode == V2DImode || V2DFmode == TImode)
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstrw.32\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldrw.u32\t%q0, %E1",operands);
	}
      else
	{
	  if (which_alternative == 7)
	    output_asm_insn ("vstr<V_sz_elem1>.<V_sz_elem>\t%q1, %E0", operands);
	  else
	    output_asm_insn ("vldr<V_sz_elem1>.<V_sz_elem>\t%q0, %E1", operands);
	}
      return "";
    }
  switch (which_alternative)
    {
    case 0:
      return "vmov\t%q0, %q1";
    case 1:
      return "vmov\t%e0, %Q1, %R1  @ v2df\n\tvmov\t%f0, %J1, %K1";
    case 2:
      return "vmov\t%Q0, %R0, %e1  @ v2df\n\tvmov\t%J0, %K0, %f1";
    case 5:
      return output_move_quad (operands);
    case 8:
	return output_move_neon (operands);
    default:
      gcc_unreachable ();
      return "";
    }
}
}

static const char *
output_3019 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 101 "../../gcc/config/arm/mve.md"
{
   rtx ops[6];
   int regno = REGNO (operands[1]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno+4);
   ops[2] = gen_rtx_REG (TImode, regno+8);
   ops[3] = gen_rtx_REG (TImode, regno+12);
   rtx reg  = operands[0];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[4] = reg;
   ops[5] = operands[0];
   /* Here in first three instructions data is stored to ops[4]'s location but
      in the fourth instruction data is stored to operands[0], this is to
      support the writeback.  */
   output_asm_insn ("vst40.8\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst41.8\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst42.8\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst43.8\t{%q0, %q1, %q2, %q3}, %5", ops);
   return "";
}
}

static const char *
output_3020 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 101 "../../gcc/config/arm/mve.md"
{
   rtx ops[6];
   int regno = REGNO (operands[1]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno+4);
   ops[2] = gen_rtx_REG (TImode, regno+8);
   ops[3] = gen_rtx_REG (TImode, regno+12);
   rtx reg  = operands[0];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[4] = reg;
   ops[5] = operands[0];
   /* Here in first three instructions data is stored to ops[4]'s location but
      in the fourth instruction data is stored to operands[0], this is to
      support the writeback.  */
   output_asm_insn ("vst40.16\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst41.16\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst42.16\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst43.16\t{%q0, %q1, %q2, %q3}, %5", ops);
   return "";
}
}

static const char *
output_3021 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 101 "../../gcc/config/arm/mve.md"
{
   rtx ops[6];
   int regno = REGNO (operands[1]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno+4);
   ops[2] = gen_rtx_REG (TImode, regno+8);
   ops[3] = gen_rtx_REG (TImode, regno+12);
   rtx reg  = operands[0];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[4] = reg;
   ops[5] = operands[0];
   /* Here in first three instructions data is stored to ops[4]'s location but
      in the fourth instruction data is stored to operands[0], this is to
      support the writeback.  */
   output_asm_insn ("vst40.32\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst41.32\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst42.32\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst43.32\t{%q0, %q1, %q2, %q3}, %5", ops);
   return "";
}
}

static const char *
output_3022 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 101 "../../gcc/config/arm/mve.md"
{
   rtx ops[6];
   int regno = REGNO (operands[1]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno+4);
   ops[2] = gen_rtx_REG (TImode, regno+8);
   ops[3] = gen_rtx_REG (TImode, regno+12);
   rtx reg  = operands[0];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[4] = reg;
   ops[5] = operands[0];
   /* Here in first three instructions data is stored to ops[4]'s location but
      in the fourth instruction data is stored to operands[0], this is to
      support the writeback.  */
   output_asm_insn ("vst40.16\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst41.16\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst42.16\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst43.16\t{%q0, %q1, %q2, %q3}, %5", ops);
   return "";
}
}

static const char *
output_3023 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 101 "../../gcc/config/arm/mve.md"
{
   rtx ops[6];
   int regno = REGNO (operands[1]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno+4);
   ops[2] = gen_rtx_REG (TImode, regno+8);
   ops[3] = gen_rtx_REG (TImode, regno+12);
   rtx reg  = operands[0];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[4] = reg;
   ops[5] = operands[0];
   /* Here in first three instructions data is stored to ops[4]'s location but
      in the fourth instruction data is stored to operands[0], this is to
      support the writeback.  */
   output_asm_insn ("vst40.32\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst41.32\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst42.32\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vst43.32\t{%q0, %q1, %q2, %q3}, %5", ops);
   return "";
}
}

static const char *
output_3164 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 759 "../../gcc/config/arm/mve.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V16QImode,
					VALID_NEON_QREG_MODE (V16QImode),
					true);
  }
}

static const char *
output_3165 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 759 "../../gcc/config/arm/mve.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V8HImode,
					VALID_NEON_QREG_MODE (V8HImode),
					true);
  }
}

static const char *
output_3166 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 759 "../../gcc/config/arm/mve.md"
{
    return neon_output_shift_immediate ("vshr", 's', &operands[2],
					V4SImode,
					VALID_NEON_QREG_MODE (V4SImode),
					true);
  }
}

static const char *
output_3167 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 774 "../../gcc/config/arm/mve.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V16QImode,
					VALID_NEON_QREG_MODE (V16QImode),
					true);
  }
}

static const char *
output_3168 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 774 "../../gcc/config/arm/mve.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V8HImode,
					VALID_NEON_QREG_MODE (V8HImode),
					true);
  }
}

static const char *
output_3169 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 774 "../../gcc/config/arm/mve.md"
{
    return neon_output_shift_immediate ("vshr", 'u', &operands[2],
					V4SImode,
					VALID_NEON_QREG_MODE (V4SImode),
					true);
  }
}

static const char *
output_3206 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1:
       return neon_output_logic_immediate ("vand", &operands[2], V16QImode, 1, VALID_NEON_QREG_MODE (V16QImode));
      default: gcc_unreachable ();
    }
}

static const char *
output_3207 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1:
       return neon_output_logic_immediate ("vand", &operands[2], V8HImode, 1, VALID_NEON_QREG_MODE (V8HImode));
      default: gcc_unreachable ();
    }
}

static const char *
output_3208 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vand\t%q0, %q1, %q2";
    case 1:
       return neon_output_logic_immediate ("vand", &operands[2], V4SImode, 1, VALID_NEON_QREG_MODE (V4SImode));
      default: gcc_unreachable ();
    }
}

static const char *
output_3398 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1:
       return neon_output_logic_immediate ("vorr", &operands[2], V16QImode, 0, VALID_NEON_QREG_MODE (V16QImode));
      default: gcc_unreachable ();
    }
}

static const char *
output_3399 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1:
       return neon_output_logic_immediate ("vorr", &operands[2], V8HImode, 0, VALID_NEON_QREG_MODE (V8HImode));
      default: gcc_unreachable ();
    }
}

static const char *
output_3400 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "vorr\t%q0, %q1, %q2";
    case 1:
       return neon_output_logic_immediate ("vorr", &operands[2], V4SImode, 0, VALID_NEON_QREG_MODE (V4SImode));
      default: gcc_unreachable ();
    }
}

static const char * const output_3959[] = {
  "vcmul.f%#16	%q0, %q2, %q3, #0",
  "vcmla.f%#16	%q0, %q2, %q3, #0",
};

static const char * const output_3960[] = {
  "vcmul.f%#16	%q0, %q2, %q3, #90",
  "vcmla.f%#16	%q0, %q2, %q3, #90",
};

static const char * const output_3961[] = {
  "vcmul.f%#16	%q0, %q2, %q3, #180",
  "vcmla.f%#16	%q0, %q2, %q3, #180",
};

static const char * const output_3962[] = {
  "vcmul.f%#16	%q0, %q2, %q3, #270",
  "vcmla.f%#16	%q0, %q2, %q3, #270",
};

static const char * const output_3963[] = {
  "vcmul.f%#32	%q0, %q2, %q3, #0",
  "vcmla.f%#32	%q0, %q2, %q3, #0",
};

static const char * const output_3964[] = {
  "vcmul.f%#32	%q0, %q2, %q3, #90",
  "vcmla.f%#32	%q0, %q2, %q3, #90",
};

static const char * const output_3965[] = {
  "vcmul.f%#32	%q0, %q2, %q3, #180",
  "vcmla.f%#32	%q0, %q2, %q3, #180",
};

static const char * const output_3966[] = {
  "vcmul.f%#32	%q0, %q2, %q3, #270",
  "vcmla.f%#32	%q0, %q2, %q3, #270",
};

static const char *
output_4623 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7446 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn("vstrb.8\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4624 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7446 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn("vstrb.8\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4625 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7446 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn("vstrb.16\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4626 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7446 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn("vstrb.16\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4627 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7446 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn("vstrb.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4628 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7446 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn("vstrb.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4635 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7496 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn("vstrw.u32\t%q2, [%q0, %1]",ops);
   return "";
}
}

static const char *
output_4636 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7496 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn("vstrw.u32\t%q2, [%q0, %1]",ops);
   return "";
}
}

static const char *
output_4637 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7516 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   if (!strcmp ("s","s") && 8 == 8)
     output_asm_insn ("vldrb.u8\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vldrb.s8\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4638 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7516 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   if (!strcmp ("u","s") && 8 == 8)
     output_asm_insn ("vldrb.u8\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vldrb.u8\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4639 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7516 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   if (!strcmp ("s","s") && 16 == 8)
     output_asm_insn ("vldrb.u8\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vldrb.s16\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4640 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7516 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   if (!strcmp ("u","s") && 16 == 8)
     output_asm_insn ("vldrb.u8\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vldrb.u16\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4641 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7516 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   if (!strcmp ("s","s") && 32 == 8)
     output_asm_insn ("vldrb.u8\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vldrb.s32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4642 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7516 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   if (!strcmp ("u","s") && 32 == 8)
     output_asm_insn ("vldrb.u8\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vldrb.u32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4643 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7538 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (8 == 8)
     output_asm_insn ("vldrb.8\t%q0, %E1",ops);
   else
     output_asm_insn ("vldrb.s8\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4644 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7538 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (8 == 8)
     output_asm_insn ("vldrb.8\t%q0, %E1",ops);
   else
     output_asm_insn ("vldrb.u8\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4645 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7538 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (16 == 8)
     output_asm_insn ("vldrb.16\t%q0, %E1",ops);
   else
     output_asm_insn ("vldrb.s16\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4646 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7538 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (16 == 8)
     output_asm_insn ("vldrb.16\t%q0, %E1",ops);
   else
     output_asm_insn ("vldrb.u16\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4647 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7538 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (32 == 8)
     output_asm_insn ("vldrb.32\t%q0, %E1",ops);
   else
     output_asm_insn ("vldrb.s32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4648 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7538 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (32 == 8)
     output_asm_insn ("vldrb.32\t%q0, %E1",ops);
   else
     output_asm_insn ("vldrb.u32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4649 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7561 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrw.u32\t%q0, [%q1, %2]",ops);
   return "";
}
}

static const char *
output_4650 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7561 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrw.u32\t%q0, [%q1, %2]",ops);
   return "";
}
}

static const char *
output_4657 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7616 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vpst\n\tvstrwt.u32\t%q2, [%q0, %1]",ops);
   return "";
}
}

static const char *
output_4658 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7616 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vpst\n\tvstrwt.u32\t%q2, [%q0, %1]",ops);
   return "";
}
}

static const char *
output_4659 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7636 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrbt.8\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4660 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7636 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrbt.8\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4661 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7636 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrbt.16\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4662 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7636 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrbt.16\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4663 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7636 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrbt.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4664 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7636 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrbt.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4665 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7657 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("s","s") && 8 == 8)
     output_asm_insn ("vpst\n\tvldrbt.u8\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vpst\n\tvldrbt.s8\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4666 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7657 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("u","s") && 8 == 8)
     output_asm_insn ("vpst\n\tvldrbt.u8\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vpst\n\tvldrbt.u8\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4667 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7657 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("s","s") && 16 == 8)
     output_asm_insn ("vpst\n\tvldrbt.u8\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vpst\n\tvldrbt.s16\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4668 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7657 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("u","s") && 16 == 8)
     output_asm_insn ("vpst\n\tvldrbt.u8\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vpst\n\tvldrbt.u16\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4669 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7657 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("s","s") && 32 == 8)
     output_asm_insn ("vpst\n\tvldrbt.u8\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vpst\n\tvldrbt.s32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4670 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7657 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("u","s") && 32 == 8)
     output_asm_insn ("vpst\n\tvldrbt.u8\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vpst\n\tvldrbt.u32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4671 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7681 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (8 == 8)
     output_asm_insn ("vpst\n\tvldrbt.8\t%q0, %E1",ops);
   else
     output_asm_insn ("vpst\n\tvldrbt.s8\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4672 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7681 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (8 == 8)
     output_asm_insn ("vpst\n\tvldrbt.8\t%q0, %E1",ops);
   else
     output_asm_insn ("vpst\n\tvldrbt.u8\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4673 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7681 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (16 == 8)
     output_asm_insn ("vpst\n\tvldrbt.16\t%q0, %E1",ops);
   else
     output_asm_insn ("vpst\n\tvldrbt.s16\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4674 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7681 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (16 == 8)
     output_asm_insn ("vpst\n\tvldrbt.16\t%q0, %E1",ops);
   else
     output_asm_insn ("vpst\n\tvldrbt.u16\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4675 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7681 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (32 == 8)
     output_asm_insn ("vpst\n\tvldrbt.32\t%q0, %E1",ops);
   else
     output_asm_insn ("vpst\n\tvldrbt.s32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4676 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7681 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (32 == 8)
     output_asm_insn ("vpst\n\tvldrbt.32\t%q0, %E1",ops);
   else
     output_asm_insn ("vpst\n\tvldrbt.u32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4677 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7705 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vpst\n\tvldrwt.u32\t%q0, [%q1, %2]",ops);
   return "";
}
}

static const char *
output_4678 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7705 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vpst\n\tvldrwt.u32\t%q0, [%q1, %2]",ops);
   return "";
}
}

static const char *
output_4679 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7724 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   output_asm_insn ("vldrh.16\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4680 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7744 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   if (!strcmp ("s","s") && 16 == 16)
     output_asm_insn ("vldrh.u16\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vldrh.s16\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4681 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7744 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   if (!strcmp ("u","s") && 16 == 16)
     output_asm_insn ("vldrh.u16\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vldrh.u16\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4682 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7744 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   if (!strcmp ("s","s") && 32 == 16)
     output_asm_insn ("vldrh.u16\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vldrh.s32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4683 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7744 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   if (!strcmp ("u","s") && 32 == 16)
     output_asm_insn ("vldrh.u16\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vldrh.u32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4684 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7768 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("s","s") && 16 == 16)
     output_asm_insn ("vpst\n\tvldrht.u16\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vpst\n\tvldrht.s16\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4685 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7768 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("u","s") && 16 == 16)
     output_asm_insn ("vpst\n\tvldrht.u16\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vpst\n\tvldrht.u16\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4686 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7768 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("s","s") && 32 == 16)
     output_asm_insn ("vpst\n\tvldrht.u16\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vpst\n\tvldrht.s32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4687 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7768 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("u","s") && 32 == 16)
     output_asm_insn ("vpst\n\tvldrht.u16\t%q0, [%m1, %q2]",ops);
   else
     output_asm_insn ("vpst\n\tvldrht.u32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4688 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7792 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
      if (!strcmp ("s","s") && 16 == 16)
     output_asm_insn ("vldrh.u16\t%q0, [%m1, %q2, uxtw #1]",ops);
   else
     output_asm_insn ("vldrh.s16\t%q0, [%m1, %q2, uxtw #1]",ops);
   return "";
}
}

static const char *
output_4689 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7792 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
      if (!strcmp ("u","s") && 16 == 16)
     output_asm_insn ("vldrh.u16\t%q0, [%m1, %q2, uxtw #1]",ops);
   else
     output_asm_insn ("vldrh.u16\t%q0, [%m1, %q2, uxtw #1]",ops);
   return "";
}
}

static const char *
output_4690 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7792 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
      if (!strcmp ("s","s") && 32 == 16)
     output_asm_insn ("vldrh.u16\t%q0, [%m1, %q2, uxtw #1]",ops);
   else
     output_asm_insn ("vldrh.s32\t%q0, [%m1, %q2, uxtw #1]",ops);
   return "";
}
}

static const char *
output_4691 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7792 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
      if (!strcmp ("u","s") && 32 == 16)
     output_asm_insn ("vldrh.u16\t%q0, [%m1, %q2, uxtw #1]",ops);
   else
     output_asm_insn ("vldrh.u32\t%q0, [%m1, %q2, uxtw #1]",ops);
   return "";
}
}

static const char *
output_4692 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7816 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("s","s") && 16 == 16)
     output_asm_insn ("vpst\n\tvldrht.u16\t%q0, [%m1, %q2, uxtw #1]",ops);
   else
     output_asm_insn ("vpst\n\tvldrht.s16\t%q0, [%m1, %q2, uxtw #1]",ops);
   return "";
}
}

static const char *
output_4693 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7816 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("u","s") && 16 == 16)
     output_asm_insn ("vpst\n\tvldrht.u16\t%q0, [%m1, %q2, uxtw #1]",ops);
   else
     output_asm_insn ("vpst\n\tvldrht.u16\t%q0, [%m1, %q2, uxtw #1]",ops);
   return "";
}
}

static const char *
output_4694 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7816 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("s","s") && 32 == 16)
     output_asm_insn ("vpst\n\tvldrht.u16\t%q0, [%m1, %q2, uxtw #1]",ops);
   else
     output_asm_insn ("vpst\n\tvldrht.s32\t%q0, [%m1, %q2, uxtw #1]",ops);
   return "";
}
}

static const char *
output_4695 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7816 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   if (!strcmp ("u","s") && 32 == 16)
     output_asm_insn ("vpst\n\tvldrht.u16\t%q0, [%m1, %q2, uxtw #1]",ops);
   else
     output_asm_insn ("vpst\n\tvldrht.u32\t%q0, [%m1, %q2, uxtw #1]",ops);
   return "";
}
}

static const char *
output_4696 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7839 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (16 == 16)
     output_asm_insn ("vldrh.16\t%q0, %E1",ops);
   else
     output_asm_insn ("vldrh.s16\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4697 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7839 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (16 == 16)
     output_asm_insn ("vldrh.16\t%q0, %E1",ops);
   else
     output_asm_insn ("vldrh.u16\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4698 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7839 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (32 == 16)
     output_asm_insn ("vldrh.16\t%q0, %E1",ops);
   else
     output_asm_insn ("vldrh.s32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4699 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7839 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (32 == 16)
     output_asm_insn ("vldrh.16\t%q0, %E1",ops);
   else
     output_asm_insn ("vldrh.u32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4700 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7862 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   output_asm_insn ("vpst\n\tvldrht.16\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4701 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7882 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (16 == 16)
     output_asm_insn ("vpst\n\tvldrht.16\t%q0, %E1",ops);
   else
     output_asm_insn ("vpst\n\tvldrht.s16\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4702 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7882 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (16 == 16)
     output_asm_insn ("vpst\n\tvldrht.16\t%q0, %E1",ops);
   else
     output_asm_insn ("vpst\n\tvldrht.u16\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4703 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7882 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (32 == 16)
     output_asm_insn ("vpst\n\tvldrht.16\t%q0, %E1",ops);
   else
     output_asm_insn ("vpst\n\tvldrht.s32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4704 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7882 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   if (32 == 16)
     output_asm_insn ("vpst\n\tvldrht.16\t%q0, %E1",ops);
   else
     output_asm_insn ("vpst\n\tvldrht.u32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4705 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7904 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   output_asm_insn ("vldrw.32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4706 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7923 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   output_asm_insn ("vldrw.32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4707 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7923 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   output_asm_insn ("vldrw.32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4708 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7943 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   output_asm_insn ("vpst\n\tvldrwt.32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4709 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7963 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   output_asm_insn ("vpst\n\tvldrwt.32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4710 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7963 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1]  = operands[1];
   output_asm_insn ("vpst\n\tvldrwt.32\t%q0, %E1",ops);
   return "";
}
}

static const char *
output_4711 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8003 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrd.64\t%q0, [%q1, %2]",ops);
   return "";
}
}

static const char *
output_4712 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8003 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrd.64\t%q0, [%q1, %2]",ops);
   return "";
}
}

static const char *
output_4713 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8024 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vpst\n\tvldrdt.u64\t%q0, [%q1, %2]",ops);
   return "";
}
}

static const char *
output_4714 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8024 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vpst\n\tvldrdt.u64\t%q0, [%q1, %2]",ops);
   return "";
}
}

static const char *
output_4715 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8044 "../../gcc/config/arm/mve.md"
{
  rtx ops[3];
  ops[0] = operands[0];
  ops[1] = operands[1];
  ops[2] = operands[2];
  output_asm_insn ("vldrd.u64\t%q0, [%m1, %q2]",ops);
  return "";
}
}

static const char *
output_4716 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8044 "../../gcc/config/arm/mve.md"
{
  rtx ops[3];
  ops[0] = operands[0];
  ops[1] = operands[1];
  ops[2] = operands[2];
  output_asm_insn ("vldrd.u64\t%q0, [%m1, %q2]",ops);
  return "";
}
}

static const char *
output_4717 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8065 "../../gcc/config/arm/mve.md"
{
  rtx ops[3];
  ops[0] = operands[0];
  ops[1] = operands[1];
  ops[2] = operands[2];
  output_asm_insn ("vpst\n\tvldrdt.u64\t%q0, [%m1, %q2]",ops);
  return "";
}
}

static const char *
output_4718 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8065 "../../gcc/config/arm/mve.md"
{
  rtx ops[3];
  ops[0] = operands[0];
  ops[1] = operands[1];
  ops[2] = operands[2];
  output_asm_insn ("vpst\n\tvldrdt.u64\t%q0, [%m1, %q2]",ops);
  return "";
}
}

static const char *
output_4719 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8085 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrd.u64\t%q0, [%m1, %q2, uxtw #3]",ops);
   return "";
}
}

static const char *
output_4720 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8085 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrd.u64\t%q0, [%m1, %q2, uxtw #3]",ops);
   return "";
}
}

static const char *
output_4721 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8106 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vpst\n\tvldrdt.u64\t%q0, [%m1, %q2, uxtw #3]",ops);
   return "";
}
}

static const char *
output_4722 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8106 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vpst\n\tvldrdt.u64\t%q0, [%m1, %q2, uxtw #3]",ops);
   return "";
}
}

static const char *
output_4723 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8126 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrh.f16\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4724 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8147 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   output_asm_insn ("vpst\n\tvldrht.f16\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4725 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8168 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrh.f16\t%q0, [%m1, %q2, uxtw #1]",ops);
   return "";
}
}

static const char *
output_4726 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8189 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   output_asm_insn ("vpst\n\tvldrht.f16\t%q0, [%m1, %q2, uxtw #1]",ops);
   return "";
}
}

static const char *
output_4727 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8210 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrw.u32\t%q0, [%q1, %2]",ops);
   return "";
}
}

static const char *
output_4728 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8231 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vpst\n\tvldrwt.u32\t%q0, [%q1, %2]",ops);
   return "";
}
}

static const char *
output_4729 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8251 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrw.u32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4730 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8271 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrw.u32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4731 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8271 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrw.u32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4732 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8292 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   output_asm_insn ("vpst\n\tvldrwt.u32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4733 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8314 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   output_asm_insn ("vpst\n\tvldrwt.u32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4734 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8314 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   output_asm_insn ("vpst\n\tvldrwt.u32\t%q0, [%m1, %q2]",ops);
   return "";
}
}

static const char *
output_4735 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8335 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrw.u32\t%q0, [%m1, %q2, uxtw #2]",ops);
   return "";
}
}

static const char *
output_4736 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8355 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrw.u32\t%q0, [%m1, %q2, uxtw #2]",ops);
   return "";
}
}

static const char *
output_4737 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8355 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vldrw.u32\t%q0, [%m1, %q2, uxtw #2]",ops);
   return "";
}
}

static const char *
output_4738 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8376 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   output_asm_insn ("vpst\n\tvldrwt.u32\t%q0, [%m1, %q2, uxtw #2]",ops);
   return "";
}
}

static const char *
output_4739 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8398 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   output_asm_insn ("vpst\n\tvldrwt.u32\t%q0, [%m1, %q2, uxtw #2]",ops);
   return "";
}
}

static const char *
output_4740 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8398 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   ops[3] = operands[3];
   output_asm_insn ("vpst\n\tvldrwt.u32\t%q0, [%m1, %q2, uxtw #2]",ops);
   return "";
}
}

static const char *
output_4741 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8418 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vstrh.16\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4742 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8438 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrht.16\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4743 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8458 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrht.16\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4744 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8458 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrht.16\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4745 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8458 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrht.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4746 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8458 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrht.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4763 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8598 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vstrh.16\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4764 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8598 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vstrh.16\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4765 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8598 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vstrh.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4766 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8598 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vstrh.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4767 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8617 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vstrw.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4768 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8637 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrwt.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4769 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8657 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrwt.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4770 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8657 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vpst\n\tvstrwt.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4771 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8676 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vstrw.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4772 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8676 "../../gcc/config/arm/mve.md"
{
   rtx ops[2];
   int regno = REGNO (operands[1]);
   ops[1] = gen_rtx_REG (TImode, regno);
   ops[0]  = operands[0];
   output_asm_insn ("vstrw.32\t%q1, %E0",ops);
   return "";
}
}

static const char *
output_4773 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8719 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vpst\n\t\tvstrdt.u64\t%q2, [%q0, %1]",ops);
   return "";
}
}

static const char *
output_4774 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8719 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vpst\n\t\tvstrdt.u64\t%q2, [%q0, %1]",ops);
   return "";
}
}

static const char *
output_4775 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8741 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vstrd.u64\t%q2, [%q0, %1]",ops);
   return "";
}
}

static const char *
output_4776 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8741 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vstrd.u64\t%q2, [%q0, %1]",ops);
   return "";
}
}

static const char *
output_4789 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9002 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vstrw.u32\t%q2, [%q0, %1]",ops);
   return "";
}
}

static const char *
output_4790 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9025 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[1];
   ops[2] = operands[2];
   output_asm_insn ("vpst\n\tvstrwt.u32\t%q2, [%q0, %1]",ops);
   return "";
}
}

static const char *
output_4832 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9687 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[1];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vstrw.u32\t%q2, [%q0, %1]!",ops);
   return "";
}
}

static const char *
output_4833 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9687 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[1];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vstrw.u32\t%q2, [%q0, %1]!",ops);
   return "";
}
}

static const char *
output_4834 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9713 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[1];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vpst\n\t\tvstrwt.u32\t%q2, [%q0, %1]!",ops);
   return "";
}
}

static const char *
output_4835 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9713 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[1];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vpst\n\t\tvstrwt.u32\t%q2, [%q0, %1]!",ops);
   return "";
}
}

static const char *
output_4836 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9738 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[1];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vstrw.u32\t%q2, [%q0, %1]!",ops);
   return "";
}
}

static const char *
output_4837 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9764 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[1];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vpst\n\t\tvstrwt.u32\t%q2, [%q0, %1]!",ops);
   return "";
}
}

static const char *
output_4838 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9789 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[1];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vstrd.u64\t%q2, [%q0, %1]!",ops);
   return "";
}
}

static const char *
output_4839 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9789 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[1];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vstrd.u64\t%q2, [%q0, %1]!",ops);
   return "";
}
}

static const char *
output_4840 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9815 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[1];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vpst;vstrdt.u64\t%q2, [%q0, %1]!",ops);
   return "";
}
}

static const char *
output_4841 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9815 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[1];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vpst;vstrdt.u64\t%q2, [%q0, %1]!",ops);
   return "";
}
}

static const char *
output_4842 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9867 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vldrw.u32\t%q0, [%q1, %2]!",ops);
   return "";
}
}

static const char *
output_4843 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9867 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vldrw.u32\t%q0, [%q1, %2]!",ops);
   return "";
}
}

static const char *
output_4844 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9923 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vpst\n\tvldrwt.u32\t%q0, [%q1, %2]!",ops);
   return "";
}
}

static const char *
output_4845 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9923 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vpst\n\tvldrwt.u32\t%q0, [%q1, %2]!",ops);
   return "";
}
}

static const char *
output_4846 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9975 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vldrw.u32\t%q0, [%q1, %2]!",ops);
   return "";
}
}

static const char *
output_4847 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10032 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vpst\n\tvldrwt.u32\t%q0, [%q1, %2]!",ops);
   return "";
}
}

static const char *
output_4848 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10085 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vldrd.64\t%q0, [%q1, %2]!",ops);
   return "";
}
}

static const char *
output_4849 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10085 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vldrd.64\t%q0, [%q1, %2]!",ops);
   return "";
}
}

static const char *
output_4852 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10157 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vpst\n\tvldrdt.u64\t%q0, [%q1, %2]!",ops);
   return "";
}
}

static const char *
output_4853 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10157 "../../gcc/config/arm/mve.md"
{
   rtx ops[3];
   ops[0] = operands[0];
   ops[1] = operands[2];
   ops[2] = operands[3];
   output_asm_insn ("vpst\n\tvldrdt.u64\t%q0, [%q1, %2]!",ops);
   return "";
}
}

static const char *
output_4870 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10322 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   int regno = REGNO (operands[1]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno + 4);
   rtx reg  = operands[0];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[2] = reg;
   ops[3] = operands[0];
   output_asm_insn ("vst20.8\t{%q0, %q1}, [%2]\n\t"
		    "vst21.8\t{%q0, %q1}, %3", ops);
   return "";
}
}

static const char *
output_4871 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10322 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   int regno = REGNO (operands[1]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno + 4);
   rtx reg  = operands[0];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[2] = reg;
   ops[3] = operands[0];
   output_asm_insn ("vst20.16\t{%q0, %q1}, [%2]\n\t"
		    "vst21.16\t{%q0, %q1}, %3", ops);
   return "";
}
}

static const char *
output_4872 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10322 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   int regno = REGNO (operands[1]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno + 4);
   rtx reg  = operands[0];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[2] = reg;
   ops[3] = operands[0];
   output_asm_insn ("vst20.32\t{%q0, %q1}, [%2]\n\t"
		    "vst21.32\t{%q0, %q1}, %3", ops);
   return "";
}
}

static const char *
output_4873 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10322 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   int regno = REGNO (operands[1]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno + 4);
   rtx reg  = operands[0];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[2] = reg;
   ops[3] = operands[0];
   output_asm_insn ("vst20.16\t{%q0, %q1}, [%2]\n\t"
		    "vst21.16\t{%q0, %q1}, %3", ops);
   return "";
}
}

static const char *
output_4874 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10322 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   int regno = REGNO (operands[1]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno + 4);
   rtx reg  = operands[0];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[2] = reg;
   ops[3] = operands[0];
   output_asm_insn ("vst20.32\t{%q0, %q1}, [%2]\n\t"
		    "vst21.32\t{%q0, %q1}, %3", ops);
   return "";
}
}

static const char *
output_4875 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10350 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno + 4);
   rtx reg  = operands[1];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[2] = reg;
   ops[3] = operands[1];
   output_asm_insn ("vld20.8\t{%q0, %q1}, [%2]\n\t"
		    "vld21.8\t{%q0, %q1}, %3", ops);
   return "";
}
}

static const char *
output_4876 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10350 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno + 4);
   rtx reg  = operands[1];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[2] = reg;
   ops[3] = operands[1];
   output_asm_insn ("vld20.16\t{%q0, %q1}, [%2]\n\t"
		    "vld21.16\t{%q0, %q1}, %3", ops);
   return "";
}
}

static const char *
output_4877 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10350 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno + 4);
   rtx reg  = operands[1];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[2] = reg;
   ops[3] = operands[1];
   output_asm_insn ("vld20.32\t{%q0, %q1}, [%2]\n\t"
		    "vld21.32\t{%q0, %q1}, %3", ops);
   return "";
}
}

static const char *
output_4878 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10350 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno + 4);
   rtx reg  = operands[1];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[2] = reg;
   ops[3] = operands[1];
   output_asm_insn ("vld20.16\t{%q0, %q1}, [%2]\n\t"
		    "vld21.16\t{%q0, %q1}, %3", ops);
   return "";
}
}

static const char *
output_4879 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10350 "../../gcc/config/arm/mve.md"
{
   rtx ops[4];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno + 4);
   rtx reg  = operands[1];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[2] = reg;
   ops[3] = operands[1];
   output_asm_insn ("vld20.32\t{%q0, %q1}, [%2]\n\t"
		    "vld21.32\t{%q0, %q1}, %3", ops);
   return "";
}
}

static const char *
output_4880 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10378 "../../gcc/config/arm/mve.md"
{
   rtx ops[6];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno+4);
   ops[2] = gen_rtx_REG (TImode, regno+8);
   ops[3] = gen_rtx_REG (TImode, regno + 12);
   rtx reg  = operands[1];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[4] = reg;
   ops[5] = operands[1];
   output_asm_insn ("vld40.8\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld41.8\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld42.8\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld43.8\t{%q0, %q1, %q2, %q3}, %5", ops);
   return "";
}
}

static const char *
output_4881 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10378 "../../gcc/config/arm/mve.md"
{
   rtx ops[6];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno+4);
   ops[2] = gen_rtx_REG (TImode, regno+8);
   ops[3] = gen_rtx_REG (TImode, regno + 12);
   rtx reg  = operands[1];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[4] = reg;
   ops[5] = operands[1];
   output_asm_insn ("vld40.16\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld41.16\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld42.16\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld43.16\t{%q0, %q1, %q2, %q3}, %5", ops);
   return "";
}
}

static const char *
output_4882 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10378 "../../gcc/config/arm/mve.md"
{
   rtx ops[6];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno+4);
   ops[2] = gen_rtx_REG (TImode, regno+8);
   ops[3] = gen_rtx_REG (TImode, regno + 12);
   rtx reg  = operands[1];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[4] = reg;
   ops[5] = operands[1];
   output_asm_insn ("vld40.32\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld41.32\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld42.32\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld43.32\t{%q0, %q1, %q2, %q3}, %5", ops);
   return "";
}
}

static const char *
output_4883 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10378 "../../gcc/config/arm/mve.md"
{
   rtx ops[6];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno+4);
   ops[2] = gen_rtx_REG (TImode, regno+8);
   ops[3] = gen_rtx_REG (TImode, regno + 12);
   rtx reg  = operands[1];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[4] = reg;
   ops[5] = operands[1];
   output_asm_insn ("vld40.16\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld41.16\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld42.16\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld43.16\t{%q0, %q1, %q2, %q3}, %5", ops);
   return "";
}
}

static const char *
output_4884 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10378 "../../gcc/config/arm/mve.md"
{
   rtx ops[6];
   int regno = REGNO (operands[0]);
   ops[0] = gen_rtx_REG (TImode, regno);
   ops[1] = gen_rtx_REG (TImode, regno+4);
   ops[2] = gen_rtx_REG (TImode, regno+8);
   ops[3] = gen_rtx_REG (TImode, regno + 12);
   rtx reg  = operands[1];
   while (reg && !REG_P (reg))
    reg = XEXP (reg, 0);
   gcc_assert (REG_P (reg));
   ops[4] = reg;
   ops[5] = operands[1];
   output_asm_insn ("vld40.32\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld41.32\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld42.32\t{%q0, %q1, %q2, %q3}, [%4]\n\t"
		    "vld43.32\t{%q0, %q1, %q2, %q3}, %5", ops);
   return "";
}
}

static const char *
output_4885 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10408 "../../gcc/config/arm/mve.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V16QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u8\t%0, %q1[%c2]";
}
}

static const char *
output_4886 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10408 "../../gcc/config/arm/mve.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u16\t%0, %q1[%c2]";
}
}

static const char *
output_4887 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10408 "../../gcc/config/arm/mve.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.32\t%0, %q1[%c2]";
}
}

static const char *
output_4888 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10408 "../../gcc/config/arm/mve.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8HFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u16\t%0, %q1[%c2]";
}
}

static const char *
output_4889 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10408 "../../gcc/config/arm/mve.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4SFmode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.32\t%0, %q1[%c2]";
}
}

static const char *
output_4890 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10425 "../../gcc/config/arm/mve.md"
{
  int elt = INTVAL (operands[2]);
  if (BYTES_BIG_ENDIAN)
    elt = 1 - elt;

  if (elt == 0)
   return "vmov\t%Q0, %R0, %e1";
  else
   return "vmov\t%Q0, %R0, %f1";
}
}

static const char *
output_4891 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10445 "../../gcc/config/arm/mve.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V16QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.s8\t%0, %q1[%c2]";
}
}

static const char *
output_4892 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10445 "../../gcc/config/arm/mve.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.s16\t%0, %q1[%c2]";
}
}

static const char *
output_4893 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10445 "../../gcc/config/arm/mve.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.s32\t%0, %q1[%c2]";
}
}

static const char *
output_4894 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10464 "../../gcc/config/arm/mve.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V16QImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u8\t%0, %q1[%c2]";
}
}

static const char *
output_4895 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10464 "../../gcc/config/arm/mve.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V8HImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u16\t%0, %q1[%c2]";
}
}

static const char *
output_4896 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10464 "../../gcc/config/arm/mve.md"
{
  if (BYTES_BIG_ENDIAN)
    {
      int elt = INTVAL (operands[2]);
      elt = GET_MODE_NUNITS (V4SImode) - 1 - elt;
      operands[2] = GEN_INT (elt);
    }
  return "vmov.u32\t%0, %q1[%c2]";
}
}

static const char *
output_4897 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10487 "../../gcc/config/arm/mve.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V16QImode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  return "vmov.8\t%q0[%c2], %1";
}
}

static const char *
output_4898 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10487 "../../gcc/config/arm/mve.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V8HImode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  return "vmov.16\t%q0[%c2], %1";
}
}

static const char *
output_4899 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10487 "../../gcc/config/arm/mve.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V8HFmode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  return "vmov.16\t%q0[%c2], %1";
}
}

static const char *
output_4900 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10487 "../../gcc/config/arm/mve.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V4SImode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  return "vmov.32\t%q0[%c2], %1";
}
}

static const char *
output_4901 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10487 "../../gcc/config/arm/mve.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = GET_MODE_NUNITS (V4SFmode) - 1 - elt;
  operands[2] = GEN_INT (elt);

  return "vmov.32\t%q0[%c2], %1";
}
}

static const char *
output_4902 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10505 "../../gcc/config/arm/mve.md"
{
  int elt = ffs ((int) INTVAL (operands[2])) - 1;
  if (BYTES_BIG_ENDIAN)
    elt = 1 - elt;

  if (elt == 0)
   return "vmov\t%e0, %Q1, %R1";
  else
   return "vmov\t%f0, %J1, %K1";
}
}

static const char * const output_6247[] = {
  "add%?\t%0, %0, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %1, %2",
  "add%?\t%0, %2, %1",
  "add%?\t%0, %1, %2",
  "addw%?\t%0, %1, %2",
  "addw%?\t%0, %1, %2",
  "sub%?\t%0, %1, #%n2",
  "sub%?\t%0, %1, #%n2",
  "sub%?\t%0, %1, #%n2",
  "subw%?\t%0, %1, #%n2",
  "subw%?\t%0, %1, #%n2",
  "#",
};

static const char * const output_6248[] = {
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
};

static const char * const output_6250[] = {
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
};

static const char * const output_6251[] = {
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
  "cmn%?\t%0, %1",
  "cmp%?\t%0, #%n1",
};

static const char * const output_6252[] = {
  "adc%?\t%0, %1, %2",
  "adc%?\t%0, %1, %2",
  "sbc%?\t%0, %1, #%B2",
};

static const char * const output_6254[] = {
  "adc%?\t%0, %1, %2",
  "adc%?\t%0, %1, %2",
  "sbc%?\t%0, %1, #%B2",
};

static const char * const output_6256[] = {
  "sbc%?\t%0, %1, %2",
  "rsc%?\t%0, %2, %1",
  "sbc%?\t%0, %2, %2, lsl #1",
};

static const char * const output_6258[] = {
  "sbc%?\t%0, %2, %1",
  "rsc%?\t%0, %1, %2",
};

static const char * const output_6264[] = {
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %2",
  "sub%?\t%0, %1, %2",
  "rsb%?\t%0, %2, %1",
  "rsb%?\t%0, %2, %1",
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %1, %2",
  "sub%?\t%0, %1, %2",
  "#",
};

static const char * const output_6291[] = {
  "and%?\t%0, %1, %2",
  "and%?\t%0, %1, %2",
  "bic%?\t%0, %1, #%B2",
  "and%?\t%0, %1, %2",
  "#",
};

static const char *
output_6292 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3076 "../../gcc/config/arm/arm.md"

  operands[1] = GEN_INT (((1 << INTVAL (operands[1])) - 1)
			 << INTVAL (operands[2]));
  output_asm_insn ("tst%?\t%0, %1", operands);
  return "";
  
}

static const char * const output_6299[] = {
  "orr%?\t%0, %1, %2",
  "orr%?\t%0, %1, %2",
  "orn%?\t%0, %1, #%B2",
  "orr%?\t%0, %1, %2",
  "#",
};

static const char * const output_6300[] = {
  "eor%?\t%0, %1, %2",
  "eor%?\t%0, %1, %2",
  "eor%?\t%0, %1, %2",
  "#",
};

static const char *
output_6311 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4376 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[1], operands[2],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_6312 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4376 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[1], operands[2],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_6313 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4376 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[2], operands[1],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_6314 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4376 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[2], operands[1],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %3";
  else
    return "usat%?\t%0, %1, %3";
}
}

static const char *
output_6315 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4402 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[1], operands[2],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %4%S3";
  else
    return "usat%?\t%0, %1, %4%S3";
}
}

static const char *
output_6316 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4402 "../../gcc/config/arm/arm.md"
{
  int mask;
  bool signed_sat;
  if (!arm_sat_operator_match (operands[2], operands[1],
                               &mask, &signed_sat))
    gcc_unreachable ();

  operands[1] = GEN_INT (mask);
  if (signed_sat)
    return "ssat%?\t%0, %1, %4%S3";
  else
    return "usat%?\t%0, %1, %4%S3";
}
}

static const char *
output_6317 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4651 "../../gcc/config/arm/arm.md"
 return arm_output_shift(operands, 0);
}

static const char * const output_6319[] = {
  "ldr\t%0, %1\t@ unaligned",
  "ldr%?\t%0, %1\t@ unaligned",
  "ldr%?\t%0, %1\t@ unaligned",
};

static const char * const output_6321[] = {
  "ldrh\t%0, %1\t@ unaligned",
  "ldrh%?\t%0, %1\t@ unaligned",
  "ldrh%?\t%0, %1\t@ unaligned",
};

static const char * const output_6322[] = {
  "str\t%1, %0\t@ unaligned",
  "str%?\t%1, %0\t@ unaligned",
  "str%?\t%1, %0\t@ unaligned",
};

static const char * const output_6323[] = {
  "strh\t%1, %0\t@ unaligned",
  "strh%?\t%1, %0\t@ unaligned",
  "strh%?\t%1, %0\t@ unaligned",
};

static const char * const output_6326[] = {
  "sdiv%?\t%0, %1, %2",
  "sdiv\t%0, %1, %2",
};

static const char * const output_6327[] = {
  "udiv%?\t%0, %1, %2",
  "udiv\t%0, %1, %2",
};

static const char * const output_6332[] = {
  "#",
  "ldrh%?\t%0, %1",
};

static const char * const output_6333[] = {
  "uxth%?\t%0, %1",
  "ldrh%?\t%0, %1",
};

static const char * const output_6335[] = {
  "#",
  "ldrb%?\t%0, %1\t%@ zero_extendqisi2",
};

static const char * const output_6336[] = {
  "uxtb%?\t%0, %1",
  "ldrb%?\t%0, %1\t%@ zero_extendqisi2",
};

static const char * const output_6339[] = {
  "#",
  "ldrsh%?\t%0, %1",
};

static const char * const output_6340[] = {
  "sxth%?\t%0, %1",
  "ldrsh%?\t%0, %1",
};

static const char * const output_6342[] = {
  "#",
  "ldrsb%?\t%0, %1",
};

static const char * const output_6343[] = {
  "sxtb%?\t%0, %1",
  "ldrsb%?\t%0, %1",
};

static const char * const output_6410[] = {
  "movt%?\t%0, #:upper16:%c2",
  "movt\t%0, #:upper16:%c2",
};

static const char * const output_6411[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "movw%?\t%0, %1",
  "ldr%?\t%0, %1",
  "str%?\t%1, %0",
};

static const char *
output_6412 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6653 "../../gcc/config/arm/arm.md"

    (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				       INTVAL (operands[2]));
    return "add%?\t%0, %|pc, %1";
  
}

static const char *
output_6413 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6669 "../../gcc/config/arm/arm.md"

    (*targetm.asm_out.internal_label) (asm_out_file, "LPIC",
				       INTVAL (operands[2]));
    return "ldr%?\t%0, [%|pc, %1]\t\t@ tls_load_dot_plus_eight";
  
}

static const char * const output_6414[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mvn%?\t%0, #%B1\t%@ movhi",
  "movw%?\t%0, %L1\t%@ movhi",
  "strh%?\t%1, %0\t%@ movhi",
  "ldrh%?\t%0, %1\t%@ movhi",
};

static const char * const output_6415[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mov%?\t%0, %1\t%@ movhi",
  "mvn%?\t%0, #%B1\t%@ movhi",
};

static const char * const output_6416[] = {
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mov%?\t%0, %1",
  "mvn%?\t%0, #%B1",
  "ldrb%?\t%0, %1",
  "strb%?\t%1, %0",
  "ldrb%?\t%0, %1",
  "strb%?\t%1, %0",
};

static const char *
output_6417 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7305 "../../gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:	/* ARM register from memory */
      return "ldrh%?\t%0, %1\t%@ __fp16";
    case 1:	/* memory from ARM register */
      return "strh%?\t%1, %0\t%@ __fp16";
    case 2:	/* ARM register from ARM register */
      return "mov%?\t%0, %1\t%@ __fp16";
    case 3:	/* ARM register from constant */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw%?\t%0, %1", ops);
	else
	  output_asm_insn ("mov%?\t%0, %2\n\torr%?\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6418 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7305 "../../gcc/config/arm/arm.md"

  switch (which_alternative)
    {
    case 0:	/* ARM register from memory */
      return "ldrh%?\t%0, %1\t%@ __bf16";
    case 1:	/* memory from ARM register */
      return "strh%?\t%1, %0\t%@ __bf16";
    case 2:	/* ARM register from ARM register */
      return "mov%?\t%0, %1\t%@ __bf16";
    case 3:	/* ARM register from constant */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       BFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw%?\t%0, %1", ops);
	else
	  output_asm_insn ("mov%?\t%0, %2\n\torr%?\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6419 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7403 "../../gcc/config/arm/arm.md"
{
  switch (which_alternative)
    {
    case 0: return "mov%?\t%0, %1";
    case 1:
      /* Cannot load it directly, split to load it via MOV / MOVT.  */
      if (!MEM_P (operands[1]) && arm_disable_literal_pool)
	return "#";
      return "ldr%?\t%0, %1\t%@ float";
    case 2: return "str%?\t%1, %0\t%@ float";
    default: gcc_unreachable ();
    }
}
}

static const char * const output_6420[] = {
  "cmp%?\t%0, %1",
  "cmp%?\t%0, %1",
  "cmp%?\t%0, %1",
  "cmp%?\t%0, %1",
  "cmn%?\t%0, #%n1",
};

static const char *
output_6422 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8489 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 1 || arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return "b%?\t%l0";
  }
  
}

static const char *
output_6423 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8920 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (const_true_rtx, true, false, false);
  }
}

static const char *
output_6424 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8981 "../../gcc/config/arm/arm.md"

  {
    if (arm_ccfsm_state == 2)
      {
        arm_ccfsm_state += 2;
        return "";
      }
    return output_return_instruction (const_true_rtx, true, false, true);
  }
}

static const char *
output_6439 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11309 "../../gcc/config/arm/arm.md"

  {
    rtx ldm[3];
    rtx arith[4];
    rtx base_reg;
    HOST_WIDE_INT val1 = 0, val2 = 0;

    if (REGNO (operands[0]) > REGNO (operands[4]))
      {
	ldm[1] = operands[4];
	ldm[2] = operands[0];
      }
    else
      {
	ldm[1] = operands[0];
	ldm[2] = operands[4];
      }

    base_reg = XEXP (operands[2], 0);

    if (!REG_P (base_reg))
      {
	val1 = INTVAL (XEXP (base_reg, 1));
	base_reg = XEXP (base_reg, 0);
      }

    if (!REG_P (XEXP (operands[3], 0)))
      val2 = INTVAL (XEXP (XEXP (operands[3], 0), 1));

    arith[0] = operands[0];
    arith[3] = operands[1];

    if (val1 < val2)
      {
	arith[1] = ldm[1];
	arith[2] = ldm[2];
      }
    else
      {
	arith[1] = ldm[2];
	arith[2] = ldm[1];
      }

    ldm[0] = base_reg;
    if (val1 !=0 && val2 != 0)
      {
	rtx ops[3];

	if (val1 == 4 || val2 == 4)
	  /* Other val must be 8, since we know they are adjacent and neither
	     is zero.  */
	  output_asm_insn ("ldmib%?\t%0, {%1, %2}", ldm);
	else if (const_ok_for_arm (val1) || const_ok_for_arm (-val1))
	  {
	    ldm[0] = ops[0] = operands[4];
	    ops[1] = base_reg;
	    ops[2] = GEN_INT (val1);
	    output_add_immediate (ops);
	    if (val1 < val2)
	      output_asm_insn ("ldmia%?\t%0, {%1, %2}", ldm);
	    else
	      output_asm_insn ("ldmda%?\t%0, {%1, %2}", ldm);
	  }
	else
	  {
	    /* Offset is out of range for a single add, so use two ldr.  */
	    ops[0] = ldm[1];
	    ops[1] = base_reg;
	    ops[2] = GEN_INT (val1);
	    output_asm_insn ("ldr%?\t%0, [%1, %2]", ops);
	    ops[0] = ldm[2];
	    ops[2] = GEN_INT (val2);
	    output_asm_insn ("ldr%?\t%0, [%1, %2]", ops);
	  }
      }
    else if (val1 != 0)
      {
	if (val1 < val2)
	  output_asm_insn ("ldmda%?\t%0, {%1, %2}", ldm);
	else
	  output_asm_insn ("ldmia%?\t%0, {%1, %2}", ldm);
      }
    else
      {
	if (val1 < val2)
	  output_asm_insn ("ldmia%?\t%0, {%1, %2}", ldm);
	else
	  output_asm_insn ("ldmda%?\t%0, {%1, %2}", ldm);
      }
    output_asm_insn ("%I3%?\t%0, %1, %2", arith);
    return "";
  }
}

static const char *
output_6440 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11777 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/false,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/true);
    return "";
  }
  
}

static const char *
output_6441 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11810 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/true,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/true);
    return "";
  }
  
}

static const char *
output_6442 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11833 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/true,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/false);
    return "";
  }
  
}

static const char * const output_6447[] = {
  "movt%?\t%0, %L1",
  "movt\t%0, %L1",
};

static const char * const output_6448[] = {
  "rev\t%0, %1",
  "rev%?\t%0, %1",
  "rev%?\t%0, %1",
};

static const char *
output_6455 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 166 "../../gcc/config/arm/ldrdstrd.md"
{
    rtx op[2];
    op[0] = gen_rtx_REG (DImode, REGNO (operands[0]));
    op[1] = adjust_address (operands[2], DImode, 0);
    return output_move_double (op, true, NULL);
  }
}

static const char *
output_6456 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 186 "../../gcc/config/arm/ldrdstrd.md"
{
    rtx op[2];
    op[0] = adjust_address (operands[2], DImode, 0);
    op[1] = gen_rtx_REG (DImode, REGNO (operands[0]));
    return output_move_double (op, true, NULL);
  }
}

static const char *
output_6505 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12567 "../../gcc/config/arm/arm.md"

  {
    arm_output_multireg_pop (operands, /*return_pc=*/false,
                                       /*cond=*/const_true_rtx,
                                       /*reverse=*/false,
                                       /*update=*/false);
    return "";
  }
  
}

static const char *
output_6513 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 230 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands, true, NULL);
   }
}

static const char *
output_6514 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 230 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands, true, NULL);
   }
}

static const char *
output_6515 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 230 "../../gcc/config/arm/iwmmxt.md"

   switch (which_alternative)
   {
   case 0: return "wmov%?\t%0, %1";
   case 1: return "wstrd%?\t%1, %0";
   case 2: return "wldrd%?\t%0, %1";
   case 3: return "tmrrc%?\t%Q0, %R0, %1";
   case 4: return "tmcrr%?\t%0, %Q1, %R1";
   case 5: return "#";
   default: return output_move_double (operands, true, NULL);
   }
}

static const char *
output_6558 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 677 "../../gcc/config/arm/iwmmxt.md"

   {
     return arm_output_iwmmxt_tinsr (operands);
   }
   
}

static const char *
output_6559 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 694 "../../gcc/config/arm/iwmmxt.md"

   {
     return arm_output_iwmmxt_tinsr (operands);
   }
   
}

static const char *
output_6560 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 711 "../../gcc/config/arm/iwmmxt.md"

   {
     return arm_output_iwmmxt_tinsr (operands);
   }
   
}

static const char *
output_6612 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1278 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wrorhg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorh", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6613 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1278 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wrorwg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6614 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1278 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wrordg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrord", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6615 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1299 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrahg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrah", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6616 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1299 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrawg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsraw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6617 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1299 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsradg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrad", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6618 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1320 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrlhg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6619 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1320 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrlwg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6620 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1320 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsrldg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6621 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1341 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsllhg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6622 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1341 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wsllwg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6623 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1341 "../../gcc/config/arm/iwmmxt.md"

  switch  (which_alternative)
    {
    case 0:
      return "wslldg%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wslld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6624 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1362 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wrorh%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorh", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6625 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1362 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wrorw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrorw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6626 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1362 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wrord%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wrord", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6627 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1383 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrah%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrah", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6628 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1383 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsraw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsraw", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6629 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1383 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrad%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrad", operands, true);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6630 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1404 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrlh%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6631 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1404 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrlw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrlw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6632 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1404 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsrld%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsrld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6633 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1425 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsllh%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllh", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6634 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1425 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wsllw%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wsllw", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6635 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1425 "../../gcc/config/arm/iwmmxt.md"

  switch (which_alternative)
    {
    case 0:
      return "wslld%?\t%0, %1, %2";
    case 1:
      return arm_output_iwmmxt_shift_immediate ("wslld", operands, false);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6726 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 33 "../../gcc/config/arm/vfp.md"
{
  switch (which_alternative)
    {
    case 0:
      return "mov%?\t%0, %1\t%@ movhi";
    case 1:
      return "mvn%?\t%0, #%B1\t%@ movhi";
    case 2:
      return "movw%?\t%0, %L1\t%@ movhi";
    case 3:
      return "strh%?\t%1, %0\t%@ movhi";
    case 4:
      return "ldrh%?\t%0, %1\t%@ movhi";
    case 5:
    case 6:
      return "vmov%?\t%0, %1\t%@ int";
    case 7:
      return "vmov%?.f32\t%0, %1\t%@ int";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_6727 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 84 "../../gcc/config/arm/vfp.md"
{
  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "mov%?\t%0, %1\t%@ movhi";
    case 3:
      return "movw%?\t%0, %L1\t%@ movhi";
    case 4:
      return "strh%?\t%1, %0\t%@ movhi";
    case 5:
      return "ldrh%?\t%0, %1\t%@ movhi";
    case 6:
    case 7:
      return "vmov%?\t%0, %1\t%@ int";
    case 8:
      return "vmov%?.f32\t%0, %1\t%@ int";
    case 9:
      return "vmsr%?\t P0, %1\t@ movhi";
    case 10:
      return "vmrs%?\t %0, P0\t@ movhi";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_6728 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 133 "../../gcc/config/arm/vfp.md"
{
  switch (which_alternative)
    {
    case 0:
      return "mov%?\t%0, %1\t%@ movhi";
    case 1:
      return "mvn%?\t%0, #%B1\t%@ movhi";
    case 2:
      return "movw%?\t%0, %L1\t%@ movhi";
    case 3:
      return "strh%?\t%1, %0\t%@ movhi";
    case 4:
      return "ldrh%?\t%0, %1\t%@ movhi";
    case 5:
    case 6:
      return "vmov.f16\t%0, %1\t%@ int";
    case 7:
      return "vmov%?.f32\t%0, %1\t%@ int";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_6729 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 183 "../../gcc/config/arm/vfp.md"
{
  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "mov%?\t%0, %1\t%@ movhi";
    case 3:
      return "movw%?\t%0, %L1\t%@ movhi";
    case 4:
      return "strh%?\t%1, %0\t%@ movhi";
    case 5:
      return "ldrh%?\t%0, %1\t%@ movhi";
    case 6:
    case 7:
      return "vmov.f16\t%0, %1\t%@ int";
    case 8:
      return "vmov%?.f32\t%0, %1\t%@ int";
    case 9:
      return "vmsr%?\t P0, %1\t%@ movhi";
    case 10:
      return "vmrs%?\t%0, P0\t%@ movhi";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_6730 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 231 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: case 1:
      return "mov%?\t%0, %1";
    case 2:
      return "mvn%?\t%0, #%B1";
    case 3:
      return "movw%?\t%0, %1";
    case 4:
      return "ldr%?\t%0, %1";
    case 5:
      return "str%?\t%1, %0";
    case 6:
      return "vmov%?\t%0, %1\t%@ int";
    case 7:
      return "vmov%?\t%0, %1\t%@ int";
    case 8:
      return "vmov%?.f32\t%0, %1\t%@ int";
    case 9: case 10:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6731 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 276 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "mov%?\t%0, %1";
    case 3:
      return "mvn%?\t%0, #%B1";
    case 4:
      return "movw%?\t%0, %1";
    case 5:
    case 6:
      /* Cannot load it directly, split to load it via MOV / MOVT.  */
      if (!MEM_P (operands[1]) && arm_disable_literal_pool)
	return "#";
      return "ldr%?\t%0, %1";
    case 7:
    case 8:
      return "str%?\t%1, %0";
    case 9:
      return "vmov%?\t%0, %1\t%@ int";
    case 10:
      return "vmov%?\t%0, %1\t%@ int";
    case 11:
      return "vmov%?.f32\t%0, %1\t%@ int";
    case 12: case 13:
      return output_move_vfp (operands);
    case 14:
      return "vmsr\t P0, %1";
    case 15:
      return "vmrs\t %0, P0";
    case 16:
      return "mcr\tp10, 7, %1, cr1, cr0, 0\t @SET_FPSCR";
    case 17:
      return "mrc\tp10, 7, %0, cr1, cr0, 0\t @GET_FPSCR";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6732 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 339 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0: 
    case 1:
    case 2:
    case 3:
      return "#";
    case 4:
    case 5:
      /* Cannot load it directly, split to load it via MOV / MOVT.  */
      if (!MEM_P (operands[1]) && arm_disable_literal_pool)
	return "#";
      /* Fall through.  */
    case 6:
      return output_move_double (operands, true, NULL);
    case 7:
      return "vmov%?\t%P0, %Q1, %R1\t%@ int";
    case 8:
      return "vmov%?\t%Q0, %R0, %P1\t%@ int";
    case 9:
      if (TARGET_VFP_SINGLE || TARGET_HAVE_MVE)
	return "vmov%?.f32\t%0, %1\t%@ int\n\tvmov%?.f32\t%p0, %p1\t%@ int";
      else
	return "vmov%?.f64\t%P0, %P1\t%@ int";
    case 10: case 11:
      return output_move_vfp (operands);
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6733 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 401 "../../gcc/config/arm/vfp.md"
{
  switch (which_alternative)
    {
    case 0: /* ARM register from memory.  */
      return "ldrh%?\t%0, %1\t%@ __fp16";
    case 1: /* Memory from ARM register.  */
      return "strh%?\t%1, %0\t%@ __fp16";
    case 2: /* S register from S register.  */
      return "vmov\t%0, %1\t%@ __fp16";
    case 3: /* ARM register from ARM register.  */
      return "mov%?\t%0, %1\t%@ __fp16";
    case 4: /* S register from ARM register.  */
    case 5: /* ARM register from S register.  */
    case 6: /* S register from immediate.  */
      return "vmov.f16\t%0, %1\t%@ __fp16";
    case 7: /* S register from memory.  */
      if (TARGET_HAVE_MVE)
	return "vldr.16\t%0, %1";
      else
	return "vld1.16\t{%z0}, %A1";
    case 8: /* Memory from S register.  */
      if (TARGET_HAVE_MVE)
	return "vstr.16\t%1, %0";
      else
	return "vst1.16\t{%z1}, %A0";
    case 9: /* ARM register from constant.  */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       HFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw\t%0, %1", ops);
	else
	  output_asm_insn ("mov\t%0, %2\n\torr\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
 }
}

static const char *
output_6734 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 401 "../../gcc/config/arm/vfp.md"
{
  switch (which_alternative)
    {
    case 0: /* ARM register from memory.  */
      return "ldrh%?\t%0, %1\t%@ __bf16";
    case 1: /* Memory from ARM register.  */
      return "strh%?\t%1, %0\t%@ __bf16";
    case 2: /* S register from S register.  */
      return "vmov\t%0, %1\t%@ __bf16";
    case 3: /* ARM register from ARM register.  */
      return "mov%?\t%0, %1\t%@ __bf16";
    case 4: /* S register from ARM register.  */
    case 5: /* ARM register from S register.  */
    case 6: /* S register from immediate.  */
      return "vmov.f16\t%0, %1\t%@ __bf16";
    case 7: /* S register from memory.  */
      if (TARGET_HAVE_MVE)
	return "vldr.16\t%0, %1";
      else
	return "vld1.16\t{%z0}, %A1";
    case 8: /* Memory from S register.  */
      if (TARGET_HAVE_MVE)
	return "vstr.16\t%1, %0";
      else
	return "vst1.16\t{%z1}, %A0";
    case 9: /* ARM register from constant.  */
      {
	long bits;
	rtx ops[4];

	bits = real_to_target (NULL, CONST_DOUBLE_REAL_VALUE (operands[1]),
			       BFmode);
	ops[0] = operands[0];
	ops[1] = GEN_INT (bits);
	ops[2] = GEN_INT (bits & 0xff00);
	ops[3] = GEN_INT (bits & 0x00ff);

	if (arm_arch_thumb2)
	  output_asm_insn ("movw\t%0, %1", ops);
	else
	  output_asm_insn ("mov\t%0, %2\n\torr\t%0, %0, %3", ops);
	return "";
       }
    default:
      gcc_unreachable ();
    }
 }
}

static const char *
output_6735 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 593 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
      return "vmov%?\t%0, %1";
    case 1:
      return "vmov%?\t%0, %1";
    case 2:
      return "vmov%?.f32\t%0, %1";
    case 3: case 4:
      return output_move_vfp (operands);
    case 5:
      return "ldr%?\t%0, %1\t%@ float";
    case 6:
      return "str%?\t%1, %0\t%@ float";
    case 7:
      return "vmov%?.f32\t%0, %1";
    case 8:
      return "mov%?\t%0, %1\t%@ float";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6736 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 629 "../../gcc/config/arm/vfp.md"

  switch (which_alternative)
    {
    case 0:
      return "vmov%?\t%0, %1";
    case 1:
      return "vmov%?\t%0, %1";
    case 2:
      return "vmov%?.f32\t%0, %1";
    case 3: case 4:
      return output_move_vfp (operands);
    case 5:
      return "ldr%?\t%0, %1\t%@ float";
    case 6:
      return "str%?\t%1, %0\t%@ float";
    case 7:
      return "vmov%?.f32\t%0, %1";
    case 8:
      return "mov%?\t%0, %1\t%@ float";
    default:
      gcc_unreachable ();
    }
  
}

static const char *
output_6737 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 667 "../../gcc/config/arm/vfp.md"

  {
    switch (which_alternative)
      {
      case 0:
	return "vmov%?\t%P0, %Q1, %R1";
      case 1:
	return "vmov%?\t%Q0, %R0, %P1";
      case 2:
	gcc_assert (TARGET_VFP_DOUBLE);
        return "vmov%?.f64\t%P0, %1";
      case 3:
	gcc_assert (TARGET_VFP_DOUBLE);
	return "vmov.i64\t%P0, #0\t%@ float";
      case 4: case 5:
	return output_move_vfp (operands);
      case 6: case 7:
	return output_move_double (operands, true, NULL);
      case 8:
	if (TARGET_VFP_SINGLE)
	  return "vmov%?.f32\t%0, %1\n\tvmov%?.f32\t%p0, %p1";
	else
	  return "vmov%?.f64\t%P0, %P1";
      case 9:
        return "#";
      default:
	gcc_unreachable ();
      }
    }
  
}

static const char * const output_6740[] = {
  "vneg%?.f32\t%0, %1",
  "eor%?\t%0, %1, #-2147483648",
};

static const char * const output_6741[] = {
  "vneg%?.f64\t%P0, %P1",
  "#",
  "#",
};

static const char *
output_6786 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1638 "../../gcc/config/arm/vfp.md"
{
    static char buf[32];
    int fp_sysreg_enum = INTVAL (operands[1]);

    gcc_assert (IN_RANGE (fp_sysreg_enum, 0, NB_FP_SYSREGS - 1));

    snprintf (buf, sizeof (buf), "vstr%%?\t%s, [%%0, #-4]!",
	      fp_sysreg_names[fp_sysreg_enum]);
    return buf;
  }
}

static const char *
output_6787 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1657 "../../gcc/config/arm/vfp.md"
{
    static char buf[32];
    int fp_sysreg_enum = INTVAL (operands[1]);

    gcc_assert (IN_RANGE (fp_sysreg_enum, 0, NB_FP_SYSREGS - 1));

    snprintf (buf, sizeof (buf), "vldr%%?\t%s, [%%0], #4",
	      fp_sysreg_names[fp_sysreg_enum]);
    return buf;
  }
}

static const char *
output_6788 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1679 "../../gcc/config/arm/vfp.md"
{
    int num_regs = XVECLEN (operands[0], 0);
    char pattern[30];
    rtx reg;

    strcpy (pattern, "vscclrm%?\t{%|");
    if (num_regs > 1)
      {
	reg = XEXP (XVECEXP (operands[0], 0, 1), 0);
	strcat (pattern, reg_names[REGNO (reg)]);
	if (num_regs > 2)
	  {
	    strcat (pattern, "-%|");
	    reg = XEXP (XVECEXP (operands[0], 0, num_regs - 1), 0);
	    strcat (pattern, reg_names[REGNO (reg)]);
	  }
	strcat (pattern, ", ");
      }

    strcat (pattern, "VPR}");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char * const output_6790[] = {
  "vcmp%?.f32\t%0, %1",
  "vcmp%?.f32\t%0, #0",
};

static const char * const output_6791[] = {
  "vcmpe%?.f32\t%0, %1",
  "vcmpe%?.f32\t%0, #0",
};

static const char * const output_6792[] = {
  "vcmp%?.f64\t%P0, %P1",
  "vcmp%?.f64\t%P0, #0",
};

static const char * const output_6793[] = {
  "vcmpe%?.f64\t%P0, %P1",
  "vcmpe%?.f64\t%P0, #0",
};

static const char * const output_6796[] = {
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.u32\t%P0, %P0, %v2",
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.u32\t%P0, %P0, %v2",
  "vmov%?.f64\t%P0, %1, %1\n\tvcvt%?.f64.u32\t%P0, %P0, %v2",
};

static const char * const output_6797[] = {
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.s32\t%P0, %P0, %v2",
  "vmov%?.f32\t%0, %1\n\tvcvt%?.f64.s32\t%P0, %P0, %v2",
  "vmov%?.f64\t%P0, %1, %1\n\tvcvt%?.f64.s32\t%P0, %P0, %v2",
};

static const char *
output_6808 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 241 "../../gcc/config/arm/thumb2.md"
{
  switch (which_alternative)
    {
    case 0:
    case 1:
    case 2:
      return "mov%?\t%0, %1";
    case 3: return "mvn%?\t%0, #%B1";
    case 4: return "movw%?\t%0, %1";
    case 5:
      /* Cannot load it directly, split to load it via MOV / MOVT.  */
      if (!MEM_P (operands[1]) && arm_disable_literal_pool)
	return "#";
      return "ldr%?\t%0, %1";
    case 6: return "str%?\t%1, %0";
    default: gcc_unreachable ();
    }
}
}

static const char * const output_6809[] = {
  "mov%?\t%0, %1\t%@ movhi",
  "mov%?\t%0, %1\t%@ movhi",
  "mov%?\t%0, %1\t%@ movhi",
  "movw%?\t%0, %L1\t%@ movhi",
  "strh%?\t%1, %0\t%@ movhi",
  "ldrh%?\t%0, %1\t%@ movhi",
};

static const char * const output_6810[] = {
  "sxtb%?\t%0, %1",
  "ldrsb%?\t%0, %1",
};

static const char * const output_6811[] = {
  "uxth%?\t%0, %1",
  "ldrh%?\t%0, %1",
};

static const char * const output_6812[] = {
  "uxtb%?\t%0, %1",
  "ldrb%?\t%0, %1\t%@ zero_extendqisi2",
};

static const char *
output_6814 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1274 "../../gcc/config/arm/thumb2.md"
 return arm_output_shift(operands, 2);
}

static const char *
output_6818 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1302 "../../gcc/config/arm/thumb2.md"

    HOST_WIDE_INT val;

    if (CONST_INT_P (operands[2]))
      val = INTVAL(operands[2]);
    else
      val = 0;

    /* We prefer eg. subs rn, rn, #1 over adds rn, rn, #0xffffffff.  */
    if (val < 0 && const_ok_for_arm(ARM_SIGN_EXTEND (-val)))
      return "sub%!\t%0, %1, #%n2";
    else
      return "add%!\t%0, %1, %2";
  
}

static const char *
output_6826 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1678 "../../gcc/config/arm/thumb2.md"
{
    char pattern[100];
    int i, num_saves = XVECLEN (operands[0], 0);

    strcpy (pattern, "clrm%?\t{");
    for (i = 0; i < num_saves; i++)
      {
	if (GET_CODE (XVECEXP (operands[0], 0, i)) == UNSPEC_VOLATILE)
	  {
	    strcat (pattern, "APSR");
	    ++i;
	  }
	else
	  strcat (pattern,
		  reg_names[REGNO (XEXP (XVECEXP (operands[0], 0, i), 0))]);
	if (i < num_saves - 1)
	  strcat (pattern, ", %|");
      }
    strcat (pattern, "}");
    output_asm_insn (pattern, operands);
    return "";
  }
}

static const char *
output_6830 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/sync.md"
{
    if (aarch_mm_needs_acquire (operands[2]))
      {
	if (TARGET_THUMB1)
	  return "ldab\t%0, %1";
	else
	  return "ldab%?\t%0, %1";
      }
    else
      {
	if (TARGET_THUMB1)
	  return "ldrb\t%0, %1";
	else
	  return "ldrb%?\t%0, %1";
      }
  }
}

static const char *
output_6831 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/sync.md"
{
    if (aarch_mm_needs_acquire (operands[2]))
      {
	if (TARGET_THUMB1)
	  return "ldah\t%0, %1";
	else
	  return "ldah%?\t%0, %1";
      }
    else
      {
	if (TARGET_THUMB1)
	  return "ldrh\t%0, %1";
	else
	  return "ldrh%?\t%0, %1";
      }
  }
}

static const char *
output_6832 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 72 "../../gcc/config/arm/sync.md"
{
    if (aarch_mm_needs_acquire (operands[2]))
      {
	if (TARGET_THUMB1)
	  return "lda\t%0, %1";
	else
	  return "lda%?\t%0, %1";
      }
    else
      {
	if (TARGET_THUMB1)
	  return "ldr\t%0, %1";
	else
	  return "ldr%?\t%0, %1";
      }
  }
}

static const char *
output_6833 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 98 "../../gcc/config/arm/sync.md"
{
    if (aarch_mm_needs_release (operands[2]))
      {
	if (TARGET_THUMB1)
	  return "stlb\t%1, %0";
	else
	  return "stlb%?\t%1, %0";
      }
    else
      {
	if (TARGET_THUMB1)
	  return "strb\t%1, %0";
	else
	  return "strb%?\t%1, %0";
      }
  }
}

static const char *
output_6834 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 98 "../../gcc/config/arm/sync.md"
{
    if (aarch_mm_needs_release (operands[2]))
      {
	if (TARGET_THUMB1)
	  return "stlh\t%1, %0";
	else
	  return "stlh%?\t%1, %0";
      }
    else
      {
	if (TARGET_THUMB1)
	  return "strh\t%1, %0";
	else
	  return "strh%?\t%1, %0";
      }
  }
}

static const char *
output_6835 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 98 "../../gcc/config/arm/sync.md"
{
    if (aarch_mm_needs_release (operands[2]))
      {
	if (TARGET_THUMB1)
	  return "stl\t%1, %0";
	else
	  return "stl%?\t%1, %0";
      }
    else
      {
	if (TARGET_THUMB1)
	  return "str\t%1, %0";
	else
	  return "str%?\t%1, %0";
      }
  }
}

static const char * const output_6837[] = {
  "ldrexb%?\t%0, %C1",
  "ldrexb\t%0, %C1",
};

static const char * const output_6838[] = {
  "ldrexh%?\t%0, %C1",
  "ldrexh\t%0, %C1",
};

static const char * const output_6839[] = {
  "ldaexb%?\t%0, %C1",
  "ldaexb\t%0, %C1",
};

static const char * const output_6840[] = {
  "ldaexh%?\t%0, %C1",
  "ldaexh\t%0, %C1",
};

static const char * const output_6841[] = {
  "ldrex%?\t%0, %C1",
  "ldrex\t%0, %C1",
};

static const char * const output_6842[] = {
  "ldaex%?\t%0, %C1",
  "ldaex\t%0, %C1",
};

static const char *
output_6845 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 524 "../../gcc/config/arm/sync.md"
{
    if (QImode == DImode)
      {
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the
	   lowest word in memory.  */
	gcc_assert ((REGNO (operands[2]) & 1) == 0 || TARGET_THUMB2);
	return "strexd%?\t%0, %2, %H2, %C1";
      }
    if (TARGET_THUMB1)
      return "strexb\t%0, %2, %C1";
    else
      return "strexb%?\t%0, %2, %C1";
  }
}

static const char *
output_6846 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 524 "../../gcc/config/arm/sync.md"
{
    if (HImode == DImode)
      {
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the
	   lowest word in memory.  */
	gcc_assert ((REGNO (operands[2]) & 1) == 0 || TARGET_THUMB2);
	return "strexd%?\t%0, %2, %H2, %C1";
      }
    if (TARGET_THUMB1)
      return "strexh\t%0, %2, %C1";
    else
      return "strexh%?\t%0, %2, %C1";
  }
}

static const char *
output_6847 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 524 "../../gcc/config/arm/sync.md"
{
    if (SImode == DImode)
      {
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the
	   lowest word in memory.  */
	gcc_assert ((REGNO (operands[2]) & 1) == 0 || TARGET_THUMB2);
	return "strexd%?\t%0, %2, %H2, %C1";
      }
    if (TARGET_THUMB1)
      return "strex\t%0, %2, %C1";
    else
      return "strex%?\t%0, %2, %C1";
  }
}

static const char *
output_6848 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 524 "../../gcc/config/arm/sync.md"
{
    if (DImode == DImode)
      {
	/* The restrictions on target registers in ARM mode are that the two
	   registers are consecutive and the first one is even; Thumb is
	   actually more flexible, but DI should give us this anyway.
	   Note that the 1st register always gets the
	   lowest word in memory.  */
	gcc_assert ((REGNO (operands[2]) & 1) == 0 || TARGET_THUMB2);
	return "strexd%?\t%0, %2, %H2, %C1";
      }
    if (TARGET_THUMB1)
      return "strexd\t%0, %2, %C1";
    else
      return "strexd%?\t%0, %2, %C1";
  }
}

static const char *
output_6849 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 550 "../../gcc/config/arm/sync.md"
{
    /* See comment in arm_store_exclusive<mode> above.  */
    gcc_assert ((REGNO (operands[2]) & 1) == 0 || TARGET_THUMB2);
    return "stlexd%?\t%0, %2, %H2, %C1";
  }
}

static const char * const output_6850[] = {
  "stlexb%?\t%0, %2, %C1",
  "stlexb\t%0, %2, %C1",
};

static const char * const output_6851[] = {
  "stlexh%?\t%0, %2, %C1",
  "stlexh\t%0, %2, %C1",
};

static const char * const output_6852[] = {
  "stlex%?\t%0, %2, %C1",
  "stlex\t%0, %2, %C1",
};



static const struct insn_operand_data operand_data[] = 
{
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_adcimm_operand,
    "I,K",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_adcimm_operand,
    "I,K",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n,n",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk,l,l,l,r,k,r,k,r,k,r,k,k,r,k,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,l,0,l,rk,k,r,r,rk,k,rk,k,r,rk,k,rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "rk,l,Py,Pd,rI,rI,k,rI,Pj,Pj,L,L,L,PJ,PJ,?n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%l,0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l,l,l,l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l,0,l,0,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_addimm_operand,
    "Pd,Py,Px,Pw,I,L",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_addimm_operand,
    "Pw,I,L",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "I,L,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_addimm_operand,
    "I,L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_addimm_operand,
    "L,I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,l,l,rk,rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,0,l,0,rk,rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPd,Py,lPx,Pw,rkI,L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,l,l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,0,l,0,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPd,Py,lPx,Pw,rI,L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "l,Pw,rI,L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,rI,K",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "l,rI,K",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_immediate_operand,
    "I",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "r,I,Pz",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "r,I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=l,r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=l,r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_adcimm_operand,
    "I,K",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=l,r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_neg_immediate_operand,
    "L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,l,l,r,r,r,rk,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "l,0,l,Pz,I,r,r,k,?n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "l,Py,Pd,l,r,I,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "r,r,I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "I,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_immediate_operand,
    "I",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    arm_not_immediate_operand,
    "K",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    arm_immediate_operand,
    "I",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_adcimm_operand,
    "I,K",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n,n",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_adcimm_operand,
    "I,K",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r,&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r,0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r,&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,r,0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r,&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r,0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,0,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&r,&r,&r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%0,r,0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "?r,r,0,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2,2",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,&r,&r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,l,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,0,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "I,l,K,r,?n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "I,K,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=X,r,X",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "rIK",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "rIK",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "I,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,l,r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%r,0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "I,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,0,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "I,l,r,?n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "I,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,?r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r,?r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    minmax_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    minmax_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=Ts,Ts",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?Ts",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "Ts,Ts",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "TsI,TsI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    minmax_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    sat_shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_ccde1_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_ccde1_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_ccde1_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_ccde1_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_ccde2_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_ccde2_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_ccde2_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_ccde2_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_ccde3_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_ccde3_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_ccde3_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_ccde3_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "l,M,M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,Uw,m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Uh",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,Uw,m",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m,Uw,m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m,Uw,m",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "l,l,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,Uh",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,Uh",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_extendqisi_mem_op,
    "Uq",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "r,Uq",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    ssat16_imm,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    usat16_imm,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_di_operand,
    "=r,r,r,r,m",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    di_operand,
    "rDa,Db,Dc,mi,r",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "mX,mX,mX",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "mX",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "mX",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,rk,l,r,rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0,l,rk,rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,r,m,r",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rIk,K,n,r,mi",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "I,rk,K",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,r,l,r,l,Uu,r,m",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,rk,I,Py,K,Uu,l,Uh,r",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,m,r,r",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "m,r,r,F",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,m,r,r",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "m,r,r,F",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,m",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r,mE,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_soft_df_operand,
    "=r,r,r,r,m",
    E_DFmode,
    0,
    0,
    1,
    1
  },
  {
    soft_df_operand,
    "rDa,Db,Dc,mF,r",
    E_DFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "l,r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "Py,r,r,I,L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator_mode,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_vsel_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_vsel_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_vsel_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r,r,r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,0,rI,K,rI,rI,K,K",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "rI,K,0,0,rI,K,rI,K",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    call_insn_operand,
    "Cs,US",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    E_CC_NZmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=o",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m,m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    guard_addr_operand,
    "X,X",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&l,&r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&l,&r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m,m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "+&l,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    guard_addr_operand,
    "X,X",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&l,&r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&l,&r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=&l,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "+l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    power_of_two_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    power_of_two_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,rk,rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_nomul_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,r,rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_nomul_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Ts,Ts",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rI,L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,rI,?rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    equality_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "l,l,l,r,r,r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPy,lPy,lPy,rI,L,rI,L,rI,L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r,r,l,l,r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPy,rI,L,lPy,lPy,rI,rI,L,L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    dominant_cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l,l,r,r,r,r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPy,lPy,lPy,rI,L,r,rI,L,rI,L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r,r,l,l,r,r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPy,rI,L,lPy,lPy,r,rI,rI,L,L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    dominant_cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Ts,Ts",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPy,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPy,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    dominant_cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPy,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPy,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=Ts,Ts",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&Ts,&Ts,&Ts",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,0,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rPy,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rPy,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,rI,?rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,?rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,0,?rI,?rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rI,L,rI,L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,?rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,?rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,?rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,?rIK",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,?rI,K",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,?rIK",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM,rM",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,?rI,K",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM,rM,rM",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rM",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    memory_operand,
    "m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,?rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    push_mult_memory_operand,
    "",
    E_BLKmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    multi_register_push,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "+rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_I_operand,
    "I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    pop_multiple_return,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "+rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_I_operand,
    "I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    pop_multiple_return,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    pop_multiple_fp,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "+rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_I_operand,
    "I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vfp_hard_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    address_operand,
    "p",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    0,
    "X",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n,n,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n,n,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    ldrd_strd_offset_operand,
    "Do",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    ldrd_strd_offset_operand,
    "Do",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Uz",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Uz",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "w,Ds",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "w,Ds",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "w,Ds",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "w,Ds",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "w,Ds",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "w,Ds",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_di_operand,
    "=r,r,r,r,m,y,y,r,y,Uy,*w,r,*w,*w,*Uv",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    di_operand,
    "rDa,Db,Dc,mi,r,y,r,y,Uy,y,r,*w,*w,*Uvi,*w",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m,z,r,?z,?Uy,*t,r,*t,*t,*Uv",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk,r,z,Uy,z,r,*t,*t,*Uvi,*t",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,r,m,z,r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rI,K,mi,r,r,z",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "z,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "z,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "z,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "y,i",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "y,i",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "y,i",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,i",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,i",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,i",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "z",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,r,m,r,*t,r,*t",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rIk,K,n,r,mi,r,*t,*t",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,l,r,m,r,*t,r,*t,Up,r",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,n,r,m,r,*t,*t,r,Up",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,r,m,r,*t,r,*t",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rIk,K,n,r,mi,r,*t,*t",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m,*t,r,*t,*t,*Uv",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk,r,*t,*t,*Uvi,*t",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rk,r,l,r,r,l,*hk,m,*m,*t,r,*t,*t,*Uv,Up,r,Uf,r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,K,j,mi,*mi,l,*hk,r,*t,*t,*UvTu,*t,r,Up,r,Uf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_di_operand,
    "=r,r,r,r,r,r,m,w,!r,w,w,Uv",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    di_operand,
    "r,rDa,Db,Dc,mi,mi,r,r,w,w,UvTu,w",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=?r,?m,t,r,t,r,t,t,Uj,r",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "m,r,t,r,r,t,Dv,Uj,t,F",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=?r,?m,t,r,t,r,t,t,Uj,r",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "m,r,t,r,r,t,Dv,Uj,t,F",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=t,Um,?r,?m,t,r,t,r,r",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "Um,t,m,r,t,r,r,t,F",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=t,Um,?r,?m,t,r,t,r,r",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "Um,t,m,r,t,r,r,t,F",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,m,t,r,t,r,r",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "m,r,t,r,r,t,F",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,m,t,r,t,r,r",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "m,r,t,r,r,t,F",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=t,?r,t,t,Uv,r,m,t,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "?r,t,Dv,UvE,t,mE,r,t,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=t,?r,t,t,Uv,r,m,t,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    hard_sf_operand,
    "?r,t,Dv,UvHa,t,mHa,r,t,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_soft_df_operand,
    "=w,?r,w,w,w,Uv,r,m,w,r",
    E_DFmode,
    0,
    0,
    1,
    1
  },
  {
    soft_df_operand,
    "?r,w,Dy,G,UvF,w,mF,r,w,r",
    E_DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_soft_df_operand,
    "=w,?r,w,w,w,Uv,r,m,w,r",
    E_DFmode,
    0,
    0,
    1,
    1
  },
  {
    hard_df_operand,
    "?r,w,Dy,G,UvHa,w,mHa,r,w,r",
    E_DFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=t,t,t,t,t,t,?r,?r,?r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,t,t,0,?r,?r,0,t,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,0,t,?r,0,?r,t,0,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w,w,w,w,?r,?r,?r",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w,0,?r,?r,0,w,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w,?r,0,?r,w,0,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t,?r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,?r,?r",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,r",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&t,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    clear_vfp_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "tG",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "wG",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "t,G",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "w,G",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_double_vcvt_power_of_two_reciprocal,
    "Dt",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=x,x,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,t,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_double_vcvt_power_of_two_reciprocal,
    "Dt,Dt,Dt",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_double_vcvt_power_of_two,
    "Dp",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    E_BLKmode,
    0,
    0,
    1,
    1
  },
  {
    vfp_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    multi_register_push,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_double_operand,
    "F",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_double_operand,
    "E",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_vcde1_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_vcde1_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_vcde1_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_vcde1_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_vcde2_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_vcde2_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_vcde2_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_vcde2_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_vcde3_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_vcde3_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_vcde3_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_vcde3_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l,l,l,*rk,*hk,l,k,l,l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,0,l,*0,*0,k,k,0,l,k",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "I,J,lL,*hk,*rk,M,O,Pa,Pb,Pc",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "lPd",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&l,&l,&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%l,*h,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l,l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l,l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,l,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l,0,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "N,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "l,m",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "l,m",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "l,m",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=l,l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "l,V,m",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,l,r,l,>,l,m,*r",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,I,J,j,>,l,mi,l,*r",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,r,l,l,l,>,l,l,m,*l*h*k",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,I,j,J,K,>,l,i,mi,l,*l*h*k",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,m,l*r,*h,l,r",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,m,l,k*h,*r,I,n",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,m,l*r,*h,l",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,m,l,k*h,*r,I",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,l,m,*r,*h",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,m,F,l,*h,*r",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,>,l,m,*r,*h",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,>,l,mF,l,*h,*r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=l,l,>,l,m,*r",
    E_DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "l,>,l,mF,l,*r",
    E_DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    equality_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "l,l*h",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb1_cmp_operand,
    "lI*h,*r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=l,l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "l,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb1_cmpneg_operand,
    "L,J",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    equality_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    equality_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    equality_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    thumb_cbrch_target_operand,
    "=l,*?h,*?m,*?m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "l,l,1,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    equality_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    thumb_cbrch_target_operand,
    "=l,l,*!h,*?h,*?m,*?m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,X,l,l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%0,l,*l,1,1,1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "IJ,lL,*l,lIJ,lIJ,lIJ",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=X,X,l,l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "%l,l,l,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "J,l,L,IJ",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=X,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,*h",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb1_cmp_operand,
    "lI*h,*r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb1_cmp_operand,
    "lI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l*r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l*r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "+l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,0,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "r,Py,I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,l,r,r,lk*r,m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,K,j,mi,lk*r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=l,l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=X,l,X,r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0,1,0,1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,l,r,m,r",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,n,r,m",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=&kr",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator_mode,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator_mode,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r,r,r,r,r,r,r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,lPy,0,0,rI,K,I,r,rI,K,K,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "lPy,0,rI,K,0,0,rI,I,K,rI,K,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l*r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Ts",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    shiftable_operator_strict_it,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=Ts,Ts",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,?Ts",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "=Ts",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_general_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operation,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "r,Pz",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Ts,Ts,Ts",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "0,TsI,?TsI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "TsI,0,TsI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "rIL,rIL,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb_16bit_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "=l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "0,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_reg_or_int_operand,
    "l,M",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    low_register_operand,
    "=l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "I",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "I",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_reg_or_int_operand,
    "lPt,Ps",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPt,Ps,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "lPv,rIL",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "%0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "%0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,?r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "M",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    clear_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "+r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reg_or_long_shift_imm,
    "rPg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_general_register_operand,
    "+r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    long_shift_imm,
    "Pg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=Un",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?Us,*r",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,Dn,Uni,w,r,Usi,r,*r",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?Us,*r",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,Dn,Uni,w,r,Usi,r,*r",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?Us,*r",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,Dn,Uni,w,r,Usi,r,*r",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?Us,*r",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,Dn,Uni,w,r,Usi,r,*r",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?Us,*r",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,Dn,Uni,w,r,Usi,r,*r",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?Us,*r",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,Dn,Uni,w,r,Usi,r,*r",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?Us,*r",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,Dn,Uni,w,r,Usi,r,*r",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?r,?Us",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,DN,Uni,w,r,r,Usi,r",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?r,?Us",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,DN,Uni,w,r,r,Usi,r",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?r,?Us",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,DN,Uni,w,r,r,Usi,r",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?r,?Us",
    E_V8BFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,DN,Uni,w,r,r,Usi,r",
    E_V8BFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?r,?Us",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,DN,Uni,w,r,r,Usi,r",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?r,?Us",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,DN,Uni,w,r,r,Usi,r",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?r,?Us",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,DN,Uni,w,r,r,Usi,r",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Un,w,w,w,?r,?w,?r,?r,?Us",
    E_TImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Dm,DN,Uni,w,r,r,Usi,r",
    E_TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Ut,w",
    E_EImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Ut",
    E_EImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Ut,w",
    E_OImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Ut",
    E_OImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Ut,w",
    E_CImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Ut",
    E_CImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,Ut,w",
    E_XImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,w,Ut",
    E_XImode,
    0,
    0,
    1,
    1
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_V8BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "=Um",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_V8BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_permissive_struct_operand,
    "Um",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w,w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=Um,r",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w,w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "w,Dl",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "w,DL",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "Dm",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "Dm",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "Dm",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "Dm",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "Dm",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "Dm",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Um,r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "w,Dz",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "x",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w,w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,w,w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w,0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_EImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_EImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V8BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V8BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_TImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_OImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V2BFmode,
    0,
    0,
    1,
    1
  },
  {
    neon_struct_operand,
    "=Um",
    E_TImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_OImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_EImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_EImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_CImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_EImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_CImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_EImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_BLKmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_EImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_CImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_BLKmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_CImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_CImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V2BFmode,
    0,
    0,
    1,
    1
  },
  {
    neon_struct_operand,
    "=Um",
    E_EImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_EImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_EImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_CImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_BLKmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_EImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_BLKmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_CImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_OImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "0",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "Um",
    E_V2BFmode,
    0,
    0,
    1,
    1
  },
  {
    neon_struct_operand,
    "=Um",
    E_OImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "=Um",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_low,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vect_par_constant_high,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    const_neon_scalar_shift_amount_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    const_neon_scalar_shift_amount_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    const_neon_scalar_shift_amount_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_BLKmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r,l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q,Q,Q",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n,Pf,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r,l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q,Q,Q",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n,Pf,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q,Q,Q",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n,Pf,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Q,Q,Q",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r,r,l",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n,Pf,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Q,Q,Q",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r,r,l",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n,Pf,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Q,Q,Q",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r,r,l",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n,Pf,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    cc_register_operand,
    "=&c,&l,&l",
    E_CC_Zmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l*h",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_add_operand,
    "rIL,lILJ*h,*r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,X,X",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    cc_register_operand,
    "=&c,&l,&l",
    E_CC_Zmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l*h",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_add_operand,
    "rIL,lILJ*h,*r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,X,X",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    cc_register_operand,
    "=&c,&l,&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l*h",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_add_operand,
    "rIL,lILJ*h,*r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,X,X",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    cc_register_operand,
    "=&c,&l,&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l*h",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_add_operand,
    "rIL,lILJ*h,*r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,X,X",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    cc_register_operand,
    "=&c,&l,&l",
    E_CC_Zmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l*h",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_add_operand,
    "rIL,lILJ*h,*r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,X,X",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    cc_register_operand,
    "=&c,&l,&l",
    E_CC_Zmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l*h",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    cmpdi_operand,
    "rDi,lILJ*h,*r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,X,X",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    cc_register_operand,
    "=&c,&l,&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l*h",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_add_operand,
    "rIL,lILJ*h,*r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,X,X",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    cc_register_operand,
    "=&c,&l,&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l*h",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    cmpdi_operand,
    "rDi,lILJ*h,*r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,X,X",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lIJL,r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&r",
    E_QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lPd,lPd",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l,l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lIJL,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&r",
    E_HImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lPd,lPd",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_HImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l,l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_HImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lIJL,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lPd,lPd",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,lIJL,r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&r",
    E_DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,lPd,lPd",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,l,l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_HImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&r,&r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lL,?IJ,?r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&r",
    E_QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l,&l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lPd,lPd,lPd",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&r,&r,&r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l,l,l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&r,&r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lL,?IJ,?r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&r",
    E_HImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l,&l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lPd,lPd,lPd",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_HImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&r,&r,&r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l,l,l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_HImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lL,?IJ,?r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lPd,lPd,lPd",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&r,&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l,l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&r,&r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,lL,?IJ,?r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&r",
    E_DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l,&l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,lPd,lPd,lPd",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&r,&r,&r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,l,l,l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_HImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lIJL,r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lPd,lPd",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l,l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lIJL,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lPd,lPd",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l,l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lIJL,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,lPd,lPd",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,lIJL,r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,lPd,lPd",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l,&l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,l,l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "rn,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=&r,&l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "+Ua,Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r,&l",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_USQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_USQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_USQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_V4UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V4UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V4UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_V2UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_V2UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    E_DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    E_DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    sat_shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=w,w,r,w,w,r,w,Ux,w",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,r,w,Dn,UxUi,r,Dm,w,Ul",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,w,r,w,w,r,w,Ux,w",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,r,w,Dn,UxUi,r,Dm,w,Ul",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,w,r,w,w,r,w,Ux,w",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,r,w,Dn,UxUi,r,Dm,w,Ul",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,w,r,w,w,r,w,Ux,w",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,r,w,Dn,UxUi,r,Dm,w,Ul",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,w,r,w,w,r,w,Ux,w",
    E_TImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,r,w,Dn,UxUi,r,Dm,w,Ul",
    E_TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,w,r,w,w,r,w,Ux,w",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,r,w,Dn,UxUi,r,Dm,w,Ul",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,w,r,w,w,r,w,Ux,w",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,r,w,Dn,UxUi,r,Dm,w,Ul",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,w,r,w,w,r,w,Ux,w",
    E_V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "w,r,w,Dn,UxUi,r,Dm,w,Ul",
    E_V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_struct_operand,
    "=Ug",
    E_XImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "0",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_16,
    "Rd",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "Rf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_8,
    "Rb",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_16,
    "Rd",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "Rf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "i",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "i",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_for_neon_rshift_operand,
    "i",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_16,
    "Rd",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "Rf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_7,
    "Ra",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_7,
    "Ra",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_7,
    "Ra",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_8,
    "Rb",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_8,
    "Rb",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "Rf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "Rf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "Rf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_7,
    "Ra",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_15,
    "Rc",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_31,
    "Re",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "Dz,0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "Dz,0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "=Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_16,
    "Rd",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_16,
    "Rd",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "Rf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_7,
    "Ra",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_7,
    "Ra",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_7,
    "Ra",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_16,
    "Rd",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "Rf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_8,
    "Rb",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_16,
    "Rd",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "Rf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_15,
    "Rc",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_31,
    "Re",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_8,
    "Rb",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_8,
    "Rb",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_16,
    "Rd",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "=Ux",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "=Ux",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "=Ux",
    E_V4QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V4QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V4QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "=Ux",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "=Ux",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "=Ux",
    E_V4QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V4QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V4QImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=&w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Ux",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Ux",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Ux",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Ux",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Us",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "=Ux",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "=Ux",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "=Ux",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Ux",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Ux",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_vldrd_immediate,
    "Ri",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_vldrd_immediate,
    "Ri",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=Te",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "Rg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_vldrd_immediate,
    "Ri",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_vldrd_immediate,
    "Ri",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_vldrd_immediate,
    "Ri",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_vldrd_immediate,
    "Ri",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_vldrd_immediate,
    "Ri",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_vldrd_immediate,
    "Ri",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_vldrd_immediate,
    "Ri",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_struct_operand,
    "=Ug",
    E_OImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    mve_struct_operand,
    "Ug",
    E_OImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    mve_struct_operand,
    "Ug",
    E_XImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_low_register_operand,
    "=l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_low_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_low_register_operand,
    "=l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_low_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "Pg",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "Pg",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "Pg",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "Rf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "Rf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "1",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "Rf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_mve_cde1_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_mve_cde1_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_mve_cde2_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_mve_cde2_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_mve_cde3_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_mve_cde3_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_mve_cde1_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_mve_cde2_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_coproc_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_mve_cde3_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "=Ux",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "=Ux",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "=Ux",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "Ux",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_adcimm_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_adcimm_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_anddi_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_iordi_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_xordi_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_int_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    ssat16_imm,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    usat16_imm,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_reload_memory_operand,
    "=o",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reload_memory_operand,
    "o",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "=&r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_reload_memory_operand,
    "=o",
    E_DFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    E_BLKmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    E_BLKmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_BLKmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    expandable_comparison_operator,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_cond_move_operator,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_cond_move_operator,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_cond_move_operator,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    E_BLKmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    guard_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    guard_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_inv_logic_op2,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_logic_op2,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_V8BFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_V8BFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_lshift_or_reg_neon,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_rshift_or_reg_neon,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    imm_rshift_or_reg_neon,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_rshift_or_reg_neon,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_rshift_or_reg_neon,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_rshift_or_reg_neon,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_rshift_or_reg_neon,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    lt_ge_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    memory_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb1_cmpneg_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb1_cmp_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_TImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_EImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_EImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_OImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_OImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_CImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_CImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    E_XImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_XImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_V8QImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_V16QImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_V4HImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_V8HImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_V2SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_V4SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_V2SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_V4SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_zero_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V8BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    neon_struct_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V8BFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_TImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_OImode,
    0,
    0,
    1,
    1
  },
  {
    neon_struct_operand,
    "",
    E_TImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_TImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_OImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_OImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_EImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_EImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_CImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_CImode,
    0,
    0,
    1,
    1
  },
  {
    neon_struct_operand,
    "",
    E_EImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_EImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_CImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_CImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    neon_struct_operand,
    "",
    E_XImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_XImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    E_V8BFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    E_DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    E_DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    s_register_operand,
    "",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    mve_scatter_memory,
    "",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    mve_scatter_memory,
    "",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_scatter_memory,
    "",
    E_V4QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_scatter_memory,
    "",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_scatter_memory,
    "",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_scatter_memory,
    "",
    E_V4QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    mve_scatter_memory,
    "",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_scatter_memory,
    "",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_memory_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_scatter_memory,
    "",
    E_V2DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_scatter_memory,
    "",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Us",
    E_V8HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "w",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_V8HFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "Up",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_scatter_memory,
    "",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    mve_scatter_memory,
    "",
    E_V4SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_selective_upto_8,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_vldrd_immediate,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_vldrd_immediate,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V2DImode,
    0,
    0,
    1,
    0
  },
  {
    mve_vldrd_immediate,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V16QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V8HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_V4SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mve_imm_32,
    "",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    vpr_register_operand,
    "",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk,l,l,l,r,k,r,k,r,k,r,k,k,r,k,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,l,0,l,rk,k,r,r,rk,k,rk,k,r,rk,k,rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "rk,l,Py,Pd,rI,rI,k,rI,Pj,Pj,L,L,L,PJ,PJ,?n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "I,L,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "l,Pw,rI,L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "0,rI,K",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_not_operand,
    "l,rI,K",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "r,I,Pz",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "r,I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_carry_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_borrow_operation,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,l,l,r,r,r,rk,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "l,0,l,Pz,I,r,r,k,?n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "l,Py,Pd,l,r,I,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r,&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r,0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r,&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,r,0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "2,2",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,&r,&r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,l,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,0,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "I,l,K,r,?n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_M_operand,
    "M",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%r,0,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "I,l,r,?n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "%0,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,0,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "rI,rI,rI",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    sat_shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,l,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_int_operand,
    "l,M,M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,Uw,m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Uh",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,Uw,m",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m,Uw,m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m,Uw,m",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "l,l,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,Uh",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,Uh",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_extendqisi_mem_op,
    "Uq",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reg_or_extendqisi_mem_op,
    "r,Uq",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    ssat16_imm,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    usat16_imm,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "i,i",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,r,m,r",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rIk,K,n,r,mi",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_rhs_operand,
    "I,rk,K",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,r,l,r,l,Uu,r,m",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,rk,I,Py,K,Uu,l,Uh,r",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,m,r,r",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "m,r,r,F",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,m,r,r",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "m,r,r,F",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,m",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r,mE,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r,r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_add_operand,
    "Py,r,r,I,L",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=o",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    power_of_two_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    power_of_two_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,rk,rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_nomul_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk,r,rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_nomul_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_amount_operand,
    "M,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shiftable_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    memory_operand,
    "m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r",
    E_SImode,
    0,
    0,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "+rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_I_operand,
    "I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    pop_multiple_return,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "+rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_I_operand,
    "I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    pop_multiple_return,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    ldrd_strd_offset_operand,
    "Do",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    ldrd_strd_offset_operand,
    "Do",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    store_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_hard_general_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    load_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    E_V2SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    E_V4HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=y,m,y,?r,?y,?r,?r,?m",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "y,y,mi,y,r,r,mi,r",
    E_V8QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "z,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "z,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "z,i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "y,i",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "y,i",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    imm_or_reg_operand,
    "y,i",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,i",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,i",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y,i",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "z",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V8QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_V2SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,r,m,r,*t,r,*t",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rIk,K,n,r,mi,r,*t,*t",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,l,r,m,r,*t,r,*t,Up,r",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,n,r,m,r,*t,*t,r,Up",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,r,m,r,*t,r,*t",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rIk,K,n,r,mi,r,*t,*t",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,r,r,rk,m,*t,r,*t,*t,*Uv",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,K,j,mi,rk,r,*t,*t,*Uvi,*t",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,l,r,r,l,*hk,m,*m,*t,r,*t,*t,*Uv,Up,r,Uf,r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,K,j,mi,*mi,l,*hk,r,*t,*t,*UvTu,*t,r,Up,r,Uf",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_di_operand,
    "=r,r,r,r,r,r,m,w,!r,w,w,Uv",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    di_operand,
    "r,rDa,Db,Dc,mi,mi,r,r,w,w,UvTu,w",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=?r,?m,t,r,t,r,t,t,Uj,r",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "m,r,t,r,r,t,Dv,Uj,t,F",
    E_HFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=?r,?m,t,r,t,r,t,t,Uj,r",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "m,r,t,r,r,t,Dv,Uj,t,F",
    E_BFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=t,?r,t,t,Uv,r,m,t,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "?r,t,Dv,UvE,t,mE,r,t,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=t,?r,t,t,Uv,r,m,t,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    hard_sf_operand,
    "?r,t,Dv,UvHa,t,mHa,r,t,r",
    E_SFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_soft_df_operand,
    "=w,?r,w,w,w,Uv,r,m,w,r",
    E_DFmode,
    0,
    0,
    1,
    1
  },
  {
    soft_df_operand,
    "?r,w,Dy,G,UvF,w,mF,r,w,r",
    E_DFmode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t,?r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,r",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w,?r,?r",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,0,r",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&t,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_HFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&t,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&w,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "+&rk",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    clear_vfp_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "t,t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "t,G",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "w,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    vfp_compare_operand,
    "w,G",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_double_vcvt_power_of_two_reciprocal,
    "Dt",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=x,x,w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,t,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_double_vcvt_power_of_two_reciprocal,
    "Dt,Dt,Dt",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=t",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_double_vcvt_power_of_two,
    "Dp",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "t",
    E_SFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    E_DFmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,l,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r,0,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rk,r,l,r,r,lk*r,m",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,K,j,mi,lk*r",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,l,r,m,r",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rk,I,Py,n,r,m",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    thumb_16bit_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "0,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_reg_or_int_operand,
    "l,M",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "I",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "I",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l,0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_reg_or_int_operand,
    "lPt,Ps",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "%0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "=l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    low_register_operand,
    "l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "M",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    clear_multiple_operation,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "+r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_reg_or_long_shift_imm,
    "rPg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "+r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    long_shift_imm,
    "Pg",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r,l",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q,Q,Q",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n,Pf,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r,l",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q,Q,Q",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n,Pf,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r,l",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q,Q,Q",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n,Pf,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Q,Q,Q",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r,r,l",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n,Pf,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Q,Q,Q",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r,r,l",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n,Pf,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=Q,Q,Q",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r,r,l",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n,Pf,n",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_sync_memory_operand,
    "Q",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua",
    E_DImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua,Ua",
    E_QImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,r",
    E_QImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua,Ua",
    E_HImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=&r,&r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    mem_noofs_operand,
    "=Ua,Ua",
    E_SImode,
    0,
    0,
    1,
    1
  },
  {
    s_register_operand,
    "r,r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_UQQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_UHQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_USQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_USQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_USQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=l,r",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "l,r",
    E_USAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V4QQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2HQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2HAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_V4UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V4UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V4UQQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_V2UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2UHQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_UQQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_UQQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_UHQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_UHQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_V2UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_V2UHAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_UHAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_QQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_HAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SQmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "r",
    E_SAmode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    sat_shift_operator,
    "",
    E_SImode,
    0,
    1,
    0,
    0
  },
  {
    s_register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "I",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "=r",
    E_HImode,
    0,
    0,
    1,
    0
  },
  {
    s_register_operand,
    "",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_low_register_operand,
    "=l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_low_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_low_register_operand,
    "=l",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    arm_low_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "Pg",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "0",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "Pg",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "=r",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_general_register_operand,
    "0",
    E_DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "Pg",
    E_SImode,
    0,
    0,
    1,
    0
  },
  {
    arm_comparison_operator,
    "",
    E_VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cc_register,
    "",
    E_VOIDmode,
    0,
    0,
    1,
    0
  },
};


#if GCC_VERSION >= 2007
__extension__
#endif

const struct insn_data_d insn_data[] = 
{
  /* <internal>:0 */
  {
    "*placeholder_for_nothing",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:613 */
  {
    "*addsi3_cin_vout_reg_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1 },
#else
    { 0, output_1, 0 },
#endif
    { 0 },
    &operand_data[1],
    5,
    5,
    5,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:659 */
  {
    "*addsi3_cin_vout_imm_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2 },
#else
    { 0, output_2, 0 },
#endif
    { 0 },
    &operand_data[6],
    5,
    5,
    5,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:699 */
  {
    "*addsi3_cin_vout_0_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adcs%?\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[11],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:793 */
  {
    "*addsi3_cin_cout_reg_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4 },
#else
    { 0, output_4, 0 },
#endif
    { 0 },
    &operand_data[1],
    5,
    5,
    2,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:837 */
  {
    "*addsi3_cin_cout_imm_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_5 },
#else
    { 0, output_5, 0 },
#endif
    { 0 },
    &operand_data[15],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:876 */
  {
    "*addsi3_cin_cout_0_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adcs%?\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[11],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:925 */
  {
    "*arm_addsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_7 },
#else
    { 0, output_7, 0 },
#endif
    { 0 },
    &operand_data[21],
    3,
    3,
    0,
    16,
    2
  },
  /* ../../gcc/config/arm/arm.md:968 */
  {
    "addsi3_compareV_reg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adds%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_compareV_reg },
    &operand_data[24],
    3,
    3,
    4,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:985 */
  {
    "*addsi3_compareV_reg_nosum",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmn%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[27],
    2,
    2,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1000 */
  {
    "subvsi3_intmin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs%?\t%0, %1, #-2147483648",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subvsi3_intmin },
    &operand_data[29],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1016 */
  {
    "addsi3_compareV_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_11 },
#else
    { 0, output_11, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_compareV_imm },
    &operand_data[31],
    3,
    3,
    4,
    6,
    2
  },
  /* ../../gcc/config/arm/arm.md:1041 */
  {
    "addsi3_compareV_imm_nosum",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_12 },
#else
    { 0, output_12, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_compareV_imm_nosum },
    &operand_data[34],
    2,
    2,
    2,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:1104 */
  {
    "addsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_13 },
#else
    { 0, output_13, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_compare0 },
    &operand_data[36],
    3,
    3,
    2,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:1121 */
  {
    "*addsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_14 },
#else
    { 0, output_14, 0 },
#endif
    { 0 },
    &operand_data[37],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:1137 */
  {
    "*compare_negsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmn%?\t%1, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[39],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1154 */
  {
    "cmpsi2_addneg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_16 },
#else
    { 0, 0, output_16 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpsi2_addneg },
    &operand_data[41],
    4,
    4,
    1,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:1222 */
  {
    "addsi3_compare_op1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_17 },
#else
    { 0, output_17, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_compare_op1 },
    &operand_data[45],
    3,
    3,
    3,
    6,
    2
  },
  /* ../../gcc/config/arm/arm.md:1247 */
  {
    "*addsi3_compare_op2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_18 },
#else
    { 0, output_18, 0 },
#endif
    { 0 },
    &operand_data[48],
    3,
    3,
    3,
    6,
    2
  },
  /* ../../gcc/config/arm/arm.md:1272 */
  {
    "*compare_addsi2_op0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_19 },
#else
    { 0, output_19, 0 },
#endif
    { 0 },
    &operand_data[51],
    2,
    2,
    1,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:1295 */
  {
    "*compare_addsi2_op1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_20 },
#else
    { 0, output_20, 0 },
#endif
    { 0 },
    &operand_data[51],
    2,
    2,
    1,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:1318 */
  {
    "addsi3_carryin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_21 },
#else
    { 0, output_21, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_carryin },
    &operand_data[53],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:1337 */
  {
    "add0si3_carryin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_add0si3_carryin },
    &operand_data[57],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1349 */
  {
    "*addsi3_carryin_alt2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_23 },
#else
    { 0, output_23, 0 },
#endif
    { 0 },
    &operand_data[60],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:1367 */
  {
    "*addsi3_carryin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[64],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1384 */
  {
    "*addsi3_carryin_clobercc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adcs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[70],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1632 */
  {
    "subsi3_compare1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsi3_compare1 },
    &operand_data[74],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1645 */
  {
    "subvsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subvsi3 },
    &operand_data[77],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1662 */
  {
    "subvsi3_imm1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsbs%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subvsi3_imm1 },
    &operand_data[80],
    3,
    3,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1677 */
  {
    "subsi3_carryin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_29 },
#else
    { 0, output_29, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsi3_carryin },
    &operand_data[83],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:1695 */
  {
    "rsbsi_carryin_reg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsc%?\t%0, %2, #1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsbsi_carryin_reg },
    &operand_data[87],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1708 */
  {
    "*add_not_cin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_31 },
#else
    { 0, output_31, 0 },
#endif
    { 0 },
    &operand_data[90],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:1726 */
  {
    "add_not_shift_cin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsc%?\t%0, %4, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_add_not_shift_cin },
    &operand_data[94],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1741 */
  {
    "cmpsi3_carryin_CC_NVout",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbcs\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpsi3_carryin_CC_NVout },
    &operand_data[100],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1741 */
  {
    "cmpsi3_carryin_CC_Bout",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbcs\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpsi3_carryin_CC_Bout },
    &operand_data[100],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1758 */
  {
    "cmpsi3_imm_carryin_CC_NVout",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_35 },
#else
    { 0, output_35, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpsi3_imm_carryin_CC_NVout },
    &operand_data[104],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:1758 */
  {
    "cmpsi3_imm_carryin_CC_Bout",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_36 },
#else
    { 0, output_36, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpsi3_imm_carryin_CC_Bout },
    &operand_data[104],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:1774 */
  {
    "cmpsi3_0_carryin_CC_NVout",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbcs\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpsi3_0_carryin_CC_NVout },
    &operand_data[108],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1774 */
  {
    "cmpsi3_0_carryin_CC_Bout",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbcs\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpsi3_0_carryin_CC_Bout },
    &operand_data[108],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1786 */
  {
    "*subsi3_carryin_const",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbc\t%0, %1, #%n2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[111],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1798 */
  {
    "*subsi3_carryin_const0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbc\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[115],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1808 */
  {
    "*subsi3_carryin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[118],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1825 */
  {
    "*subsi3_carryin_shift_alt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[118],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1843 */
  {
    "*rsbsi3_carryin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[118],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1858 */
  {
    "*rsbsi3_carryin_shift_alt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[118],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2001 */
  {
    "*arm_subsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_45 },
#else
    { 0, output_45, 0 },
#endif
    { 0 },
    &operand_data[124],
    3,
    3,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/arm.md:2044 */
  {
    "subsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_46 },
#else
    { 0, output_46, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsi3_compare0 },
    &operand_data[127],
    3,
    3,
    2,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:2061 */
  {
    "subsi3_compare",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_47 },
#else
    { 0, output_47, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsi3_compare },
    &operand_data[127],
    3,
    3,
    2,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:2079 */
  {
    "rsb_imm_compare",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsbs\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsb_imm_compare },
    &operand_data[130],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2093 */
  {
    "rsb_imm_compare_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsbs\t%0, %2, #%B1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsb_imm_compare_scratch },
    &operand_data[134],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2106 */
  {
    "rscsi3_CC_NVout_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rscs\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rscsi3_CC_NVout_scratch },
    &operand_data[137],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2106 */
  {
    "rscsi3_CC_Bout_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rscs\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rscsi3_CC_Bout_scratch },
    &operand_data[137],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2119 */
  {
    "usubvsi3_borrow",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbcs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usubvsi3_borrow },
    &operand_data[141],
    5,
    5,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2137 */
  {
    "usubvsi3_borrow_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_53 },
#else
    { 0, output_53, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usubvsi3_borrow_imm },
    &operand_data[146],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:2156 */
  {
    "subvsi3_borrow",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbcs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subvsi3_borrow },
    &operand_data[141],
    5,
    5,
    5,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2177 */
  {
    "subvsi3_borrow_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_55 },
#else
    { 0, output_55, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subvsi3_borrow_imm },
    &operand_data[152],
    5,
    5,
    5,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:2242 */
  {
    "*mul",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[157],
    3,
    3,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:2258 */
  {
    "*mla",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%?\t%0, %3, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[160],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:2271 */
  {
    "*mls",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mls%?\t%0, %3, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2283 */
  {
    "*mulsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[168],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2297 */
  {
    "*mulsi3_compare0_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[164],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2311 */
  {
    "*mulsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[171],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2324 */
  {
    "*mulsi_compare0_scratch_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[174],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2337 */
  {
    "*mulsi3addsi_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mlas%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[177],
    4,
    4,
    3,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:2354 */
  {
    "*mulsi3addsi_compare0_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mlas%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[164],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2371 */
  {
    "*mulsi3addsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mlas%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[181],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:2386 */
  {
    "*mulsi3addsi_compare0_scratch_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mlas%?\t%0, %2, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[185],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2419 */
  {
    "smull",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smull },
    &operand_data[189],
    4,
    4,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2419 */
  {
    "umull",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umull },
    &operand_data[189],
    4,
    4,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2454 */
  {
    "smlal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlal%?\t%0, %2, %4, %5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smlal },
    &operand_data[193],
    6,
    6,
    3,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2454 */
  {
    "umlal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umlal%?\t%0, %2, %4, %5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umlal },
    &operand_data[193],
    6,
    6,
    3,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2491 */
  {
    "*smull_high",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[199],
    3,
    4,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:2491 */
  {
    "*umull_high",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[199],
    3,
    4,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:2507 */
  {
    "mulhisi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smulbb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulhisi3 },
    &operand_data[203],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2519 */
  {
    "*mulhisi3tb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smultb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[206],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2532 */
  {
    "*mulhisi3bt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smulbt%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[209],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2545 */
  {
    "*mulhisi3tt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smultt%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2581 */
  {
    "*arm_maddhisi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlabb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[212],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2594 */
  {
    "arm_smlabb_setq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlabb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlabb_setq },
    &operand_data[212],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2627 */
  {
    "maddhisi4tb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlatb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maddhisi4tb },
    &operand_data[216],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2641 */
  {
    "arm_smlatb_setq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlatb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlatb_setq },
    &operand_data[216],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2675 */
  {
    "maddhisi4tt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlatt%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maddhisi4tt },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2690 */
  {
    "arm_smlatt_setq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlatt%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlatt_setq },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2724 */
  {
    "maddhidi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlalbb%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maddhidi4 },
    &operand_data[220],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2738 */
  {
    "*maddhidi4tb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlaltb%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[224],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2753 */
  {
    "*maddhidi4tt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlaltt%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[228],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2770 */
  {
    "arm_smlawb_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlawb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlawb_insn },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2770 */
  {
    "arm_smlawb_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlawb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlawb_setq_insn },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2770 */
  {
    "arm_smlawt_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlawt%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlawt_insn },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2770 */
  {
    "arm_smlawt_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlawt%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlawt_setq_insn },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3004 */
  {
    "*arm_andsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_90 },
#else
    { 0, output_90, 0 },
#endif
    { 0 },
    &operand_data[232],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:3031 */
  {
    "*andsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_91 },
#else
    { 0, output_91, 0 },
#endif
    { 0 },
    &operand_data[235],
    3,
    3,
    2,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:3048 */
  {
    "*andsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_92 },
#else
    { 0, output_92, 0 },
#endif
    { 0 },
    &operand_data[236],
    2,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:3064 */
  {
    "*zeroextractsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_93 },
#else
    { 0, 0, output_93 },
#endif
    { 0 },
    &operand_data[239],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3087 */
  {
    "*ne_zeroextractsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[242],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3125 */
  {
    "*ne_zeroextractsi_shifted",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[242],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3151 */
  {
    "*ite_ne_zeroextractsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[242],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3190 */
  {
    "*ite_ne_zeroextractsi_shifted",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[247],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3474 */
  {
    "insv_zero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bfc%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insv_zero },
    &operand_data[251],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3486 */
  {
    "insv_t2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bfi%?\t%0, %3, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insv_t2 },
    &operand_data[251],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3498 */
  {
    "andsi_notsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andsi_notsi_si },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3508 */
  {
    "andsi_not_shiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andsi_not_shiftsi_si },
    &operand_data[255],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3525 */
  {
    "andsi_not_shiftsi_si_scc_no_reuse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics%?\t%4, %3, %1%S0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andsi_not_shiftsi_si_scc_no_reuse },
    &operand_data[259],
    4,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3545 */
  {
    "andsi_not_shiftsi_si_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics%?\t%4, %3, %1%S0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andsi_not_shiftsi_si_scc },
    &operand_data[264],
    5,
    5,
    4,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3567 */
  {
    "*andsi_notsi_si_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[164],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3581 */
  {
    "*andsi_notsi_si_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[174],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3630 */
  {
    "*iorsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_106 },
#else
    { 0, output_106, 0 },
#endif
    { 0 },
    &operand_data[232],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:3671 */
  {
    "*iorsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orrs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[269],
    3,
    3,
    2,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:3687 */
  {
    "*iorsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orrs%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[272],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:3736 */
  {
    "*arm_xorsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_109 },
#else
    { 0, output_109, 0 },
#endif
    { 0 },
    &operand_data[275],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:3761 */
  {
    "*xorsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "eors%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[278],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3774 */
  {
    "*xorsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "teq%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[279],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3802 */
  {
    "*andsi_iorsi3_notsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[281],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:3960 */
  {
    "*smax_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[11],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3970 */
  {
    "*smax_m1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[11],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3980 */
  {
    "*arm_smax_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[285],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4020 */
  {
    "*smin_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[11],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4030 */
  {
    "*arm_smin_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[285],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4062 */
  {
    "*arm_umaxsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[288],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:4095 */
  {
    "*arm_uminsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[288],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:4118 */
  {
    "*store_minmaxsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_120 },
#else
    { 0, 0, output_120 },
#endif
    { 0 },
    &operand_data[291],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4145 */
  {
    "*minmax_arithsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_121 },
#else
    { 0, 0, output_121 },
#endif
    { 0 },
    &operand_data[295],
    6,
    6,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:4190 */
  {
    "*minmax_arithsi_non_canon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[301],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4253 */
  {
    "arm_qadd_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_qadd_insn },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4253 */
  {
    "arm_qadd_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_qadd_setq_insn },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4253 */
  {
    "arm_qsub_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_qsub_insn },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4253 */
  {
    "arm_qsub_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_qsub_setq_insn },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4313 */
  {
    "arm_get_apsr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mrs%?\t%0, APSR",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_get_apsr },
    &operand_data[11],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4322 */
  {
    "arm_set_apsr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "msr%?\tAPSR_nzcvq, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_set_apsr },
    &operand_data[12],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4369 */
  {
    "satsi_smin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_129 },
#else
    { 0, 0, output_129 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_satsi_smin },
    &operand_data[306],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4369 */
  {
    "satsi_smin_setq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_130 },
#else
    { 0, 0, output_130 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_satsi_smin_setq },
    &operand_data[306],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4369 */
  {
    "satsi_smax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_131 },
#else
    { 0, 0, output_131 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_satsi_smax },
    &operand_data[306],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4369 */
  {
    "satsi_smax_setq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_132 },
#else
    { 0, 0, output_132 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_satsi_smax_setq },
    &operand_data[306],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4393 */
  {
    "*satsi_smin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_133 },
#else
    { 0, 0, output_133 },
#endif
    { 0 },
    &operand_data[310],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4393 */
  {
    "*satsi_smax_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_134 },
#else
    { 0, 0, output_134 },
#endif
    { 0 },
    &operand_data[310],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4420 */
  {
    "arm_cx1si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cx1\tp%c1, %0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cx1si },
    &operand_data[316],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4420 */
  {
    "arm_cx1di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cx1d\tp%c1, %0, %H0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cx1di },
    &operand_data[319],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4430 */
  {
    "arm_cx1asi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cx1a\tp%c1, %0, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cx1asi },
    &operand_data[322],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4430 */
  {
    "arm_cx1adi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cx1da\tp%c1, %0, %H0, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cx1adi },
    &operand_data[326],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4441 */
  {
    "arm_cx2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cx2\tp%c1, %0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cx2si },
    &operand_data[330],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4441 */
  {
    "arm_cx2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cx2d\tp%c1, %0, %H0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cx2di },
    &operand_data[334],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4452 */
  {
    "arm_cx2asi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cx2a\tp%c1, %0, %3, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cx2asi },
    &operand_data[338],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4452 */
  {
    "arm_cx2adi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cx2da\tp%c1, %0, %H0, %3, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cx2adi },
    &operand_data[343],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4464 */
  {
    "arm_cx3si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cx3\tp%c1, %0, %2, %3, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cx3si },
    &operand_data[348],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4464 */
  {
    "arm_cx3di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cx3d\tp%c1, %0, %H0, %2, %3, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cx3di },
    &operand_data[353],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4476 */
  {
    "arm_cx3asi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cx3a\tp%c1, %0, %3, %4, %5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cx3asi },
    &operand_data[358],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4476 */
  {
    "arm_cx3adi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cx3da\tp%c1, %0, %H0, %3, %4, %5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cx3adi },
    &operand_data[364],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4645 */
  {
    "*arm_shiftsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_147 },
#else
    { 0, 0, output_147 },
#endif
    { 0 },
    &operand_data[370],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/arm.md:4660 */
  {
    "*shiftsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_148 },
#else
    { 0, 0, output_148 },
#endif
    { 0 },
    &operand_data[374],
    4,
    4,
    3,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:4675 */
  {
    "*shiftsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_149 },
#else
    { 0, 0, output_149 },
#endif
    { 0 },
    &operand_data[378],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:4689 */
  {
    "*not_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%?\t%0, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[94],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4701 */
  {
    "*not_shiftsi_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvns%?\t%0, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[94],
    4,
    4,
    3,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4717 */
  {
    "*not_shiftsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvns%?\t%0, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[382],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4898 */
  {
    "unaligned_loaddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_153 },
#else
    { 0, 0, output_153 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unaligned_loaddi },
    &operand_data[386],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4909 */
  {
    "unaligned_loadsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_154 },
#else
    { 0, output_154, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unaligned_loadsi },
    &operand_data[388],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:4928 */
  {
    "unaligned_loadhis",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrsh%?\t%0, %1\t@ unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unaligned_loadhis },
    &operand_data[390],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4938 */
  {
    "unaligned_loadhiu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_156 },
#else
    { 0, output_156, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unaligned_loadhiu },
    &operand_data[392],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:4954 */
  {
    "unaligned_storedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_157 },
#else
    { 0, 0, output_157 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unaligned_storedi },
    &operand_data[394],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4965 */
  {
    "unaligned_storesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_158 },
#else
    { 0, output_158, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unaligned_storesi },
    &operand_data[396],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:4980 */
  {
    "unaligned_storehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_159 },
#else
    { 0, output_159, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unaligned_storehi },
    &operand_data[398],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:4996 */
  {
    "*extv_reg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbfx%?\t%0, %1, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[242],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5010 */
  {
    "extzv_t2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ubfx%?\t%0, %1, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extzv_t2 },
    &operand_data[242],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5026 */
  {
    "divsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_162 },
#else
    { 0, output_162, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divsi3 },
    &operand_data[255],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5039 */
  {
    "udivsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_163 },
#else
    { 0, output_163, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udivsi3 },
    &operand_data[255],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5073 */
  {
    "*arm_negsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[77],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:5088 */
  {
    "negsi2_0compare",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_165 },
#else
    { 0, output_165, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negsi2_0compare },
    &operand_data[77],
    2,
    2,
    1,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5104 */
  {
    "negsi2_carryin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_166 },
#else
    { 0, output_166, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negsi2_carryin },
    &operand_data[400],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5148 */
  {
    "*arm_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[403],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:5212 */
  {
    "*arm_neg_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[403],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:5296 */
  {
    "*arm_one_cmplsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[77],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:5308 */
  {
    "*notsi_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvns%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[11],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5320 */
  {
    "*notsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvns%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[174],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5582 */
  {
    "*arm_zero_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_172 },
#else
    { 0, output_172, 0 },
#endif
    { 0 },
    &operand_data[405],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5593 */
  {
    "*arm_zero_extendhisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_173 },
#else
    { 0, output_173, 0 },
#endif
    { 0 },
    &operand_data[407],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5604 */
  {
    "*arm_zero_extendhisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtah%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[209],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5651 */
  {
    "*arm_zero_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_175 },
#else
    { 0, output_175, 0 },
#endif
    { 0 },
    &operand_data[409],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5663 */
  {
    "*arm_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_176 },
#else
    { 0, output_176, 0 },
#endif
    { 0 },
    &operand_data[411],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5674 */
  {
    "*arm_zero_extendqisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtab%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[413],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5725 */
  {
    "*compareqi_eq0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tst%?\t%0, #255",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[414],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5821 */
  {
    "*arm_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_179 },
#else
    { 0, output_179, 0 },
#endif
    { 0 },
    &operand_data[407],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5834 */
  {
    "*arm_extendhisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_180 },
#else
    { 0, output_180, 0 },
#endif
    { 0 },
    &operand_data[407],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5845 */
  {
    "*arm_extendhisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sxtah%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[209],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5878 */
  {
    "*arm_extendqihi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[416],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5915 */
  {
    "*arm_extendqisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_183 },
#else
    { 0, output_183, 0 },
#endif
    { 0 },
    &operand_data[418],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5927 */
  {
    "*arm_extendqisi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_184 },
#else
    { 0, output_184, 0 },
#endif
    { 0 },
    &operand_data[418],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5939 */
  {
    "*arm_extendqisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sxtab%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[413],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5949 */
  {
    "arm_sxtb16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sxtb16%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_sxtb16 },
    &operand_data[11],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5949 */
  {
    "arm_uxtb16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtb16%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uxtb16 },
    &operand_data[11],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_qadd8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_qadd8 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_qsub8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_qsub8 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_shadd8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_shadd8 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_shsub8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_shsub8 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_uhadd8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uhadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uhadd8 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_uhsub8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uhsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uhsub8 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_uqadd8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uqadd8 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_uqsub8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uqsub8 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_qadd16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_qadd16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_qasx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qasx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_qasx },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_qsax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsax%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_qsax },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_qsub16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_qsub16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_shadd16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_shadd16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_shasx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shasx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_shasx },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_shsax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shsax%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_shsax },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_shsub16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_shsub16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_uhadd16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uhadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uhadd16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_uhasx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uhasx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uhasx },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_uhsax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uhsax%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uhsax },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_uhsub16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uhsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uhsub16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_uqadd16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uqadd16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_uqasx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqasx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uqasx },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_uqsax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsax%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uqsax },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_uqsub16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uqsub16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_smusd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smusd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smusd },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_smusdx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smusdx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smusdx },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_sxtab16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sxtab16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_sxtab16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_uxtab16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtab16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uxtab16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "arm_usad8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usad8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_usad8 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5968 */
  {
    "arm_usada8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usada8%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_usada8 },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5979 */
  {
    "arm_smlald",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlald%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlald },
    &operand_data[228],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5979 */
  {
    "arm_smlaldx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlaldx%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlaldx },
    &operand_data[228],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5979 */
  {
    "arm_smlsld",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlsld%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlsld },
    &operand_data[228],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5979 */
  {
    "arm_smlsldx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlsldx%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlsldx },
    &operand_data[228],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "arm_sadd8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_sadd8 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "arm_ssub8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ssub8 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "arm_uadd8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uadd8 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "arm_usub8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_usub8 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "arm_sadd16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_sadd16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "arm_sasx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sasx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_sasx },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "arm_ssax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssax%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ssax },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "arm_ssub16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ssub16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "arm_uadd16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uadd16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "arm_uasx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uasx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_uasx },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "arm_usax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usax%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_usax },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "arm_usub16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_usub16 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "arm_smlad_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlad%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlad_insn },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "arm_smlad_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlad%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlad_setq_insn },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "arm_smladx_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smladx%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smladx_insn },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "arm_smladx_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smladx%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smladx_setq_insn },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "arm_smlsd_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlsd%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlsd_insn },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "arm_smlsd_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlsd%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlsd_setq_insn },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "arm_smlsdx_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlsdx%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlsdx_insn },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "arm_smlsdx_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlsdx%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlsdx_setq_insn },
    &operand_data[164],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6031 */
  {
    "arm_smuad_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smuad%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smuad_insn },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6031 */
  {
    "arm_smuad_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smuad%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smuad_setq_insn },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6031 */
  {
    "arm_smuadx_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smuadx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smuadx_insn },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6031 */
  {
    "arm_smuadx_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smuadx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smuadx_setq_insn },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6058 */
  {
    "arm_ssat16_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssat16%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ssat16_insn },
    &operand_data[420],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6058 */
  {
    "arm_ssat16_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssat16%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ssat16_setq_insn },
    &operand_data[420],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6058 */
  {
    "arm_usat16_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usat16%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_usat16_insn },
    &operand_data[423],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6058 */
  {
    "arm_usat16_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usat16%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_usat16_setq_insn },
    &operand_data[423],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6085 */
  {
    "arm_sel",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sel%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_sel },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6239 */
  {
    "*arm_movdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_251 },
#else
    { 0, 0, output_251 },
#endif
    { 0 },
    &operand_data[426],
    2,
    2,
    0,
    5,
    3
  },
  /* ../../gcc/config/arm/arm.md:6437 */
  {
    "*arm_movt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_252 },
#else
    { 0, output_252, 0 },
#endif
    { 0 },
    &operand_data[428],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:6451 */
  {
    "*arm_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_253 },
#else
    { 0, output_253, 0 },
#endif
    { 0 },
    &operand_data[431],
    2,
    2,
    0,
    6,
    2
  },
  /* ../../gcc/config/arm/arm.md:6582 */
  {
    "pic_load_addr_unified",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pic_load_addr_unified },
    &operand_data[433],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:6605 */
  {
    "pic_load_addr_32bit",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pic_load_addr_32bit },
    &operand_data[436],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6621 */
  {
    "pic_load_addr_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pic_load_addr_thumb1 },
    &operand_data[438],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6630 */
  {
    "pic_add_dot_plus_four",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_257 },
#else
    { 0, 0, output_257 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pic_add_dot_plus_four },
    &operand_data[440],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:6646 */
  {
    "pic_add_dot_plus_eight",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_258 },
#else
    { 0, 0, output_258 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pic_add_dot_plus_eight },
    &operand_data[443],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:6662 */
  {
    "tls_load_dot_plus_eight",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_259 },
#else
    { 0, 0, output_259 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tls_load_dot_plus_eight },
    &operand_data[443],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:6725 */
  {
    "*movsi_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_260 },
#else
    { 0, output_260, 0 },
#endif
    { 0 },
    &operand_data[446],
    2,
    2,
    1,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:7106 */
  {
    "*movhi_insn_arch4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_261 },
#else
    { 0, output_261, 0 },
#endif
    { 0 },
    &operand_data[448],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:7133 */
  {
    "*movhi_bytes",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_262 },
#else
    { 0, output_262, 0 },
#endif
    { 0 },
    &operand_data[450],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:7250 */
  {
    "*arm_movqi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_263 },
#else
    { 0, output_263, 0 },
#endif
    { 0 },
    &operand_data[452],
    2,
    2,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/arm.md:7297 */
  {
    "*arm32_movhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_264 },
#else
    { 0, 0, output_264 },
#endif
    { 0 },
    &operand_data[454],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/arm.md:7297 */
  {
    "*arm32_movbf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_265 },
#else
    { 0, 0, output_265 },
#endif
    { 0 },
    &operand_data[456],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/arm.md:7396 */
  {
    "*arm_movsf_soft_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_266 },
#else
    { 0, 0, output_266 },
#endif
    { 0 },
    &operand_data[458],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/arm.md:7521 */
  {
    "*movdf_soft_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_267 },
#else
    { 0, 0, output_267 },
#endif
    { 0 },
    &operand_data[460],
    2,
    2,
    0,
    5,
    3
  },
  /* ../../gcc/config/arm/arm.md:7770 */
  {
    "*arm_cmpsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_268 },
#else
    { 0, output_268, 0 },
#endif
    { 0 },
    &operand_data[462],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:7789 */
  {
    "*cmpsi_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp\t%0, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[256],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:7802 */
  {
    "*cmpsi_shiftsi_swp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp%?\t%0, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[256],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:7815 */
  {
    "*arm_cmpsi_negshiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmn%?\t%0, %2%S1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[65],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:7837 */
  {
    "*deleted_compare",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "\t%@ deleted compare",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[464],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../gcc/config/arm/arm.md:7865 */
  {
    "arm_cond_branch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_273 },
#else
    { 0, 0, output_273 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cond_branch },
    &operand_data[465],
    3,
    3,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7918 */
  {
    "*arm_cond_branch_reversed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_274 },
#else
    { 0, 0, output_274 },
#endif
    { 0 },
    &operand_data[465],
    3,
    3,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:7985 */
  {
    "*mov_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[468],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:8002 */
  {
    "*negscc_borrow",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbc\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[471],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:8012 */
  {
    "*mov_negscc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[468],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:8031 */
  {
    "*mov_notscc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[473],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:8332 */
  {
    "*cmovsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_279 },
#else
    { 0, 0, output_279 },
#endif
    { 0 },
    &operand_data[476],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:8332 */
  {
    "*cmovdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_280 },
#else
    { 0, 0, output_280 },
#endif
    { 0 },
    &operand_data[481],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:8365 */
  {
    "*cmovhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_281 },
#else
    { 0, 0, output_281 },
#endif
    { 0 },
    &operand_data[486],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:8396 */
  {
    "*movsicc_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_282 },
#else
    { 0, output_282, 0 },
#endif
    { 0 },
    &operand_data[491],
    5,
    5,
    0,
    8,
    2
  },
  /* ../../gcc/config/arm/arm.md:8461 */
  {
    "*movsfcc_soft_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_283 },
#else
    { 0, output_283, 0 },
#endif
    { 0 },
    &operand_data[496],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:8485 */
  {
    "*arm_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_284 },
#else
    { 0, 0, output_284 },
#endif
    { 0 },
    &operand_data[442],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:8566 */
  {
    "restore_pic_register_after_call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_285 },
#else
    { 0, output_285, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_restore_pic_register_after_call },
    &operand_data[501],
    2,
    2,
    1,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:8606 */
  {
    "*call_reg_armv5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx%?\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[503],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:8616 */
  {
    "*call_reg_arm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_287 },
#else
    { 0, 0, output_287 },
#endif
    { 0 },
    &operand_data[503],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:8717 */
  {
    "*call_value_reg_armv5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx%?\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[505],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:8728 */
  {
    "*call_value_reg_arm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_289 },
#else
    { 0, 0, output_289 },
#endif
    { 0 },
    &operand_data[505],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:8745 */
  {
    "*call_symbol",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_290 },
#else
    { 0, 0, output_290 },
#endif
    { 0 },
    &operand_data[509],
    3,
    3,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:8768 */
  {
    "*call_value_symbol",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_291 },
#else
    { 0, 0, output_291 },
#endif
    { 0 },
    &operand_data[511],
    4,
    4,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:8858 */
  {
    "*sibcall_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_292 },
#else
    { 0, 0, output_292 },
#endif
    { 0 },
    &operand_data[515],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:8878 */
  {
    "*sibcall_value_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_293 },
#else
    { 0, 0, output_293 },
#endif
    { 0 },
    &operand_data[514],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:8917 */
  {
    "*arm_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_294 },
#else
    { 0, 0, output_294 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:8934 */
  {
    "*cond_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_295 },
#else
    { 0, 0, output_295 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:8934 */
  {
    "*cond_simple_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_296 },
#else
    { 0, 0, output_296 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:8956 */
  {
    "*cond_return_inverted",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_297 },
#else
    { 0, 0, output_297 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:8956 */
  {
    "*cond_simple_return_inverted",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_298 },
#else
    { 0, 0, output_298 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:8978 */
  {
    "*arm_simple_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_299 },
#else
    { 0, 0, output_299 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:9012 */
  {
    "*check_arch2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "teq\t%|r0, %|r0\n\tteq\t%|pc, %|pc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[518],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/arm.md:9145 */
  {
    "blockage",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_blockage },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/arm.md:9156 */
  {
    "probe_stack",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "str%?\tr0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_probe_stack },
    &operand_data[519],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9165 */
  {
    "probe_stack_range",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_303 },
#else
    { 0, 0, output_303 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_probe_stack_range },
    &operand_data[520],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:9195 */
  {
    "*stack_protect_combined_set_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[523],
    2,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9243 */
  {
    "*stack_protect_set_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_305 },
#else
    { 0, output_305, 0 },
#endif
    { 0 },
    &operand_data[527],
    2,
    2,
    1,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:9279 */
  {
    "*stack_protect_combined_test_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[529],
    3,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9348 */
  {
    "arm_stack_protect_test_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr\t%0, [%2]\n\tldr\t%2, %1\n\teors\t%0, %2, %0\n\tmov\t%2, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_stack_protect_test_insn },
    &operand_data[534],
    3,
    3,
    1,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9423 */
  {
    "*arm_casesi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_308 },
#else
    { 0, 0, output_308 },
#endif
    { 0 },
    &operand_data[537],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:9462 */
  {
    "*arm_indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%?\t%|pc, %0\t%@ indirect register jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[12],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9471 */
  {
    "*load_indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%|pc, %0\t%@ indirect memory jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[541],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9485 */
  {
    "nop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "nop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nop },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/arm.md:9496 */
  {
    "trap",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_312 },
#else
    { 0, 0, output_312 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_trap },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:9516 */
  {
    "*add_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[542],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9516 */
  {
    "*rsb_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[546],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9516 */
  {
    "*orr_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[546],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9516 */
  {
    "*eor_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "eor%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[546],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9516 */
  {
    "*and_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[546],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9529 */
  {
    "*add_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[550],
    5,
    5,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:9529 */
  {
    "*rsb_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[555],
    5,
    5,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:9529 */
  {
    "*orr_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[555],
    5,
    5,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:9529 */
  {
    "*eor_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "eor%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[555],
    5,
    5,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:9529 */
  {
    "*and_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[555],
    5,
    5,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:9561 */
  {
    "*arith_shiftsi_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%i1s%?\t%0, %2, %4%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[560],
    6,
    6,
    5,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9580 */
  {
    "*arith_shiftsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%i1s%?\t%0, %2, %4%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[566],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9597 */
  {
    "*sub_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[64],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9611 */
  {
    "*sub_shiftsi_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[64],
    5,
    5,
    4,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9629 */
  {
    "*sub_shiftsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[572],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9646 */
  {
    "*and_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[577],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9675 */
  {
    "*ior_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_329 },
#else
    { 0, output_329, 0 },
#endif
    { 0 },
    &operand_data[581],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:9782 */
  {
    "*compare_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[585],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9902 */
  {
    "*cond_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_331 },
#else
    { 0, 0, output_331 },
#endif
    { 0 },
    &operand_data[589],
    6,
    6,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/arm.md:9938 */
  {
    "*cond_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_332 },
#else
    { 0, 0, output_332 },
#endif
    { 0 },
    &operand_data[595],
    6,
    6,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:9965 */
  {
    "*cond_sub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_333 },
#else
    { 0, 0, output_333 },
#endif
    { 0 },
    &operand_data[595],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:9984 */
  {
    "*cmp_ite0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_334 },
#else
    { 0, 0, output_334 },
#endif
    { 0 },
    &operand_data[601],
    7,
    7,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/arm.md:10067 */
  {
    "*cmp_ite1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_335 },
#else
    { 0, 0, output_335 },
#endif
    { 0 },
    &operand_data[601],
    7,
    7,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/arm.md:10151 */
  {
    "*cmp_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_336 },
#else
    { 0, 0, output_336 },
#endif
    { 0 },
    &operand_data[608],
    7,
    7,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/arm.md:10236 */
  {
    "*cmp_ior",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_337 },
#else
    { 0, 0, output_337 },
#endif
    { 0 },
    &operand_data[608],
    7,
    7,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/arm.md:10321 */
  {
    "*ior_scc_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[615],
    7,
    7,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:10354 */
  {
    "*ior_scc_scc_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[622],
    8,
    8,
    6,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:10383 */
  {
    "*and_scc_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[615],
    7,
    7,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:10418 */
  {
    "*and_scc_scc_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[622],
    8,
    8,
    6,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:10451 */
  {
    "*and_scc_scc_nodom",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[630],
    7,
    7,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:10522 */
  {
    "*negscc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[637],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10593 */
  {
    "movcond_addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movcond_addsi },
    &operand_data[641],
    6,
    6,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:10634 */
  {
    "movcond",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_345 },
#else
    { 0, 0, output_345 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movcond },
    &operand_data[647],
    6,
    6,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/arm.md:10700 */
  {
    "*ifcompare_plus_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[653],
    7,
    7,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:10717 */
  {
    "*if_plus_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_347 },
#else
    { 0, output_347, 0 },
#endif
    { 0 },
    &operand_data[660],
    6,
    6,
    0,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:10743 */
  {
    "*ifcompare_move_plus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[653],
    7,
    7,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:10760 */
  {
    "*if_move_plus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_349 },
#else
    { 0, output_349, 0 },
#endif
    { 0 },
    &operand_data[660],
    6,
    6,
    0,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:10786 */
  {
    "*ifcompare_arith_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[666],
    10,
    10,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10805 */
  {
    "*if_arith_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%I6%d5\t%0, %1, %2\n\t%I7%D5\t%0, %3, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[676],
    9,
    9,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:10822 */
  {
    "*ifcompare_arith_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_352 },
#else
    { 0, 0, output_352 },
#endif
    { 0 },
    &operand_data[685],
    8,
    8,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:10864 */
  {
    "*if_arith_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_353 },
#else
    { 0, output_353, 0 },
#endif
    { 0 },
    &operand_data[693],
    7,
    7,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:10887 */
  {
    "*ifcompare_move_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_354 },
#else
    { 0, 0, output_354 },
#endif
    { 0 },
    &operand_data[700],
    8,
    8,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/arm.md:10930 */
  {
    "*if_move_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_355 },
#else
    { 0, output_355, 0 },
#endif
    { 0 },
    &operand_data[693],
    7,
    7,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:10954 */
  {
    "*ifcompare_move_not",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[708],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:10971 */
  {
    "*if_move_not",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_357 },
#else
    { 0, output_357, 0 },
#endif
    { 0 },
    &operand_data[714],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:10989 */
  {
    "*ifcompare_not_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[708],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:11006 */
  {
    "*if_not_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_359 },
#else
    { 0, output_359, 0 },
#endif
    { 0 },
    &operand_data[714],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:11023 */
  {
    "*ifcompare_shift_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[719],
    8,
    8,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:11041 */
  {
    "*if_shift_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_361 },
#else
    { 0, output_361, 0 },
#endif
    { 0 },
    &operand_data[727],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:11066 */
  {
    "*ifcompare_move_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[719],
    8,
    8,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:11084 */
  {
    "*if_move_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_363 },
#else
    { 0, output_363, 0 },
#endif
    { 0 },
    &operand_data[727],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:11109 */
  {
    "*ifcompare_shift_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[734],
    10,
    10,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11129 */
  {
    "*if_shift_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%d5\t%0, %1%S6\n\tmov%D5\t%0, %3%S7",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[744],
    9,
    9,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11152 */
  {
    "*ifcompare_not_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[753],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11170 */
  {
    "*if_not_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%d5\t%0, %1\n\t%I6%D5\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[761],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11186 */
  {
    "*ifcompare_arith_not",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[753],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11204 */
  {
    "*if_arith_not",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%D5\t%0, %1\n\t%I6%d5\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[761],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11220 */
  {
    "*ifcompare_neg_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[708],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:11236 */
  {
    "*if_neg_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[768],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:11256 */
  {
    "*ifcompare_move_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[708],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:11272 */
  {
    "*if_move_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[768],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:11302 */
  {
    "*arith_adjacentmem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_374 },
#else
    { 0, 0, output_374 },
#endif
    { 0 },
    &operand_data[773],
    4,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:11650 */
  {
    "*cond_move_not",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_375 },
#else
    { 0, output_375, 0 },
#endif
    { 0 },
    &operand_data[778],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:11669 */
  {
    "*sign_extract_onebit",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_376 },
#else
    { 0, 0, output_376 },
#endif
    { 0 },
    &operand_data[242],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:11686 */
  {
    "*not_signextract_onebit",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_377 },
#else
    { 0, 0, output_377 },
#endif
    { 0 },
    &operand_data[242],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:11711 */
  {
    "*push_multi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_378 },
#else
    { 0, 0, output_378 },
#endif
    { 0 },
    &operand_data[783],
    3,
    3,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:11755 */
  {
    "stack_tie",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_tie },
    &operand_data[786],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11768 */
  {
    "*load_multiple_with_writeback",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_380 },
#else
    { 0, 0, output_380 },
#endif
    { 0 },
    &operand_data[788],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:11800 */
  {
    "*pop_multiple_with_writeback_and_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_381 },
#else
    { 0, 0, output_381 },
#endif
    { 0 },
    &operand_data[792],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:11826 */
  {
    "*pop_multiple_with_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_382 },
#else
    { 0, 0, output_382 },
#endif
    { 0 },
    &operand_data[796],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:11850 */
  {
    "*ldr_with_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%|pc, [%0], #4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[789],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:11860 */
  {
    "*vfp_pop_multiple_with_writeback",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_384 },
#else
    { 0, 0, output_384 },
#endif
    { 0 },
    &operand_data[799],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:11896 */
  {
    "align_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_385 },
#else
    { 0, 0, output_385 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_align_4 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:11906 */
  {
    "align_8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_386 },
#else
    { 0, 0, output_386 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_align_8 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:11916 */
  {
    "consttable_end",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_387 },
#else
    { 0, 0, output_387 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_consttable_end },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:11926 */
  {
    "consttable_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_388 },
#else
    { 0, 0, output_388 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_consttable_1 },
    &operand_data[442],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:11939 */
  {
    "consttable_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_389 },
#else
    { 0, 0, output_389 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_consttable_2 },
    &operand_data[442],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:11962 */
  {
    "consttable_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_390 },
#else
    { 0, 0, output_390 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_consttable_4 },
    &operand_data[442],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:11990 */
  {
    "consttable_8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_391 },
#else
    { 0, 0, output_391 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_consttable_8 },
    &operand_data[442],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:12008 */
  {
    "consttable_16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_392 },
#else
    { 0, 0, output_392 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_consttable_16 },
    &operand_data[442],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:12028 */
  {
    "clzsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clz%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzsi2 },
    &operand_data[11],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12036 */
  {
    "rbitsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rbit%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rbitsi2 },
    &operand_data[11],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12048 */
  {
    "ctzsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ctzsi2 },
    &operand_data[11],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12063 */
  {
    "prefetch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pld\t%a0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_prefetch },
    &operand_data[803],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12084 */
  {
    "force_register_use",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%@ %0 needed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_force_register_use },
    &operand_data[806],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/arm.md:12109 */
  {
    "arm_eh_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_eh_return },
    &operand_data[807],
    1,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12127 */
  {
    "load_tp_hard",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mrc%?\tp15, 0, %0, c13, c0, 3\t@ load_tp_hard",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_load_tp_hard },
    &operand_data[29],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12137 */
  {
    "load_tp_soft_fdpic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t__aeabi_read_tp\t@ load_tp_soft",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_load_tp_soft_fdpic },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/arm.md:12150 */
  {
    "load_tp_soft",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t__aeabi_read_tp\t@ load_tp_soft",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_load_tp_soft },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/arm.md:12162 */
  {
    "tlscall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_402 },
#else
    { 0, 0, output_402 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tlscall },
    &operand_data[809],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12195 */
  {
    "*arm_movtas_ze",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_403 },
#else
    { 0, output_403, 0 },
#endif
    { 0 },
    &operand_data[811],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:12210 */
  {
    "*arm_rev",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_404 },
#else
    { 0, output_404, 0 },
#endif
    { 0 },
    &operand_data[813],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:12381 */
  {
    "*arm_revsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_405 },
#else
    { 0, output_405, 0 },
#endif
    { 0 },
    &operand_data[815],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:12394 */
  {
    "*arm_rev16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_406 },
#else
    { 0, output_406, 0 },
#endif
    { 0 },
    &operand_data[817],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:12411 */
  {
    "arm_rev16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rev16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_rev16si2 },
    &operand_data[819],
    4,
    4,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:12428 */
  {
    "arm_rev16si2_alt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rev16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_rev16si2_alt },
    &operand_data[819],
    4,
    4,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:12454 */
  {
    "*thumb2_ldrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %3, [%1, %2]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[823],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12470 */
  {
    "*thumb2_ldrd_base",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %2, [%1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[828],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12483 */
  {
    "*thumb2_ldrd_base_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %2, [%1, #-4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[828],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12496 */
  {
    "*thumb2_strd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd%?\t%2, %4, [%0, %1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[831],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12512 */
  {
    "*thumb2_strd_base",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd%?\t%1, %2, [%0]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[836],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12525 */
  {
    "*thumb2_strd_base_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd%?\t%1, %2, [%0, #-4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[836],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12539 */
  {
    "arm_crc32b",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32b\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_crc32b },
    &operand_data[839],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12539 */
  {
    "arm_crc32h",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32h\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_crc32h },
    &operand_data[206],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12539 */
  {
    "arm_crc32w",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32w\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_crc32w },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12539 */
  {
    "arm_crc32cb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32cb\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_crc32cb },
    &operand_data[839],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12539 */
  {
    "arm_crc32ch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32ch\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_crc32ch },
    &operand_data[206],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12539 */
  {
    "arm_crc32cw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32cw\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_crc32cw },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/ldrdstrd.md:159 */
  {
    "*arm_ldrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_421 },
#else
    { 0, 0, output_421 },
#endif
    { 0 },
    &operand_data[842],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/ldrdstrd.md:179 */
  {
    "*arm_strd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_422 },
#else
    { 0, 0, output_422 },
#endif
    { 0 },
    &operand_data[846],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/ldmstm.md:24 */
  {
    "*ldm4_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[850],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:42 */
  {
    "*thumb_ldm4_ia",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[856],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:59 */
  {
    "*ldm4_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[862],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:79 */
  {
    "*thumb_ldm4_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[868],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:98 */
  {
    "*stm4_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[874],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:113 */
  {
    "*stm4_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[880],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:130 */
  {
    "*thumb_stm4_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[886],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:146 */
  {
    "*ldm4_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[850],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:165 */
  {
    "*ldm4_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[862],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:186 */
  {
    "*stm4_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[874],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:201 */
  {
    "*stm4_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[880],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:218 */
  {
    "*ldm4_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[850],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:236 */
  {
    "*ldm4_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[862],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:256 */
  {
    "*stm4_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[874],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:271 */
  {
    "*stm4_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[880],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:288 */
  {
    "*ldm4_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[850],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:307 */
  {
    "*ldm4_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[862],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:328 */
  {
    "*stm4_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[874],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:343 */
  {
    "*stm4_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[880],
    6,
    6,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:467 */
  {
    "*ldm3_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[892],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:482 */
  {
    "*thumb_ldm3_ia",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[897],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:496 */
  {
    "*ldm3_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[902],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:513 */
  {
    "*thumb_ldm3_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[907],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:529 */
  {
    "*stm3_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[912],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:542 */
  {
    "*stm3_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[917],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:557 */
  {
    "*thumb_stm3_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[922],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:571 */
  {
    "*ldm3_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[892],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:587 */
  {
    "*ldm3_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[902],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:605 */
  {
    "*stm3_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[912],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:618 */
  {
    "*stm3_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[917],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:633 */
  {
    "*ldm3_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[892],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:648 */
  {
    "*ldm3_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[902],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:665 */
  {
    "*stm3_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[912],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:678 */
  {
    "*stm3_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[917],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:693 */
  {
    "*ldm3_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[892],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:709 */
  {
    "*ldm3_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[902],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:727 */
  {
    "*stm3_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[912],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:740 */
  {
    "*stm3_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[917],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:848 */
  {
    "*ldm2_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[927],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:860 */
  {
    "*thumb_ldm2_ia",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[931],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:871 */
  {
    "*ldm2_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[935],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:885 */
  {
    "*thumb_ldm2_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[939],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:898 */
  {
    "*stm2_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[943],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:909 */
  {
    "*stm2_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[947],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:922 */
  {
    "*thumb_stm2_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[951],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:934 */
  {
    "*ldm2_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[927],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:947 */
  {
    "*ldm2_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[935],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:962 */
  {
    "*stm2_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[943],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:973 */
  {
    "*stm2_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[947],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:986 */
  {
    "*ldm2_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[927],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:998 */
  {
    "*ldm2_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[935],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1012 */
  {
    "*stm2_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[943],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1023 */
  {
    "*stm2_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[947],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1036 */
  {
    "*ldm2_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[927],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1049 */
  {
    "*ldm2_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[935],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1064 */
  {
    "*stm2_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[943],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1075 */
  {
    "*stm2_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[947],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12561 */
  {
    "*load_multiple",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_480 },
#else
    { 0, 0, output_480 },
#endif
    { 0 },
    &operand_data[955],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12655 */
  {
    "arm_cdp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_481 },
#else
    { 0, 0, output_481 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cdp },
    &operand_data[958],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12655 */
  {
    "arm_cdp2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_482 },
#else
    { 0, 0, output_482 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_cdp2 },
    &operand_data[958],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12675 */
  {
    "*ldc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_483 },
#else
    { 0, 0, output_483 },
#endif
    { 0 },
    &operand_data[962],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12675 */
  {
    "*ldc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_484 },
#else
    { 0, 0, output_484 },
#endif
    { 0 },
    &operand_data[962],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12675 */
  {
    "*ldc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_485 },
#else
    { 0, 0, output_485 },
#endif
    { 0 },
    &operand_data[962],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12675 */
  {
    "*ldc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_486 },
#else
    { 0, 0, output_486 },
#endif
    { 0 },
    &operand_data[962],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12688 */
  {
    "*stc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_487 },
#else
    { 0, 0, output_487 },
#endif
    { 0 },
    &operand_data[965],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12688 */
  {
    "*stc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_488 },
#else
    { 0, 0, output_488 },
#endif
    { 0 },
    &operand_data[965],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12688 */
  {
    "*stc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_489 },
#else
    { 0, 0, output_489 },
#endif
    { 0 },
    &operand_data[965],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12688 */
  {
    "*stc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_490 },
#else
    { 0, 0, output_490 },
#endif
    { 0 },
    &operand_data[965],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12713 */
  {
    "arm_mcr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_491 },
#else
    { 0, 0, output_491 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_mcr },
    &operand_data[968],
    6,
    6,
    1,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12713 */
  {
    "arm_mcr2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_492 },
#else
    { 0, 0, output_492 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_mcr2 },
    &operand_data[968],
    6,
    6,
    1,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12733 */
  {
    "arm_mrc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_493 },
#else
    { 0, 0, output_493 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_mrc },
    &operand_data[974],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12733 */
  {
    "arm_mrc2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_494 },
#else
    { 0, 0, output_494 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_mrc2 },
    &operand_data[974],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12752 */
  {
    "arm_mcrr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_495 },
#else
    { 0, 0, output_495 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_mcrr },
    &operand_data[978],
    4,
    4,
    1,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12752 */
  {
    "arm_mcrr2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_496 },
#else
    { 0, 0, output_496 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_mcrr2 },
    &operand_data[978],
    4,
    4,
    1,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12768 */
  {
    "arm_mrrc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_497 },
#else
    { 0, 0, output_497 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_mrrc },
    &operand_data[982],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12768 */
  {
    "arm_mrrc2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_498 },
#else
    { 0, 0, output_498 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_mrrc2 },
    &operand_data[982],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:12802 */
  {
    "*speculation_barrier_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "isb\n\tdsb\tsy",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/vec-common.md:360 */
  {
    "mve_vshlq_sv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_500 },
#else
    { 0, 0, output_500 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_sv8qi },
    &operand_data[986],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/vec-common.md:360 */
  {
    "mve_vshlq_uv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_501 },
#else
    { 0, 0, output_501 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_uv8qi },
    &operand_data[986],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/vec-common.md:360 */
  {
    "mve_vshlq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_502 },
#else
    { 0, 0, output_502 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_sv16qi },
    &operand_data[989],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/vec-common.md:360 */
  {
    "mve_vshlq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_503 },
#else
    { 0, 0, output_503 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_uv16qi },
    &operand_data[989],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/vec-common.md:360 */
  {
    "mve_vshlq_sv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_504 },
#else
    { 0, 0, output_504 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_sv4hi },
    &operand_data[992],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/vec-common.md:360 */
  {
    "mve_vshlq_uv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_505 },
#else
    { 0, 0, output_505 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_uv4hi },
    &operand_data[992],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/vec-common.md:360 */
  {
    "mve_vshlq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_506 },
#else
    { 0, 0, output_506 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_sv8hi },
    &operand_data[995],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/vec-common.md:360 */
  {
    "mve_vshlq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_507 },
#else
    { 0, 0, output_507 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_uv8hi },
    &operand_data[995],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/vec-common.md:360 */
  {
    "mve_vshlq_sv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_508 },
#else
    { 0, 0, output_508 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_sv2si },
    &operand_data[998],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/vec-common.md:360 */
  {
    "mve_vshlq_uv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_509 },
#else
    { 0, 0, output_509 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_uv2si },
    &operand_data[998],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/vec-common.md:360 */
  {
    "mve_vshlq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_510 },
#else
    { 0, 0, output_510 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_sv4si },
    &operand_data[1001],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/vec-common.md:360 */
  {
    "mve_vshlq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_511 },
#else
    { 0, 0, output_511 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_uv4si },
    &operand_data[1001],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:30 */
  {
    "tbcstv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcstb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tbcstv8qi },
    &operand_data[1004],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:39 */
  {
    "tbcstv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcsth%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tbcstv4hi },
    &operand_data[1006],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:48 */
  {
    "tbcstv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcstw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tbcstv2si },
    &operand_data[1008],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:57 */
  {
    "iwmmxt_iordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_iordi3 },
    &operand_data[1010],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:68 */
  {
    "iwmmxt_xordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_xordi3 },
    &operand_data[1010],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:79 */
  {
    "iwmmxt_anddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_anddi3 },
    &operand_data[1010],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:90 */
  {
    "iwmmxt_nanddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wandn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_nanddi3 },
    &operand_data[1013],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:100 */
  {
    "*iwmmxt_arm_movdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_519 },
#else
    { 0, 0, output_519 },
#endif
    { 0 },
    &operand_data[1016],
    2,
    2,
    0,
    15,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:155 */
  {
    "*iwmmxt_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_520 },
#else
    { 0, 0, output_520 },
#endif
    { 0 },
    &operand_data[1018],
    2,
    2,
    0,
    15,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:201 */
  {
    "*cond_iwmmxt_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_521 },
#else
    { 0, 0, output_521 },
#endif
    { 0 },
    &operand_data[1020],
    4,
    4,
    0,
    6,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:226 */
  {
    "movv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_522 },
#else
    { 0, 0, output_522 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2si_internal },
    &operand_data[1024],
    2,
    2,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:226 */
  {
    "movv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_523 },
#else
    { 0, 0, output_523 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4hi_internal },
    &operand_data[1026],
    2,
    2,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:226 */
  {
    "movv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_524 },
#else
    { 0, 0, output_524 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8qi_internal },
    &operand_data[1028],
    2,
    2,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:304 */
  {
    "*andv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:304 */
  {
    "*andv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:304 */
  {
    "*andv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:314 */
  {
    "*iorv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:314 */
  {
    "*iorv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:314 */
  {
    "*iorv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:324 */
  {
    "*xorv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:324 */
  {
    "*xorv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:324 */
  {
    "*xorv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:337 */
  {
    "*addv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:337 */
  {
    "*addv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:337 */
  {
    "*addv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:347 */
  {
    "ssaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddv8qi3 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:357 */
  {
    "ssaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddv4hi3 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:367 */
  {
    "ssaddv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddv2si3 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:377 */
  {
    "usaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usaddv8qi3 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:387 */
  {
    "usaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usaddv4hi3 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:397 */
  {
    "usaddv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usaddv2si3 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:407 */
  {
    "*subv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:407 */
  {
    "*subv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:407 */
  {
    "*subv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:417 */
  {
    "sssubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubbss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubv8qi3 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:427 */
  {
    "sssubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubv4hi3 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:437 */
  {
    "sssubv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubv2si3 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:447 */
  {
    "ussubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubbus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubv8qi3 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:457 */
  {
    "ussubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubv4hi3 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:467 */
  {
    "ussubv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubv2si3 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:477 */
  {
    "*mulv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulul%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:487 */
  {
    "smulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulsm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv4hi3_highpart },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:500 */
  {
    "umulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulum%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv4hi3_highpart },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:513 */
  {
    "iwmmxt_wmacs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmacs },
    &operand_data[1039],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:524 */
  {
    "iwmmxt_wmacsz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacsz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmacsz },
    &operand_data[1043],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:534 */
  {
    "iwmmxt_wmacu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacu%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmacu },
    &operand_data[1039],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:545 */
  {
    "iwmmxt_wmacuz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacuz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmacuz },
    &operand_data[1043],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:557 */
  {
    "iwmmxt_clrdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_clrdi },
    &operand_data[1010],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:568 */
  {
    "iwmmxt_clrv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_clrv8qi },
    &operand_data[1046],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:580 */
  {
    "iwmmxt_clrv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_clrv4hi },
    &operand_data[1047],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:590 */
  {
    "iwmmxt_clrv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_clrv2si },
    &operand_data[1008],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:601 */
  {
    "iwmmxt_uavgrndv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2br%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_uavgrndv8qi3 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:623 */
  {
    "iwmmxt_uavgrndv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2hr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_uavgrndv4hi3 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:641 */
  {
    "iwmmxt_uavgv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2b%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_uavgv8qi3 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:654 */
  {
    "iwmmxt_uavgv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2h%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_uavgv4hi3 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:669 */
  {
    "iwmmxt_tinsrb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_567 },
#else
    { 0, 0, output_567 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tinsrb },
    &operand_data[1048],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:686 */
  {
    "iwmmxt_tinsrh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_568 },
#else
    { 0, 0, output_568 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tinsrh },
    &operand_data[1052],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:703 */
  {
    "iwmmxt_tinsrw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_569 },
#else
    { 0, 0, output_569 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tinsrw },
    &operand_data[1056],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:720 */
  {
    "iwmmxt_textrmub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrmub },
    &operand_data[1060],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:731 */
  {
    "iwmmxt_textrmsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrmsb },
    &operand_data[1060],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:742 */
  {
    "iwmmxt_textrmuh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrmuh },
    &operand_data[1063],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:753 */
  {
    "iwmmxt_textrmsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrmsh },
    &operand_data[1063],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:766 */
  {
    "iwmmxt_textrmw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrmw },
    &operand_data[1066],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:776 */
  {
    "iwmmxt_wshufh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wshufh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wshufh },
    &operand_data[1069],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:797 */
  {
    "eqv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eqv8qi3 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:808 */
  {
    "eqv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eqv4hi3 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:819 */
  {
    "eqv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eqv2si3 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:831 */
  {
    "gtuv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_gtuv8qi3 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:842 */
  {
    "gtuv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_gtuv4hi3 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:853 */
  {
    "gtuv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_gtuv2si3 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:864 */
  {
    "gtv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_gtv8qi3 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:875 */
  {
    "gtv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_gtv4hi3 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:886 */
  {
    "gtv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_gtv2si3 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:899 */
  {
    "*smaxv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:899 */
  {
    "*smaxv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:899 */
  {
    "*smaxv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:909 */
  {
    "*umaxv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:909 */
  {
    "*umaxv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:909 */
  {
    "*umaxv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:919 */
  {
    "*sminv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:919 */
  {
    "*sminv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:919 */
  {
    "*sminv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:929 */
  {
    "*uminv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:929 */
  {
    "*uminv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:929 */
  {
    "*uminv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:941 */
  {
    "iwmmxt_wpackhss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wpackhss },
    &operand_data[1072],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:952 */
  {
    "iwmmxt_wpackwss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wpackwss },
    &operand_data[1075],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:963 */
  {
    "iwmmxt_wpackdss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackdss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wpackdss },
    &operand_data[1078],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:974 */
  {
    "iwmmxt_wpackhus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wpackhus },
    &operand_data[1072],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:985 */
  {
    "iwmmxt_wpackwus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wpackwus },
    &operand_data[1075],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:996 */
  {
    "iwmmxt_wpackdus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackdus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wpackdus },
    &operand_data[1078],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1007 */
  {
    "iwmmxt_wunpckihb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckihb },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1035 */
  {
    "iwmmxt_wunpckihh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckihh },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1055 */
  {
    "iwmmxt_wunpckihw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckihw },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1071 */
  {
    "iwmmxt_wunpckilb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckilb },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1099 */
  {
    "iwmmxt_wunpckilh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckilh },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1119 */
  {
    "iwmmxt_wunpckilw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckilw },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1135 */
  {
    "iwmmxt_wunpckehub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehub%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckehub },
    &operand_data[1081],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1147 */
  {
    "iwmmxt_wunpckehuh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehuh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckehuh },
    &operand_data[1083],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1158 */
  {
    "iwmmxt_wunpckehuw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehuw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckehuw },
    &operand_data[1085],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1169 */
  {
    "iwmmxt_wunpckehsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckehsb },
    &operand_data[1081],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1181 */
  {
    "iwmmxt_wunpckehsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckehsh },
    &operand_data[1083],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1192 */
  {
    "iwmmxt_wunpckehsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckehsw },
    &operand_data[1085],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1203 */
  {
    "iwmmxt_wunpckelub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelub%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckelub },
    &operand_data[1081],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1215 */
  {
    "iwmmxt_wunpckeluh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckeluh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckeluh },
    &operand_data[1083],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1226 */
  {
    "iwmmxt_wunpckeluw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckeluw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckeluw },
    &operand_data[1085],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1237 */
  {
    "iwmmxt_wunpckelsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckelsb },
    &operand_data[1081],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1249 */
  {
    "iwmmxt_wunpckelsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckelsh },
    &operand_data[1083],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1260 */
  {
    "iwmmxt_wunpckelsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wunpckelsw },
    &operand_data[1085],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1273 */
  {
    "rorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_621 },
#else
    { 0, 0, output_621 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rorv4hi3 },
    &operand_data[1087],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1273 */
  {
    "rorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_622 },
#else
    { 0, 0, output_622 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rorv2si3 },
    &operand_data[1090],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1273 */
  {
    "rordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_623 },
#else
    { 0, 0, output_623 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rordi3 },
    &operand_data[1093],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1294 */
  {
    "ashrv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_624 },
#else
    { 0, 0, output_624 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv4hi3_iwmmxt },
    &operand_data[1087],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1294 */
  {
    "ashrv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_625 },
#else
    { 0, 0, output_625 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv2si3_iwmmxt },
    &operand_data[1090],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1294 */
  {
    "ashrdi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_626 },
#else
    { 0, 0, output_626 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrdi3_iwmmxt },
    &operand_data[1093],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1315 */
  {
    "lshrv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_627 },
#else
    { 0, 0, output_627 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv4hi3_iwmmxt },
    &operand_data[1087],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1315 */
  {
    "lshrv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_628 },
#else
    { 0, 0, output_628 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv2si3_iwmmxt },
    &operand_data[1090],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1315 */
  {
    "lshrdi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_629 },
#else
    { 0, 0, output_629 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrdi3_iwmmxt },
    &operand_data[1093],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1336 */
  {
    "ashlv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_630 },
#else
    { 0, 0, output_630 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4hi3_iwmmxt },
    &operand_data[1087],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1336 */
  {
    "ashlv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_631 },
#else
    { 0, 0, output_631 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2si3_iwmmxt },
    &operand_data[1090],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1336 */
  {
    "ashldi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_632 },
#else
    { 0, 0, output_632 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashldi3_iwmmxt },
    &operand_data[1093],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1357 */
  {
    "rorv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_633 },
#else
    { 0, 0, output_633 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rorv4hi3_di },
    &operand_data[1096],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1357 */
  {
    "rorv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_634 },
#else
    { 0, 0, output_634 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rorv2si3_di },
    &operand_data[1099],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1357 */
  {
    "rordi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_635 },
#else
    { 0, 0, output_635 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rordi3_di },
    &operand_data[1102],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1378 */
  {
    "ashrv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_636 },
#else
    { 0, 0, output_636 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv4hi3_di },
    &operand_data[1096],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1378 */
  {
    "ashrv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_637 },
#else
    { 0, 0, output_637 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv2si3_di },
    &operand_data[1099],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1378 */
  {
    "ashrdi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_638 },
#else
    { 0, 0, output_638 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrdi3_di },
    &operand_data[1102],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1399 */
  {
    "lshrv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_639 },
#else
    { 0, 0, output_639 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv4hi3_di },
    &operand_data[1105],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1399 */
  {
    "lshrv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_640 },
#else
    { 0, 0, output_640 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv2si3_di },
    &operand_data[1108],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1399 */
  {
    "lshrdi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_641 },
#else
    { 0, 0, output_641 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrdi3_di },
    &operand_data[1111],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1420 */
  {
    "ashlv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_642 },
#else
    { 0, 0, output_642 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4hi3_di },
    &operand_data[1096],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1420 */
  {
    "ashlv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_643 },
#else
    { 0, 0, output_643 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2si3_di },
    &operand_data[1099],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1420 */
  {
    "ashldi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_644 },
#else
    { 0, 0, output_644 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashldi3_di },
    &operand_data[1102],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1441 */
  {
    "iwmmxt_wmadds",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmadds%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmadds },
    &operand_data[1114],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1460 */
  {
    "iwmmxt_wmaddu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddu%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmaddu },
    &operand_data[1114],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1479 */
  {
    "iwmmxt_tmia",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmia%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmia },
    &operand_data[1117],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1492 */
  {
    "iwmmxt_tmiaph",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiaph%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmiaph },
    &operand_data[1117],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1510 */
  {
    "iwmmxt_tmiabb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmiabb },
    &operand_data[1117],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1523 */
  {
    "iwmmxt_tmiatb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmiatb },
    &operand_data[1117],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1540 */
  {
    "iwmmxt_tmiabt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmiabt },
    &operand_data[1117],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1557 */
  {
    "iwmmxt_tmiatt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmiatt },
    &operand_data[1117],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1576 */
  {
    "iwmmxt_tmovmskb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmovmskb },
    &operand_data[1060],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1585 */
  {
    "iwmmxt_tmovmskh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmovmskh },
    &operand_data[1063],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1594 */
  {
    "iwmmxt_tmovmskw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tmovmskw },
    &operand_data[1066],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1603 */
  {
    "iwmmxt_waccb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waccb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_waccb },
    &operand_data[1121],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1612 */
  {
    "iwmmxt_wacch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wacch%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wacch },
    &operand_data[1043],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1621 */
  {
    "iwmmxt_waccw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waccw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_waccw },
    &operand_data[1085],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1631 */
  {
    "iwmmxt_waligni",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waligni%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_waligni },
    &operand_data[1123],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1647 */
  {
    "iwmmxt_walignr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr%U3%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_walignr },
    &operand_data[1127],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1662 */
  {
    "iwmmxt_walignr0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr0%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_walignr0 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1677 */
  {
    "iwmmxt_walignr1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr1%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_walignr1 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1692 */
  {
    "iwmmxt_walignr2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr2%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_walignr2 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1707 */
  {
    "iwmmxt_walignr3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr3%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_walignr3 },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1722 */
  {
    "iwmmxt_wsadb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wsadb },
    &operand_data[1131],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1734 */
  {
    "iwmmxt_wsadh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadh%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wsadh },
    &operand_data[1135],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1746 */
  {
    "iwmmxt_wsadbz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadbz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wsadbz },
    &operand_data[1139],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1756 */
  {
    "iwmmxt_wsadhz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadhz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wsadhz },
    &operand_data[1114],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:21 */
  {
    "iwmmxt_wabsv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wabsv2si3 },
    &operand_data[1030],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:21 */
  {
    "iwmmxt_wabsv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wabsv4hi3 },
    &operand_data[1033],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:21 */
  {
    "iwmmxt_wabsv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wabsv8qi3 },
    &operand_data[1036],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:30 */
  {
    "iwmmxt_wabsdiffb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsdiffb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wabsdiffb },
    &operand_data[1036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:43 */
  {
    "iwmmxt_wabsdiffh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsdiffh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wabsdiffh },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:56 */
  {
    "iwmmxt_wabsdiffw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsdiffw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wabsdiffw },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:69 */
  {
    "iwmmxt_waddsubhx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddsubhx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_waddsubhx },
    &operand_data[1033],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:87 */
  {
    "iwmmxt_wsubaddhx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubaddhx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wsubaddhx },
    &operand_data[1033],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:105 */
  {
    "addcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhc%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addcv4hi3 },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:105 */
  {
    "addcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwc%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addcv2si3 },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:117 */
  {
    "iwmmxt_avg4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg4%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_avg4 },
    &operand_data[1036],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:149 */
  {
    "iwmmxt_avg4r",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg4r%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_avg4r },
    &operand_data[1036],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:181 */
  {
    "iwmmxt_wmaddsx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddsx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmaddsx },
    &operand_data[1114],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:200 */
  {
    "iwmmxt_wmaddux",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddux%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmaddux },
    &operand_data[1114],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:219 */
  {
    "iwmmxt_wmaddsn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddsn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmaddsn },
    &operand_data[1114],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:238 */
  {
    "iwmmxt_wmaddun",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddun%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmaddun },
    &operand_data[1114],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:257 */
  {
    "iwmmxt_wmulwsm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwsm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulwsm },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:271 */
  {
    "iwmmxt_wmulwum",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwum%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulwum },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:285 */
  {
    "iwmmxt_wmulsmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulsmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulsmr },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:303 */
  {
    "iwmmxt_wmulumr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulumr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulumr },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:322 */
  {
    "iwmmxt_wmulwsmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwsmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulwsmr },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:339 */
  {
    "iwmmxt_wmulwumr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwumr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulwumr },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:356 */
  {
    "iwmmxt_wmulwl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwl%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmulwl },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:367 */
  {
    "iwmmxt_wqmulm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmulm },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:377 */
  {
    "iwmmxt_wqmulwm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulwm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmulwm },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:387 */
  {
    "iwmmxt_wqmulmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmulmr },
    &operand_data[1033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:397 */
  {
    "iwmmxt_wqmulwmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulwmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmulwmr },
    &operand_data[1030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:407 */
  {
    "iwmmxt_waddbhusm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbhusm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_waddbhusm },
    &operand_data[1142],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:423 */
  {
    "iwmmxt_waddbhusl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbhusl%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_waddbhusl },
    &operand_data[1142],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:439 */
  {
    "iwmmxt_wqmiabb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiabb },
    &operand_data[1135],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:452 */
  {
    "iwmmxt_wqmiabt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiabt },
    &operand_data[1135],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:465 */
  {
    "iwmmxt_wqmiatb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiatb },
    &operand_data[1135],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:478 */
  {
    "iwmmxt_wqmiatt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiatt },
    &operand_data[1135],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:491 */
  {
    "iwmmxt_wqmiabbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiabbn },
    &operand_data[1135],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:504 */
  {
    "iwmmxt_wqmiabtn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabtn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiabtn },
    &operand_data[1135],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:517 */
  {
    "iwmmxt_wqmiatbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiatbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiatbn },
    &operand_data[1135],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:530 */
  {
    "iwmmxt_wqmiattn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiattn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wqmiattn },
    &operand_data[1135],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:543 */
  {
    "iwmmxt_wmiabb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiabb },
    &operand_data[1039],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:567 */
  {
    "iwmmxt_wmiabt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiabt },
    &operand_data[1039],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:591 */
  {
    "iwmmxt_wmiatb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiatb },
    &operand_data[1039],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:615 */
  {
    "iwmmxt_wmiatt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiatt },
    &operand_data[1039],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:639 */
  {
    "iwmmxt_wmiabbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiabbn },
    &operand_data[1039],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:663 */
  {
    "iwmmxt_wmiabtn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabtn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiabtn },
    &operand_data[1039],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:687 */
  {
    "iwmmxt_wmiatbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiatbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiatbn },
    &operand_data[1039],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:711 */
  {
    "iwmmxt_wmiattn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiattn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiattn },
    &operand_data[1039],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:735 */
  {
    "iwmmxt_wmiawbb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawbb },
    &operand_data[1145],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:748 */
  {
    "iwmmxt_wmiawbt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawbt },
    &operand_data[1145],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:761 */
  {
    "iwmmxt_wmiawtb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawtb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawtb },
    &operand_data[1145],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:774 */
  {
    "iwmmxt_wmiawtt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawtt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawtt },
    &operand_data[1145],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:787 */
  {
    "iwmmxt_wmiawbbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawbbn },
    &operand_data[1145],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:800 */
  {
    "iwmmxt_wmiawbtn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbtn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawbtn },
    &operand_data[1145],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:813 */
  {
    "iwmmxt_wmiawtbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawtbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawtbn },
    &operand_data[1145],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:826 */
  {
    "iwmmxt_wmiawttn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawttn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmiawttn },
    &operand_data[1145],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:839 */
  {
    "iwmmxt_wmerge",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmerge%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_wmerge },
    &operand_data[1149],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:864 */
  {
    "iwmmxt_tandcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tandcw%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tandcv2si3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:864 */
  {
    "iwmmxt_tandcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tandch%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tandcv4hi3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:864 */
  {
    "iwmmxt_tandcv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tandcb%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_tandcv8qi3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:874 */
  {
    "iwmmxt_torcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torcw%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_torcv2si3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:874 */
  {
    "iwmmxt_torcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torch%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_torcv4hi3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:874 */
  {
    "iwmmxt_torcv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torcb%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_torcv8qi3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:884 */
  {
    "iwmmxt_torvscv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torvscw%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_torvscv2si3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:884 */
  {
    "iwmmxt_torvscv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torvsch%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_torvscv4hi3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:884 */
  {
    "iwmmxt_torvscv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torvscb%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_torvscv8qi3 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:894 */
  {
    "iwmmxt_textrcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrcw%?\t r15, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrcv2si3 },
    &operand_data[1051],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:894 */
  {
    "iwmmxt_textrcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrch%?\t r15, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrcv4hi3 },
    &operand_data[1051],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:894 */
  {
    "iwmmxt_textrcv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrcb%?\t r15, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_textrcv8qi3 },
    &operand_data[1051],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:23 */
  {
    "*arm_movhi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_735 },
#else
    { 0, 0, output_735 },
#endif
    { 0 },
    &operand_data[1153],
    2,
    2,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/vfp.md:74 */
  {
    "*thumb2_movhi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_736 },
#else
    { 0, 0, output_736 },
#endif
    { 0 },
    &operand_data[1155],
    2,
    2,
    0,
    11,
    3
  },
  /* ../../gcc/config/arm/vfp.md:124 */
  {
    "*arm_movhi_fp16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_737 },
#else
    { 0, 0, output_737 },
#endif
    { 0 },
    &operand_data[1157],
    2,
    2,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/vfp.md:174 */
  {
    "*thumb2_movhi_fp16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_738 },
#else
    { 0, 0, output_738 },
#endif
    { 0 },
    &operand_data[1155],
    2,
    2,
    0,
    11,
    3
  },
  /* ../../gcc/config/arm/vfp.md:225 */
  {
    "*arm_movsi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_739 },
#else
    { 0, 0, output_739 },
#endif
    { 0 },
    &operand_data[1159],
    2,
    2,
    0,
    11,
    3
  },
  /* ../../gcc/config/arm/vfp.md:268 */
  {
    "*thumb2_movsi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_740 },
#else
    { 0, 0, output_740 },
#endif
    { 0 },
    &operand_data[1161],
    2,
    2,
    0,
    18,
    3
  },
  /* ../../gcc/config/arm/vfp.md:331 */
  {
    "*movdi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_741 },
#else
    { 0, 0, output_741 },
#endif
    { 0 },
    &operand_data[1163],
    2,
    2,
    0,
    12,
    3
  },
  /* ../../gcc/config/arm/vfp.md:392 */
  {
    "*movhf_vfp_hf16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_742 },
#else
    { 0, 0, output_742 },
#endif
    { 0 },
    &operand_data[1165],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/vfp.md:392 */
  {
    "*movbf_vfp_bf16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_743 },
#else
    { 0, 0, output_743 },
#endif
    { 0 },
    &operand_data[1167],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/vfp.md:475 */
  {
    "*movhf_vfp_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_744 },
#else
    { 0, 0, output_744 },
#endif
    { 0 },
    &operand_data[1169],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:475 */
  {
    "*movbf_vfp_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_745 },
#else
    { 0, 0, output_745 },
#endif
    { 0 },
    &operand_data[1171],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:531 */
  {
    "*movhf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_746 },
#else
    { 0, 0, output_746 },
#endif
    { 0 },
    &operand_data[1173],
    2,
    2,
    0,
    7,
    3
  },
  /* ../../gcc/config/arm/vfp.md:531 */
  {
    "*movbf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_747 },
#else
    { 0, 0, output_747 },
#endif
    { 0 },
    &operand_data[1175],
    2,
    2,
    0,
    7,
    3
  },
  /* ../../gcc/config/arm/vfp.md:587 */
  {
    "*movsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_748 },
#else
    { 0, 0, output_748 },
#endif
    { 0 },
    &operand_data[1177],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:623 */
  {
    "*thumb2_movsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_749 },
#else
    { 0, 0, output_749 },
#endif
    { 0 },
    &operand_data[1179],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:661 */
  {
    "*movdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_750 },
#else
    { 0, 0, output_750 },
#endif
    { 0 },
    &operand_data[1181],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/vfp.md:712 */
  {
    "*thumb2_movdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_751 },
#else
    { 0, 0, output_751 },
#endif
    { 0 },
    &operand_data[1183],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/vfp.md:763 */
  {
    "*movsfcc_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_752 },
#else
    { 0, output_752, 0 },
#endif
    { 0 },
    &operand_data[1185],
    5,
    5,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/vfp.md:786 */
  {
    "*thumb2_movsfcc_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_753 },
#else
    { 0, output_753, 0 },
#endif
    { 0 },
    &operand_data[1185],
    5,
    5,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/vfp.md:809 */
  {
    "*movdfcc_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_754 },
#else
    { 0, output_754, 0 },
#endif
    { 0 },
    &operand_data[1190],
    5,
    5,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/vfp.md:832 */
  {
    "*thumb2_movdfcc_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_755 },
#else
    { 0, output_755, 0 },
#endif
    { 0 },
    &operand_data[1190],
    5,
    5,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/vfp.md:859 */
  {
    "*abssf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1195],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:868 */
  {
    "*absdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1197],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:877 */
  {
    "*negsf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_758 },
#else
    { 0, output_758, 0 },
#endif
    { 0 },
    &operand_data[1199],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:888 */
  {
    "*negdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_759 },
#else
    { 0, output_759, 0 },
#endif
    { 0 },
    &operand_data[1201],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/vfp.md:936 */
  {
    "abshf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_abshf2 },
    &operand_data[1203],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:936 */
  {
    "neghf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neghf2 },
    &operand_data[1203],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:956 */
  {
    "neon_vrndhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndhf },
    &operand_data[1203],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:956 */
  {
    "neon_vrndahf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrinta.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndahf },
    &operand_data[1203],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:956 */
  {
    "neon_vrndmhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintm.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndmhf },
    &operand_data[1203],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:956 */
  {
    "neon_vrndnhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintn.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndnhf },
    &operand_data[1203],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:956 */
  {
    "neon_vrndphf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintp.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndphf },
    &operand_data[1203],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:956 */
  {
    "neon_vrndxhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndxhf },
    &operand_data[1203],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:967 */
  {
    "neon_vrndihf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintr.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndihf },
    &operand_data[1203],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:980 */
  {
    "addhf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f16\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addhf3 },
    &operand_data[1203],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:992 */
  {
    "*addsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1206],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1002 */
  {
    "*adddf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1209],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1012 */
  {
    "subhf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f16\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subhf3 },
    &operand_data[1203],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1024 */
  {
    "*subsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1206],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1034 */
  {
    "*subdf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1209],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1048 */
  {
    "divhf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdiv.f16\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divhf3 },
    &operand_data[1203],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1063 */
  {
    "*divsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdiv%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1212],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1074 */
  {
    "*divdf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdiv%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1215],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1088 */
  {
    "mulhf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f16\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulhf3 },
    &operand_data[1203],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1099 */
  {
    "*mulsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1206],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1109 */
  {
    "*muldf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1209],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1119 */
  {
    "*mulsf3neghf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul.f16\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1218],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1129 */
  {
    "*negmulhf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul.f16\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1218],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1139 */
  {
    "*mulsf3negsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1206],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1149 */
  {
    "*negmulsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1206],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1159 */
  {
    "*muldf3negdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1209],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1170 */
  {
    "*negmuldf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1209],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1184 */
  {
    "*mulsf3addhf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f16\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1221],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1196 */
  {
    "*mulsf3addsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1225],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1207 */
  {
    "*muldf3adddf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1229],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1219 */
  {
    "*mulhf3subhf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmls.f16\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1221],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1230 */
  {
    "*mulsf3subsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmls%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1225],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1241 */
  {
    "*muldf3subdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmls%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1229],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1253 */
  {
    "*mulhf3neghfaddhf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.f16\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1221],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1264 */
  {
    "*mulsf3negsfaddsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1225],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1275 */
  {
    "*fmuldf3negdfadddf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1229],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1288 */
  {
    "*mulhf3neghfsubhf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmla.f16\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1221],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1300 */
  {
    "*mulsf3negsfsubsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmla%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1225],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1312 */
  {
    "*muldf3negdfsubdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmla%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1229],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1326 */
  {
    "fmahf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma.f16\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmahf4 },
    &operand_data[1233],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1350 */
  {
    "fmasf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmasf4 },
    &operand_data[1237],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1350 */
  {
    "fmadf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmadf4 },
    &operand_data[1241],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1361 */
  {
    "fmsubhf4_fp16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms.f16\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsubhf4_fp16 },
    &operand_data[1233],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1385 */
  {
    "*fmsubsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1237],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1385 */
  {
    "*fmsubdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1241],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1397 */
  {
    "*fnmsubhf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnms.f16\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1233],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1408 */
  {
    "*fnmsubsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnms%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1237],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1408 */
  {
    "*fnmsubdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnms%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1241],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1419 */
  {
    "*fnmaddhf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnma.f16\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1233],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1430 */
  {
    "*fnmaddsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnma%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1237],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1430 */
  {
    "*fnmadddf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnma%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1241],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1445 */
  {
    "*extendsfdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f64.f32\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1245],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1454 */
  {
    "*truncdfsf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1247],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1463 */
  {
    "extendhfsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendhfsf2 },
    &operand_data[1249],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1472 */
  {
    "*truncdfhf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f16.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1251],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1481 */
  {
    "*extendhfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f64.f16\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1253],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1490 */
  {
    "truncsfhf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f16.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncsfhf2 },
    &operand_data[1255],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1499 */
  {
    "*truncsisf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.s32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1257],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1508 */
  {
    "*truncsidf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.s32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1259],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1518 */
  {
    "fixuns_truncsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.u32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncsfsi2 },
    &operand_data[1257],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1527 */
  {
    "fixuns_truncdfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.u32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncdfsi2 },
    &operand_data[1261],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1537 */
  {
    "*floatsisf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.s32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1263],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1546 */
  {
    "*floatsidf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f64.s32\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1265],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1556 */
  {
    "floatunssisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.u32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunssisf2 },
    &operand_data[1263],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1565 */
  {
    "floatunssidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f64.u32\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunssidf2 },
    &operand_data[1265],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1577 */
  {
    "neon_vsqrthf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsqrt.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsqrthf },
    &operand_data[1203],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1586 */
  {
    "neon_vrsqrtshf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrts.f16\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtshf },
    &operand_data[1203],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1601 */
  {
    "*sqrtsf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsqrt%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1212],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1611 */
  {
    "*sqrtdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsqrt%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1215],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1624 */
  {
    "*movcc_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmrs%?\tAPSR_nzcv, FPSCR",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1633 */
  {
    "push_fpsysreg_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_830 },
#else
    { 0, 0, output_830 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_push_fpsysreg_insn },
    &operand_data[1267],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/vfp.md:1652 */
  {
    "pop_fpsysreg_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_831 },
#else
    { 0, 0, output_831 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pop_fpsysreg_insn },
    &operand_data[1267],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/vfp.md:1674 */
  {
    "*clear_vfp_multiple",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_832 },
#else
    { 0, 0, output_832 },
#endif
    { 0 },
    &operand_data[1269],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/vfp.md:1711 */
  {
    "lazy_store_multiple_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vlstm%?\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lazy_store_multiple_insn },
    &operand_data[786],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1721 */
  {
    "lazy_load_multiple_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_834 },
#else
    { 0, output_834, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lazy_load_multiple_insn },
    &operand_data[543],
    1,
    1,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1735 */
  {
    "*cmpsf_split_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1270],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1750 */
  {
    "*cmpsf_trap_split_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1270],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1765 */
  {
    "*cmpdf_split_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1272],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1780 */
  {
    "*cmpdf_trap_split_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1272],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1801 */
  {
    "*cmpsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_839 },
#else
    { 0, output_839, 0 },
#endif
    { 0 },
    &operand_data[1274],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1813 */
  {
    "*cmpsf_trap_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_840 },
#else
    { 0, output_840, 0 },
#endif
    { 0 },
    &operand_data[1274],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1825 */
  {
    "*cmpdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_841 },
#else
    { 0, output_841, 0 },
#endif
    { 0 },
    &operand_data[1276],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1837 */
  {
    "*cmpdf_trap_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_842 },
#else
    { 0, output_842, 0 },
#endif
    { 0 },
    &operand_data[1276],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1850 */
  {
    "*combine_vcvt_f32_u32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.u32\t%0, %1, %v2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1278],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1850 */
  {
    "*combine_vcvt_f32_s32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.s32\t%0, %1, %v2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1278],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1863 */
  {
    "*combine_vcvt_f64_u32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_845 },
#else
    { 0, output_845, 0 },
#endif
    { 0 },
    &operand_data[1281],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1863 */
  {
    "*combine_vcvt_f64_s32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_846 },
#else
    { 0, output_846, 0 },
#endif
    { 0 },
    &operand_data[1281],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1880 */
  {
    "*combine_vcvtf2i",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.s32.f32\t%0, %1, %v2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1284],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1892 */
  {
    "neon_vcvthshf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f16.s%#32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvthshf },
    &operand_data[1287],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1892 */
  {
    "neon_vcvthuhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f16.u%#32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvthuhf },
    &operand_data[1287],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1903 */
  {
    "neon_vcvthssi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s%#32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvthssi },
    &operand_data[1289],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1903 */
  {
    "neon_vcvthusi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u%#32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvthusi },
    &operand_data[1289],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1921 */
  {
    "neon_vcvths_nhf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_852 },
#else
    { 0, 0, output_852 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvths_nhf_unspec },
    &operand_data[1291],
    4,
    4,
    1,
    1,
    3
  },
  /* ../../gcc/config/arm/vfp.md:1921 */
  {
    "neon_vcvthu_nhf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_853 },
#else
    { 0, 0, output_853 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvthu_nhf_unspec },
    &operand_data[1291],
    4,
    4,
    1,
    1,
    3
  },
  /* ../../gcc/config/arm/vfp.md:1963 */
  {
    "neon_vcvths_nsi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_854 },
#else
    { 0, 0, output_854 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvths_nsi_unspec },
    &operand_data[1295],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/vfp.md:1963 */
  {
    "neon_vcvthu_nsi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_855 },
#else
    { 0, 0, output_855 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvthu_nsi_unspec },
    &operand_data[1295],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/vfp.md:1998 */
  {
    "neon_vcvtahssi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.s%#32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtahssi },
    &operand_data[1289],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1998 */
  {
    "neon_vcvtahusi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.u%#32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtahusi },
    &operand_data[1289],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1998 */
  {
    "neon_vcvtmhssi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.s%#32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmhssi },
    &operand_data[1289],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1998 */
  {
    "neon_vcvtmhusi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.u%#32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmhusi },
    &operand_data[1289],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1998 */
  {
    "neon_vcvtnhssi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtn.s%#32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtnhssi },
    &operand_data[1289],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1998 */
  {
    "neon_vcvtnhusi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtn.u%#32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtnhusi },
    &operand_data[1289],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1998 */
  {
    "neon_vcvtphssi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.s%#32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtphssi },
    &operand_data[1289],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1998 */
  {
    "neon_vcvtphusi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.u%#32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtphusi },
    &operand_data[1289],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2011 */
  {
    "*push_multi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_864 },
#else
    { 0, 0, output_864 },
#endif
    { 0 },
    &operand_data[1298],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "btruncsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_btruncsf2 },
    &operand_data[1237],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "ceilsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintp%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ceilsf2 },
    &operand_data[1237],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "floorsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintm%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floorsf2 },
    &operand_data[1237],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "nearbyintsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintr%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nearbyintsf2 },
    &operand_data[1237],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "rintsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rintsf2 },
    &operand_data[1237],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "roundsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrinta%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundsf2 },
    &operand_data[1237],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "btruncdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_btruncdf2 },
    &operand_data[1241],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "ceildf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintp%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ceildf2 },
    &operand_data[1241],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "floordf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintm%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floordf2 },
    &operand_data[1241],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "nearbyintdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintr%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nearbyintdf2 },
    &operand_data[1241],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "rintdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rintdf2 },
    &operand_data[1241],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "rounddf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrinta%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rounddf2 },
    &operand_data[1241],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2038 */
  {
    "lceilsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.s32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceilsfsi2 },
    &operand_data[1301],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2038 */
  {
    "lfloorsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.s32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorsfsi2 },
    &operand_data[1301],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2038 */
  {
    "lroundsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.s32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundsfsi2 },
    &operand_data[1301],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2038 */
  {
    "lceilusfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.u32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceilusfsi2 },
    &operand_data[1301],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2038 */
  {
    "lfloorusfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.u32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorusfsi2 },
    &operand_data[1301],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2038 */
  {
    "lroundusfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.u32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundusfsi2 },
    &operand_data[1301],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2038 */
  {
    "lceildfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.s32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceildfsi2 },
    &operand_data[1303],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2038 */
  {
    "lfloordfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.s32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloordfsi2 },
    &operand_data[1303],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2038 */
  {
    "lrounddfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.s32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrounddfsi2 },
    &operand_data[1303],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2038 */
  {
    "lceiludfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.u32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceiludfsi2 },
    &operand_data[1303],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2038 */
  {
    "lfloorudfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.u32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorudfsi2 },
    &operand_data[1303],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2038 */
  {
    "lroundudfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.u32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundudfsi2 },
    &operand_data[1303],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2056 */
  {
    "smaxsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxsf3 },
    &operand_data[1237],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2056 */
  {
    "smaxdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxdf3 },
    &operand_data[1241],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2066 */
  {
    "sminsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminsf3 },
    &operand_data[1237],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2066 */
  {
    "smindf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smindf3 },
    &operand_data[1241],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2078 */
  {
    "neon_vmaxnmhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f16\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxnmhf },
    &operand_data[1203],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2078 */
  {
    "neon_vminnmhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f16\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminnmhf },
    &operand_data[1203],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2091 */
  {
    "fmaxsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaxsf3 },
    &operand_data[1206],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2091 */
  {
    "fminsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fminsf3 },
    &operand_data[1206],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2091 */
  {
    "fmaxdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaxdf3 },
    &operand_data[1209],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2091 */
  {
    "fmindf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmindf3 },
    &operand_data[1209],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2103 */
  {
    "set_fpscr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mcr\tp10, 7, %0, cr1, cr0, 0\t @SET_FPSCR",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_set_fpscr },
    &operand_data[30],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2111 */
  {
    "get_fpscr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mrc\tp10, 7, %0, cr1, cr0, 0\t @GET_FPSCR",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_get_fpscr },
    &operand_data[29],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2128 */
  {
    "no_literal_pool_df_immediate",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_no_literal_pool_df_immediate },
    &operand_data[1305],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2154 */
  {
    "no_literal_pool_sf_immediate",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_no_literal_pool_sf_immediate },
    &operand_data[1308],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2176 */
  {
    "arm_vcx1si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx1\tp%c1, %0, #%c2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx1si },
    &operand_data[1311],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2176 */
  {
    "arm_vcx1di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx1\tp%c1, %P0, #%c2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx1di },
    &operand_data[1314],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2186 */
  {
    "arm_vcx1asi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx1a\tp%c1, %0, #%c3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx1asi },
    &operand_data[1317],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2186 */
  {
    "arm_vcx1adi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx1a\tp%c1, %P0, #%c3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx1adi },
    &operand_data[1321],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2197 */
  {
    "arm_vcx2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx2\tp%c1, %0, %2, #%c3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx2si },
    &operand_data[1325],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2197 */
  {
    "arm_vcx2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx2\tp%c1, %P0, %P2, #%c3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx2di },
    &operand_data[1329],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2208 */
  {
    "arm_vcx2asi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx2a\tp%c1, %0, %3, #%c4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx2asi },
    &operand_data[1333],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2208 */
  {
    "arm_vcx2adi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx2a\tp%c1, %P0, %P3, #%c4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx2adi },
    &operand_data[1338],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2220 */
  {
    "arm_vcx3si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx3\tp%c1, %0, %2, %3, #%c4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx3si },
    &operand_data[1343],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2220 */
  {
    "arm_vcx3di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx3\tp%c1, %P0, %P2, %P3, #%c4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx3di },
    &operand_data[1348],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2232 */
  {
    "arm_vcx3asi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx3a\tp%c1, %0, %3, %4, #%c5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx3asi },
    &operand_data[1353],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2232 */
  {
    "arm_vcx3adi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx3a\tp%c1, %P0, %P3, %P4, #%c5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx3adi },
    &operand_data[1359],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:46 */
  {
    "*thumb1_adddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adds\t%Q0, %Q0, %Q2\n\tadcs\t%R0, %R0, %R2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1365],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:62 */
  {
    "*thumb1_addsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_916 },
#else
    { 0, 0, output_916 },
#endif
    { 0 },
    &operand_data[1368],
    3,
    3,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:127 */
  {
    "*thumb_subdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs\t%Q0, %Q0, %Q2\n\tsbcs\t%R0, %R0, %R2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1371],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:142 */
  {
    "thumb1_subsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_subsi3_insn },
    &operand_data[1374],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:158 */
  {
    "*thumb_mulsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_919 },
#else
    { 0, output_919, 0 },
#endif
    { 0 },
    &operand_data[1377],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:171 */
  {
    "*thumb_mulsi3_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_920 },
#else
    { 0, output_920, 0 },
#endif
    { 0 },
    &operand_data[1380],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:188 */
  {
    "*thumb1_andsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ands\t%0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1383],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:231 */
  {
    "thumb1_bicsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_bicsi3 },
    &operand_data[1386],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:246 */
  {
    "*thumb1_iorsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orrs\t%0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1383],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:260 */
  {
    "*thumb1_xorsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "eors\t%0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1383],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:271 */
  {
    "*thumb1_ashlsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lsls\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1389],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:281 */
  {
    "*thumb1_ashrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "asrs\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1389],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:291 */
  {
    "*thumb1_lshrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lsrs\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1389],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:301 */
  {
    "*thumb1_rotrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rors\t%0, %0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1392],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:311 */
  {
    "*thumb1_negdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs\t%R0, #0\n\trsbs\t%Q0, %Q1, #0\n\tsbcs\t%R0, %R1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1395],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:321 */
  {
    "*thumb1_negsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsbs\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1374],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:330 */
  {
    "*thumb1_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1397],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:345 */
  {
    "*thumb1_neg_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1397],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:360 */
  {
    "*thumb1_one_cmplsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvns\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1374],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:369 */
  {
    "*thumb1_zero_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_934 },
#else
    { 0, 0, output_934 },
#endif
    { 0 },
    &operand_data[1400],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:412 */
  {
    "*thumb1_zero_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_935 },
#else
    { 0, output_935, 0 },
#endif
    { 0 },
    &operand_data[1402],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:424 */
  {
    "*thumb1_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_936 },
#else
    { 0, output_936, 0 },
#endif
    { 0 },
    &operand_data[1402],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:442 */
  {
    "thumb1_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_937 },
#else
    { 0, 0, output_937 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_extendhisi2 },
    &operand_data[1404],
    2,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:580 */
  {
    "thumb1_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_938 },
#else
    { 0, 0, output_938 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_extendqisi2 },
    &operand_data[1407],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:612 */
  {
    "*thumb1_movdi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_939 },
#else
    { 0, 0, output_939 },
#endif
    { 0 },
    &operand_data[1409],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:658 */
  {
    "*thumb1_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_940 },
#else
    { 0, 0, output_940 },
#endif
    { 0 },
    &operand_data[1411],
    2,
    2,
    0,
    11,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:799 */
  {
    "*thumb1_movhi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_941 },
#else
    { 0, 0, output_941 },
#endif
    { 0 },
    &operand_data[1413],
    2,
    2,
    0,
    7,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:856 */
  {
    "*thumb1_movqi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_942 },
#else
    { 0, output_942, 0 },
#endif
    { 0 },
    &operand_data[1415],
    2,
    2,
    0,
    6,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:874 */
  {
    "*thumb1_movhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_943 },
#else
    { 0, 0, output_943 },
#endif
    { 0 },
    &operand_data[1417],
    2,
    2,
    0,
    6,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:930 */
  {
    "*thumb1_movsf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_944 },
#else
    { 0, output_944, 0 },
#endif
    { 0 },
    &operand_data[1419],
    2,
    2,
    0,
    7,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:954 */
  {
    "*thumb_movdf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_945 },
#else
    { 0, 0, output_945 },
#endif
    { 0 },
    &operand_data[1421],
    2,
    2,
    0,
    6,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:994 */
  {
    "cpymem12b",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_946 },
#else
    { 0, 0, output_946 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cpymem12b },
    &operand_data[1423],
    4,
    7,
    6,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1016 */
  {
    "cpymem8b",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_947 },
#else
    { 0, 0, output_947 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cpymem8b },
    &operand_data[1423],
    4,
    6,
    4,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1065 */
  {
    "thumb1_cbz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_948 },
#else
    { 0, 0, output_948 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_cbz },
    &operand_data[1430],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1148 */
  {
    "cbranchsi4_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_949 },
#else
    { 0, 0, output_949 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchsi4_insn },
    &operand_data[1433],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1227 */
  {
    "cbranchsi4_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_950 },
#else
    { 0, 0, output_950 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchsi4_scratch },
    &operand_data[1437],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1264 */
  {
    "*negated_cbranchsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_951 },
#else
    { 0, 0, output_951 },
#endif
    { 0 },
    &operand_data[1442],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1300 */
  {
    "*tbit_cbranch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_952 },
#else
    { 0, 0, output_952 },
#endif
    { 0 },
    &operand_data[1446],
    4,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1345 */
  {
    "*tlobits_cbranch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_953 },
#else
    { 0, 0, output_953 },
#endif
    { 0 },
    &operand_data[1446],
    4,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1390 */
  {
    "*tstsi3_cbranch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_954 },
#else
    { 0, 0, output_954 },
#endif
    { 0 },
    &operand_data[1451],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1428 */
  {
    "*cbranchne_decr1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_955 },
#else
    { 0, 0, output_955 },
#endif
    { 0 },
    &operand_data[1455],
    5,
    5,
    1,
    4,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1532 */
  {
    "*addsi3_cbranch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_956 },
#else
    { 0, 0, output_956 },
#endif
    { 0 },
    &operand_data[1460],
    6,
    6,
    2,
    6,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1614 */
  {
    "*addsi3_cbranch_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_957 },
#else
    { 0, 0, output_957 },
#endif
    { 0 },
    &operand_data[1466],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1683 */
  {
    "*thumb_cmpdi_zero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orrs\t%1, %Q0, %R0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1471],
    1,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1715 */
  {
    "*cstoresi_eq0_thumb1_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_959 },
#else
    { 0, output_959, 0 },
#endif
    { 0 },
    &operand_data[1473],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb1.md:1728 */
  {
    "*cstoresi_ne0_thumb1_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "subs\t%2, %1, #1\n\tsbcs\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1476],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1739 */
  {
    "cstoresi_nltu_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp\t%1, %2\n\tsbcs\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresi_nltu_thumb1 },
    &operand_data[1479],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1749 */
  {
    "cstoresi_ltu_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresi_ltu_thumb1 },
    &operand_data[1479],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1765 */
  {
    "thumb1_addsi3_addgeu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp\t%3, %4\n\tadcs\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_addsi3_addgeu },
    &operand_data[1482],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1778 */
  {
    "*thumb_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_964 },
#else
    { 0, 0, output_964 },
#endif
    { 0 },
    &operand_data[442],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1801 */
  {
    "*call_reg_thumb1_v5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1487],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1812 */
  {
    "*nonsecure_call_reg_thumb1_v5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t__gnu_cmse_nonsecure_call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[504],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1824 */
  {
    "*call_reg_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_967 },
#else
    { 0, 0, output_967 },
#endif
    { 0 },
    &operand_data[1487],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1844 */
  {
    "*call_value_reg_thumb1_v5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1489],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1856 */
  {
    "*nonsecure_call_value_reg_thumb1_v5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t__gnu_cmse_nonsecure_call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1491],
    3,
    3,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1870 */
  {
    "*call_value_reg_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_970 },
#else
    { 0, 0, output_970 },
#endif
    { 0 },
    &operand_data[1489],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1891 */
  {
    "*call_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t%a0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[512],
    3,
    3,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1904 */
  {
    "*call_value_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t%a1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1491],
    4,
    4,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1936 */
  {
    "thumb1_casesi_dispatch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_973 },
#else
    { 0, 0, output_973 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_casesi_dispatch },
    &operand_data[442],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1951 */
  {
    "*thumb1_indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov\tpc, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1487],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:1962 */
  {
    "prologue_thumb1_interwork",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_975 },
#else
    { 0, 0, output_975 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_prologue_thumb1_interwork },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:1970 */
  {
    "*epilogue_insns",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_976 },
#else
    { 0, 0, output_976 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb1.md:2008 */
  {
    "*thumb1_movpc_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov\t%0, pc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[438],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:2019 */
  {
    "*thumb1_tablejump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov\t%|pc, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1487],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:2028 */
  {
    "thumb_eh_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb_eh_return },
    &operand_data[1398],
    1,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb1.md:2046 */
  {
    "thumb1_stack_protect_test_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr\t%0, [%2]\n\tldr\t%2, %1\n\teors\t%0, %2, %0\n\tmovs\t%2, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_stack_protect_test_insn },
    &operand_data[1495],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:29 */
  {
    "*thumb2_smaxsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1498],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:50 */
  {
    "*thumb2_sminsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1498],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:71 */
  {
    "*thumb32_umaxsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1498],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:92 */
  {
    "*thumb2_uminsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1498],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:113 */
  {
    "*thumb2_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1501],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:166 */
  {
    "*thumb2_neg_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1501],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:220 */
  {
    "*thumb2_pop_single",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pop\t{%0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1503],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:235 */
  {
    "*thumb2_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_988 },
#else
    { 0, 0, output_988 },
#endif
    { 0 },
    &operand_data[1504],
    2,
    2,
    0,
    7,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:267 */
  {
    "tls_load_dot_plus_four",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_989 },
#else
    { 0, 0, output_989 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tls_load_dot_plus_four },
    &operand_data[1506],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:286 */
  {
    "*thumb2_movhi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_990 },
#else
    { 0, output_990, 0 },
#endif
    { 0 },
    &operand_data[1510],
    2,
    2,
    0,
    6,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:307 */
  {
    "*thumb2_storewb_pairsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd\t%3, %4, [%0, %2]!",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1512],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:322 */
  {
    "*thumb2_mov_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1518],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:340 */
  {
    "*thumb2_mov_negscc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[468],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:361 */
  {
    "*thumb2_mov_negscc_strict_it",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1521],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:392 */
  {
    "*thumb2_mov_notscc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[468],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:412 */
  {
    "*thumb2_mov_notscc_strict_it",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1521],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:435 */
  {
    "*thumb2_movsicc_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_997 },
#else
    { 0, output_997, 0 },
#endif
    { 0 },
    &operand_data[1524],
    5,
    5,
    0,
    12,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:514 */
  {
    "*thumb2_movsfcc_soft_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_998 },
#else
    { 0, output_998, 0 },
#endif
    { 0 },
    &operand_data[496],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:529 */
  {
    "*call_reg_thumb2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx%?\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[503],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:539 */
  {
    "*nonsecure_call_reg_thumb2_fpcxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blxns\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1529],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:551 */
  {
    "*nonsecure_call_reg_thumb2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t__gnu_cmse_nonsecure_call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[504],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:563 */
  {
    "*call_value_reg_thumb2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blx\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1489],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:574 */
  {
    "*nonsecure_call_value_reg_thumb2_fpcxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blxns\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1489],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:588 */
  {
    "*nonsecure_call_value_reg_thumb2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bl\t__gnu_cmse_nonsecure_call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1491],
    3,
    3,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:601 */
  {
    "*thumb2_indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bx\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1487],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:613 */
  {
    "*thumb2_and_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1532],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:641 */
  {
    "*thumb2_ior_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1007 },
#else
    { 0, output_1007, 0 },
#endif
    { 0 },
    &operand_data[581],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:672 */
  {
    "*thumb2_ior_scc_strict_it",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1536],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:698 */
  {
    "*thumb2_cond_move",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1009 },
#else
    { 0, 0, output_1009 },
#endif
    { 0 },
    &operand_data[589],
    6,
    6,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:748 */
  {
    "*thumb2_cond_arith",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1010 },
#else
    { 0, 0, output_1010 },
#endif
    { 0 },
    &operand_data[595],
    6,
    6,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:790 */
  {
    "*thumb2_cond_arith_strict_it",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1540],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:861 */
  {
    "*thumb2_cond_sub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1012 },
#else
    { 0, 0, output_1012 },
#endif
    { 0 },
    &operand_data[1546],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:893 */
  {
    "*thumb2_negscc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1551],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:960 */
  {
    "*thumb2_csinv",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1014 },
#else
    { 0, output_1014, 0 },
#endif
    { 0 },
    &operand_data[1555],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:974 */
  {
    "*thumb2_csinc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1015 },
#else
    { 0, output_1015, 0 },
#endif
    { 0 },
    &operand_data[1555],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:989 */
  {
    "*thumb2_csneg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1016 },
#else
    { 0, output_1016, 0 },
#endif
    { 0 },
    &operand_data[1555],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1003 */
  {
    "*thumb2_movcond",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1017 },
#else
    { 0, 0, output_1017 },
#endif
    { 0 },
    &operand_data[1559],
    6,
    6,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1091 */
  {
    "*thumb2_extendqisi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1018 },
#else
    { 0, output_1018, 0 },
#endif
    { 0 },
    &operand_data[409],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1104 */
  {
    "*thumb2_zero_extendhisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1019 },
#else
    { 0, output_1019, 0 },
#endif
    { 0 },
    &operand_data[405],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1117 */
  {
    "thumb2_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1020 },
#else
    { 0, output_1020, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb2_zero_extendqisi2_v6 },
    &operand_data[409],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1150 */
  {
    "*thumb2_casesi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1021 },
#else
    { 0, 0, output_1021 },
#endif
    { 0 },
    &operand_data[1565],
    4,
    5,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1189 */
  {
    "*thumb2_casesi_internal_pic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1022 },
#else
    { 0, 0, output_1022 },
#endif
    { 0 },
    &operand_data[1565],
    4,
    6,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1208 */
  {
    "*thumb2_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1023 },
#else
    { 0, 0, output_1023 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1216 */
  {
    "*thumb2_cmse_entry_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1024 },
#else
    { 0, 0, output_1024 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1235 */
  {
    "thumb2_eh_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb2_eh_return },
    &operand_data[807],
    1,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1250 */
  {
    "*thumb2_alusi3_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%I3%!\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1571],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1265 */
  {
    "*thumb2_shiftsi3_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1027 },
#else
    { 0, 0, output_1027 },
#endif
    { 0 },
    &operand_data[1575],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1285 */
  {
    "*thumb2_movqi_shortim",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1579],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1285 */
  {
    "*thumb2_movhi_shortim",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1581],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1285 */
  {
    "*thumb2_movsi_shortim",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1583],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1296 */
  {
    "*thumb2_addsi_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1031 },
#else
    { 0, 0, output_1031 },
#endif
    { 0 },
    &operand_data[1585],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1325 */
  {
    "*thumb2_subsi_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%!\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1588],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1363 */
  {
    "thumb2_addsi3_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1033 },
#else
    { 0, 0, output_1033 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb2_addsi3_compare0 },
    &operand_data[1591],
    3,
    3,
    2,
    3,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1397 */
  {
    "*thumb2_addsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1034 },
#else
    { 0, 0, output_1034 },
#endif
    { 0 },
    &operand_data[1594],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1424 */
  {
    "*thumb2_mulsi_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%!\t%0, %2, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1596],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1435 */
  {
    "*thumb2_mulsi_short_compare0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls\t%0, %2, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1383],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1448 */
  {
    "*thumb2_mulsi_short_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "muls\t%0, %2, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1599],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1460 */
  {
    "*thumb2_cbz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1038 },
#else
    { 0, 0, output_1038 },
#endif
    { 0 },
    &operand_data[1602],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1484 */
  {
    "*thumb2_cbnz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1039 },
#else
    { 0, 0, output_1039 },
#endif
    { 0 },
    &operand_data[1602],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1508 */
  {
    "*thumb2_one_cmplsi2_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1588],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1519 */
  {
    "*thumb2_negsi2_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%!\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1588],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1530 */
  {
    "*orsi_notsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1540 */
  {
    "*orsi_not_shiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orn%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1604],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1662 */
  {
    "*clear_apsr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clrm%?\t{APSR}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1673 */
  {
    "*clear_multiple",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1045 },
#else
    { 0, 0, output_1045 },
#endif
    { 0 },
    &operand_data[1609],
    2,
    2,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1703 */
  {
    "thumb2_asrl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "asrl%?\t%Q0, %R0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb2_asrl },
    &operand_data[1611],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1711 */
  {
    "thumb2_lsll",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lsll%?\t%Q0, %R0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb2_lsll },
    &operand_data[1611],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1719 */
  {
    "thumb2_lsrl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lsrl%?\t%Q0, %R0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb2_lsrl },
    &operand_data[1613],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1728 */
  {
    "*doloop_end_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1049 },
#else
    { 0, 0, output_1049 },
#endif
    { 0 },
    &operand_data[442],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1765 */
  {
    "dls_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "dls\t%|lr, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_dls_insn },
    &operand_data[12],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:26 */
  {
    "unaligned_storev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1051 },
#else
    { 0, 0, output_1051 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unaligned_storev8qi },
    &operand_data[1615],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:36 */
  {
    "*neon_movv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1052 },
#else
    { 0, 0, output_1052 },
#endif
    { 0 },
    &operand_data[1617],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:36 */
  {
    "*neon_movv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1053 },
#else
    { 0, 0, output_1053 },
#endif
    { 0 },
    &operand_data[1619],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:36 */
  {
    "*neon_movv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1054 },
#else
    { 0, 0, output_1054 },
#endif
    { 0 },
    &operand_data[1621],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:36 */
  {
    "*neon_movv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1055 },
#else
    { 0, 0, output_1055 },
#endif
    { 0 },
    &operand_data[1623],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:36 */
  {
    "*neon_movv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1056 },
#else
    { 0, 0, output_1056 },
#endif
    { 0 },
    &operand_data[1625],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:36 */
  {
    "*neon_movv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1057 },
#else
    { 0, 0, output_1057 },
#endif
    { 0 },
    &operand_data[1627],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:36 */
  {
    "*neon_movdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1058 },
#else
    { 0, 0, output_1058 },
#endif
    { 0 },
    &operand_data[1629],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:83 */
  {
    "*neon_movv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1059 },
#else
    { 0, 0, output_1059 },
#endif
    { 0 },
    &operand_data[1631],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:83 */
  {
    "*neon_movv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1060 },
#else
    { 0, 0, output_1060 },
#endif
    { 0 },
    &operand_data[1633],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:83 */
  {
    "*neon_movv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1061 },
#else
    { 0, 0, output_1061 },
#endif
    { 0 },
    &operand_data[1635],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:83 */
  {
    "*neon_movv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1062 },
#else
    { 0, 0, output_1062 },
#endif
    { 0 },
    &operand_data[1637],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:83 */
  {
    "*neon_movv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1063 },
#else
    { 0, 0, output_1063 },
#endif
    { 0 },
    &operand_data[1639],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:83 */
  {
    "*neon_movv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1064 },
#else
    { 0, 0, output_1064 },
#endif
    { 0 },
    &operand_data[1641],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:83 */
  {
    "*neon_movv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1065 },
#else
    { 0, 0, output_1065 },
#endif
    { 0 },
    &operand_data[1643],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:83 */
  {
    "*neon_movti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1066 },
#else
    { 0, 0, output_1066 },
#endif
    { 0 },
    &operand_data[1645],
    2,
    2,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/neon.md:181 */
  {
    "*neon_movei",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1067 },
#else
    { 0, 0, output_1067 },
#endif
    { 0 },
    &operand_data[1647],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/neon.md:181 */
  {
    "*neon_movoi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1068 },
#else
    { 0, 0, output_1068 },
#endif
    { 0 },
    &operand_data[1649],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/neon.md:181 */
  {
    "*neon_movci",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1069 },
#else
    { 0, 0, output_1069 },
#endif
    { 0 },
    &operand_data[1651],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/neon.md:181 */
  {
    "*neon_movxi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1070 },
#else
    { 0, 0, output_1070 },
#endif
    { 0 },
    &operand_data[1653],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/neon.md:283 */
  {
    "*movmisalignv8qi_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.8\t{%P1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1655],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:283 */
  {
    "*movmisalignv4hi_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t{%P1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1657],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:283 */
  {
    "*movmisalignv4hf_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t{%P1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1659],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:283 */
  {
    "*movmisalignv4bf_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t{%P1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1661],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:283 */
  {
    "*movmisalignv2si_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t{%P1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1663],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:283 */
  {
    "*movmisalignv2sf_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t{%P1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1665],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:283 */
  {
    "*movmisaligndi_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.64\t{%P1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1667],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:291 */
  {
    "*movmisalignv8qi_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t{%P0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1669],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:291 */
  {
    "*movmisalignv4hi_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%P0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1671],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:291 */
  {
    "*movmisalignv4hf_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%P0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1673],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:291 */
  {
    "*movmisalignv4bf_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%P0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1675],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:291 */
  {
    "*movmisalignv2si_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%P0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1677],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:291 */
  {
    "*movmisalignv2sf_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%P0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1679],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:291 */
  {
    "*movmisaligndi_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.64\t{%P0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1681],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:300 */
  {
    "*movmisalignv16qi_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.8\t{%q1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1683],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:300 */
  {
    "*movmisalignv8hi_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t{%q1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1685],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:300 */
  {
    "*movmisalignv8hf_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t{%q1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1687],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:300 */
  {
    "*movmisalignv8bf_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t{%q1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1689],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:300 */
  {
    "*movmisalignv4si_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t{%q1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1691],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:300 */
  {
    "*movmisalignv4sf_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t{%q1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1693],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:300 */
  {
    "*movmisalignv2di_neon_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.64\t{%q1}, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1695],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:308 */
  {
    "*movmisalignv16qi_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t{%q0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1697],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:308 */
  {
    "*movmisalignv8hi_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%q0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1699],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:308 */
  {
    "*movmisalignv8hf_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%q0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1701],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:308 */
  {
    "*movmisalignv8bf_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%q0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1703],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:308 */
  {
    "*movmisalignv4si_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%q0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1705],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:308 */
  {
    "*movmisalignv4sf_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%q0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1707],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:308 */
  {
    "*movmisalignv2di_neon_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.64\t{%q0}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1709],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:317 */
  {
    "vec_setv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1099 },
#else
    { 0, 0, output_1099 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8qi_internal },
    &operand_data[1711],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:317 */
  {
    "vec_setv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1100 },
#else
    { 0, 0, output_1100 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4hi_internal },
    &operand_data[1715],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:317 */
  {
    "vec_setv4hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1101 },
#else
    { 0, 0, output_1101 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4hf_internal },
    &operand_data[1719],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:317 */
  {
    "vec_setv4bf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1102 },
#else
    { 0, 0, output_1102 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4bf_internal },
    &operand_data[1723],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:317 */
  {
    "vec_setv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1103 },
#else
    { 0, 0, output_1103 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2si_internal },
    &operand_data[1727],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:317 */
  {
    "vec_setv2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1104 },
#else
    { 0, 0, output_1104 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2sf_internal },
    &operand_data[1731],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:338 */
  {
    "vec_setv16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1105 },
#else
    { 0, 0, output_1105 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv16qi_internal },
    &operand_data[1735],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:338 */
  {
    "vec_setv8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1106 },
#else
    { 0, 0, output_1106 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8hi_internal },
    &operand_data[1739],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:338 */
  {
    "vec_setv8hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1107 },
#else
    { 0, 0, output_1107 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8hf_internal },
    &operand_data[1743],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:338 */
  {
    "vec_setv4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1108 },
#else
    { 0, 0, output_1108 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4si_internal },
    &operand_data[1747],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:338 */
  {
    "vec_setv4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1109 },
#else
    { 0, 0, output_1109 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4sf_internal },
    &operand_data[1751],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:367 */
  {
    "vec_setv2di_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1110 },
#else
    { 0, 0, output_1110 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2di_internal },
    &operand_data[1755],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:389 */
  {
    "vec_extractv8qiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1111 },
#else
    { 0, 0, output_1111 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8qiqi },
    &operand_data[1759],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:389 */
  {
    "vec_extractv4hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1112 },
#else
    { 0, 0, output_1112 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4hihi },
    &operand_data[1762],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:389 */
  {
    "vec_extractv4hfhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1113 },
#else
    { 0, 0, output_1113 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4hfhf },
    &operand_data[1765],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:389 */
  {
    "vec_extractv4bfbf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1114 },
#else
    { 0, 0, output_1114 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4bfbf },
    &operand_data[1768],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:389 */
  {
    "vec_extractv2sisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1115 },
#else
    { 0, 0, output_1115 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2sisi },
    &operand_data[1771],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:389 */
  {
    "vec_extractv2sfsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1116 },
#else
    { 0, 0, output_1116 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2sfsf },
    &operand_data[1774],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:414 */
  {
    "neon_vec_extractv16qiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1117 },
#else
    { 0, 0, output_1117 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_extractv16qiqi },
    &operand_data[1777],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:414 */
  {
    "neon_vec_extractv8hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1118 },
#else
    { 0, 0, output_1118 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_extractv8hihi },
    &operand_data[1780],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:414 */
  {
    "neon_vec_extractv8hfhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1119 },
#else
    { 0, 0, output_1119 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_extractv8hfhf },
    &operand_data[1783],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:414 */
  {
    "neon_vec_extractv4sisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1120 },
#else
    { 0, 0, output_1120 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_extractv4sisi },
    &operand_data[1786],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:414 */
  {
    "neon_vec_extractv4sfsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1121 },
#else
    { 0, 0, output_1121 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_extractv4sfsf },
    &operand_data[1789],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:442 */
  {
    "neon_vec_extractv2didi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1122 },
#else
    { 0, 0, output_1122 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_extractv2didi },
    &operand_data[1792],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:475 */
  {
    "*addv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:475 */
  {
    "*addv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:475 */
  {
    "*addv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:475 */
  {
    "*addv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:475 */
  {
    "*addv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:475 */
  {
    "*addv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:475 */
  {
    "*addv4hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:475 */
  {
    "*addv8hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:475 */
  {
    "*addv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:475 */
  {
    "*addv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:475 */
  {
    "*addv2di3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:487 */
  {
    "*subv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:487 */
  {
    "*subv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:487 */
  {
    "*subv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:487 */
  {
    "*subv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:487 */
  {
    "*subv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:487 */
  {
    "*subv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:487 */
  {
    "*subv4hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:487 */
  {
    "*subv8hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:487 */
  {
    "*subv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:487 */
  {
    "*subv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:487 */
  {
    "*subv2di3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:499 */
  {
    "*mulv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:499 */
  {
    "*mulv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:499 */
  {
    "*mulv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:499 */
  {
    "*mulv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:499 */
  {
    "*mulv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:499 */
  {
    "*mulv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:499 */
  {
    "*mulv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:499 */
  {
    "*mulv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:543 */
  {
    "mulv8qi3addv8qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8qi3addv8qi_neon },
    &operand_data[1828],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:543 */
  {
    "mulv16qi3addv16qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16qi3addv16qi_neon },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:543 */
  {
    "mulv4hi3addv4hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4hi3addv4hi_neon },
    &operand_data[1836],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:543 */
  {
    "mulv8hi3addv8hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8hi3addv8hi_neon },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:543 */
  {
    "mulv2si3addv2si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2si3addv2si_neon },
    &operand_data[1844],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:543 */
  {
    "mulv4si3addv4si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4si3addv4si_neon },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:543 */
  {
    "mulv2sf3addv2sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2sf3addv2sf_neon },
    &operand_data[1852],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:543 */
  {
    "mulv4sf3addv4sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4sf3addv4sf_neon },
    &operand_data[1856],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:556 */
  {
    "mulv8hf3addv8hf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8hf3addv8hf_neon },
    &operand_data[1860],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:556 */
  {
    "mulv4hf3addv4hf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4hf3addv4hf_neon },
    &operand_data[1864],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:566 */
  {
    "mulv8qi3negv8qiaddv8qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8qi3negv8qiaddv8qi_neon },
    &operand_data[1828],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:566 */
  {
    "mulv16qi3negv16qiaddv16qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16qi3negv16qiaddv16qi_neon },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:566 */
  {
    "mulv4hi3negv4hiaddv4hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4hi3negv4hiaddv4hi_neon },
    &operand_data[1836],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:566 */
  {
    "mulv8hi3negv8hiaddv8hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8hi3negv8hiaddv8hi_neon },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:566 */
  {
    "mulv2si3negv2siaddv2si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2si3negv2siaddv2si_neon },
    &operand_data[1844],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:566 */
  {
    "mulv4si3negv4siaddv4si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4si3negv4siaddv4si_neon },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:566 */
  {
    "mulv2sf3negv2sfaddv2sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.f32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2sf3negv2sfaddv2sf_neon },
    &operand_data[1852],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:566 */
  {
    "mulv4sf3negv4sfaddv4sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.f32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4sf3negv4sfaddv4sf_neon },
    &operand_data[1856],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:584 */
  {
    "fmav2sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav2sf4 },
    &operand_data[1868],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:584 */
  {
    "fmav4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav4sf4 },
    &operand_data[1872],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:594 */
  {
    "fmav2sf4_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav2sf4_intrinsic },
    &operand_data[1868],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:594 */
  {
    "fmav4sf4_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav4sf4_intrinsic },
    &operand_data[1872],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:604 */
  {
    "fmav8hf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav8hf4 },
    &operand_data[1876],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:604 */
  {
    "fmav4hf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav4hf4 },
    &operand_data[1880],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:615 */
  {
    "*fmsubv2sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1868],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:615 */
  {
    "*fmsubv4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1872],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:625 */
  {
    "fmsubv2sf4_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsubv2sf4_intrinsic },
    &operand_data[1868],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:625 */
  {
    "fmsubv4sf4_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsubv4sf4_intrinsic },
    &operand_data[1872],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:636 */
  {
    "fmsubv8hf4_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsubv8hf4_intrinsic },
    &operand_data[1876],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:636 */
  {
    "fmsubv4hf4_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsubv4hf4_intrinsic },
    &operand_data[1880],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:647 */
  {
    "neon_vrintpv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintp.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintpv2sf },
    &operand_data[1819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:647 */
  {
    "neon_vrintzv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintzv2sf },
    &operand_data[1819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:647 */
  {
    "neon_vrintmv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintm.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintmv2sf },
    &operand_data[1819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:647 */
  {
    "neon_vrintxv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintxv2sf },
    &operand_data[1819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:647 */
  {
    "neon_vrintav2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrinta.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintav2sf },
    &operand_data[1819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:647 */
  {
    "neon_vrintnv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintn.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintnv2sf },
    &operand_data[1819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:647 */
  {
    "neon_vrintpv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintp.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintpv4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:647 */
  {
    "neon_vrintzv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintzv4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:647 */
  {
    "neon_vrintmv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintm.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintmv4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:647 */
  {
    "neon_vrintxv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintxv4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:647 */
  {
    "neon_vrintav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrinta.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintav4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:647 */
  {
    "neon_vrintnv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintn.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrintnv4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:657 */
  {
    "neon_vcvtpv2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.s32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtpv2sfv2si },
    &operand_data[1884],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:657 */
  {
    "neon_vcvtmv2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.s32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmv2sfv2si },
    &operand_data[1884],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:657 */
  {
    "neon_vcvtav2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.s32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtav2sfv2si },
    &operand_data[1884],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:657 */
  {
    "neon_vcvtpuv2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.u32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtpuv2sfv2si },
    &operand_data[1884],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:657 */
  {
    "neon_vcvtmuv2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.u32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmuv2sfv2si },
    &operand_data[1884],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:657 */
  {
    "neon_vcvtauv2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.u32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtauv2sfv2si },
    &operand_data[1884],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:657 */
  {
    "neon_vcvtpv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.s32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtpv4sfv4si },
    &operand_data[1886],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:657 */
  {
    "neon_vcvtmv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.s32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmv4sfv4si },
    &operand_data[1886],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:657 */
  {
    "neon_vcvtav4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.s32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtav4sfv4si },
    &operand_data[1886],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:657 */
  {
    "neon_vcvtpuv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.u32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtpuv4sfv4si },
    &operand_data[1886],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:657 */
  {
    "neon_vcvtmuv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.u32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmuv4sfv4si },
    &operand_data[1886],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:657 */
  {
    "neon_vcvtauv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.u32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtauv4sfv4si },
    &operand_data[1886],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:668 */
  {
    "iorv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1207 },
#else
    { 0, 0, output_1207 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8qi3_neon },
    &operand_data[1888],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:668 */
  {
    "iorv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1208 },
#else
    { 0, 0, output_1208 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16qi3_neon },
    &operand_data[1891],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:668 */
  {
    "iorv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1209 },
#else
    { 0, 0, output_1209 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4hi3_neon },
    &operand_data[1894],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:668 */
  {
    "iorv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1210 },
#else
    { 0, 0, output_1210 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8hi3_neon },
    &operand_data[1897],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:668 */
  {
    "iorv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1211 },
#else
    { 0, 0, output_1211 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2si3_neon },
    &operand_data[1900],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:668 */
  {
    "iorv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1212 },
#else
    { 0, 0, output_1212 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4si3_neon },
    &operand_data[1903],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:668 */
  {
    "iorv4hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1213 },
#else
    { 0, 0, output_1213 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4hf3_neon },
    &operand_data[1906],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:668 */
  {
    "iorv8hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1214 },
#else
    { 0, 0, output_1214 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8hf3_neon },
    &operand_data[1909],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:668 */
  {
    "iorv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1215 },
#else
    { 0, 0, output_1215 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2sf3_neon },
    &operand_data[1912],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:668 */
  {
    "iorv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1216 },
#else
    { 0, 0, output_1216 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4sf3_neon },
    &operand_data[1915],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:668 */
  {
    "iorv2di3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1217 },
#else
    { 0, 0, output_1217 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2di3_neon },
    &operand_data[1918],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:690 */
  {
    "andv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1218 },
#else
    { 0, 0, output_1218 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8qi3_neon },
    &operand_data[1921],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:690 */
  {
    "andv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1219 },
#else
    { 0, 0, output_1219 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16qi3_neon },
    &operand_data[1924],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:690 */
  {
    "andv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1220 },
#else
    { 0, 0, output_1220 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4hi3_neon },
    &operand_data[1927],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:690 */
  {
    "andv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1221 },
#else
    { 0, 0, output_1221 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8hi3_neon },
    &operand_data[1930],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:690 */
  {
    "andv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1222 },
#else
    { 0, 0, output_1222 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2si3_neon },
    &operand_data[1933],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:690 */
  {
    "andv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1223 },
#else
    { 0, 0, output_1223 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4si3_neon },
    &operand_data[1936],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:690 */
  {
    "andv4hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1224 },
#else
    { 0, 0, output_1224 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4hf3_neon },
    &operand_data[1939],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:690 */
  {
    "andv8hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1225 },
#else
    { 0, 0, output_1225 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8hf3_neon },
    &operand_data[1942],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:690 */
  {
    "andv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1226 },
#else
    { 0, 0, output_1226 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2sf3_neon },
    &operand_data[1945],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:690 */
  {
    "andv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1227 },
#else
    { 0, 0, output_1227 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4sf3_neon },
    &operand_data[1948],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:690 */
  {
    "andv2di3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1228 },
#else
    { 0, 0, output_1228 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2di3_neon },
    &operand_data[1951],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:707 */
  {
    "ornv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv8qi3_neon },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:707 */
  {
    "ornv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv16qi3_neon },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:707 */
  {
    "ornv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv4hi3_neon },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:707 */
  {
    "ornv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv8hi3_neon },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:707 */
  {
    "ornv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv2si3_neon },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:707 */
  {
    "ornv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv4si3_neon },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:707 */
  {
    "ornv4hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv4hf3_neon },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:707 */
  {
    "ornv8hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv8hf3_neon },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:707 */
  {
    "ornv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv2sf3_neon },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:707 */
  {
    "ornv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv4sf3_neon },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:707 */
  {
    "ornv2di3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ornv2di3_neon },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:716 */
  {
    "bicv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv8qi3_neon },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:716 */
  {
    "bicv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv16qi3_neon },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:716 */
  {
    "bicv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv4hi3_neon },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:716 */
  {
    "bicv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv8hi3_neon },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:716 */
  {
    "bicv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv2si3_neon },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:716 */
  {
    "bicv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv4si3_neon },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:716 */
  {
    "bicv4hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv4hf3_neon },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:716 */
  {
    "bicv8hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv8hf3_neon },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:716 */
  {
    "bicv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv2sf3_neon },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:716 */
  {
    "bicv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv4sf3_neon },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:716 */
  {
    "bicv2di3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bicv2di3_neon },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:725 */
  {
    "xorv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8qi3_neon },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:725 */
  {
    "xorv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16qi3_neon },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:725 */
  {
    "xorv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4hi3_neon },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:725 */
  {
    "xorv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8hi3_neon },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:725 */
  {
    "xorv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2si3_neon },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:725 */
  {
    "xorv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4si3_neon },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:725 */
  {
    "xorv4hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4hf3_neon },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:725 */
  {
    "xorv8hf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8hf3_neon },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:725 */
  {
    "xorv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2sf3_neon },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:725 */
  {
    "xorv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4sf3_neon },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:725 */
  {
    "xorv2di3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2di3_neon },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:734 */
  {
    "one_cmplv8qi2_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8qi2_neon },
    &operand_data[1795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:734 */
  {
    "one_cmplv16qi2_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv16qi2_neon },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:734 */
  {
    "one_cmplv4hi2_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4hi2_neon },
    &operand_data[1801],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:734 */
  {
    "one_cmplv8hi2_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8hi2_neon },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:734 */
  {
    "one_cmplv2si2_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv2si2_neon },
    &operand_data[1807],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:734 */
  {
    "one_cmplv4si2_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4si2_neon },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:734 */
  {
    "one_cmplv4hf2_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4hf2_neon },
    &operand_data[1813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:734 */
  {
    "one_cmplv8hf2_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8hf2_neon },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:734 */
  {
    "one_cmplv2sf2_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv2sf2_neon },
    &operand_data[1819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:734 */
  {
    "one_cmplv4sf2_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4sf2_neon },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:734 */
  {
    "one_cmplv2di2_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv2di2_neon },
    &operand_data[1825],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:742 */
  {
    "absv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8qi2 },
    &operand_data[1795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:742 */
  {
    "absv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16qi2 },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:742 */
  {
    "absv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4hi2 },
    &operand_data[1801],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:742 */
  {
    "absv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8hi2 },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:742 */
  {
    "absv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv2si2 },
    &operand_data[1807],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:742 */
  {
    "absv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4si2 },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:742 */
  {
    "absv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv2sf2 },
    &operand_data[1819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:742 */
  {
    "absv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4sf2 },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:753 */
  {
    "neon_negv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_negv8qi2 },
    &operand_data[1795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:753 */
  {
    "neon_negv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_negv16qi2 },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:753 */
  {
    "neon_negv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_negv4hi2 },
    &operand_data[1801],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:753 */
  {
    "neon_negv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_negv8hi2 },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:753 */
  {
    "neon_negv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_negv2si2 },
    &operand_data[1807],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:753 */
  {
    "neon_negv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_negv4si2 },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:753 */
  {
    "neon_negv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_negv2sf2 },
    &operand_data[1819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:753 */
  {
    "neon_negv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_negv4sf2 },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:764 */
  {
    "neon_absv8hf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_absv8hf2 },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:764 */
  {
    "neon_negv8hf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_negv8hf2 },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:764 */
  {
    "neon_absv4hf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_absv4hf2 },
    &operand_data[1813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:764 */
  {
    "neon_negv4hf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_negv4hf2 },
    &operand_data[1813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:782 */
  {
    "neon_vrndv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:782 */
  {
    "neon_vrndav8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrinta.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndav8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:782 */
  {
    "neon_vrndmv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintm.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndmv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:782 */
  {
    "neon_vrndnv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintn.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndnv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:782 */
  {
    "neon_vrndpv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintp.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndpv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:782 */
  {
    "neon_vrndxv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndxv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:782 */
  {
    "neon_vrndv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndv4hf },
    &operand_data[1813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:782 */
  {
    "neon_vrndav4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrinta.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndav4hf },
    &operand_data[1813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:782 */
  {
    "neon_vrndmv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintm.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndmv4hf },
    &operand_data[1813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:782 */
  {
    "neon_vrndnv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintn.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndnv4hf },
    &operand_data[1813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:782 */
  {
    "neon_vrndpv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintp.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndpv4hf },
    &operand_data[1813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:782 */
  {
    "neon_vrndxv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrndxv4hf },
    &operand_data[1813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:792 */
  {
    "neon_vrsqrtev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtev8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:792 */
  {
    "neon_vrsqrtev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtev4hf },
    &operand_data[1813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:802 */
  {
    "*uminv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:802 */
  {
    "*uminv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:802 */
  {
    "*uminv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:802 */
  {
    "*uminv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:802 */
  {
    "*uminv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:802 */
  {
    "*uminv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:811 */
  {
    "*umaxv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:811 */
  {
    "*umaxv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:811 */
  {
    "*umaxv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:811 */
  {
    "*umaxv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:811 */
  {
    "*umaxv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:811 */
  {
    "*umaxv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:820 */
  {
    "*sminv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:820 */
  {
    "*sminv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:820 */
  {
    "*sminv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:820 */
  {
    "*sminv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:820 */
  {
    "*sminv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:820 */
  {
    "*sminv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:820 */
  {
    "*sminv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:820 */
  {
    "*sminv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:832 */
  {
    "*smaxv8qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:832 */
  {
    "*smaxv16qi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:832 */
  {
    "*smaxv4hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:832 */
  {
    "*smaxv8hi3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:832 */
  {
    "*smaxv2si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:832 */
  {
    "*smaxv4si3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:832 */
  {
    "*smaxv2sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:832 */
  {
    "*smaxv4sf3_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:848 */
  {
    "vashrv8qi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1335 },
#else
    { 0, 0, output_1335 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8qi3_imm },
    &operand_data[1954],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:848 */
  {
    "vashrv16qi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1336 },
#else
    { 0, 0, output_1336 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv16qi3_imm },
    &operand_data[1957],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:848 */
  {
    "vashrv4hi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1337 },
#else
    { 0, 0, output_1337 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv4hi3_imm },
    &operand_data[1960],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:848 */
  {
    "vashrv8hi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1338 },
#else
    { 0, 0, output_1338 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8hi3_imm },
    &operand_data[1963],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:848 */
  {
    "vashrv2si3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1339 },
#else
    { 0, 0, output_1339 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv2si3_imm },
    &operand_data[1966],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:848 */
  {
    "vashrv4si3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1340 },
#else
    { 0, 0, output_1340 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv4si3_imm },
    &operand_data[1969],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:861 */
  {
    "vlshrv8qi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1341 },
#else
    { 0, 0, output_1341 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8qi3_imm },
    &operand_data[1954],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:861 */
  {
    "vlshrv16qi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1342 },
#else
    { 0, 0, output_1342 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv16qi3_imm },
    &operand_data[1957],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:861 */
  {
    "vlshrv4hi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1343 },
#else
    { 0, 0, output_1343 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv4hi3_imm },
    &operand_data[1960],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:861 */
  {
    "vlshrv8hi3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1344 },
#else
    { 0, 0, output_1344 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8hi3_imm },
    &operand_data[1963],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:861 */
  {
    "vlshrv2si3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1345 },
#else
    { 0, 0, output_1345 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv2si3_imm },
    &operand_data[1966],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:861 */
  {
    "vlshrv4si3_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1346 },
#else
    { 0, 0, output_1346 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv4si3_imm },
    &operand_data[1969],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:879 */
  {
    "ashlv8qi3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8qi3_signed },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:879 */
  {
    "ashlv16qi3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16qi3_signed },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:879 */
  {
    "ashlv4hi3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4hi3_signed },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:879 */
  {
    "ashlv8hi3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8hi3_signed },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:879 */
  {
    "ashlv2si3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2si3_signed },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:879 */
  {
    "ashlv4si3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4si3_signed },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:879 */
  {
    "ashlv2di3_signed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2di3_signed },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:892 */
  {
    "ashlv8qi3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8qi3_unsigned },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:892 */
  {
    "ashlv16qi3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16qi3_unsigned },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:892 */
  {
    "ashlv4hi3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4hi3_unsigned },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:892 */
  {
    "ashlv8hi3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8hi3_unsigned },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:892 */
  {
    "ashlv2si3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2si3_unsigned },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:892 */
  {
    "ashlv4si3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4si3_unsigned },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:892 */
  {
    "ashlv2di3_unsigned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2di3_unsigned },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:909 */
  {
    "neon_load_count",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1361 },
#else
    { 0, output_1361, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_load_count },
    &operand_data[1972],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/neon.md:951 */
  {
    "vec_sel_widen_ssum_lov16qiv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1362 },
#else
    { 0, 0, output_1362 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_sel_widen_ssum_lov16qiv8qi3 },
    &operand_data[1974],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:951 */
  {
    "vec_sel_widen_ssum_lov8hiv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1363 },
#else
    { 0, 0, output_1363 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_sel_widen_ssum_lov8hiv4hi3 },
    &operand_data[1978],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:951 */
  {
    "vec_sel_widen_ssum_lov4siv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1364 },
#else
    { 0, 0, output_1364 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_sel_widen_ssum_lov4siv2si3 },
    &operand_data[1982],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:966 */
  {
    "vec_sel_widen_ssum_hiv16qiv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1365 },
#else
    { 0, 0, output_1365 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_sel_widen_ssum_hiv16qiv8qi3 },
    &operand_data[1986],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:966 */
  {
    "vec_sel_widen_ssum_hiv8hiv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1366 },
#else
    { 0, 0, output_1366 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_sel_widen_ssum_hiv8hiv4hi3 },
    &operand_data[1990],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:966 */
  {
    "vec_sel_widen_ssum_hiv4siv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1367 },
#else
    { 0, 0, output_1367 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_sel_widen_ssum_hiv4siv2si3 },
    &operand_data[1994],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:981 */
  {
    "widen_ssumv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s8\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_ssumv8qi3 },
    &operand_data[1998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:981 */
  {
    "widen_ssumv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s16\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_ssumv4hi3 },
    &operand_data[2001],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:981 */
  {
    "widen_ssumv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s32\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_ssumv2si3 },
    &operand_data[2004],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1021 */
  {
    "vec_sel_widen_usum_lov16qiv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1371 },
#else
    { 0, 0, output_1371 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_sel_widen_usum_lov16qiv8qi3 },
    &operand_data[1974],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1021 */
  {
    "vec_sel_widen_usum_lov8hiv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1372 },
#else
    { 0, 0, output_1372 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_sel_widen_usum_lov8hiv4hi3 },
    &operand_data[1978],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1021 */
  {
    "vec_sel_widen_usum_lov4siv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1373 },
#else
    { 0, 0, output_1373 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_sel_widen_usum_lov4siv2si3 },
    &operand_data[1982],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1036 */
  {
    "vec_sel_widen_usum_hiv16qiv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1374 },
#else
    { 0, 0, output_1374 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_sel_widen_usum_hiv16qiv8qi3 },
    &operand_data[1986],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1036 */
  {
    "vec_sel_widen_usum_hiv8hiv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1375 },
#else
    { 0, 0, output_1375 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_sel_widen_usum_hiv8hiv4hi3 },
    &operand_data[1990],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1036 */
  {
    "vec_sel_widen_usum_hiv4siv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1376 },
#else
    { 0, 0, output_1376 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_sel_widen_usum_hiv4siv2si3 },
    &operand_data[1994],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1051 */
  {
    "widen_usumv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u8\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_usumv8qi3 },
    &operand_data[1998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1051 */
  {
    "widen_usumv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u16\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_usumv4hi3 },
    &operand_data[2001],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1051 */
  {
    "widen_usumv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u32\t%q0, %q2, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_usumv2si3 },
    &operand_data[2004],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1067 */
  {
    "quad_halves_plusv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_plusv4si },
    &operand_data[2007],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1067 */
  {
    "quad_halves_sminv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_sminv4si },
    &operand_data[2007],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1067 */
  {
    "quad_halves_smaxv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_smaxv4si },
    &operand_data[2007],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1067 */
  {
    "quad_halves_uminv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_uminv4si },
    &operand_data[2007],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1067 */
  {
    "quad_halves_umaxv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_umaxv4si },
    &operand_data[2007],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1080 */
  {
    "quad_halves_plusv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_plusv4sf },
    &operand_data[2009],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1080 */
  {
    "quad_halves_sminv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_sminv4sf },
    &operand_data[2009],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1080 */
  {
    "quad_halves_smaxv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f32\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_smaxv4sf },
    &operand_data[2009],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1093 */
  {
    "quad_halves_plusv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_plusv8hi },
    &operand_data[2011],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1093 */
  {
    "quad_halves_sminv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_sminv8hi },
    &operand_data[2011],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1093 */
  {
    "quad_halves_smaxv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_smaxv8hi },
    &operand_data[2011],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1093 */
  {
    "quad_halves_uminv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_uminv8hi },
    &operand_data[2011],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1093 */
  {
    "quad_halves_umaxv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u16\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_umaxv8hi },
    &operand_data[2011],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1108 */
  {
    "quad_halves_plusv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_plusv16qi },
    &operand_data[2013],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1108 */
  {
    "quad_halves_sminv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_sminv16qi },
    &operand_data[2013],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1108 */
  {
    "quad_halves_smaxv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_smaxv16qi },
    &operand_data[2013],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1108 */
  {
    "quad_halves_uminv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_uminv16qi },
    &operand_data[2013],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1108 */
  {
    "quad_halves_umaxv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u8\t%P0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_quad_halves_umaxv16qi },
    &operand_data[2013],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1190 */
  {
    "arm_reduc_plus_internal_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i64\t%e0, %e1, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_reduc_plus_internal_v2di },
    &operand_data[1825],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1304 */
  {
    "neon_vpadd_internalv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadd.i8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadd_internalv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1304 */
  {
    "neon_vpadd_internalv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadd.i16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadd_internalv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1304 */
  {
    "neon_vpadd_internalv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadd.i32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadd_internalv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1304 */
  {
    "neon_vpadd_internalv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadd_internalv2sf },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1318 */
  {
    "neon_vpaddv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadd.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddv4hf },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1329 */
  {
    "neon_vpsminv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsminv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1329 */
  {
    "neon_vpsminv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsminv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1329 */
  {
    "neon_vpsminv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsminv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1329 */
  {
    "neon_vpsminv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsminv2sf },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1342 */
  {
    "neon_vpsmaxv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsmaxv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1342 */
  {
    "neon_vpsmaxv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsmaxv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1342 */
  {
    "neon_vpsmaxv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsmaxv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1342 */
  {
    "neon_vpsmaxv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpsmaxv2sf },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1355 */
  {
    "neon_vpuminv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpuminv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1355 */
  {
    "neon_vpuminv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpuminv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1355 */
  {
    "neon_vpuminv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpuminv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1365 */
  {
    "neon_vpumaxv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpumaxv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1365 */
  {
    "neon_vpumaxv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpumaxv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1365 */
  {
    "neon_vpumaxv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpumaxv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1383 */
  {
    "*ss_addv8qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1383 */
  {
    "*ss_addv4hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1383 */
  {
    "*ss_addv2si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1383 */
  {
    "*ss_addv2sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1392 */
  {
    "*us_addv8qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1392 */
  {
    "*us_addv4hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1392 */
  {
    "*us_addv2si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1392 */
  {
    "*us_addv2sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1401 */
  {
    "*ss_subv8qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1401 */
  {
    "*ss_subv4hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1401 */
  {
    "*ss_subv2si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1401 */
  {
    "*ss_subv2sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1410 */
  {
    "*us_subv8qi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1410 */
  {
    "*us_subv4hi_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1410 */
  {
    "*us_subv2si_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1410 */
  {
    "*us_subv2sf_neon",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1556 */
  {
    "neon_vaddv2sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddv2sf_unspec },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1556 */
  {
    "neon_vaddv4sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddv4sf_unspec },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1569 */
  {
    "neon_vaddlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.s%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddlsv8qi },
    &operand_data[2015],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1569 */
  {
    "neon_vaddluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.u%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddluv8qi },
    &operand_data[2015],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1569 */
  {
    "neon_vaddlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.s%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddlsv4hi },
    &operand_data[2018],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1569 */
  {
    "neon_vaddluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.u%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddluv4hi },
    &operand_data[2018],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1569 */
  {
    "neon_vaddlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.s%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddlsv2si },
    &operand_data[2021],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1569 */
  {
    "neon_vaddluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddl.u%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddluv2si },
    &operand_data[2021],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1579 */
  {
    "neon_vaddwsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s%#8\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddwsv8qi },
    &operand_data[2024],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1579 */
  {
    "neon_vaddwuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u%#8\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddwuv8qi },
    &operand_data[2024],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1579 */
  {
    "neon_vaddwsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s%#16\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddwsv4hi },
    &operand_data[2027],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1579 */
  {
    "neon_vaddwuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u%#16\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddwuv4hi },
    &operand_data[2027],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1579 */
  {
    "neon_vaddwsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.s%#32\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddwsv2si },
    &operand_data[2030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1579 */
  {
    "neon_vaddwuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddw.u%#32\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddwuv2si },
    &operand_data[2030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vrhaddsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhaddsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vrhadduv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhadduv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vhaddsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhaddsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vhadduv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhadduv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vrhaddsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhaddsv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vrhadduv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhadduv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vhaddsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhaddsv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vhadduv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhadduv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vrhaddsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhaddsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vrhadduv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhadduv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vhaddsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhaddsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vhadduv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhadduv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vrhaddsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhaddsv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vrhadduv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhadduv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vhaddsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhaddsv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vhadduv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhadduv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vrhaddsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhaddsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vrhadduv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhadduv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vhaddsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhaddsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vhadduv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhadduv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vrhaddsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhaddsv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vrhadduv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrhadduv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vhaddsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhaddsv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1591 */
  {
    "neon_vhadduv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhadduv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqaddsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqadduv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqaddsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqadduv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqaddsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqadduv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqaddsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqadduv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqaddsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqadduv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqaddsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqadduv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqaddsdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsdi },
    &operand_data[2033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqaddudi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddudi },
    &operand_data[2033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqaddsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqaddsv2di },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1601 */
  {
    "neon_vqadduv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqadduv2di },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1611 */
  {
    "neon_vaddhnv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddhn.i16\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddhnv8hi },
    &operand_data[2036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1611 */
  {
    "neon_vraddhnv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vraddhn.i16\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vraddhnv8hi },
    &operand_data[2036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1611 */
  {
    "neon_vaddhnv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddhn.i32\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddhnv4si },
    &operand_data[2039],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1611 */
  {
    "neon_vraddhnv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vraddhn.i32\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vraddhnv4si },
    &operand_data[2039],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1611 */
  {
    "neon_vaddhnv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddhn.i64\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddhnv2di },
    &operand_data[2042],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1611 */
  {
    "neon_vraddhnv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vraddhn.i64\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vraddhnv2di },
    &operand_data[2042],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1622 */
  {
    "neon_vmulpv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.p%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulpv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1622 */
  {
    "neon_vmulpv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.p%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulpv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1622 */
  {
    "neon_vmulfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulfv2sf },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1622 */
  {
    "neon_vmulfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulfv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1635 */
  {
    "neon_vmulfv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulfv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1635 */
  {
    "neon_vmulfv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulfv4hf },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1732 */
  {
    "vfmal_lowv2sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmal.f16\t%P0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmal_lowv2sf_intrinsic },
    &operand_data[2045],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1732 */
  {
    "vfmal_lowv4sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmal.f16\t%q0, %e2, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmal_lowv4sf_intrinsic },
    &operand_data[2051],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1749 */
  {
    "vfmsl_highv2sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsl.f16\t%P0, %p2, %p3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmsl_highv2sf_intrinsic },
    &operand_data[2057],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1749 */
  {
    "vfmsl_highv4sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsl.f16\t%q0, %f2, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmsl_highv4sf_intrinsic },
    &operand_data[2063],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1767 */
  {
    "vfmal_highv2sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmal.f16\t%P0, %p2, %p3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmal_highv2sf_intrinsic },
    &operand_data[2057],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1767 */
  {
    "vfmal_highv4sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmal.f16\t%q0, %f2, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmal_highv4sf_intrinsic },
    &operand_data[2063],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1784 */
  {
    "vfmsl_lowv2sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsl.f16\t%P0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmsl_lowv2sf_intrinsic },
    &operand_data[2045],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1784 */
  {
    "vfmsl_lowv4sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsl.f16\t%q0, %e2, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmsl_lowv4sf_intrinsic },
    &operand_data[2051],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:1821 */
  {
    "vfmal_lane_lowv2sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1508 },
#else
    { 0, 0, output_1508 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmal_lane_lowv2sf_intrinsic },
    &operand_data[2069],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1821 */
  {
    "vfmal_lane_lowv4sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1509 },
#else
    { 0, 0, output_1509 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmal_lane_lowv4sf_intrinsic },
    &operand_data[2075],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1877 */
  {
    "vfmal_lane_lowv8hfv2sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1510 },
#else
    { 0, 0, output_1510 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmal_lane_lowv8hfv2sf_intrinsic },
    &operand_data[2081],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1877 */
  {
    "vfmal_lane_lowv4hfv4sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1511 },
#else
    { 0, 0, output_1511 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmal_lane_lowv4hfv4sf_intrinsic },
    &operand_data[2087],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1914 */
  {
    "vfmal_lane_highv8hfv2sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1512 },
#else
    { 0, 0, output_1512 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmal_lane_highv8hfv2sf_intrinsic },
    &operand_data[2093],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1914 */
  {
    "vfmal_lane_highv4hfv4sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1513 },
#else
    { 0, 0, output_1513 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmal_lane_highv4hfv4sf_intrinsic },
    &operand_data[2099],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1943 */
  {
    "vfmal_lane_highv2sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1514 },
#else
    { 0, 0, output_1514 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmal_lane_highv2sf_intrinsic },
    &operand_data[2105],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1943 */
  {
    "vfmal_lane_highv4sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1515 },
#else
    { 0, 0, output_1515 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmal_lane_highv4sf_intrinsic },
    &operand_data[2111],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1973 */
  {
    "vfmsl_lane_lowv2sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1516 },
#else
    { 0, 0, output_1516 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmsl_lane_lowv2sf_intrinsic },
    &operand_data[2069],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:1973 */
  {
    "vfmsl_lane_lowv4sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1517 },
#else
    { 0, 0, output_1517 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmsl_lane_lowv4sf_intrinsic },
    &operand_data[2075],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2011 */
  {
    "vfmsl_lane_lowv8hfv2sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1518 },
#else
    { 0, 0, output_1518 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmsl_lane_lowv8hfv2sf_intrinsic },
    &operand_data[2081],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2011 */
  {
    "vfmsl_lane_lowv4hfv4sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1519 },
#else
    { 0, 0, output_1519 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmsl_lane_lowv4hfv4sf_intrinsic },
    &operand_data[2087],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2049 */
  {
    "vfmsl_lane_highv8hfv2sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1520 },
#else
    { 0, 0, output_1520 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmsl_lane_highv8hfv2sf_intrinsic },
    &operand_data[2093],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2049 */
  {
    "vfmsl_lane_highv4hfv4sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1521 },
#else
    { 0, 0, output_1521 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmsl_lane_highv4hfv4sf_intrinsic },
    &operand_data[2099],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2079 */
  {
    "vfmsl_lane_highv2sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1522 },
#else
    { 0, 0, output_1522 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmsl_lane_highv2sf_intrinsic },
    &operand_data[2105],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2079 */
  {
    "vfmsl_lane_highv4sf_intrinsic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1523 },
#else
    { 0, 0, output_1523 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vfmsl_lane_highv4sf_intrinsic },
    &operand_data[2111],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2112 */
  {
    "neon_vmlav8qi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav8qi_unspec },
    &operand_data[1828],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2112 */
  {
    "neon_vmlav16qi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav16qi_unspec },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2112 */
  {
    "neon_vmlav4hi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav4hi_unspec },
    &operand_data[1836],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2112 */
  {
    "neon_vmlav8hi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav8hi_unspec },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2112 */
  {
    "neon_vmlav2si_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav2si_unspec },
    &operand_data[1844],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2112 */
  {
    "neon_vmlav4si_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav4si_unspec },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2112 */
  {
    "neon_vmlav2sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav2sf_unspec },
    &operand_data[1852],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2112 */
  {
    "neon_vmlav4sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.f32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav4sf_unspec },
    &operand_data[1856],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2126 */
  {
    "neon_vmlalsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.s%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalsv8qi },
    &operand_data[2117],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2126 */
  {
    "neon_vmlaluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.u%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlaluv8qi },
    &operand_data[2117],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2126 */
  {
    "neon_vmlalsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.s%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalsv4hi },
    &operand_data[2121],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2126 */
  {
    "neon_vmlaluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.u%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlaluv4hi },
    &operand_data[2121],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2126 */
  {
    "neon_vmlalsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.s%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalsv2si },
    &operand_data[2125],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2126 */
  {
    "neon_vmlaluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlal.u%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlaluv2si },
    &operand_data[2125],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2155 */
  {
    "neon_vmlsv8qi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv8qi_unspec },
    &operand_data[1828],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2155 */
  {
    "neon_vmlsv16qi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv16qi_unspec },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2155 */
  {
    "neon_vmlsv4hi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv4hi_unspec },
    &operand_data[1836],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2155 */
  {
    "neon_vmlsv8hi_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv8hi_unspec },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2155 */
  {
    "neon_vmlsv2si_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv2si_unspec },
    &operand_data[1844],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2155 */
  {
    "neon_vmlsv4si_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv4si_unspec },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2155 */
  {
    "neon_vmlsv2sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.f32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv2sf_unspec },
    &operand_data[1852],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2155 */
  {
    "neon_vmlsv4sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls.f32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv4sf_unspec },
    &operand_data[1856],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2169 */
  {
    "neon_vmlslsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.s%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslsv8qi },
    &operand_data[2117],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2169 */
  {
    "neon_vmlsluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.u%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsluv8qi },
    &operand_data[2117],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2169 */
  {
    "neon_vmlslsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.s%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslsv4hi },
    &operand_data[2121],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2169 */
  {
    "neon_vmlsluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.u%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsluv4hi },
    &operand_data[2121],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2169 */
  {
    "neon_vmlslsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.s%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslsv2si },
    &operand_data[2125],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2169 */
  {
    "neon_vmlsluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsl.u%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsluv2si },
    &operand_data[2125],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2181 */
  {
    "neon_vqdmulhv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulhv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2181 */
  {
    "neon_vqrdmulhv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulhv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2181 */
  {
    "neon_vqdmulhv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulhv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2181 */
  {
    "neon_vqrdmulhv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulhv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2181 */
  {
    "neon_vqdmulhv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulhv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2181 */
  {
    "neon_vqrdmulhv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulhv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2181 */
  {
    "neon_vqdmulhv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulhv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2181 */
  {
    "neon_vqrdmulhv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulhv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2192 */
  {
    "neon_vqrdmlahv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlah.s16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlahv4hi },
    &operand_data[1836],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2192 */
  {
    "neon_vqrdmlshv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsh.s16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlshv4hi },
    &operand_data[1836],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2192 */
  {
    "neon_vqrdmlahv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlah.s32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlahv2si },
    &operand_data[1844],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2192 */
  {
    "neon_vqrdmlshv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsh.s32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlshv2si },
    &operand_data[1844],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2192 */
  {
    "neon_vqrdmlahv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlah.s16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlahv8hi },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2192 */
  {
    "neon_vqrdmlshv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsh.s16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlshv8hi },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2192 */
  {
    "neon_vqrdmlahv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlah.s32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlahv4si },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2192 */
  {
    "neon_vqrdmlshv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsh.s32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlshv4si },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2203 */
  {
    "neon_vqdmlalv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlal.s16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlalv4hi },
    &operand_data[2121],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2203 */
  {
    "neon_vqdmlalv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlal.s32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlalv2si },
    &operand_data[2125],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2214 */
  {
    "neon_vqdmlslv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlsl.s16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlslv4hi },
    &operand_data[2121],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2214 */
  {
    "neon_vqdmlslv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlsl.s32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlslv2si },
    &operand_data[2125],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2225 */
  {
    "neon_vmullsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullsv8qi },
    &operand_data[2015],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2225 */
  {
    "neon_vmulluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulluv8qi },
    &operand_data[2015],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2225 */
  {
    "neon_vmullpv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.p%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullpv8qi },
    &operand_data[2015],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2225 */
  {
    "neon_vmullsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullsv4hi },
    &operand_data[2018],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2225 */
  {
    "neon_vmulluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulluv4hi },
    &operand_data[2018],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2225 */
  {
    "neon_vmullpv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.p%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullpv4hi },
    &operand_data[2018],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2225 */
  {
    "neon_vmullsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullsv2si },
    &operand_data[2021],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2225 */
  {
    "neon_vmulluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulluv2si },
    &operand_data[2021],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2225 */
  {
    "neon_vmullpv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.p%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullpv2si },
    &operand_data[2021],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2235 */
  {
    "neon_vqdmullv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmull.s16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmullv4hi },
    &operand_data[2018],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2235 */
  {
    "neon_vqdmullv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmull.s32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmullv2si },
    &operand_data[2021],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2261 */
  {
    "neon_vsubv2sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubv2sf_unspec },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2261 */
  {
    "neon_vsubv4sf_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubv4sf_unspec },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2274 */
  {
    "neon_vsublsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.s%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsublsv8qi },
    &operand_data[2015],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2274 */
  {
    "neon_vsubluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.u%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubluv8qi },
    &operand_data[2015],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2274 */
  {
    "neon_vsublsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.s%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsublsv4hi },
    &operand_data[2018],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2274 */
  {
    "neon_vsubluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.u%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubluv4hi },
    &operand_data[2018],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2274 */
  {
    "neon_vsublsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.s%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsublsv2si },
    &operand_data[2021],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2274 */
  {
    "neon_vsubluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubl.u%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubluv2si },
    &operand_data[2021],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2284 */
  {
    "neon_vsubwsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.s%#8\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubwsv8qi },
    &operand_data[2024],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2284 */
  {
    "neon_vsubwuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.u%#8\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubwuv8qi },
    &operand_data[2024],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2284 */
  {
    "neon_vsubwsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.s%#16\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubwsv4hi },
    &operand_data[2027],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2284 */
  {
    "neon_vsubwuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.u%#16\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubwuv4hi },
    &operand_data[2027],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2284 */
  {
    "neon_vsubwsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.s%#32\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubwsv2si },
    &operand_data[2030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2284 */
  {
    "neon_vsubwuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubw.u%#32\t%q0, %q1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubwuv2si },
    &operand_data[2030],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubsdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsdi },
    &operand_data[2033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubudi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubudi },
    &operand_data[2033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubsv2di },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2294 */
  {
    "neon_vqsubuv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqsubuv2di },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2304 */
  {
    "neon_vhsubsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2304 */
  {
    "neon_vhsubuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubuv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2304 */
  {
    "neon_vhsubsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubsv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2304 */
  {
    "neon_vhsubuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubuv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2304 */
  {
    "neon_vhsubsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2304 */
  {
    "neon_vhsubuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubuv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2304 */
  {
    "neon_vhsubsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubsv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2304 */
  {
    "neon_vhsubuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubuv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2304 */
  {
    "neon_vhsubsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2304 */
  {
    "neon_vhsubuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubuv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2304 */
  {
    "neon_vhsubsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubsv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2304 */
  {
    "neon_vhsubuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vhsubuv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2314 */
  {
    "neon_vsubhnv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubhn.i16\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubhnv8hi },
    &operand_data[2036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2314 */
  {
    "neon_vrsubhnv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsubhn.i16\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsubhnv8hi },
    &operand_data[2036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2314 */
  {
    "neon_vsubhnv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubhn.i32\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubhnv4si },
    &operand_data[2039],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2314 */
  {
    "neon_vrsubhnv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsubhn.i32\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsubhnv4si },
    &operand_data[2039],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2314 */
  {
    "neon_vsubhnv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsubhn.i64\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubhnv2di },
    &operand_data[2042],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2314 */
  {
    "neon_vrsubhnv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsubhn.i64\t%P0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsubhnv2di },
    &operand_data[2042],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vceqv8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1631 },
#else
    { 0, 0, output_1631 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv8qi_insn },
    &operand_data[2129],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgtv8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1632 },
#else
    { 0, 0, output_1632 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv8qi_insn },
    &operand_data[2129],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgev8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1633 },
#else
    { 0, 0, output_1633 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev8qi_insn },
    &operand_data[2129],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vclev8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1634 },
#else
    { 0, 0, output_1634 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev8qi_insn },
    &operand_data[2129],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcltv8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1635 },
#else
    { 0, 0, output_1635 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv8qi_insn },
    &operand_data[2129],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vceqv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1636 },
#else
    { 0, 0, output_1636 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv16qi_insn },
    &operand_data[2132],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgtv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1637 },
#else
    { 0, 0, output_1637 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv16qi_insn },
    &operand_data[2132],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgev16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1638 },
#else
    { 0, 0, output_1638 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev16qi_insn },
    &operand_data[2132],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vclev16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1639 },
#else
    { 0, 0, output_1639 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev16qi_insn },
    &operand_data[2132],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcltv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1640 },
#else
    { 0, 0, output_1640 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv16qi_insn },
    &operand_data[2132],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vceqv4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1641 },
#else
    { 0, 0, output_1641 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4hi_insn },
    &operand_data[2135],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgtv4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1642 },
#else
    { 0, 0, output_1642 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4hi_insn },
    &operand_data[2135],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgev4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1643 },
#else
    { 0, 0, output_1643 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4hi_insn },
    &operand_data[2135],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vclev4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1644 },
#else
    { 0, 0, output_1644 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4hi_insn },
    &operand_data[2135],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcltv4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1645 },
#else
    { 0, 0, output_1645 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4hi_insn },
    &operand_data[2135],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vceqv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1646 },
#else
    { 0, 0, output_1646 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv8hi_insn },
    &operand_data[2138],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgtv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1647 },
#else
    { 0, 0, output_1647 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv8hi_insn },
    &operand_data[2138],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgev8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1648 },
#else
    { 0, 0, output_1648 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev8hi_insn },
    &operand_data[2138],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vclev8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1649 },
#else
    { 0, 0, output_1649 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev8hi_insn },
    &operand_data[2138],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcltv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1650 },
#else
    { 0, 0, output_1650 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv8hi_insn },
    &operand_data[2138],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vceqv2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1651 },
#else
    { 0, 0, output_1651 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv2si_insn },
    &operand_data[2141],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgtv2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1652 },
#else
    { 0, 0, output_1652 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv2si_insn },
    &operand_data[2141],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgev2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1653 },
#else
    { 0, 0, output_1653 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev2si_insn },
    &operand_data[2141],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vclev2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1654 },
#else
    { 0, 0, output_1654 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev2si_insn },
    &operand_data[2141],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcltv2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1655 },
#else
    { 0, 0, output_1655 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv2si_insn },
    &operand_data[2141],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vceqv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1656 },
#else
    { 0, 0, output_1656 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4si_insn },
    &operand_data[2144],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgtv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1657 },
#else
    { 0, 0, output_1657 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4si_insn },
    &operand_data[2144],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgev4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1658 },
#else
    { 0, 0, output_1658 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4si_insn },
    &operand_data[2144],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vclev4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1659 },
#else
    { 0, 0, output_1659 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4si_insn },
    &operand_data[2144],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcltv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1660 },
#else
    { 0, 0, output_1660 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4si_insn },
    &operand_data[2144],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vceqv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1661 },
#else
    { 0, 0, output_1661 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv2sf_insn },
    &operand_data[2147],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgtv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1662 },
#else
    { 0, 0, output_1662 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv2sf_insn },
    &operand_data[2147],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgev2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1663 },
#else
    { 0, 0, output_1663 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev2sf_insn },
    &operand_data[2147],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vclev2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1664 },
#else
    { 0, 0, output_1664 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev2sf_insn },
    &operand_data[2147],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcltv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1665 },
#else
    { 0, 0, output_1665 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv2sf_insn },
    &operand_data[2147],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vceqv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1666 },
#else
    { 0, 0, output_1666 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4sf_insn },
    &operand_data[2150],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgtv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1667 },
#else
    { 0, 0, output_1667 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4sf_insn },
    &operand_data[2150],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcgev4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1668 },
#else
    { 0, 0, output_1668 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4sf_insn },
    &operand_data[2150],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vclev4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1669 },
#else
    { 0, 0, output_1669 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4sf_insn },
    &operand_data[2150],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2366 */
  {
    "neon_vcltv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1670 },
#else
    { 0, 0, output_1670 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4sf_insn },
    &operand_data[2150],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2391 */
  {
    "neon_vceqv2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1671 },
#else
    { 0, 0, output_1671 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv2sf_insn_unspec },
    &operand_data[2147],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2391 */
  {
    "neon_vcgtv2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1672 },
#else
    { 0, 0, output_1672 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv2sf_insn_unspec },
    &operand_data[2147],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2391 */
  {
    "neon_vcgev2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1673 },
#else
    { 0, 0, output_1673 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev2sf_insn_unspec },
    &operand_data[2147],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2391 */
  {
    "neon_vcltv2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1674 },
#else
    { 0, 0, output_1674 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv2sf_insn_unspec },
    &operand_data[2147],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2391 */
  {
    "neon_vclev2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1675 },
#else
    { 0, 0, output_1675 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev2sf_insn_unspec },
    &operand_data[2147],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2391 */
  {
    "neon_vceqv4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1676 },
#else
    { 0, 0, output_1676 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4sf_insn_unspec },
    &operand_data[2150],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2391 */
  {
    "neon_vcgtv4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1677 },
#else
    { 0, 0, output_1677 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4sf_insn_unspec },
    &operand_data[2150],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2391 */
  {
    "neon_vcgev4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1678 },
#else
    { 0, 0, output_1678 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4sf_insn_unspec },
    &operand_data[2150],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2391 */
  {
    "neon_vcltv4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1679 },
#else
    { 0, 0, output_1679 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4sf_insn_unspec },
    &operand_data[2150],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2391 */
  {
    "neon_vclev4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1680 },
#else
    { 0, 0, output_1680 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4sf_insn_unspec },
    &operand_data[2150],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2432 */
  {
    "neon_vceqv8hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1681 },
#else
    { 0, 0, output_1681 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv8hf_fp16insn },
    &operand_data[2153],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2432 */
  {
    "neon_vcgtv8hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1682 },
#else
    { 0, 0, output_1682 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv8hf_fp16insn },
    &operand_data[2153],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2432 */
  {
    "neon_vcgev8hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1683 },
#else
    { 0, 0, output_1683 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev8hf_fp16insn },
    &operand_data[2153],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2432 */
  {
    "neon_vclev8hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1684 },
#else
    { 0, 0, output_1684 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev8hf_fp16insn },
    &operand_data[2153],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2432 */
  {
    "neon_vcltv8hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1685 },
#else
    { 0, 0, output_1685 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv8hf_fp16insn },
    &operand_data[2153],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2432 */
  {
    "neon_vceqv4hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1686 },
#else
    { 0, 0, output_1686 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4hf_fp16insn },
    &operand_data[2156],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2432 */
  {
    "neon_vcgtv4hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1687 },
#else
    { 0, 0, output_1687 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4hf_fp16insn },
    &operand_data[2156],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2432 */
  {
    "neon_vcgev4hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1688 },
#else
    { 0, 0, output_1688 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4hf_fp16insn },
    &operand_data[2156],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2432 */
  {
    "neon_vclev4hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1689 },
#else
    { 0, 0, output_1689 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4hf_fp16insn },
    &operand_data[2156],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2432 */
  {
    "neon_vcltv4hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1690 },
#else
    { 0, 0, output_1690 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4hf_fp16insn },
    &operand_data[2156],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2457 */
  {
    "neon_vceqv8hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1691 },
#else
    { 0, 0, output_1691 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv8hf_fp16insn_unspec },
    &operand_data[2153],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2457 */
  {
    "neon_vcgtv8hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1692 },
#else
    { 0, 0, output_1692 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv8hf_fp16insn_unspec },
    &operand_data[2153],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2457 */
  {
    "neon_vcgev8hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1693 },
#else
    { 0, 0, output_1693 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev8hf_fp16insn_unspec },
    &operand_data[2153],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2457 */
  {
    "neon_vcltv8hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1694 },
#else
    { 0, 0, output_1694 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv8hf_fp16insn_unspec },
    &operand_data[2153],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2457 */
  {
    "neon_vclev8hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1695 },
#else
    { 0, 0, output_1695 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev8hf_fp16insn_unspec },
    &operand_data[2153],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2457 */
  {
    "neon_vceqv4hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1696 },
#else
    { 0, 0, output_1696 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4hf_fp16insn_unspec },
    &operand_data[2156],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2457 */
  {
    "neon_vcgtv4hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1697 },
#else
    { 0, 0, output_1697 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4hf_fp16insn_unspec },
    &operand_data[2156],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2457 */
  {
    "neon_vcgev4hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1698 },
#else
    { 0, 0, output_1698 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4hf_fp16insn_unspec },
    &operand_data[2156],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2457 */
  {
    "neon_vcltv4hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1699 },
#else
    { 0, 0, output_1699 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4hf_fp16insn_unspec },
    &operand_data[2156],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2457 */
  {
    "neon_vclev4hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1700 },
#else
    { 0, 0, output_1700 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4hf_fp16insn_unspec },
    &operand_data[2156],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/neon.md:2476 */
  {
    "neon_vcgtuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcgt.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtuv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2476 */
  {
    "neon_vcgeuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcge.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgeuv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2476 */
  {
    "neon_vcgtuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcgt.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtuv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2476 */
  {
    "neon_vcgeuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcge.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgeuv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2476 */
  {
    "neon_vcgtuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcgt.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtuv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2476 */
  {
    "neon_vcgeuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcge.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgeuv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2476 */
  {
    "neon_vcgtuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcgt.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtuv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2476 */
  {
    "neon_vcgeuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcge.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgeuv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2476 */
  {
    "neon_vcgtuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcgt.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtuv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2476 */
  {
    "neon_vcgeuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcge.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgeuv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2476 */
  {
    "neon_vcgtuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcgt.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtuv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2476 */
  {
    "neon_vcgeuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcge.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgeuv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2506 */
  {
    "neon_vcagtv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv2sf_insn },
    &operand_data[2159],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2506 */
  {
    "neon_vcagev2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev2sf_insn },
    &operand_data[2159],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2506 */
  {
    "neon_vcagtv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv4sf_insn },
    &operand_data[2162],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2506 */
  {
    "neon_vcagev4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev4sf_insn },
    &operand_data[2162],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2517 */
  {
    "neon_vcagev2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev2sf_insn_unspec },
    &operand_data[2159],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2517 */
  {
    "neon_vcagtv2sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv2sf_insn_unspec },
    &operand_data[2159],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2517 */
  {
    "neon_vcagev4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev4sf_insn_unspec },
    &operand_data[2162],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2517 */
  {
    "neon_vcagtv4sf_insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv4sf_insn_unspec },
    &operand_data[2162],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2545 */
  {
    "neon_vcagtv8hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv8hf_fp16insn },
    &operand_data[2165],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2545 */
  {
    "neon_vcagev8hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev8hf_fp16insn },
    &operand_data[2165],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2545 */
  {
    "neon_vcaltv8hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaclt.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcaltv8hf_fp16insn },
    &operand_data[2165],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2545 */
  {
    "neon_vcalev8hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacle.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcalev8hf_fp16insn },
    &operand_data[2165],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2545 */
  {
    "neon_vcagtv4hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv4hf_fp16insn },
    &operand_data[2168],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2545 */
  {
    "neon_vcagev4hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev4hf_fp16insn },
    &operand_data[2168],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2545 */
  {
    "neon_vcaltv4hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaclt.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcaltv4hf_fp16insn },
    &operand_data[2168],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2545 */
  {
    "neon_vcalev4hf_fp16insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacle.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcalev4hf_fp16insn },
    &operand_data[2168],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2557 */
  {
    "neon_vcagev8hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev8hf_fp16insn_unspec },
    &operand_data[2165],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2557 */
  {
    "neon_vcagtv8hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv8hf_fp16insn_unspec },
    &operand_data[2165],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2557 */
  {
    "neon_vcalev8hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacle.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcalev8hf_fp16insn_unspec },
    &operand_data[2165],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2557 */
  {
    "neon_vcaltv8hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaclt.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcaltv8hf_fp16insn_unspec },
    &operand_data[2165],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2557 */
  {
    "neon_vcagev4hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacge.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev4hf_fp16insn_unspec },
    &operand_data[2168],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2557 */
  {
    "neon_vcagtv4hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacgt.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv4hf_fp16insn_unspec },
    &operand_data[2168],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2557 */
  {
    "neon_vcalev4hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vacle.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcalev4hf_fp16insn_unspec },
    &operand_data[2168],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2557 */
  {
    "neon_vcaltv4hf_fp16insn_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaclt.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcaltv4hf_fp16insn_unspec },
    &operand_data[2168],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2581 */
  {
    "neon_vtstv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtstv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2581 */
  {
    "neon_vtstv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtstv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2581 */
  {
    "neon_vtstv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtstv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2581 */
  {
    "neon_vtstv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtstv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2581 */
  {
    "neon_vtstv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtstv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2581 */
  {
    "neon_vtstv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtst.32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtstv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2591 */
  {
    "neon_vabdsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2591 */
  {
    "neon_vabduv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabduv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2591 */
  {
    "neon_vabdsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdsv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2591 */
  {
    "neon_vabduv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabduv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2591 */
  {
    "neon_vabdsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2591 */
  {
    "neon_vabduv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabduv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2591 */
  {
    "neon_vabdsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdsv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2591 */
  {
    "neon_vabduv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabduv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2591 */
  {
    "neon_vabdsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2591 */
  {
    "neon_vabduv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabduv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2591 */
  {
    "neon_vabdsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdsv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2591 */
  {
    "neon_vabduv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabduv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2601 */
  {
    "neon_vabdv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2601 */
  {
    "neon_vabdv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv4hf },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2611 */
  {
    "neon_vabdfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdfv2sf },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2611 */
  {
    "neon_vabdfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdfv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2621 */
  {
    "neon_vabdlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.s%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdlsv8qi },
    &operand_data[2015],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2621 */
  {
    "neon_vabdluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.u%#8\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdluv8qi },
    &operand_data[2015],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2621 */
  {
    "neon_vabdlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.s%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdlsv4hi },
    &operand_data[2018],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2621 */
  {
    "neon_vabdluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.u%#16\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdluv4hi },
    &operand_data[2018],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2621 */
  {
    "neon_vabdlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.s%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdlsv2si },
    &operand_data[2021],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2621 */
  {
    "neon_vabdluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabdl.u%#32\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdluv2si },
    &operand_data[2021],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2631 */
  {
    "neon_vabasv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.s%#8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabasv8qi },
    &operand_data[1828],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2631 */
  {
    "neon_vabauv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.u%#8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabauv8qi },
    &operand_data[1828],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2631 */
  {
    "neon_vabasv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabasv16qi },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2631 */
  {
    "neon_vabauv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.u%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabauv16qi },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2631 */
  {
    "neon_vabasv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.s%#16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabasv4hi },
    &operand_data[1836],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2631 */
  {
    "neon_vabauv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.u%#16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabauv4hi },
    &operand_data[1836],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2631 */
  {
    "neon_vabasv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabasv8hi },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2631 */
  {
    "neon_vabauv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.u%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabauv8hi },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2631 */
  {
    "neon_vabasv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.s%#32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabasv2si },
    &operand_data[1844],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2631 */
  {
    "neon_vabauv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.u%#32\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabauv2si },
    &operand_data[1844],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2631 */
  {
    "neon_vabasv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabasv4si },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2631 */
  {
    "neon_vabauv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaba.u%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabauv4si },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2642 */
  {
    "neon_vabalsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.s%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabalsv8qi },
    &operand_data[2117],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2642 */
  {
    "neon_vabaluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.u%#8\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabaluv8qi },
    &operand_data[2117],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2642 */
  {
    "neon_vabalsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.s%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabalsv4hi },
    &operand_data[2121],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2642 */
  {
    "neon_vabaluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.u%#16\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabaluv4hi },
    &operand_data[2121],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2642 */
  {
    "neon_vabalsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.s%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabalsv2si },
    &operand_data[2125],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2642 */
  {
    "neon_vabaluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabal.u%#32\t%q0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabaluv2si },
    &operand_data[2125],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vmaxsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vmaxuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxuv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vminsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vminuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminuv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vmaxsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxsv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vmaxuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxuv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vminsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminsv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vminuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminuv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vmaxsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vmaxuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxuv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vminsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vminuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminuv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vmaxsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxsv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vmaxuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxuv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vminsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminsv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vminuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminuv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vmaxsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vmaxuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxuv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vminsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vminuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminuv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vmaxsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxsv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vmaxuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxuv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vminsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminsv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2679 */
  {
    "neon_vminuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminuv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2689 */
  {
    "neon_vmaxfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxfv2sf },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2689 */
  {
    "neon_vminfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminfv2sf },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2689 */
  {
    "neon_vmaxfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxfv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2689 */
  {
    "neon_vminfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminfv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2699 */
  {
    "neon_vmaxfv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxfv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2699 */
  {
    "neon_vminfv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminfv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2699 */
  {
    "neon_vmaxfv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxfv4hf },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2699 */
  {
    "neon_vminfv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminfv4hf },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2710 */
  {
    "neon_vpmaxfv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxfv4hf },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2710 */
  {
    "neon_vpminfv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminfv4hf },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2721 */
  {
    "neon_vmaxnmv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxnmv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2721 */
  {
    "neon_vminnmv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminnmv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2721 */
  {
    "neon_vmaxnmv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxnmv4hf },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2721 */
  {
    "neon_vminnmv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminnmv4hf },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2734 */
  {
    "neon_vmaxnmv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxnmv2sf },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2734 */
  {
    "neon_vminnmv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminnmv2sf },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2734 */
  {
    "neon_vmaxnmv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmaxnmv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2734 */
  {
    "neon_vminnmv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vminnmv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2745 */
  {
    "fmaxv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaxv2sf3 },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2745 */
  {
    "fminv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fminv2sf3 },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2745 */
  {
    "fmaxv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaxv4sf3 },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2745 */
  {
    "fminv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fminv4sf3 },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2766 */
  {
    "neon_vpaddlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.s%#8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddlsv8qi },
    &operand_data[2171],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2766 */
  {
    "neon_vpaddluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.u%#8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddluv8qi },
    &operand_data[2171],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2766 */
  {
    "neon_vpaddlsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.s%#8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddlsv16qi },
    &operand_data[2173],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2766 */
  {
    "neon_vpaddluv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.u%#8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddluv16qi },
    &operand_data[2173],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2766 */
  {
    "neon_vpaddlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.s%#16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddlsv4hi },
    &operand_data[2175],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2766 */
  {
    "neon_vpaddluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.u%#16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddluv4hi },
    &operand_data[2175],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2766 */
  {
    "neon_vpaddlsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.s%#16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddlsv8hi },
    &operand_data[2177],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2766 */
  {
    "neon_vpaddluv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.u%#16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddluv8hi },
    &operand_data[2177],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2766 */
  {
    "neon_vpaddlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.s%#32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddlsv2si },
    &operand_data[2179],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2766 */
  {
    "neon_vpaddluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.u%#32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddluv2si },
    &operand_data[2179],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2766 */
  {
    "neon_vpaddlsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.s%#32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddlsv4si },
    &operand_data[2181],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2766 */
  {
    "neon_vpaddluv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddl.u%#32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddluv4si },
    &operand_data[2181],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2775 */
  {
    "neon_vpadalsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.s%#8\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadalsv8qi },
    &operand_data[2183],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2775 */
  {
    "neon_vpadaluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.u%#8\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadaluv8qi },
    &operand_data[2183],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2775 */
  {
    "neon_vpadalsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.s%#8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadalsv16qi },
    &operand_data[2186],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2775 */
  {
    "neon_vpadaluv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.u%#8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadaluv16qi },
    &operand_data[2186],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2775 */
  {
    "neon_vpadalsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.s%#16\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadalsv4hi },
    &operand_data[2189],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2775 */
  {
    "neon_vpadaluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.u%#16\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadaluv4hi },
    &operand_data[2189],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2775 */
  {
    "neon_vpadalsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.s%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadalsv8hi },
    &operand_data[2192],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2775 */
  {
    "neon_vpadaluv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.u%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadaluv8hi },
    &operand_data[2192],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2775 */
  {
    "neon_vpadalsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.s%#32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadalsv2si },
    &operand_data[2195],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2775 */
  {
    "neon_vpadaluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.u%#32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadaluv2si },
    &operand_data[2195],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2775 */
  {
    "neon_vpadalsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.s%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadalsv4si },
    &operand_data[2198],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2775 */
  {
    "neon_vpadaluv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpadal.u%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpadaluv4si },
    &operand_data[2198],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2785 */
  {
    "neon_vpmaxsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2785 */
  {
    "neon_vpmaxuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxuv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2785 */
  {
    "neon_vpminsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2785 */
  {
    "neon_vpminuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminuv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2785 */
  {
    "neon_vpmaxsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2785 */
  {
    "neon_vpmaxuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxuv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2785 */
  {
    "neon_vpminsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2785 */
  {
    "neon_vpminuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminuv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2785 */
  {
    "neon_vpmaxsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2785 */
  {
    "neon_vpmaxuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxuv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2785 */
  {
    "neon_vpminsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2785 */
  {
    "neon_vpminuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminuv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2795 */
  {
    "neon_vpmaxfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxfv2sf },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2795 */
  {
    "neon_vpminfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminfv2sf },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2795 */
  {
    "neon_vpmaxfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmax.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpmaxfv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2795 */
  {
    "neon_vpminfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmin.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpminfv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2805 */
  {
    "neon_vrecpsv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecps.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpsv2sf },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2805 */
  {
    "neon_vrecpsv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecps.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpsv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2815 */
  {
    "neon_vrecpsv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecps.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpsv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2815 */
  {
    "neon_vrecpsv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecps.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpsv4hf },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2826 */
  {
    "neon_vrsqrtsv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrts.f32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtsv2sf },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2826 */
  {
    "neon_vrsqrtsv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrts.f32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtsv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2836 */
  {
    "neon_vrsqrtsv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrts.f16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtsv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2836 */
  {
    "neon_vrsqrtsv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrts.f16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtsv4hf },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2856 */
  {
    "neon_vqabsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqabsv8qi },
    &operand_data[1795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2856 */
  {
    "neon_vqabsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqabsv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2856 */
  {
    "neon_vqabsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqabsv4hi },
    &operand_data[1801],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2856 */
  {
    "neon_vqabsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqabsv8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2856 */
  {
    "neon_vqabsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqabsv2si },
    &operand_data[1807],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2856 */
  {
    "neon_vqabsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqabsv4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2865 */
  {
    "neon_bswapv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev16.8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_bswapv4hi },
    &operand_data[2201],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2865 */
  {
    "neon_bswapv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev16.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_bswapv8hi },
    &operand_data[2203],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2865 */
  {
    "neon_bswapv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_bswapv2si },
    &operand_data[2205],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2865 */
  {
    "neon_bswapv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_bswapv4si },
    &operand_data[2207],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2865 */
  {
    "neon_bswapv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_bswapv2di },
    &operand_data[2209],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2889 */
  {
    "neon_vcadd90v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.f16\t%P0, %P1, %P2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcadd90v4hf },
    &operand_data[1880],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2889 */
  {
    "neon_vcadd270v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.f16\t%P0, %P1, %P2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcadd270v4hf },
    &operand_data[1880],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2889 */
  {
    "neon_vcadd90v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.f16\t%q0, %q1, %q2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcadd90v8hf },
    &operand_data[1876],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2889 */
  {
    "neon_vcadd270v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.f16\t%q0, %q1, %q2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcadd270v8hf },
    &operand_data[1876],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2889 */
  {
    "neon_vcadd90v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.f32\t%P0, %P1, %P2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcadd90v2sf },
    &operand_data[1868],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2889 */
  {
    "neon_vcadd270v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.f32\t%P0, %P1, %P2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcadd270v2sf },
    &operand_data[1868],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2889 */
  {
    "neon_vcadd90v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.f32\t%q0, %q1, %q2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcadd90v4sf },
    &operand_data[1872],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2889 */
  {
    "neon_vcadd270v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.f32\t%q0, %q1, %q2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcadd270v4sf },
    &operand_data[1872],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla0v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f16\t%P0, %P2, %P3, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla0v4hf },
    &operand_data[2211],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla90v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f16\t%P0, %P2, %P3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla90v4hf },
    &operand_data[2211],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla180v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f16\t%P0, %P2, %P3, #180",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla180v4hf },
    &operand_data[2211],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla270v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f16\t%P0, %P2, %P3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla270v4hf },
    &operand_data[2211],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla0v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f16\t%q0, %q2, %q3, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla0v8hf },
    &operand_data[2215],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla90v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f16\t%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla90v8hf },
    &operand_data[2215],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla180v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f16\t%q0, %q2, %q3, #180",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla180v8hf },
    &operand_data[2215],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla270v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f16\t%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla270v8hf },
    &operand_data[2215],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla0v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f32\t%P0, %P2, %P3, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla0v2sf },
    &operand_data[2219],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla90v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f32\t%P0, %P2, %P3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla90v2sf },
    &operand_data[2219],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla180v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f32\t%P0, %P2, %P3, #180",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla180v2sf },
    &operand_data[2219],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla270v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f32\t%P0, %P2, %P3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla270v2sf },
    &operand_data[2219],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla0v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f32\t%q0, %q2, %q3, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla0v4sf },
    &operand_data[2223],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla90v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f32\t%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla90v4sf },
    &operand_data[2223],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla180v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f32\t%q0, %q2, %q3, #180",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla180v4sf },
    &operand_data[2223],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2899 */
  {
    "neon_vcmla270v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmla.f32\t%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla270v4sf },
    &operand_data[2223],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane0v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1912 },
#else
    { 0, 0, output_1912 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane0v4hf },
    &operand_data[2227],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane90v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1913 },
#else
    { 0, 0, output_1913 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane90v4hf },
    &operand_data[2227],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane180v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1914 },
#else
    { 0, 0, output_1914 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane180v4hf },
    &operand_data[2227],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane270v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1915 },
#else
    { 0, 0, output_1915 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane270v4hf },
    &operand_data[2227],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane0v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1916 },
#else
    { 0, 0, output_1916 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane0v8hf },
    &operand_data[2232],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane90v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1917 },
#else
    { 0, 0, output_1917 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane90v8hf },
    &operand_data[2232],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane180v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1918 },
#else
    { 0, 0, output_1918 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane180v8hf },
    &operand_data[2232],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane270v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1919 },
#else
    { 0, 0, output_1919 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane270v8hf },
    &operand_data[2232],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane0v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1920 },
#else
    { 0, 0, output_1920 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane0v2sf },
    &operand_data[2237],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane90v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1921 },
#else
    { 0, 0, output_1921 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane90v2sf },
    &operand_data[2237],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane180v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1922 },
#else
    { 0, 0, output_1922 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane180v2sf },
    &operand_data[2237],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane270v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1923 },
#else
    { 0, 0, output_1923 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane270v2sf },
    &operand_data[2237],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane0v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1924 },
#else
    { 0, 0, output_1924 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane0v4sf },
    &operand_data[2242],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane90v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1925 },
#else
    { 0, 0, output_1925 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane90v4sf },
    &operand_data[2242],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane180v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1926 },
#else
    { 0, 0, output_1926 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane180v4sf },
    &operand_data[2242],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2910 */
  {
    "neon_vcmla_lane270v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1927 },
#else
    { 0, 0, output_1927 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_lane270v4sf },
    &operand_data[2242],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2925 */
  {
    "neon_vcmla_laneq0v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1928 },
#else
    { 0, 0, output_1928 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_laneq0v2sf },
    &operand_data[2247],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2925 */
  {
    "neon_vcmla_laneq90v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1929 },
#else
    { 0, 0, output_1929 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_laneq90v2sf },
    &operand_data[2247],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2925 */
  {
    "neon_vcmla_laneq180v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1930 },
#else
    { 0, 0, output_1930 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_laneq180v2sf },
    &operand_data[2247],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2925 */
  {
    "neon_vcmla_laneq270v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1931 },
#else
    { 0, 0, output_1931 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_laneq270v2sf },
    &operand_data[2247],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2925 */
  {
    "neon_vcmla_laneq0v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1932 },
#else
    { 0, 0, output_1932 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_laneq0v4hf },
    &operand_data[2252],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2925 */
  {
    "neon_vcmla_laneq90v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1933 },
#else
    { 0, 0, output_1933 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_laneq90v4hf },
    &operand_data[2252],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2925 */
  {
    "neon_vcmla_laneq180v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1934 },
#else
    { 0, 0, output_1934 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_laneq180v4hf },
    &operand_data[2252],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2925 */
  {
    "neon_vcmla_laneq270v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1935 },
#else
    { 0, 0, output_1935 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmla_laneq270v4hf },
    &operand_data[2252],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2940 */
  {
    "neon_vcmlaq_lane0v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1936 },
#else
    { 0, 0, output_1936 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmlaq_lane0v8hf },
    &operand_data[2257],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2940 */
  {
    "neon_vcmlaq_lane90v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1937 },
#else
    { 0, 0, output_1937 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmlaq_lane90v8hf },
    &operand_data[2257],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2940 */
  {
    "neon_vcmlaq_lane180v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1938 },
#else
    { 0, 0, output_1938 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmlaq_lane180v8hf },
    &operand_data[2257],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2940 */
  {
    "neon_vcmlaq_lane270v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1939 },
#else
    { 0, 0, output_1939 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmlaq_lane270v8hf },
    &operand_data[2257],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2940 */
  {
    "neon_vcmlaq_lane0v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1940 },
#else
    { 0, 0, output_1940 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmlaq_lane0v4sf },
    &operand_data[2262],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2940 */
  {
    "neon_vcmlaq_lane90v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1941 },
#else
    { 0, 0, output_1941 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmlaq_lane90v4sf },
    &operand_data[2262],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2940 */
  {
    "neon_vcmlaq_lane180v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1942 },
#else
    { 0, 0, output_1942 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmlaq_lane180v4sf },
    &operand_data[2262],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2940 */
  {
    "neon_vcmlaq_lane270v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1943 },
#else
    { 0, 0, output_1943 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcmlaq_lane270v4sf },
    &operand_data[2262],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:2995 */
  {
    "sdot_prodv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsdot.s8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sdot_prodv8qi },
    &operand_data[2267],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2995 */
  {
    "udot_prodv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vudot.u8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udot_prodv8qi },
    &operand_data[2267],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2995 */
  {
    "sdot_prodv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsdot.s8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sdot_prodv16qi },
    &operand_data[2271],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:2995 */
  {
    "udot_prodv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vudot.u8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udot_prodv16qi },
    &operand_data[2271],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3019 */
  {
    "neon_usdotv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vusdot.s8\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_usdotv8qi },
    &operand_data[2275],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3019 */
  {
    "neon_usdotv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vusdot.s8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_usdotv16qi },
    &operand_data[2279],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3034 */
  {
    "neon_sdot_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsdot.s8\t%P0, %P2, %P3[%c4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_sdot_lanev8qi },
    &operand_data[2283],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3034 */
  {
    "neon_udot_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vudot.u8\t%P0, %P2, %P3[%c4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_udot_lanev8qi },
    &operand_data[2283],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3034 */
  {
    "neon_sdot_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsdot.s8\t%q0, %q2, %P3[%c4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_sdot_lanev16qi },
    &operand_data[2288],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3034 */
  {
    "neon_udot_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vudot.u8\t%q0, %q2, %P3[%c4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_udot_lanev16qi },
    &operand_data[2288],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3049 */
  {
    "neon_sdot_laneqv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1954 },
#else
    { 0, 0, output_1954 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_sdot_laneqv8qi },
    &operand_data[2293],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3049 */
  {
    "neon_udot_laneqv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1955 },
#else
    { 0, 0, output_1955 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_udot_laneqv8qi },
    &operand_data[2293],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3049 */
  {
    "neon_sdot_laneqv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1956 },
#else
    { 0, 0, output_1956 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_sdot_laneqv16qi },
    &operand_data[2298],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3049 */
  {
    "neon_udot_laneqv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1957 },
#else
    { 0, 0, output_1957 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_udot_laneqv16qi },
    &operand_data[2298],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3076 */
  {
    "neon_usdot_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vusdot.s8\t%P0, %P2, %P3[%c4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_usdot_lanev8qi },
    &operand_data[2283],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3076 */
  {
    "neon_sudot_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsudot.u8\t%P0, %P2, %P3[%c4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_sudot_lanev8qi },
    &operand_data[2283],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3076 */
  {
    "neon_usdot_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vusdot.s8\t%q0, %q2, %P3[%c4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_usdot_lanev16qi },
    &operand_data[2288],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3076 */
  {
    "neon_sudot_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsudot.u8\t%q0, %q2, %P3[%c4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_sudot_lanev16qi },
    &operand_data[2288],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3092 */
  {
    "neon_usdot_laneqv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1962 },
#else
    { 0, 0, output_1962 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_usdot_laneqv8qi },
    &operand_data[2293],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3092 */
  {
    "neon_sudot_laneqv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1963 },
#else
    { 0, 0, output_1963 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_sudot_laneqv8qi },
    &operand_data[2293],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3092 */
  {
    "neon_usdot_laneqv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1964 },
#else
    { 0, 0, output_1964 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_usdot_laneqv16qi },
    &operand_data[2298],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3092 */
  {
    "neon_sudot_laneqv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1965 },
#else
    { 0, 0, output_1965 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_sudot_laneqv16qi },
    &operand_data[2298],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3139 */
  {
    "neon_vqnegv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqnegv8qi },
    &operand_data[1795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3139 */
  {
    "neon_vqnegv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqnegv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3139 */
  {
    "neon_vqnegv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqnegv4hi },
    &operand_data[1801],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3139 */
  {
    "neon_vqnegv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqnegv8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3139 */
  {
    "neon_vqnegv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqnegv2si },
    &operand_data[1807],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3139 */
  {
    "neon_vqnegv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqnegv4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3148 */
  {
    "neon_vclsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclsv8qi },
    &operand_data[1795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3148 */
  {
    "neon_vclsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclsv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3148 */
  {
    "neon_vclsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclsv4hi },
    &operand_data[1801],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3148 */
  {
    "neon_vclsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclsv8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3148 */
  {
    "neon_vclsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclsv2si },
    &operand_data[1807],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3148 */
  {
    "neon_vclsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclsv4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3157 */
  {
    "clzv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv8qi2 },
    &operand_data[1795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3157 */
  {
    "clzv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv16qi2 },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3157 */
  {
    "clzv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv4hi2 },
    &operand_data[1801],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3157 */
  {
    "clzv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv8hi2 },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3157 */
  {
    "clzv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv2si2 },
    &operand_data[1807],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3157 */
  {
    "clzv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv4si2 },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3174 */
  {
    "popcountv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcnt.8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_popcountv8qi2 },
    &operand_data[1795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3174 */
  {
    "popcountv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcnt.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_popcountv16qi2 },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3191 */
  {
    "neon_vrecpev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpev8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3191 */
  {
    "neon_vrecpev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpev4hf },
    &operand_data[1813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3200 */
  {
    "neon_vrecpev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.u32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpev2si },
    &operand_data[1807],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3200 */
  {
    "neon_vrecpev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpev2sf },
    &operand_data[1819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3200 */
  {
    "neon_vrecpev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.u32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpev4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3200 */
  {
    "neon_vrecpev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrecpe.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrecpev4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3209 */
  {
    "neon_vrsqrtev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.u32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtev2si },
    &operand_data[1807],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3209 */
  {
    "neon_vrsqrtev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtev2sf },
    &operand_data[1819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3209 */
  {
    "neon_vrsqrtev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.u32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtev4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3209 */
  {
    "neon_vrsqrtev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrte.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsqrtev4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3227 */
  {
    "neon_vget_lanev8qi_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1996 },
#else
    { 0, 0, output_1996 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8qi_sext_internal },
    &operand_data[2303],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3227 */
  {
    "neon_vget_lanev4hi_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1997 },
#else
    { 0, 0, output_1997 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4hi_sext_internal },
    &operand_data[2306],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3227 */
  {
    "neon_vget_lanev2si_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1998 },
#else
    { 0, 0, output_1998 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2si_sext_internal },
    &operand_data[2309],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3227 */
  {
    "neon_vget_lanev2sf_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1999 },
#else
    { 0, 0, output_1999 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2sf_sext_internal },
    &operand_data[2312],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3246 */
  {
    "neon_vget_lanev8qi_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2000 },
#else
    { 0, 0, output_2000 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8qi_zext_internal },
    &operand_data[2303],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3246 */
  {
    "neon_vget_lanev4hi_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2001 },
#else
    { 0, 0, output_2001 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4hi_zext_internal },
    &operand_data[2306],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3246 */
  {
    "neon_vget_lanev2si_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2002 },
#else
    { 0, 0, output_2002 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2si_zext_internal },
    &operand_data[2309],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3246 */
  {
    "neon_vget_lanev2sf_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2003 },
#else
    { 0, 0, output_2003 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2sf_zext_internal },
    &operand_data[2312],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3265 */
  {
    "neon_vget_lanev16qi_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2004 },
#else
    { 0, 0, output_2004 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev16qi_sext_internal },
    &operand_data[2315],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3265 */
  {
    "neon_vget_lanev8hi_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2005 },
#else
    { 0, 0, output_2005 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8hi_sext_internal },
    &operand_data[2318],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3265 */
  {
    "neon_vget_lanev8hf_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2006 },
#else
    { 0, 0, output_2006 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8hf_sext_internal },
    &operand_data[2321],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3265 */
  {
    "neon_vget_lanev4si_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2007 },
#else
    { 0, 0, output_2007 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4si_sext_internal },
    &operand_data[2324],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3265 */
  {
    "neon_vget_lanev4sf_sext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2008 },
#else
    { 0, 0, output_2008 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4sf_sext_internal },
    &operand_data[2327],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3292 */
  {
    "neon_vget_lanev16qi_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2009 },
#else
    { 0, 0, output_2009 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev16qi_zext_internal },
    &operand_data[2315],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3292 */
  {
    "neon_vget_lanev8hi_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2010 },
#else
    { 0, 0, output_2010 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8hi_zext_internal },
    &operand_data[2318],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3292 */
  {
    "neon_vget_lanev8hf_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2011 },
#else
    { 0, 0, output_2011 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8hf_zext_internal },
    &operand_data[2321],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3292 */
  {
    "neon_vget_lanev4si_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2012 },
#else
    { 0, 0, output_2012 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4si_zext_internal },
    &operand_data[2324],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3292 */
  {
    "neon_vget_lanev4sf_zext_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2013 },
#else
    { 0, 0, output_2013 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4sf_zext_internal },
    &operand_data[2327],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3462 */
  {
    "neon_vdup_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.8\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv8qi },
    &operand_data[2330],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3462 */
  {
    "neon_vdup_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.16\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv4hi },
    &operand_data[2332],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3462 */
  {
    "neon_vdup_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.8\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv16qi },
    &operand_data[2334],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3462 */
  {
    "neon_vdup_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.16\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv8hi },
    &operand_data[2336],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3470 */
  {
    "neon_vdup_nv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.16\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv4hf },
    &operand_data[2338],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3478 */
  {
    "neon_vdup_nv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.16\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv8hf },
    &operand_data[2340],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3486 */
  {
    "neon_vdup_nv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.16\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv4bf },
    &operand_data[2342],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3494 */
  {
    "neon_vdup_nv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.16\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv8bf },
    &operand_data[2344],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3502 */
  {
    "neon_vdup_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2022 },
#else
    { 0, output_2022, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv2si },
    &operand_data[2346],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/neon.md:3502 */
  {
    "neon_vdup_nv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2023 },
#else
    { 0, output_2023, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv2sf },
    &operand_data[2348],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/neon.md:3502 */
  {
    "neon_vdup_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2024 },
#else
    { 0, output_2024, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv4si },
    &operand_data[2350],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/neon.md:3502 */
  {
    "neon_vdup_nv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2025 },
#else
    { 0, output_2025, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv4sf },
    &operand_data[2352],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/neon.md:3522 */
  {
    "neon_vdup_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2026 },
#else
    { 0, output_2026, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_nv2di },
    &operand_data[2354],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/neon.md:3533 */
  {
    "neon_vdup_lanev8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2027 },
#else
    { 0, 0, output_2027 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev8qi_internal },
    &operand_data[2356],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3533 */
  {
    "neon_vdup_lanev16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2028 },
#else
    { 0, 0, output_2028 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev16qi_internal },
    &operand_data[2359],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3533 */
  {
    "neon_vdup_lanev4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2029 },
#else
    { 0, 0, output_2029 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4hi_internal },
    &operand_data[2362],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3533 */
  {
    "neon_vdup_lanev8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2030 },
#else
    { 0, 0, output_2030 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev8hi_internal },
    &operand_data[2365],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3533 */
  {
    "neon_vdup_lanev2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2031 },
#else
    { 0, 0, output_2031 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev2si_internal },
    &operand_data[2368],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3533 */
  {
    "neon_vdup_lanev4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2032 },
#else
    { 0, 0, output_2032 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4si_internal },
    &operand_data[2371],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3533 */
  {
    "neon_vdup_lanev2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2033 },
#else
    { 0, 0, output_2033 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev2sf_internal },
    &operand_data[2374],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3533 */
  {
    "neon_vdup_lanev4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2034 },
#else
    { 0, 0, output_2034 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4sf_internal },
    &operand_data[2377],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3555 */
  {
    "neon_vdup_lanev8hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2035 },
#else
    { 0, 0, output_2035 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev8hf_internal },
    &operand_data[2380],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3555 */
  {
    "neon_vdup_lanev4hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2036 },
#else
    { 0, 0, output_2036 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4hf_internal },
    &operand_data[2383],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3555 */
  {
    "neon_vdup_lanev4bf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2037 },
#else
    { 0, 0, output_2037 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4bf_internal },
    &operand_data[2386],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3555 */
  {
    "neon_vdup_lanev8bf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2038 },
#else
    { 0, 0, output_2038 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev8bf_internal },
    &operand_data[2389],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2392],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2394],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2396],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2398],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2400],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2402],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2404],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2406],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2408],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2410],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2412],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2414],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2416],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3639 */
  {
    "*neon_vswpv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vswp\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2418],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3655 */
  {
    "neon_vcombinev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinev8qi },
    &operand_data[2420],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3655 */
  {
    "neon_vcombinev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinev4hi },
    &operand_data[2423],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3655 */
  {
    "neon_vcombinev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinev4hf },
    &operand_data[2426],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3655 */
  {
    "neon_vcombinev4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinev4bf },
    &operand_data[2429],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3655 */
  {
    "neon_vcombinev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinev2si },
    &operand_data[2432],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3655 */
  {
    "neon_vcombinev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinev2sf },
    &operand_data[2435],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3655 */
  {
    "neon_vcombinedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinedi },
    &operand_data[2438],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3693 */
  {
    "floatv2siv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.s32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv2siv2sf2 },
    &operand_data[2441],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3693 */
  {
    "floatv4siv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.s32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4siv4sf2 },
    &operand_data[2443],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3701 */
  {
    "floatunsv2siv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.u32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsv2siv2sf2 },
    &operand_data[2441],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3701 */
  {
    "floatunsv4siv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.u32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsv4siv4sf2 },
    &operand_data[2443],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3709 */
  {
    "fix_truncv2sfv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv2sfv2si2 },
    &operand_data[2159],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3709 */
  {
    "fix_truncv4sfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4sfv4si2 },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3717 */
  {
    "fixuns_truncv2sfv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncv2sfv2si2 },
    &operand_data[2159],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3717 */
  {
    "fixuns_truncv4sfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncv4sfv4si2 },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3725 */
  {
    "neon_vcvtsv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s%#32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtsv2sf },
    &operand_data[2159],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3725 */
  {
    "neon_vcvtuv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u%#32.f32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtuv2sf },
    &operand_data[2159],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3725 */
  {
    "neon_vcvtsv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s%#32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtsv4sf },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3725 */
  {
    "neon_vcvtuv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u%#32.f32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtuv4sf },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3734 */
  {
    "neon_vcvtsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.s%#32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtsv2si },
    &operand_data[2441],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3734 */
  {
    "neon_vcvtuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.u%#32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtuv2si },
    &operand_data[2441],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3734 */
  {
    "neon_vcvtsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.s%#32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtsv4si },
    &operand_data[2443],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3734 */
  {
    "neon_vcvtuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.u%#32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtuv4si },
    &operand_data[2443],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3743 */
  {
    "neon_vcvtv4sfv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.f16\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtv4sfv4hf },
    &operand_data[2445],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3752 */
  {
    "neon_vcvtv4hfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f16.f32\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtv4hfv4sf },
    &operand_data[2447],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3761 */
  {
    "neon_vcvtsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f16.s%#16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtsv4hi },
    &operand_data[2449],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3761 */
  {
    "neon_vcvtuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f16.u%#16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtuv4hi },
    &operand_data[2449],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3761 */
  {
    "neon_vcvtsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f16.s%#16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtsv8hi },
    &operand_data[2451],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3761 */
  {
    "neon_vcvtuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f16.u%#16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtuv8hi },
    &operand_data[2451],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3772 */
  {
    "neon_vcvtsv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s%#16.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtsv8hf },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3772 */
  {
    "neon_vcvtuv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u%#16.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtuv8hf },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3772 */
  {
    "neon_vcvtsv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s%#16.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtsv4hf },
    &operand_data[2168],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3772 */
  {
    "neon_vcvtuv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u%#16.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtuv4hf },
    &operand_data[2168],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3783 */
  {
    "neon_vcvts_nv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2086 },
#else
    { 0, 0, output_2086 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvts_nv2sf },
    &operand_data[2453],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3783 */
  {
    "neon_vcvtu_nv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2087 },
#else
    { 0, 0, output_2087 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtu_nv2sf },
    &operand_data[2453],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3783 */
  {
    "neon_vcvts_nv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2088 },
#else
    { 0, 0, output_2088 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvts_nv4sf },
    &operand_data[2456],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3783 */
  {
    "neon_vcvtu_nv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2089 },
#else
    { 0, 0, output_2089 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtu_nv4sf },
    &operand_data[2456],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3796 */
  {
    "neon_vcvts_nv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2090 },
#else
    { 0, 0, output_2090 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvts_nv8hf },
    &operand_data[2459],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3796 */
  {
    "neon_vcvtu_nv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2091 },
#else
    { 0, 0, output_2091 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtu_nv8hf },
    &operand_data[2459],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3796 */
  {
    "neon_vcvts_nv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2092 },
#else
    { 0, 0, output_2092 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvts_nv4hf },
    &operand_data[2462],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3796 */
  {
    "neon_vcvtu_nv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2093 },
#else
    { 0, 0, output_2093 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtu_nv4hf },
    &operand_data[2462],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3810 */
  {
    "neon_vcvts_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2094 },
#else
    { 0, 0, output_2094 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvts_nv2si },
    &operand_data[2465],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3810 */
  {
    "neon_vcvtu_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2095 },
#else
    { 0, 0, output_2095 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtu_nv2si },
    &operand_data[2465],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3810 */
  {
    "neon_vcvts_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2096 },
#else
    { 0, 0, output_2096 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvts_nv4si },
    &operand_data[2468],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3810 */
  {
    "neon_vcvtu_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2097 },
#else
    { 0, 0, output_2097 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtu_nv4si },
    &operand_data[2468],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3823 */
  {
    "neon_vcvts_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2098 },
#else
    { 0, 0, output_2098 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvts_nv4hi },
    &operand_data[2471],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3823 */
  {
    "neon_vcvtu_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2099 },
#else
    { 0, 0, output_2099 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtu_nv4hi },
    &operand_data[2471],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3823 */
  {
    "neon_vcvts_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2100 },
#else
    { 0, 0, output_2100 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvts_nv8hi },
    &operand_data[2474],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3823 */
  {
    "neon_vcvtu_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2101 },
#else
    { 0, 0, output_2101 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtu_nv8hi },
    &operand_data[2474],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtasv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.s%#16.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtasv8hf },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtauv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.u%#16.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtauv8hf },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtmsv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.s%#16.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmsv8hf },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtmuv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.u%#16.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmuv8hf },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtnsv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtn.s%#16.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtnsv8hf },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtnuv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtn.u%#16.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtnuv8hf },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtpsv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.s%#16.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtpsv8hf },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtpuv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.u%#16.f16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtpuv8hf },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtasv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.s%#16.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtasv4hf },
    &operand_data[2168],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtauv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.u%#16.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtauv4hf },
    &operand_data[2168],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtmsv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.s%#16.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmsv4hf },
    &operand_data[2168],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtmuv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.u%#16.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtmuv4hf },
    &operand_data[2168],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtnsv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtn.s%#16.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtnsv4hf },
    &operand_data[2168],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtnuv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtn.u%#16.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtnuv4hf },
    &operand_data[2168],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtpsv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.s%#16.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtpsv4hf },
    &operand_data[2168],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3837 */
  {
    "neon_vcvtpuv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.u%#16.f16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvtpuv4hf },
    &operand_data[2168],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3848 */
  {
    "neon_vmovnv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i16\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovnv8hi },
    &operand_data[2036],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3848 */
  {
    "neon_vmovnv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i32\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovnv4si },
    &operand_data[2039],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3848 */
  {
    "neon_vmovnv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i64\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovnv2di },
    &operand_data[2042],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3857 */
  {
    "neon_vqmovnsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.s%#16\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovnsv8hi },
    &operand_data[2036],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3857 */
  {
    "neon_vqmovnuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.u%#16\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovnuv8hi },
    &operand_data[2036],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3857 */
  {
    "neon_vqmovnsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.s%#32\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovnsv4si },
    &operand_data[2039],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3857 */
  {
    "neon_vqmovnuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.u%#32\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovnuv4si },
    &operand_data[2039],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3857 */
  {
    "neon_vqmovnsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.s%#64\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovnsv2di },
    &operand_data[2042],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3857 */
  {
    "neon_vqmovnuv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovn.u%#64\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovnuv2di },
    &operand_data[2042],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3866 */
  {
    "neon_vqmovunv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovun.s16\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovunv8hi },
    &operand_data[2036],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3866 */
  {
    "neon_vqmovunv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovun.s32\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovunv4si },
    &operand_data[2039],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3866 */
  {
    "neon_vqmovunv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovun.s64\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqmovunv2di },
    &operand_data[2042],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3875 */
  {
    "neon_vmovlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s%#8\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovlsv8qi },
    &operand_data[2015],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3875 */
  {
    "neon_vmovluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u%#8\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovluv8qi },
    &operand_data[2015],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3875 */
  {
    "neon_vmovlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s%#16\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovlsv4hi },
    &operand_data[2018],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3875 */
  {
    "neon_vmovluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u%#16\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovluv4hi },
    &operand_data[2018],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3875 */
  {
    "neon_vmovlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s%#32\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovlsv2si },
    &operand_data[2021],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3875 */
  {
    "neon_vmovluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u%#32\t%q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmovluv2si },
    &operand_data[2021],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3884 */
  {
    "neon_vmul_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2136 },
#else
    { 0, 0, output_2136 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev4hi },
    &operand_data[2477],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3884 */
  {
    "neon_vmul_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2137 },
#else
    { 0, 0, output_2137 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev2si },
    &operand_data[2481],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3884 */
  {
    "neon_vmul_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2138 },
#else
    { 0, 0, output_2138 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev2sf },
    &operand_data[2485],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3901 */
  {
    "neon_vmul_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2139 },
#else
    { 0, 0, output_2139 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev8hi },
    &operand_data[2489],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3901 */
  {
    "neon_vmul_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2140 },
#else
    { 0, 0, output_2140 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev4si },
    &operand_data[2493],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3901 */
  {
    "neon_vmul_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2141 },
#else
    { 0, 0, output_2141 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev4sf },
    &operand_data[2497],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3918 */
  {
    "neon_vmul_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f16\t%q0, %q1, %P2[%c3]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev8hf },
    &operand_data[2501],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3918 */
  {
    "neon_vmul_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f16\t%P0, %P1, %P2[%c3]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_lanev4hf },
    &operand_data[2505],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:3930 */
  {
    "neon_vmulls_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2144 },
#else
    { 0, 0, output_2144 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulls_lanev4hi },
    &operand_data[2509],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3930 */
  {
    "neon_vmullu_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2145 },
#else
    { 0, 0, output_2145 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullu_lanev4hi },
    &operand_data[2509],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3930 */
  {
    "neon_vmulls_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2146 },
#else
    { 0, 0, output_2146 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulls_lanev2si },
    &operand_data[2513],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3930 */
  {
    "neon_vmullu_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2147 },
#else
    { 0, 0, output_2147 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullu_lanev2si },
    &operand_data[2513],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3944 */
  {
    "neon_vqdmull_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2148 },
#else
    { 0, 0, output_2148 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmull_lanev4hi },
    &operand_data[2509],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3944 */
  {
    "neon_vqdmull_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2149 },
#else
    { 0, 0, output_2149 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmull_lanev2si },
    &operand_data[2513],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3958 */
  {
    "neon_vqdmulh_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2150 },
#else
    { 0, 0, output_2150 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_lanev8hi },
    &operand_data[2489],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3958 */
  {
    "neon_vqrdmulh_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2151 },
#else
    { 0, 0, output_2151 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_lanev8hi },
    &operand_data[2489],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3958 */
  {
    "neon_vqdmulh_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2152 },
#else
    { 0, 0, output_2152 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_lanev4si },
    &operand_data[2493],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3958 */
  {
    "neon_vqrdmulh_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2153 },
#else
    { 0, 0, output_2153 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_lanev4si },
    &operand_data[2493],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3972 */
  {
    "neon_vqdmulh_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2154 },
#else
    { 0, 0, output_2154 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_lanev4hi },
    &operand_data[2477],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3972 */
  {
    "neon_vqrdmulh_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2155 },
#else
    { 0, 0, output_2155 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_lanev4hi },
    &operand_data[2477],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3972 */
  {
    "neon_vqdmulh_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2156 },
#else
    { 0, 0, output_2156 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_lanev2si },
    &operand_data[2481],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3972 */
  {
    "neon_vqrdmulh_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2157 },
#else
    { 0, 0, output_2157 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_lanev2si },
    &operand_data[2481],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3987 */
  {
    "neon_vqrdmlah_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2158 },
#else
    { 0, 0, output_2158 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlah_lanev8hi },
    &operand_data[2517],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3987 */
  {
    "neon_vqrdmlsh_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2159 },
#else
    { 0, 0, output_2159 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlsh_lanev8hi },
    &operand_data[2517],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3987 */
  {
    "neon_vqrdmlah_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2160 },
#else
    { 0, 0, output_2160 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlah_lanev4si },
    &operand_data[2522],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:3987 */
  {
    "neon_vqrdmlsh_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2161 },
#else
    { 0, 0, output_2161 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlsh_lanev4si },
    &operand_data[2522],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4003 */
  {
    "neon_vqrdmlah_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2162 },
#else
    { 0, 0, output_2162 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlah_lanev4hi },
    &operand_data[2527],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4003 */
  {
    "neon_vqrdmlsh_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2163 },
#else
    { 0, 0, output_2163 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlsh_lanev4hi },
    &operand_data[2527],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4003 */
  {
    "neon_vqrdmlah_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2164 },
#else
    { 0, 0, output_2164 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlah_lanev2si },
    &operand_data[2532],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4003 */
  {
    "neon_vqrdmlsh_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2165 },
#else
    { 0, 0, output_2165 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmlsh_lanev2si },
    &operand_data[2532],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4019 */
  {
    "neon_vmla_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2166 },
#else
    { 0, 0, output_2166 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_lanev4hi },
    &operand_data[2527],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4019 */
  {
    "neon_vmla_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2167 },
#else
    { 0, 0, output_2167 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_lanev2si },
    &operand_data[2532],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4019 */
  {
    "neon_vmla_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2168 },
#else
    { 0, 0, output_2168 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_lanev2sf },
    &operand_data[2537],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4037 */
  {
    "neon_vmla_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2169 },
#else
    { 0, 0, output_2169 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_lanev8hi },
    &operand_data[2517],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4037 */
  {
    "neon_vmla_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2170 },
#else
    { 0, 0, output_2170 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_lanev4si },
    &operand_data[2522],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4037 */
  {
    "neon_vmla_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2171 },
#else
    { 0, 0, output_2171 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_lanev4sf },
    &operand_data[2542],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4055 */
  {
    "neon_vmlals_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2172 },
#else
    { 0, 0, output_2172 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlals_lanev4hi },
    &operand_data[2547],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4055 */
  {
    "neon_vmlalu_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2173 },
#else
    { 0, 0, output_2173 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalu_lanev4hi },
    &operand_data[2547],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4055 */
  {
    "neon_vmlals_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2174 },
#else
    { 0, 0, output_2174 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlals_lanev2si },
    &operand_data[2552],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4055 */
  {
    "neon_vmlalu_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2175 },
#else
    { 0, 0, output_2175 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalu_lanev2si },
    &operand_data[2552],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4070 */
  {
    "neon_vqdmlal_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2176 },
#else
    { 0, 0, output_2176 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlal_lanev4hi },
    &operand_data[2547],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4070 */
  {
    "neon_vqdmlal_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2177 },
#else
    { 0, 0, output_2177 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlal_lanev2si },
    &operand_data[2552],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4085 */
  {
    "neon_vmls_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2178 },
#else
    { 0, 0, output_2178 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_lanev4hi },
    &operand_data[2527],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4085 */
  {
    "neon_vmls_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2179 },
#else
    { 0, 0, output_2179 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_lanev2si },
    &operand_data[2532],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4085 */
  {
    "neon_vmls_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2180 },
#else
    { 0, 0, output_2180 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_lanev2sf },
    &operand_data[2537],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4103 */
  {
    "neon_vmls_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2181 },
#else
    { 0, 0, output_2181 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_lanev8hi },
    &operand_data[2517],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4103 */
  {
    "neon_vmls_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2182 },
#else
    { 0, 0, output_2182 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_lanev4si },
    &operand_data[2522],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4103 */
  {
    "neon_vmls_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2183 },
#else
    { 0, 0, output_2183 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_lanev4sf },
    &operand_data[2542],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4121 */
  {
    "neon_vmlsls_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2184 },
#else
    { 0, 0, output_2184 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsls_lanev4hi },
    &operand_data[2547],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4121 */
  {
    "neon_vmlslu_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2185 },
#else
    { 0, 0, output_2185 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslu_lanev4hi },
    &operand_data[2547],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4121 */
  {
    "neon_vmlsls_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2186 },
#else
    { 0, 0, output_2186 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsls_lanev2si },
    &operand_data[2552],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4121 */
  {
    "neon_vmlslu_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2187 },
#else
    { 0, 0, output_2187 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslu_lanev2si },
    &operand_data[2552],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4136 */
  {
    "neon_vqdmlsl_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2188 },
#else
    { 0, 0, output_2188 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlsl_lanev4hi },
    &operand_data[2547],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4136 */
  {
    "neon_vqdmlsl_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2189 },
#else
    { 0, 0, output_2189 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlsl_lanev2si },
    &operand_data[2552],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2190 },
#else
    { 0, 0, output_2190 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv8qi },
    &operand_data[2557],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2191 },
#else
    { 0, 0, output_2191 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv16qi },
    &operand_data[2561],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2192 },
#else
    { 0, 0, output_2192 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv4hi },
    &operand_data[2565],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2193 },
#else
    { 0, 0, output_2193 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv8hi },
    &operand_data[2569],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2194 },
#else
    { 0, 0, output_2194 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv2si },
    &operand_data[2573],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2195 },
#else
    { 0, 0, output_2195 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv4si },
    &operand_data[2577],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2196 },
#else
    { 0, 0, output_2196 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv4hf },
    &operand_data[2581],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2197 },
#else
    { 0, 0, output_2197 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv8hf },
    &operand_data[2585],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2198 },
#else
    { 0, 0, output_2198 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv4bf },
    &operand_data[2589],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2199 },
#else
    { 0, 0, output_2199 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv8bf },
    &operand_data[2593],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2200 },
#else
    { 0, 0, output_2200 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv2sf },
    &operand_data[2597],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2201 },
#else
    { 0, 0, output_2201 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv4sf },
    &operand_data[2601],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2202 },
#else
    { 0, 0, output_2202 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextdi },
    &operand_data[2605],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4428 */
  {
    "neon_vextv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2203 },
#else
    { 0, 0, output_2203 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vextv2di },
    &operand_data[2609],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4442 */
  {
    "neon_vrev64v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v8qi },
    &operand_data[1795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4442 */
  {
    "neon_vrev64v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4442 */
  {
    "neon_vrev64v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v4hi },
    &operand_data[1801],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4442 */
  {
    "neon_vrev64v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4442 */
  {
    "neon_vrev64v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v2si },
    &operand_data[1807],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4442 */
  {
    "neon_vrev64v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4442 */
  {
    "neon_vrev64v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v4hf },
    &operand_data[1813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4442 */
  {
    "neon_vrev64v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4442 */
  {
    "neon_vrev64v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.32\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v2sf },
    &operand_data[1819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4442 */
  {
    "neon_vrev64v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4442 */
  {
    "neon_vrev64v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.64\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev64v2di },
    &operand_data[1825],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4451 */
  {
    "neon_vrev32v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev32v8qi },
    &operand_data[1795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4451 */
  {
    "neon_vrev32v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.16\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev32v4hi },
    &operand_data[1801],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4451 */
  {
    "neon_vrev32v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev32v16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4451 */
  {
    "neon_vrev32v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev32v8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4460 */
  {
    "neon_vrev16v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev16.8\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev16v8qi },
    &operand_data[1795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4460 */
  {
    "neon_vrev16v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev16.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrev16v16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbslv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2221 },
#else
    { 0, output_2221, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8qi_internal },
    &operand_data[2613],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbslv16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2222 },
#else
    { 0, output_2222, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv16qi_internal },
    &operand_data[2617],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbslv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2223 },
#else
    { 0, output_2223, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4hi_internal },
    &operand_data[2621],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbslv8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2224 },
#else
    { 0, output_2224, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8hi_internal },
    &operand_data[2625],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbslv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2225 },
#else
    { 0, output_2225, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv2si_internal },
    &operand_data[2629],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbslv4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2226 },
#else
    { 0, output_2226, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4si_internal },
    &operand_data[2633],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbslv4hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2227 },
#else
    { 0, output_2227, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4hf_internal },
    &operand_data[2637],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbslv8hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2228 },
#else
    { 0, output_2228, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8hf_internal },
    &operand_data[2641],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbslv4bf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2229 },
#else
    { 0, output_2229, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4bf_internal },
    &operand_data[2645],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbslv8bf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2230 },
#else
    { 0, output_2230, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8bf_internal },
    &operand_data[2649],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbslv2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2231 },
#else
    { 0, output_2231, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv2sf_internal },
    &operand_data[2653],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbslv4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2232 },
#else
    { 0, output_2232, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4sf_internal },
    &operand_data[2657],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbsldi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2233 },
#else
    { 0, output_2233, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbsldi_internal },
    &operand_data[2661],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4477 */
  {
    "neon_vbslv2di_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2234 },
#else
    { 0, output_2234, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv2di_internal },
    &operand_data[2665],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshlsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshluv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshlsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshluv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshlsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshluv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshlsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshluv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshlsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshluv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshlsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshluv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshlsdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsdi },
    &operand_data[2033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshludi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshludi },
    &operand_data[2033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshlsdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsdi },
    &operand_data[2033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshludi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshludi },
    &operand_data[2033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshlsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlsv2di },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vshluv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshluv2di },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshlsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshlsv2di },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4504 */
  {
    "neon_vrshluv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshluv2di },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshluv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#8\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshlsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshluv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshlsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshluv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshluv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#16\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv4hi },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshlsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshluv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshlsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshluv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshluv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#32\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv2si },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshlsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshluv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshlsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshluv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshlsdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsdi },
    &operand_data[2033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshludi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshludi },
    &operand_data[2033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshlsdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsdi },
    &operand_data[2033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshludi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshludi },
    &operand_data[2033],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshlsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlsv2di },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqshluv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshluv2di },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshlsv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshlsv2di },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4515 */
  {
    "neon_vqrshluv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#64\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshluv2di },
    &operand_data[1825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshrs_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2299 },
#else
    { 0, 0, output_2299 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv8qi },
    &operand_data[2356],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshru_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2300 },
#else
    { 0, 0, output_2300 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv8qi },
    &operand_data[2356],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshrs_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2301 },
#else
    { 0, 0, output_2301 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv8qi },
    &operand_data[2356],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshru_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2302 },
#else
    { 0, 0, output_2302 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv8qi },
    &operand_data[2356],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshrs_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2303 },
#else
    { 0, 0, output_2303 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv16qi },
    &operand_data[2669],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshru_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2304 },
#else
    { 0, 0, output_2304 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv16qi },
    &operand_data[2669],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshrs_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2305 },
#else
    { 0, 0, output_2305 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv16qi },
    &operand_data[2669],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshru_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2306 },
#else
    { 0, 0, output_2306 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv16qi },
    &operand_data[2669],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshrs_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2307 },
#else
    { 0, 0, output_2307 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv4hi },
    &operand_data[2362],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshru_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2308 },
#else
    { 0, 0, output_2308 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv4hi },
    &operand_data[2362],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshrs_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2309 },
#else
    { 0, 0, output_2309 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv4hi },
    &operand_data[2362],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshru_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2310 },
#else
    { 0, 0, output_2310 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv4hi },
    &operand_data[2362],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshrs_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2311 },
#else
    { 0, 0, output_2311 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv8hi },
    &operand_data[2672],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshru_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2312 },
#else
    { 0, 0, output_2312 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv8hi },
    &operand_data[2672],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshrs_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2313 },
#else
    { 0, 0, output_2313 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv8hi },
    &operand_data[2672],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshru_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2314 },
#else
    { 0, 0, output_2314 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv8hi },
    &operand_data[2672],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshrs_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2315 },
#else
    { 0, 0, output_2315 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv2si },
    &operand_data[2368],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshru_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2316 },
#else
    { 0, 0, output_2316 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv2si },
    &operand_data[2368],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshrs_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2317 },
#else
    { 0, 0, output_2317 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv2si },
    &operand_data[2368],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshru_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2318 },
#else
    { 0, 0, output_2318 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv2si },
    &operand_data[2368],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshrs_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2319 },
#else
    { 0, 0, output_2319 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv4si },
    &operand_data[2675],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshru_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2320 },
#else
    { 0, 0, output_2320 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv4si },
    &operand_data[2675],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshrs_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2321 },
#else
    { 0, 0, output_2321 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv4si },
    &operand_data[2675],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshru_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2322 },
#else
    { 0, 0, output_2322 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv4si },
    &operand_data[2675],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshrs_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2323 },
#else
    { 0, 0, output_2323 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_ndi },
    &operand_data[2678],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshru_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2324 },
#else
    { 0, 0, output_2324 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_ndi },
    &operand_data[2678],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshrs_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2325 },
#else
    { 0, 0, output_2325 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_ndi },
    &operand_data[2678],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshru_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2326 },
#else
    { 0, 0, output_2326 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_ndi },
    &operand_data[2678],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshrs_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2327 },
#else
    { 0, 0, output_2327 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrs_nv2di },
    &operand_data[2681],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vshru_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2328 },
#else
    { 0, 0, output_2328 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshru_nv2di },
    &operand_data[2681],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshrs_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2329 },
#else
    { 0, 0, output_2329 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrs_nv2di },
    &operand_data[2681],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4526 */
  {
    "neon_vrshru_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2330 },
#else
    { 0, 0, output_2330 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshru_nv2di },
    &operand_data[2681],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4540 */
  {
    "neon_vshrn_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2331 },
#else
    { 0, 0, output_2331 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrn_nv8hi },
    &operand_data[2684],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4540 */
  {
    "neon_vrshrn_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2332 },
#else
    { 0, 0, output_2332 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrn_nv8hi },
    &operand_data[2684],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4540 */
  {
    "neon_vshrn_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2333 },
#else
    { 0, 0, output_2333 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrn_nv4si },
    &operand_data[2687],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4540 */
  {
    "neon_vrshrn_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2334 },
#else
    { 0, 0, output_2334 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrn_nv4si },
    &operand_data[2687],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4540 */
  {
    "neon_vshrn_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2335 },
#else
    { 0, 0, output_2335 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshrn_nv2di },
    &operand_data[2690],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4540 */
  {
    "neon_vrshrn_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2336 },
#else
    { 0, 0, output_2336 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrshrn_nv2di },
    &operand_data[2690],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4554 */
  {
    "neon_vqshrns_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2337 },
#else
    { 0, 0, output_2337 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrns_nv8hi },
    &operand_data[2684],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4554 */
  {
    "neon_vqshrnu_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2338 },
#else
    { 0, 0, output_2338 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrnu_nv8hi },
    &operand_data[2684],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4554 */
  {
    "neon_vqrshrns_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2339 },
#else
    { 0, 0, output_2339 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrns_nv8hi },
    &operand_data[2684],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4554 */
  {
    "neon_vqrshrnu_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2340 },
#else
    { 0, 0, output_2340 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrnu_nv8hi },
    &operand_data[2684],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4554 */
  {
    "neon_vqshrns_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2341 },
#else
    { 0, 0, output_2341 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrns_nv4si },
    &operand_data[2687],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4554 */
  {
    "neon_vqshrnu_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2342 },
#else
    { 0, 0, output_2342 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrnu_nv4si },
    &operand_data[2687],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4554 */
  {
    "neon_vqrshrns_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2343 },
#else
    { 0, 0, output_2343 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrns_nv4si },
    &operand_data[2687],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4554 */
  {
    "neon_vqrshrnu_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2344 },
#else
    { 0, 0, output_2344 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrnu_nv4si },
    &operand_data[2687],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4554 */
  {
    "neon_vqshrns_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2345 },
#else
    { 0, 0, output_2345 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrns_nv2di },
    &operand_data[2690],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4554 */
  {
    "neon_vqshrnu_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2346 },
#else
    { 0, 0, output_2346 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrnu_nv2di },
    &operand_data[2690],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4554 */
  {
    "neon_vqrshrns_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2347 },
#else
    { 0, 0, output_2347 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrns_nv2di },
    &operand_data[2690],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4554 */
  {
    "neon_vqrshrnu_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2348 },
#else
    { 0, 0, output_2348 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrnu_nv2di },
    &operand_data[2690],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4568 */
  {
    "neon_vqshrun_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2349 },
#else
    { 0, 0, output_2349 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrun_nv8hi },
    &operand_data[2684],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4568 */
  {
    "neon_vqrshrun_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2350 },
#else
    { 0, 0, output_2350 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrun_nv8hi },
    &operand_data[2684],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4568 */
  {
    "neon_vqshrun_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2351 },
#else
    { 0, 0, output_2351 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrun_nv4si },
    &operand_data[2687],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4568 */
  {
    "neon_vqrshrun_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2352 },
#else
    { 0, 0, output_2352 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrun_nv4si },
    &operand_data[2687],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4568 */
  {
    "neon_vqshrun_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2353 },
#else
    { 0, 0, output_2353 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshrun_nv2di },
    &operand_data[2690],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4568 */
  {
    "neon_vqrshrun_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2354 },
#else
    { 0, 0, output_2354 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrshrun_nv2di },
    &operand_data[2690],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4581 */
  {
    "neon_vshl_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2355 },
#else
    { 0, 0, output_2355 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv8qi },
    &operand_data[2356],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4581 */
  {
    "neon_vshl_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2356 },
#else
    { 0, 0, output_2356 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv16qi },
    &operand_data[2669],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4581 */
  {
    "neon_vshl_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2357 },
#else
    { 0, 0, output_2357 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv4hi },
    &operand_data[2362],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4581 */
  {
    "neon_vshl_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2358 },
#else
    { 0, 0, output_2358 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv8hi },
    &operand_data[2672],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4581 */
  {
    "neon_vshl_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2359 },
#else
    { 0, 0, output_2359 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv2si },
    &operand_data[2368],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4581 */
  {
    "neon_vshl_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2360 },
#else
    { 0, 0, output_2360 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv4si },
    &operand_data[2675],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4581 */
  {
    "neon_vshl_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2361 },
#else
    { 0, 0, output_2361 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_ndi },
    &operand_data[2678],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4581 */
  {
    "neon_vshl_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2362 },
#else
    { 0, 0, output_2362 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshl_nv2di },
    &operand_data[2681],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_s_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2363 },
#else
    { 0, 0, output_2363 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv8qi },
    &operand_data[2356],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_u_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2364 },
#else
    { 0, 0, output_2364 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv8qi },
    &operand_data[2356],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_s_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2365 },
#else
    { 0, 0, output_2365 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv16qi },
    &operand_data[2669],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_u_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2366 },
#else
    { 0, 0, output_2366 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv16qi },
    &operand_data[2669],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_s_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2367 },
#else
    { 0, 0, output_2367 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv4hi },
    &operand_data[2362],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_u_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2368 },
#else
    { 0, 0, output_2368 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv4hi },
    &operand_data[2362],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_s_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2369 },
#else
    { 0, 0, output_2369 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv8hi },
    &operand_data[2672],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_u_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2370 },
#else
    { 0, 0, output_2370 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv8hi },
    &operand_data[2672],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_s_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2371 },
#else
    { 0, 0, output_2371 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv2si },
    &operand_data[2368],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_u_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2372 },
#else
    { 0, 0, output_2372 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv2si },
    &operand_data[2368],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_s_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2373 },
#else
    { 0, 0, output_2373 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv4si },
    &operand_data[2675],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_u_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2374 },
#else
    { 0, 0, output_2374 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv4si },
    &operand_data[2675],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_s_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2375 },
#else
    { 0, 0, output_2375 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_ndi },
    &operand_data[2678],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_u_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2376 },
#else
    { 0, 0, output_2376 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_ndi },
    &operand_data[2678],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_s_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2377 },
#else
    { 0, 0, output_2377 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_s_nv2di },
    &operand_data[2681],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4594 */
  {
    "neon_vqshl_u_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2378 },
#else
    { 0, 0, output_2378 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshl_u_nv2di },
    &operand_data[2681],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4607 */
  {
    "neon_vqshlu_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2379 },
#else
    { 0, 0, output_2379 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv8qi },
    &operand_data[2356],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4607 */
  {
    "neon_vqshlu_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2380 },
#else
    { 0, 0, output_2380 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv16qi },
    &operand_data[2669],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4607 */
  {
    "neon_vqshlu_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2381 },
#else
    { 0, 0, output_2381 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv4hi },
    &operand_data[2362],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4607 */
  {
    "neon_vqshlu_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2382 },
#else
    { 0, 0, output_2382 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv8hi },
    &operand_data[2672],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4607 */
  {
    "neon_vqshlu_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2383 },
#else
    { 0, 0, output_2383 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv2si },
    &operand_data[2368],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4607 */
  {
    "neon_vqshlu_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2384 },
#else
    { 0, 0, output_2384 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv4si },
    &operand_data[2675],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4607 */
  {
    "neon_vqshlu_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2385 },
#else
    { 0, 0, output_2385 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_ndi },
    &operand_data[2678],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4607 */
  {
    "neon_vqshlu_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2386 },
#else
    { 0, 0, output_2386 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqshlu_nv2di },
    &operand_data[2681],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4620 */
  {
    "neon_vshlls_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2387 },
#else
    { 0, 0, output_2387 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlls_nv8qi },
    &operand_data[2693],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4620 */
  {
    "neon_vshllu_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2388 },
#else
    { 0, 0, output_2388 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshllu_nv8qi },
    &operand_data[2693],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4620 */
  {
    "neon_vshlls_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2389 },
#else
    { 0, 0, output_2389 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlls_nv4hi },
    &operand_data[2696],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4620 */
  {
    "neon_vshllu_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2390 },
#else
    { 0, 0, output_2390 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshllu_nv4hi },
    &operand_data[2696],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4620 */
  {
    "neon_vshlls_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2391 },
#else
    { 0, 0, output_2391 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshlls_nv2si },
    &operand_data[2699],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4620 */
  {
    "neon_vshllu_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2392 },
#else
    { 0, 0, output_2392 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vshllu_nv2si },
    &operand_data[2699],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsras_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2393 },
#else
    { 0, 0, output_2393 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv8qi },
    &operand_data[2702],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsrau_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2394 },
#else
    { 0, 0, output_2394 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv8qi },
    &operand_data[2702],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsras_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2395 },
#else
    { 0, 0, output_2395 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv8qi },
    &operand_data[2702],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsrau_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2396 },
#else
    { 0, 0, output_2396 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv8qi },
    &operand_data[2702],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsras_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2397 },
#else
    { 0, 0, output_2397 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv16qi },
    &operand_data[2706],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsrau_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2398 },
#else
    { 0, 0, output_2398 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv16qi },
    &operand_data[2706],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsras_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2399 },
#else
    { 0, 0, output_2399 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv16qi },
    &operand_data[2706],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsrau_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2400 },
#else
    { 0, 0, output_2400 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv16qi },
    &operand_data[2706],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsras_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2401 },
#else
    { 0, 0, output_2401 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv4hi },
    &operand_data[2710],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsrau_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2402 },
#else
    { 0, 0, output_2402 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv4hi },
    &operand_data[2710],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsras_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2403 },
#else
    { 0, 0, output_2403 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv4hi },
    &operand_data[2710],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsrau_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2404 },
#else
    { 0, 0, output_2404 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv4hi },
    &operand_data[2710],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsras_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2405 },
#else
    { 0, 0, output_2405 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv8hi },
    &operand_data[2714],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsrau_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2406 },
#else
    { 0, 0, output_2406 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv8hi },
    &operand_data[2714],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsras_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2407 },
#else
    { 0, 0, output_2407 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv8hi },
    &operand_data[2714],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsrau_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2408 },
#else
    { 0, 0, output_2408 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv8hi },
    &operand_data[2714],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsras_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2409 },
#else
    { 0, 0, output_2409 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv2si },
    &operand_data[2718],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsrau_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2410 },
#else
    { 0, 0, output_2410 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv2si },
    &operand_data[2718],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsras_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2411 },
#else
    { 0, 0, output_2411 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv2si },
    &operand_data[2718],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsrau_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2412 },
#else
    { 0, 0, output_2412 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv2si },
    &operand_data[2718],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsras_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2413 },
#else
    { 0, 0, output_2413 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv4si },
    &operand_data[2722],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsrau_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2414 },
#else
    { 0, 0, output_2414 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv4si },
    &operand_data[2722],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsras_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2415 },
#else
    { 0, 0, output_2415 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv4si },
    &operand_data[2722],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsrau_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2416 },
#else
    { 0, 0, output_2416 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv4si },
    &operand_data[2722],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsras_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2417 },
#else
    { 0, 0, output_2417 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_ndi },
    &operand_data[2726],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsrau_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2418 },
#else
    { 0, 0, output_2418 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_ndi },
    &operand_data[2726],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsras_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2419 },
#else
    { 0, 0, output_2419 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_ndi },
    &operand_data[2726],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsrau_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2420 },
#else
    { 0, 0, output_2420 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_ndi },
    &operand_data[2726],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsras_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2421 },
#else
    { 0, 0, output_2421 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsras_nv2di },
    &operand_data[2730],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vsrau_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2422 },
#else
    { 0, 0, output_2422 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsrau_nv2di },
    &operand_data[2730],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsras_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2423 },
#else
    { 0, 0, output_2423 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsras_nv2di },
    &operand_data[2730],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4635 */
  {
    "neon_vrsrau_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2424 },
#else
    { 0, 0, output_2424 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vrsrau_nv2di },
    &operand_data[2730],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4649 */
  {
    "neon_vsri_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2425 },
#else
    { 0, 0, output_2425 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv8qi },
    &operand_data[2702],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4649 */
  {
    "neon_vsri_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2426 },
#else
    { 0, 0, output_2426 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv16qi },
    &operand_data[2706],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4649 */
  {
    "neon_vsri_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2427 },
#else
    { 0, 0, output_2427 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv4hi },
    &operand_data[2710],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4649 */
  {
    "neon_vsri_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2428 },
#else
    { 0, 0, output_2428 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv8hi },
    &operand_data[2714],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4649 */
  {
    "neon_vsri_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2429 },
#else
    { 0, 0, output_2429 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv2si },
    &operand_data[2718],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4649 */
  {
    "neon_vsri_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2430 },
#else
    { 0, 0, output_2430 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv4si },
    &operand_data[2722],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4649 */
  {
    "neon_vsri_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2431 },
#else
    { 0, 0, output_2431 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_ndi },
    &operand_data[2726],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4649 */
  {
    "neon_vsri_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2432 },
#else
    { 0, 0, output_2432 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsri_nv2di },
    &operand_data[2730],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4663 */
  {
    "neon_vsli_nv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2433 },
#else
    { 0, 0, output_2433 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv8qi },
    &operand_data[2702],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4663 */
  {
    "neon_vsli_nv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2434 },
#else
    { 0, 0, output_2434 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv16qi },
    &operand_data[2706],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4663 */
  {
    "neon_vsli_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2435 },
#else
    { 0, 0, output_2435 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv4hi },
    &operand_data[2710],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4663 */
  {
    "neon_vsli_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2436 },
#else
    { 0, 0, output_2436 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv8hi },
    &operand_data[2714],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4663 */
  {
    "neon_vsli_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2437 },
#else
    { 0, 0, output_2437 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv2si },
    &operand_data[2718],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4663 */
  {
    "neon_vsli_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2438 },
#else
    { 0, 0, output_2438 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv4si },
    &operand_data[2722],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4663 */
  {
    "neon_vsli_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2439 },
#else
    { 0, 0, output_2439 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_ndi },
    &operand_data[2726],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4663 */
  {
    "neon_vsli_nv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2440 },
#else
    { 0, 0, output_2440 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsli_nv2di },
    &operand_data[2730],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4677 */
  {
    "neon_vtbl1v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtbl.8\t%P0, {%P1}, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbl1v8qi },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4687 */
  {
    "neon_vtbl2v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2442 },
#else
    { 0, 0, output_2442 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbl2v8qi },
    &operand_data[2734],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4708 */
  {
    "neon_vtbl3v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2443 },
#else
    { 0, 0, output_2443 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbl3v8qi },
    &operand_data[2737],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4730 */
  {
    "neon_vtbl4v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2444 },
#else
    { 0, 0, output_2444 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbl4v8qi },
    &operand_data[2740],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4754 */
  {
    "neon_vtbl1v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbl1v16qi },
    &operand_data[2743],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4785 */
  {
    "neon_vtbl2v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbl2v16qi },
    &operand_data[2746],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4820 */
  {
    "neon_vcombinev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcombinev16qi },
    &operand_data[2749],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4836 */
  {
    "neon_vtbx1v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtbx.8\t%P0, {%P2}, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbx1v8qi },
    &operand_data[1828],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4847 */
  {
    "neon_vtbx2v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2449 },
#else
    { 0, 0, output_2449 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbx2v8qi },
    &operand_data[2752],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4869 */
  {
    "neon_vtbx3v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2450 },
#else
    { 0, 0, output_2450 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbx3v8qi },
    &operand_data[2756],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4892 */
  {
    "neon_vtbx4v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2451 },
#else
    { 0, 0, output_2451 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtbx4v8qi },
    &operand_data[2760],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:4929 */
  {
    "*neon_vtrnv8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.8\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2764],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4929 */
  {
    "*neon_vtrnv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2768],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4929 */
  {
    "*neon_vtrnv4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.16\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2772],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4929 */
  {
    "*neon_vtrnv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2776],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4929 */
  {
    "*neon_vtrnv2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2780],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4929 */
  {
    "*neon_vtrnv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2784],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4929 */
  {
    "*neon_vtrnv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2788],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4929 */
  {
    "*neon_vtrnv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2792],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4929 */
  {
    "*neon_vtrnv8hf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2796],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4929 */
  {
    "*neon_vtrnv4hf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtrn.16\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2800],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4955 */
  {
    "*neon_vzipv8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.8\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2764],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4955 */
  {
    "*neon_vzipv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2768],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4955 */
  {
    "*neon_vzipv4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.16\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2772],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4955 */
  {
    "*neon_vzipv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2776],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4955 */
  {
    "*neon_vzipv2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2780],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4955 */
  {
    "*neon_vzipv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2784],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4955 */
  {
    "*neon_vzipv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2788],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4955 */
  {
    "*neon_vzipv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2792],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4955 */
  {
    "*neon_vzipv8hf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2796],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4955 */
  {
    "*neon_vzipv4hf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzip.16\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2800],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4981 */
  {
    "*neon_vuzpv8qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.8\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2764],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4981 */
  {
    "*neon_vuzpv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2768],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4981 */
  {
    "*neon_vuzpv4hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.16\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2772],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4981 */
  {
    "*neon_vuzpv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2776],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4981 */
  {
    "*neon_vuzpv2si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2780],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4981 */
  {
    "*neon_vuzpv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2784],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4981 */
  {
    "*neon_vuzpv2sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.32\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2788],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4981 */
  {
    "*neon_vuzpv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2792],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4981 */
  {
    "*neon_vuzpv8hf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2796],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:4981 */
  {
    "*neon_vuzpv4hf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vuzp.16\t%P0, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2800],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v8qi },
    &operand_data[2804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v16qi },
    &operand_data[2806],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v4hi },
    &operand_data[2808],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v8hi },
    &operand_data[2810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v2si },
    &operand_data[2812],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v4si },
    &operand_data[2814],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v4hf },
    &operand_data[2816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v8hf },
    &operand_data[2818],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1v4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v4bf },
    &operand_data[2820],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1v8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v8bf },
    &operand_data[2822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v2sf },
    &operand_data[2824],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v4sf },
    &operand_data[2826],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.64\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1di },
    &operand_data[2828],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5000 */
  {
    "neon_vld1v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.64\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1v2di },
    &operand_data[2830],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5012 */
  {
    "neon_vld1_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2496 },
#else
    { 0, 0, output_2496 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev8qi },
    &operand_data[2832],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5012 */
  {
    "neon_vld1_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2497 },
#else
    { 0, 0, output_2497 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev4hi },
    &operand_data[2836],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5012 */
  {
    "neon_vld1_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2498 },
#else
    { 0, 0, output_2498 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev4hf },
    &operand_data[2840],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5012 */
  {
    "neon_vld1_lanev4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2499 },
#else
    { 0, 0, output_2499 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev4bf },
    &operand_data[2844],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5012 */
  {
    "neon_vld1_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2500 },
#else
    { 0, 0, output_2500 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev2si },
    &operand_data[2848],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5012 */
  {
    "neon_vld1_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2501 },
#else
    { 0, 0, output_2501 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev2sf },
    &operand_data[2852],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5012 */
  {
    "neon_vld1_lanedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2502 },
#else
    { 0, 0, output_2502 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanedi },
    &operand_data[2856],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5033 */
  {
    "neon_vld1_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2503 },
#else
    { 0, 0, output_2503 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev16qi },
    &operand_data[2860],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5033 */
  {
    "neon_vld1_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2504 },
#else
    { 0, 0, output_2504 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev8hi },
    &operand_data[2864],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5033 */
  {
    "neon_vld1_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2505 },
#else
    { 0, 0, output_2505 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev8hf },
    &operand_data[2868],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5033 */
  {
    "neon_vld1_lanev8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2506 },
#else
    { 0, 0, output_2506 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev8bf },
    &operand_data[2872],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5033 */
  {
    "neon_vld1_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2507 },
#else
    { 0, 0, output_2507 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev4si },
    &operand_data[2876],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5033 */
  {
    "neon_vld1_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2508 },
#else
    { 0, 0, output_2508 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev4sf },
    &operand_data[2880],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5033 */
  {
    "neon_vld1_lanev2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2509 },
#else
    { 0, 0, output_2509 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_lanev2di },
    &operand_data[2884],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5060 */
  {
    "neon_vld1_dupv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.8\t{%P0[]}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv8qi },
    &operand_data[2832],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5060 */
  {
    "neon_vld1_dupv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%P0[]}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv4hi },
    &operand_data[2836],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5060 */
  {
    "neon_vld1_dupv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%P0[]}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv4hf },
    &operand_data[2840],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5060 */
  {
    "neon_vld1_dupv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.16\t{%P0[]}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv4bf },
    &operand_data[2844],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5060 */
  {
    "neon_vld1_dupv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%P0[]}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv2si },
    &operand_data[2848],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5060 */
  {
    "neon_vld1_dupv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld1.32\t{%P0[]}, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv2sf },
    &operand_data[2852],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5077 */
  {
    "neon_vld1_dupv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2516 },
#else
    { 0, 0, output_2516 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv16qi },
    &operand_data[2860],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5077 */
  {
    "neon_vld1_dupv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2517 },
#else
    { 0, 0, output_2517 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv8hi },
    &operand_data[2864],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5077 */
  {
    "neon_vld1_dupv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2518 },
#else
    { 0, 0, output_2518 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv8hf },
    &operand_data[2868],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5077 */
  {
    "neon_vld1_dupv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2519 },
#else
    { 0, 0, output_2519 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv4si },
    &operand_data[2876],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5077 */
  {
    "neon_vld1_dupv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2520 },
#else
    { 0, 0, output_2520 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv4sf },
    &operand_data[2880],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5087 */
  {
    "neon_vld1_dupv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupv2di },
    &operand_data[2884],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.8\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v8qi },
    &operand_data[2888],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.8\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v16qi },
    &operand_data[2890],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v4hi },
    &operand_data[2892],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v8hi },
    &operand_data[2894],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v2si },
    &operand_data[2896],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v4si },
    &operand_data[2898],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v4hf },
    &operand_data[2900],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v8hf },
    &operand_data[2902],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1v4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v4bf },
    &operand_data[2904],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1v8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v8bf },
    &operand_data[2906],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v2sf },
    &operand_data[2908],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.32\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v4sf },
    &operand_data[2910],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.64\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1di },
    &operand_data[2912],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5110 */
  {
    "neon_vst1v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst1.64\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1v2di },
    &operand_data[2914],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5120 */
  {
    "neon_vst1_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2536 },
#else
    { 0, 0, output_2536 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev8qi },
    &operand_data[2916],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5120 */
  {
    "neon_vst1_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2537 },
#else
    { 0, 0, output_2537 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev4hi },
    &operand_data[2919],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5120 */
  {
    "neon_vst1_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2538 },
#else
    { 0, 0, output_2538 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev4hf },
    &operand_data[2922],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5120 */
  {
    "neon_vst1_lanev4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2539 },
#else
    { 0, 0, output_2539 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev4bf },
    &operand_data[2925],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5120 */
  {
    "neon_vst1_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2540 },
#else
    { 0, 0, output_2540 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev2si },
    &operand_data[2928],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5120 */
  {
    "neon_vst1_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2541 },
#else
    { 0, 0, output_2541 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev2sf },
    &operand_data[2931],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5120 */
  {
    "neon_vst1_lanedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2542 },
#else
    { 0, 0, output_2542 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanedi },
    &operand_data[2934],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5141 */
  {
    "neon_vst1_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2543 },
#else
    { 0, 0, output_2543 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev16qi },
    &operand_data[2937],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5141 */
  {
    "neon_vst1_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2544 },
#else
    { 0, 0, output_2544 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev8hi },
    &operand_data[2940],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5141 */
  {
    "neon_vst1_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2545 },
#else
    { 0, 0, output_2545 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev8hf },
    &operand_data[2943],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5141 */
  {
    "neon_vst1_lanev8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2546 },
#else
    { 0, 0, output_2546 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev8bf },
    &operand_data[2946],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5141 */
  {
    "neon_vst1_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2547 },
#else
    { 0, 0, output_2547 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev4si },
    &operand_data[2949],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5141 */
  {
    "neon_vst1_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2548 },
#else
    { 0, 0, output_2548 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev4sf },
    &operand_data[2952],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5141 */
  {
    "neon_vst1_lanev2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2549 },
#else
    { 0, 0, output_2549 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst1_lanev2di },
    &operand_data[2955],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5174 */
  {
    "neon_vld2v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2550 },
#else
    { 0, 0, output_2550 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v8qi },
    &operand_data[2958],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5174 */
  {
    "neon_vld2v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2551 },
#else
    { 0, 0, output_2551 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v4hi },
    &operand_data[2958],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5174 */
  {
    "neon_vld2v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2552 },
#else
    { 0, 0, output_2552 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v4hf },
    &operand_data[2958],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5174 */
  {
    "neon_vld2v4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2553 },
#else
    { 0, 0, output_2553 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v4bf },
    &operand_data[2958],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5174 */
  {
    "neon_vld2v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2554 },
#else
    { 0, 0, output_2554 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v2si },
    &operand_data[2958],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5174 */
  {
    "neon_vld2v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2555 },
#else
    { 0, 0, output_2555 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v2sf },
    &operand_data[2958],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5174 */
  {
    "neon_vld2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2556 },
#else
    { 0, 0, output_2556 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2di },
    &operand_data[2958],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5199 */
  {
    "neon_vld2v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.8\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v16qi },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5199 */
  {
    "neon_vld2v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v8hi },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5199 */
  {
    "neon_vld2v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v8hf },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5199 */
  {
    "neon_vld2v8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.16\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v8bf },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5199 */
  {
    "neon_vld2v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.32\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v4si },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5199 */
  {
    "neon_vld2v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vld2.32\t%h0, %A1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2v4sf },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5210 */
  {
    "neon_vld2_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2563 },
#else
    { 0, 0, output_2563 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev8qi },
    &operand_data[2962],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5210 */
  {
    "neon_vld2_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2564 },
#else
    { 0, 0, output_2564 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev4hi },
    &operand_data[2966],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5210 */
  {
    "neon_vld2_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2565 },
#else
    { 0, 0, output_2565 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev4hf },
    &operand_data[2970],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5210 */
  {
    "neon_vld2_lanev4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2566 },
#else
    { 0, 0, output_2566 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev4bf },
    &operand_data[2974],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5210 */
  {
    "neon_vld2_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2567 },
#else
    { 0, 0, output_2567 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev2si },
    &operand_data[2978],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5210 */
  {
    "neon_vld2_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2568 },
#else
    { 0, 0, output_2568 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev2sf },
    &operand_data[2982],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5234 */
  {
    "neon_vld2_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2569 },
#else
    { 0, 0, output_2569 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev8hi },
    &operand_data[2986],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5234 */
  {
    "neon_vld2_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2570 },
#else
    { 0, 0, output_2570 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev8hf },
    &operand_data[2990],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5234 */
  {
    "neon_vld2_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2571 },
#else
    { 0, 0, output_2571 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev4si },
    &operand_data[2994],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5234 */
  {
    "neon_vld2_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2572 },
#else
    { 0, 0, output_2572 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev4sf },
    &operand_data[2998],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5234 */
  {
    "neon_vld2_lanev8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2573 },
#else
    { 0, 0, output_2573 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_lanev8bf },
    &operand_data[3002],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5262 */
  {
    "neon_vld2_dupv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2574 },
#else
    { 0, 0, output_2574 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupv8qi },
    &operand_data[2962],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5262 */
  {
    "neon_vld2_dupv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2575 },
#else
    { 0, 0, output_2575 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupv4hi },
    &operand_data[2966],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5262 */
  {
    "neon_vld2_dupv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2576 },
#else
    { 0, 0, output_2576 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupv4hf },
    &operand_data[2970],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5262 */
  {
    "neon_vld2_dupv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2577 },
#else
    { 0, 0, output_2577 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupv4bf },
    &operand_data[2974],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5262 */
  {
    "neon_vld2_dupv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2578 },
#else
    { 0, 0, output_2578 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupv2si },
    &operand_data[2978],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5262 */
  {
    "neon_vld2_dupv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2579 },
#else
    { 0, 0, output_2579 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupv2sf },
    &operand_data[2982],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5262 */
  {
    "neon_vld2_dupdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2580 },
#else
    { 0, 0, output_2580 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupdi },
    &operand_data[3006],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5280 */
  {
    "neon_vld2_dupv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2581 },
#else
    { 0, 0, output_2581 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld2_dupv8bf },
    &operand_data[3008],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5308 */
  {
    "neon_vst2v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2582 },
#else
    { 0, 0, output_2582 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v8qi },
    &operand_data[3010],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5308 */
  {
    "neon_vst2v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2583 },
#else
    { 0, 0, output_2583 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v4hi },
    &operand_data[3010],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5308 */
  {
    "neon_vst2v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2584 },
#else
    { 0, 0, output_2584 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v4hf },
    &operand_data[3010],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5308 */
  {
    "neon_vst2v4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2585 },
#else
    { 0, 0, output_2585 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v4bf },
    &operand_data[3010],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5308 */
  {
    "neon_vst2v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2586 },
#else
    { 0, 0, output_2586 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v2si },
    &operand_data[3010],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5308 */
  {
    "neon_vst2v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2587 },
#else
    { 0, 0, output_2587 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v2sf },
    &operand_data[3010],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5308 */
  {
    "neon_vst2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2588 },
#else
    { 0, 0, output_2588 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2di },
    &operand_data[3010],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5333 */
  {
    "neon_vst2v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.8\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v16qi },
    &operand_data[3012],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5333 */
  {
    "neon_vst2v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v8hi },
    &operand_data[3012],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5333 */
  {
    "neon_vst2v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v8hf },
    &operand_data[3012],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5333 */
  {
    "neon_vst2v8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.16\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v8bf },
    &operand_data[3012],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5333 */
  {
    "neon_vst2v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.32\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v4si },
    &operand_data[3012],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5333 */
  {
    "neon_vst2v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vst2.32\t%h1, %A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2v4sf },
    &operand_data[3012],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:5345 */
  {
    "neon_vst2_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2595 },
#else
    { 0, 0, output_2595 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev8qi },
    &operand_data[3014],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5345 */
  {
    "neon_vst2_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2596 },
#else
    { 0, 0, output_2596 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev4hi },
    &operand_data[3017],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5345 */
  {
    "neon_vst2_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2597 },
#else
    { 0, 0, output_2597 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev4hf },
    &operand_data[3020],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5345 */
  {
    "neon_vst2_lanev4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2598 },
#else
    { 0, 0, output_2598 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev4bf },
    &operand_data[3023],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5345 */
  {
    "neon_vst2_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2599 },
#else
    { 0, 0, output_2599 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev2si },
    &operand_data[3026],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5345 */
  {
    "neon_vst2_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2600 },
#else
    { 0, 0, output_2600 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev2sf },
    &operand_data[3029],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5369 */
  {
    "neon_vst2_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2601 },
#else
    { 0, 0, output_2601 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev8hi },
    &operand_data[3032],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5369 */
  {
    "neon_vst2_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2602 },
#else
    { 0, 0, output_2602 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev8hf },
    &operand_data[3035],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5369 */
  {
    "neon_vst2_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2603 },
#else
    { 0, 0, output_2603 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev4si },
    &operand_data[3038],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5369 */
  {
    "neon_vst2_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2604 },
#else
    { 0, 0, output_2604 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev4sf },
    &operand_data[3041],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5369 */
  {
    "neon_vst2_lanev8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2605 },
#else
    { 0, 0, output_2605 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst2_lanev8bf },
    &operand_data[3044],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5404 */
  {
    "neon_vld3v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2606 },
#else
    { 0, 0, output_2606 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v8qi },
    &operand_data[3047],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5404 */
  {
    "neon_vld3v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2607 },
#else
    { 0, 0, output_2607 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v4hi },
    &operand_data[3047],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5404 */
  {
    "neon_vld3v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2608 },
#else
    { 0, 0, output_2608 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v4hf },
    &operand_data[3047],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5404 */
  {
    "neon_vld3v4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2609 },
#else
    { 0, 0, output_2609 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v4bf },
    &operand_data[3047],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5404 */
  {
    "neon_vld3v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2610 },
#else
    { 0, 0, output_2610 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v2si },
    &operand_data[3047],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5404 */
  {
    "neon_vld3v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2611 },
#else
    { 0, 0, output_2611 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v2sf },
    &operand_data[3047],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5404 */
  {
    "neon_vld3di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2612 },
#else
    { 0, 0, output_2612 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3di },
    &operand_data[3047],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5447 */
  {
    "neon_vld3qav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2613 },
#else
    { 0, 0, output_2613 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qav16qi },
    &operand_data[3049],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5447 */
  {
    "neon_vld3qav8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2614 },
#else
    { 0, 0, output_2614 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qav8hi },
    &operand_data[3049],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5447 */
  {
    "neon_vld3qav8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2615 },
#else
    { 0, 0, output_2615 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qav8hf },
    &operand_data[3049],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5447 */
  {
    "neon_vld3qav8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2616 },
#else
    { 0, 0, output_2616 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qav8bf },
    &operand_data[3049],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5447 */
  {
    "neon_vld3qav4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2617 },
#else
    { 0, 0, output_2617 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qav4si },
    &operand_data[3049],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5447 */
  {
    "neon_vld3qav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2618 },
#else
    { 0, 0, output_2618 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qav4sf },
    &operand_data[3049],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5466 */
  {
    "neon_vld3qbv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2619 },
#else
    { 0, 0, output_2619 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qbv16qi },
    &operand_data[3049],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5466 */
  {
    "neon_vld3qbv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2620 },
#else
    { 0, 0, output_2620 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qbv8hi },
    &operand_data[3049],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5466 */
  {
    "neon_vld3qbv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2621 },
#else
    { 0, 0, output_2621 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qbv8hf },
    &operand_data[3049],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5466 */
  {
    "neon_vld3qbv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2622 },
#else
    { 0, 0, output_2622 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qbv8bf },
    &operand_data[3049],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5466 */
  {
    "neon_vld3qbv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2623 },
#else
    { 0, 0, output_2623 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qbv4si },
    &operand_data[3049],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5466 */
  {
    "neon_vld3qbv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2624 },
#else
    { 0, 0, output_2624 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3qbv4sf },
    &operand_data[3049],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5488 */
  {
    "neon_vld3_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2625 },
#else
    { 0, 0, output_2625 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev8qi },
    &operand_data[3052],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5488 */
  {
    "neon_vld3_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2626 },
#else
    { 0, 0, output_2626 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev4hi },
    &operand_data[3052],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5488 */
  {
    "neon_vld3_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2627 },
#else
    { 0, 0, output_2627 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev4hf },
    &operand_data[3052],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5488 */
  {
    "neon_vld3_lanev4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2628 },
#else
    { 0, 0, output_2628 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev4bf },
    &operand_data[3052],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5488 */
  {
    "neon_vld3_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2629 },
#else
    { 0, 0, output_2629 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev2si },
    &operand_data[3052],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5488 */
  {
    "neon_vld3_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2630 },
#else
    { 0, 0, output_2630 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev2sf },
    &operand_data[3052],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5514 */
  {
    "neon_vld3_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2631 },
#else
    { 0, 0, output_2631 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev8hi },
    &operand_data[3056],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5514 */
  {
    "neon_vld3_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2632 },
#else
    { 0, 0, output_2632 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev8hf },
    &operand_data[3056],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5514 */
  {
    "neon_vld3_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2633 },
#else
    { 0, 0, output_2633 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev4si },
    &operand_data[3056],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5514 */
  {
    "neon_vld3_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2634 },
#else
    { 0, 0, output_2634 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev4sf },
    &operand_data[3056],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5514 */
  {
    "neon_vld3_lanev8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2635 },
#else
    { 0, 0, output_2635 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_lanev8bf },
    &operand_data[3056],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5544 */
  {
    "neon_vld3_dupv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2636 },
#else
    { 0, 0, output_2636 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupv8qi },
    &operand_data[3052],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5544 */
  {
    "neon_vld3_dupv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2637 },
#else
    { 0, 0, output_2637 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupv4hi },
    &operand_data[3052],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5544 */
  {
    "neon_vld3_dupv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2638 },
#else
    { 0, 0, output_2638 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupv4hf },
    &operand_data[3052],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5544 */
  {
    "neon_vld3_dupv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2639 },
#else
    { 0, 0, output_2639 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupv4bf },
    &operand_data[3052],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5544 */
  {
    "neon_vld3_dupv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2640 },
#else
    { 0, 0, output_2640 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupv2si },
    &operand_data[3052],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5544 */
  {
    "neon_vld3_dupv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2641 },
#else
    { 0, 0, output_2641 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupv2sf },
    &operand_data[3052],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5544 */
  {
    "neon_vld3_dupdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2642 },
#else
    { 0, 0, output_2642 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupdi },
    &operand_data[3047],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5570 */
  {
    "neon_vld3_dupv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2643 },
#else
    { 0, 0, output_2643 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3_dupv8bf },
    &operand_data[3060],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vst3v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2644 },
#else
    { 0, 0, output_2644 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v8qi },
    &operand_data[3062],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vst3v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2645 },
#else
    { 0, 0, output_2645 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v4hi },
    &operand_data[3062],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vst3v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2646 },
#else
    { 0, 0, output_2646 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v4hf },
    &operand_data[3062],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vst3v4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2647 },
#else
    { 0, 0, output_2647 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v4bf },
    &operand_data[3062],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vst3v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2648 },
#else
    { 0, 0, output_2648 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v2si },
    &operand_data[3062],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vst3v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2649 },
#else
    { 0, 0, output_2649 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v2sf },
    &operand_data[3062],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5597 */
  {
    "neon_vst3di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2650 },
#else
    { 0, 0, output_2650 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3di },
    &operand_data[3062],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5639 */
  {
    "neon_vst3qav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2651 },
#else
    { 0, 0, output_2651 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qav16qi },
    &operand_data[3064],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5639 */
  {
    "neon_vst3qav8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2652 },
#else
    { 0, 0, output_2652 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qav8hi },
    &operand_data[3064],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5639 */
  {
    "neon_vst3qav8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2653 },
#else
    { 0, 0, output_2653 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qav8hf },
    &operand_data[3064],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5639 */
  {
    "neon_vst3qav8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2654 },
#else
    { 0, 0, output_2654 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qav8bf },
    &operand_data[3064],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5639 */
  {
    "neon_vst3qav4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2655 },
#else
    { 0, 0, output_2655 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qav4si },
    &operand_data[3064],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5639 */
  {
    "neon_vst3qav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2656 },
#else
    { 0, 0, output_2656 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qav4sf },
    &operand_data[3064],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5658 */
  {
    "neon_vst3qbv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2657 },
#else
    { 0, 0, output_2657 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qbv16qi },
    &operand_data[3064],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5658 */
  {
    "neon_vst3qbv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2658 },
#else
    { 0, 0, output_2658 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qbv8hi },
    &operand_data[3064],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5658 */
  {
    "neon_vst3qbv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2659 },
#else
    { 0, 0, output_2659 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qbv8hf },
    &operand_data[3064],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5658 */
  {
    "neon_vst3qbv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2660 },
#else
    { 0, 0, output_2660 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qbv8bf },
    &operand_data[3064],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5658 */
  {
    "neon_vst3qbv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2661 },
#else
    { 0, 0, output_2661 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qbv4si },
    &operand_data[3064],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5658 */
  {
    "neon_vst3qbv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2662 },
#else
    { 0, 0, output_2662 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3qbv4sf },
    &operand_data[3064],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5679 */
  {
    "neon_vst3_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2663 },
#else
    { 0, 0, output_2663 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev8qi },
    &operand_data[3066],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5679 */
  {
    "neon_vst3_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2664 },
#else
    { 0, 0, output_2664 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev4hi },
    &operand_data[3066],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5679 */
  {
    "neon_vst3_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2665 },
#else
    { 0, 0, output_2665 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev4hf },
    &operand_data[3066],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5679 */
  {
    "neon_vst3_lanev4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2666 },
#else
    { 0, 0, output_2666 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev4bf },
    &operand_data[3066],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5679 */
  {
    "neon_vst3_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2667 },
#else
    { 0, 0, output_2667 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev2si },
    &operand_data[3066],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5679 */
  {
    "neon_vst3_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2668 },
#else
    { 0, 0, output_2668 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev2sf },
    &operand_data[3066],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5705 */
  {
    "neon_vst3_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2669 },
#else
    { 0, 0, output_2669 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev8hi },
    &operand_data[3069],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5705 */
  {
    "neon_vst3_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2670 },
#else
    { 0, 0, output_2670 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev8hf },
    &operand_data[3069],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5705 */
  {
    "neon_vst3_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2671 },
#else
    { 0, 0, output_2671 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev4si },
    &operand_data[3069],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5705 */
  {
    "neon_vst3_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2672 },
#else
    { 0, 0, output_2672 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev4sf },
    &operand_data[3069],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5705 */
  {
    "neon_vst3_lanev8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2673 },
#else
    { 0, 0, output_2673 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3_lanev8bf },
    &operand_data[3069],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5742 */
  {
    "neon_vld4v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2674 },
#else
    { 0, 0, output_2674 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v8qi },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5742 */
  {
    "neon_vld4v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2675 },
#else
    { 0, 0, output_2675 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v4hi },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5742 */
  {
    "neon_vld4v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2676 },
#else
    { 0, 0, output_2676 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v4hf },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5742 */
  {
    "neon_vld4v4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2677 },
#else
    { 0, 0, output_2677 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v4bf },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5742 */
  {
    "neon_vld4v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2678 },
#else
    { 0, 0, output_2678 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v2si },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5742 */
  {
    "neon_vld4v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2679 },
#else
    { 0, 0, output_2679 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v2sf },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5742 */
  {
    "neon_vld4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2680 },
#else
    { 0, 0, output_2680 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4di },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5785 */
  {
    "neon_vld4qav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2681 },
#else
    { 0, 0, output_2681 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qav16qi },
    &operand_data[3072],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5785 */
  {
    "neon_vld4qav8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2682 },
#else
    { 0, 0, output_2682 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qav8hi },
    &operand_data[3072],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5785 */
  {
    "neon_vld4qav8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2683 },
#else
    { 0, 0, output_2683 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qav8hf },
    &operand_data[3072],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5785 */
  {
    "neon_vld4qav8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2684 },
#else
    { 0, 0, output_2684 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qav8bf },
    &operand_data[3072],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5785 */
  {
    "neon_vld4qav4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2685 },
#else
    { 0, 0, output_2685 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qav4si },
    &operand_data[3072],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5785 */
  {
    "neon_vld4qav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2686 },
#else
    { 0, 0, output_2686 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qav4sf },
    &operand_data[3072],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5805 */
  {
    "neon_vld4qbv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2687 },
#else
    { 0, 0, output_2687 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qbv16qi },
    &operand_data[3072],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5805 */
  {
    "neon_vld4qbv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2688 },
#else
    { 0, 0, output_2688 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qbv8hi },
    &operand_data[3072],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5805 */
  {
    "neon_vld4qbv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2689 },
#else
    { 0, 0, output_2689 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qbv8hf },
    &operand_data[3072],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5805 */
  {
    "neon_vld4qbv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2690 },
#else
    { 0, 0, output_2690 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qbv8bf },
    &operand_data[3072],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5805 */
  {
    "neon_vld4qbv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2691 },
#else
    { 0, 0, output_2691 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qbv4si },
    &operand_data[3072],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5805 */
  {
    "neon_vld4qbv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2692 },
#else
    { 0, 0, output_2692 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4qbv4sf },
    &operand_data[3072],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5828 */
  {
    "neon_vld4_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2693 },
#else
    { 0, 0, output_2693 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev8qi },
    &operand_data[2986],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5828 */
  {
    "neon_vld4_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2694 },
#else
    { 0, 0, output_2694 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev4hi },
    &operand_data[3075],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5828 */
  {
    "neon_vld4_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2695 },
#else
    { 0, 0, output_2695 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev4hf },
    &operand_data[3079],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5828 */
  {
    "neon_vld4_lanev4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2696 },
#else
    { 0, 0, output_2696 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev4bf },
    &operand_data[3083],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5828 */
  {
    "neon_vld4_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2697 },
#else
    { 0, 0, output_2697 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev2si },
    &operand_data[3087],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5828 */
  {
    "neon_vld4_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2698 },
#else
    { 0, 0, output_2698 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev2sf },
    &operand_data[3091],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5855 */
  {
    "neon_vld4_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2699 },
#else
    { 0, 0, output_2699 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev8hi },
    &operand_data[3095],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5855 */
  {
    "neon_vld4_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2700 },
#else
    { 0, 0, output_2700 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev8hf },
    &operand_data[3099],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5855 */
  {
    "neon_vld4_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2701 },
#else
    { 0, 0, output_2701 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev4si },
    &operand_data[3103],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5855 */
  {
    "neon_vld4_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2702 },
#else
    { 0, 0, output_2702 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev4sf },
    &operand_data[3107],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5855 */
  {
    "neon_vld4_lanev8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2703 },
#else
    { 0, 0, output_2703 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_lanev8bf },
    &operand_data[3111],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5886 */
  {
    "neon_vld4_dupv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2704 },
#else
    { 0, 0, output_2704 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupv8qi },
    &operand_data[2986],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5886 */
  {
    "neon_vld4_dupv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2705 },
#else
    { 0, 0, output_2705 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupv4hi },
    &operand_data[3075],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5886 */
  {
    "neon_vld4_dupv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2706 },
#else
    { 0, 0, output_2706 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupv4hf },
    &operand_data[3079],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5886 */
  {
    "neon_vld4_dupv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2707 },
#else
    { 0, 0, output_2707 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupv4bf },
    &operand_data[3083],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5886 */
  {
    "neon_vld4_dupv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2708 },
#else
    { 0, 0, output_2708 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupv2si },
    &operand_data[3087],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5886 */
  {
    "neon_vld4_dupv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2709 },
#else
    { 0, 0, output_2709 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupv2sf },
    &operand_data[3091],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5886 */
  {
    "neon_vld4_dupdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2710 },
#else
    { 0, 0, output_2710 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupdi },
    &operand_data[2960],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5915 */
  {
    "neon_vld4_dupv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2711 },
#else
    { 0, 0, output_2711 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4_dupv8bf },
    &operand_data[3115],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5943 */
  {
    "neon_vst4v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2712 },
#else
    { 0, 0, output_2712 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v8qi },
    &operand_data[3012],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5943 */
  {
    "neon_vst4v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2713 },
#else
    { 0, 0, output_2713 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v4hi },
    &operand_data[3012],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5943 */
  {
    "neon_vst4v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2714 },
#else
    { 0, 0, output_2714 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v4hf },
    &operand_data[3012],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5943 */
  {
    "neon_vst4v4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2715 },
#else
    { 0, 0, output_2715 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v4bf },
    &operand_data[3012],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5943 */
  {
    "neon_vst4v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2716 },
#else
    { 0, 0, output_2716 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v2si },
    &operand_data[3012],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5943 */
  {
    "neon_vst4v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2717 },
#else
    { 0, 0, output_2717 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v2sf },
    &operand_data[3012],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5943 */
  {
    "neon_vst4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2718 },
#else
    { 0, 0, output_2718 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4di },
    &operand_data[3012],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5986 */
  {
    "neon_vst4qav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2719 },
#else
    { 0, 0, output_2719 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qav16qi },
    &operand_data[3117],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5986 */
  {
    "neon_vst4qav8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2720 },
#else
    { 0, 0, output_2720 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qav8hi },
    &operand_data[3117],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5986 */
  {
    "neon_vst4qav8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2721 },
#else
    { 0, 0, output_2721 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qav8hf },
    &operand_data[3117],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5986 */
  {
    "neon_vst4qav8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2722 },
#else
    { 0, 0, output_2722 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qav8bf },
    &operand_data[3117],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5986 */
  {
    "neon_vst4qav4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2723 },
#else
    { 0, 0, output_2723 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qav4si },
    &operand_data[3117],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:5986 */
  {
    "neon_vst4qav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2724 },
#else
    { 0, 0, output_2724 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qav4sf },
    &operand_data[3117],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6006 */
  {
    "neon_vst4qbv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2725 },
#else
    { 0, 0, output_2725 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qbv16qi },
    &operand_data[3117],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6006 */
  {
    "neon_vst4qbv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2726 },
#else
    { 0, 0, output_2726 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qbv8hi },
    &operand_data[3117],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6006 */
  {
    "neon_vst4qbv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2727 },
#else
    { 0, 0, output_2727 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qbv8hf },
    &operand_data[3117],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6006 */
  {
    "neon_vst4qbv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2728 },
#else
    { 0, 0, output_2728 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qbv8bf },
    &operand_data[3117],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6006 */
  {
    "neon_vst4qbv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2729 },
#else
    { 0, 0, output_2729 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qbv4si },
    &operand_data[3117],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6006 */
  {
    "neon_vst4qbv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2730 },
#else
    { 0, 0, output_2730 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4qbv4sf },
    &operand_data[3117],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6028 */
  {
    "neon_vst4_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2731 },
#else
    { 0, 0, output_2731 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev8qi },
    &operand_data[3032],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6028 */
  {
    "neon_vst4_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2732 },
#else
    { 0, 0, output_2732 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev4hi },
    &operand_data[3119],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6028 */
  {
    "neon_vst4_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2733 },
#else
    { 0, 0, output_2733 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev4hf },
    &operand_data[3122],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6028 */
  {
    "neon_vst4_lanev4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2734 },
#else
    { 0, 0, output_2734 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev4bf },
    &operand_data[3125],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6028 */
  {
    "neon_vst4_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2735 },
#else
    { 0, 0, output_2735 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev2si },
    &operand_data[3128],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6028 */
  {
    "neon_vst4_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2736 },
#else
    { 0, 0, output_2736 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev2sf },
    &operand_data[3131],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6055 */
  {
    "neon_vst4_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2737 },
#else
    { 0, 0, output_2737 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev8hi },
    &operand_data[3134],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6055 */
  {
    "neon_vst4_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2738 },
#else
    { 0, 0, output_2738 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev8hf },
    &operand_data[3137],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6055 */
  {
    "neon_vst4_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2739 },
#else
    { 0, 0, output_2739 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev4si },
    &operand_data[3140],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6055 */
  {
    "neon_vst4_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2740 },
#else
    { 0, 0, output_2740 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev4sf },
    &operand_data[3143],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6055 */
  {
    "neon_vst4_lanev8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2741 },
#else
    { 0, 0, output_2741 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4_lanev8bf },
    &operand_data[3146],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6086 */
  {
    "neon_vec_unpacks_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s8 %q0, %e1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacks_lo_v16qi },
    &operand_data[3149],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6086 */
  {
    "neon_vec_unpacku_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u8 %q0, %e1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacku_lo_v16qi },
    &operand_data[3149],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6086 */
  {
    "neon_vec_unpacks_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s16 %q0, %e1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacks_lo_v8hi },
    &operand_data[3152],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6086 */
  {
    "neon_vec_unpacku_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u16 %q0, %e1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacku_lo_v8hi },
    &operand_data[3152],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6086 */
  {
    "neon_vec_unpacks_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s32 %q0, %e1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacks_lo_v4si },
    &operand_data[3155],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6086 */
  {
    "neon_vec_unpacku_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u32 %q0, %e1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacku_lo_v4si },
    &operand_data[3155],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6096 */
  {
    "neon_vec_unpacks_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s8 %q0, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacks_hi_v16qi },
    &operand_data[3158],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6096 */
  {
    "neon_vec_unpacku_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u8 %q0, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacku_hi_v16qi },
    &operand_data[3158],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6096 */
  {
    "neon_vec_unpacks_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s16 %q0, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacks_hi_v8hi },
    &operand_data[3161],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6096 */
  {
    "neon_vec_unpacku_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u16 %q0, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacku_hi_v8hi },
    &operand_data[3161],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6096 */
  {
    "neon_vec_unpacks_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s32 %q0, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacks_hi_v4si },
    &operand_data[3164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6096 */
  {
    "neon_vec_unpacku_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u32 %q0, %f1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_unpacku_hi_v4si },
    &operand_data[3164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6143 */
  {
    "neon_vec_smult_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s8 %q0, %e1, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_lo_v16qi },
    &operand_data[3167],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6143 */
  {
    "neon_vec_umult_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u8 %q0, %e1, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_lo_v16qi },
    &operand_data[3167],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6143 */
  {
    "neon_vec_smult_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s16 %q0, %e1, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_lo_v8hi },
    &operand_data[3171],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6143 */
  {
    "neon_vec_umult_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u16 %q0, %e1, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_lo_v8hi },
    &operand_data[3171],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6143 */
  {
    "neon_vec_smult_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s32 %q0, %e1, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_lo_v4si },
    &operand_data[3175],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6143 */
  {
    "neon_vec_umult_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u32 %q0, %e1, %e3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_lo_v4si },
    &operand_data[3175],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6177 */
  {
    "neon_vec_smult_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s8 %q0, %f1, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_hi_v16qi },
    &operand_data[3179],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6177 */
  {
    "neon_vec_umult_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u8 %q0, %f1, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_hi_v16qi },
    &operand_data[3179],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6177 */
  {
    "neon_vec_smult_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s16 %q0, %f1, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_hi_v8hi },
    &operand_data[3183],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6177 */
  {
    "neon_vec_umult_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u16 %q0, %f1, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_hi_v8hi },
    &operand_data[3183],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6177 */
  {
    "neon_vec_smult_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s32 %q0, %f1, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_hi_v4si },
    &operand_data[3187],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6177 */
  {
    "neon_vec_umult_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u32 %q0, %f1, %f3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_hi_v4si },
    &operand_data[3187],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6212 */
  {
    "neon_vec_sshiftl_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2766 },
#else
    { 0, 0, output_2766 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_sshiftl_v8qi },
    &operand_data[3191],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6212 */
  {
    "neon_vec_ushiftl_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2767 },
#else
    { 0, 0, output_2767 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_ushiftl_v8qi },
    &operand_data[3191],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6212 */
  {
    "neon_vec_sshiftl_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2768 },
#else
    { 0, 0, output_2768 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_sshiftl_v4hi },
    &operand_data[3194],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6212 */
  {
    "neon_vec_ushiftl_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2769 },
#else
    { 0, 0, output_2769 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_ushiftl_v4hi },
    &operand_data[3194],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6212 */
  {
    "neon_vec_sshiftl_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2770 },
#else
    { 0, 0, output_2770 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_sshiftl_v2si },
    &operand_data[3197],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6212 */
  {
    "neon_vec_ushiftl_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2771 },
#else
    { 0, 0, output_2771 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_ushiftl_v2si },
    &operand_data[3197],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6251 */
  {
    "neon_unpacks_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s8 %q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_unpacks_v8qi },
    &operand_data[3191],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6251 */
  {
    "neon_unpacku_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u8 %q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_unpacku_v8qi },
    &operand_data[3191],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6251 */
  {
    "neon_unpacks_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s16 %q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_unpacks_v4hi },
    &operand_data[3194],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6251 */
  {
    "neon_unpacku_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u16 %q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_unpacku_v4hi },
    &operand_data[3194],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6251 */
  {
    "neon_unpacks_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.s32 %q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_unpacks_v2si },
    &operand_data[3197],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6251 */
  {
    "neon_unpacku_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovl.u32 %q0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_unpacku_v2si },
    &operand_data[3197],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6285 */
  {
    "neon_vec_smult_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s8 %q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_v8qi },
    &operand_data[3200],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6285 */
  {
    "neon_vec_umult_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u8 %q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_v8qi },
    &operand_data[3200],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6285 */
  {
    "neon_vec_smult_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s16 %q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_v4hi },
    &operand_data[3203],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6285 */
  {
    "neon_vec_umult_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u16 %q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_v4hi },
    &operand_data[3203],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6285 */
  {
    "neon_vec_smult_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.s32 %q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_smult_v2si },
    &operand_data[3206],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6285 */
  {
    "neon_vec_umult_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.u32 %q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_umult_v2si },
    &operand_data[3206],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6358 */
  {
    "vec_pack_trunc_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i16\t%e0, %q1\n\tvmovn.i16\t%f0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v8hi },
    &operand_data[3209],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6358 */
  {
    "vec_pack_trunc_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i32\t%e0, %q1\n\tvmovn.i32\t%f0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v4si },
    &operand_data[3212],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6358 */
  {
    "vec_pack_trunc_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i64\t%e0, %q1\n\tvmovn.i64\t%f0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v2di },
    &operand_data[3215],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6372 */
  {
    "neon_vec_pack_trunc_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i16\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_pack_trunc_v8hi },
    &operand_data[3218],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6372 */
  {
    "neon_vec_pack_trunc_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i32\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_pack_trunc_v4si },
    &operand_data[3220],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6372 */
  {
    "neon_vec_pack_trunc_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovn.i64\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vec_pack_trunc_v2di },
    &operand_data[3222],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6394 */
  {
    "neon_vabdv4hf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f16 %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv4hf_2 },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6394 */
  {
    "neon_vabdv8hf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f16 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv8hf_2 },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6394 */
  {
    "neon_vabdv2sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f32 %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv2sf_2 },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6394 */
  {
    "neon_vabdv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f32 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv4sf_2 },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6403 */
  {
    "neon_vabdv4hf_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f16 %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv4hf_3 },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6403 */
  {
    "neon_vabdv8hf_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f16 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv8hf_3 },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6403 */
  {
    "neon_vabdv2sf_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f32 %P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv2sf_3 },
    &operand_data[1819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6403 */
  {
    "neon_vabdv4sf_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f32 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabdv4sf_3 },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6413 */
  {
    "neon_smmlav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsmmla.s8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_smmlav16qi },
    &operand_data[2279],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6413 */
  {
    "neon_ummlav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vummla.u8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_ummlav16qi },
    &operand_data[2279],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6413 */
  {
    "neon_usmmlav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vusmmla.s8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_usmmlav16qi },
    &operand_data[2279],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6424 */
  {
    "neon_vbfdotv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdot.bf16\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfdotv2sf },
    &operand_data[3224],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6424 */
  {
    "neon_vbfdotv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdot.bf16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfdotv4sf },
    &operand_data[3228],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6436 */
  {
    "neon_vbfdot_lanev4bfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdot.bf16\t%P0, %P2, %P3[%c4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfdot_lanev4bfv2sf },
    &operand_data[3232],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6436 */
  {
    "neon_vbfdot_lanev4bfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdot.bf16\t%q0, %q2, %P3[%c4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfdot_lanev4bfv4sf },
    &operand_data[3237],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6449 */
  {
    "neon_vbfdot_lanev8bfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2805 },
#else
    { 0, 0, output_2805 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfdot_lanev8bfv2sf },
    &operand_data[3242],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6449 */
  {
    "neon_vbfdot_lanev8bfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2806 },
#else
    { 0, 0, output_2806 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfdot_lanev8bfv4sf },
    &operand_data[3247],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/neon.md:6472 */
  {
    "neon_vbfcvtv4sfv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.bf16.f32\t%P0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfcvtv4sfv4bf },
    &operand_data[3252],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6472 */
  {
    "neon_vbfcvtv4sfv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.bf16.f32\t%e0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfcvtv4sfv8bf },
    &operand_data[3254],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6481 */
  {
    "neon_vbfcvtv4sf_highv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.bf16.f32\t%f0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfcvtv4sf_highv8bf },
    &operand_data[3256],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6491 */
  {
    "neon_vbfcvtsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb.bf16.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfcvtsf },
    &operand_data[3259],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6500 */
  {
    "neon_vbfcvtv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshll.u32\t%q0, %P1, #16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfcvtv4bf },
    &operand_data[3261],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6500 */
  {
    "neon_vbfcvtv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshll.u32\t%q0, %e1, #16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfcvtv8bf },
    &operand_data[3263],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6509 */
  {
    "neon_vbfcvt_highv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshll.u32\t%q0, %f1, #16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfcvt_highv8bf },
    &operand_data[3263],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6541 */
  {
    "neon_vbfcvtbf_cvtmodev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfcvtbf_cvtmodev2si },
    &operand_data[3265],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6541 */
  {
    "neon_vbfcvtbf_cvtmodesf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfcvtbf_cvtmodesf },
    &operand_data[3267],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6549 */
  {
    "neon_vmmlav8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmmla.bf16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmmlav8bf },
    &operand_data[3228],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6560 */
  {
    "neon_vfmabv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmab.bf16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmabv8bf },
    &operand_data[3228],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6560 */
  {
    "neon_vfmatv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmat.bf16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmatv8bf },
    &operand_data[3228],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6571 */
  {
    "neon_vfmab_lanev8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmab.bf16\t%q0, %q2, %P3[%c4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmab_lanev8bf },
    &operand_data[3269],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/neon.md:6571 */
  {
    "neon_vfmat_lanev8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmat.bf16\t%q0, %q2, %P3[%c4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmat_lanev8bf },
    &operand_data[3269],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:22 */
  {
    "crypto_aesmc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "aesmc.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_aesmc },
    &operand_data[3274],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:22 */
  {
    "crypto_aesimc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "aesimc.8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_aesimc },
    &operand_data[3274],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:32 */
  {
    "crypto_aesd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "aesd.8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_aesd },
    &operand_data[3276],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:32 */
  {
    "crypto_aese",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "aese.8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_aese },
    &operand_data[3276],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:49 */
  {
    "*aarch32_crypto_aese_fused",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "aese.8\t%q0, %q2\n\taesmc.8\t%q0, %q0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3276],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:70 */
  {
    "*aarch32_crypto_aesd_fused",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "aesd.8\t%q0, %q2\n\taesimc.8\t%q0, %q0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3276],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:86 */
  {
    "crypto_sha1su1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1su1.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1su1 },
    &operand_data[3279],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:86 */
  {
    "crypto_sha256su0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256su0.32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha256su0 },
    &operand_data[3279],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:97 */
  {
    "crypto_sha1su0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1su0.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1su0 },
    &operand_data[3279],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:97 */
  {
    "crypto_sha256h",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256h.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha256h },
    &operand_data[3279],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:97 */
  {
    "crypto_sha256h2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256h2.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha256h2 },
    &operand_data[3279],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:97 */
  {
    "crypto_sha256su1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256su1.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha256su1 },
    &operand_data[3279],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:122 */
  {
    "crypto_sha1h_lb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1h.32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1h_lb },
    &operand_data[3283],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:134 */
  {
    "crypto_vmullp64",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmull.p64\t%q0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_vmullp64 },
    &operand_data[3286],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:163 */
  {
    "crypto_sha1c_lb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1c.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1c_lb },
    &operand_data[3289],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:163 */
  {
    "crypto_sha1m_lb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1m.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1m_lb },
    &operand_data[3289],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/crypto.md:163 */
  {
    "crypto_sha1p_lb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1p.32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1p_lb },
    &operand_data[3289],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:46 */
  {
    "*memory_barrier",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2838 },
#else
    { 0, 0, output_2838 },
#endif
    { 0 },
    &operand_data[3294],
    1,
    1,
    1,
    0,
    3
  },
  /* ../../gcc/config/arm/sync.md:65 */
  {
    "atomic_loadqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2839 },
#else
    { 0, 0, output_2839 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loadqi },
    &operand_data[3295],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/sync.md:65 */
  {
    "atomic_loadhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2840 },
#else
    { 0, 0, output_2840 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loadhi },
    &operand_data[3298],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/sync.md:65 */
  {
    "atomic_loadsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2841 },
#else
    { 0, 0, output_2841 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loadsi },
    &operand_data[3301],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/sync.md:91 */
  {
    "atomic_storeqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2842 },
#else
    { 0, 0, output_2842 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storeqi },
    &operand_data[3304],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/sync.md:91 */
  {
    "atomic_storehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2843 },
#else
    { 0, 0, output_2843 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storehi },
    &operand_data[3307],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/sync.md:91 */
  {
    "atomic_storesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2844 },
#else
    { 0, 0, output_2844 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storesi },
    &operand_data[3310],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/sync.md:119 */
  {
    "arm_atomic_loaddi2_ldrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %H0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_atomic_loaddi2_ldrd },
    &operand_data[3313],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:189 */
  {
    "atomic_compare_and_swap32qi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swap32qi_1 },
    &operand_data[3315],
    8,
    9,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:189 */
  {
    "atomic_compare_and_swap32hi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swap32hi_1 },
    &operand_data[3324],
    8,
    9,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:189 */
  {
    "atomic_compare_and_swapt1qi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapt1qi_1 },
    &operand_data[3333],
    8,
    9,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:189 */
  {
    "atomic_compare_and_swapt1hi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapt1hi_1 },
    &operand_data[3342],
    8,
    9,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:221 */
  {
    "atomic_compare_and_swap32si_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swap32si_1 },
    &operand_data[3351],
    8,
    9,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:221 */
  {
    "atomic_compare_and_swap32di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swap32di_1 },
    &operand_data[3360],
    8,
    9,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:221 */
  {
    "atomic_compare_and_swapt1si_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapt1si_1 },
    &operand_data[3369],
    8,
    9,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:221 */
  {
    "atomic_compare_and_swapt1di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapt1di_1 },
    &operand_data[3378],
    8,
    9,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:245 */
  {
    "atomic_exchangeqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangeqi },
    &operand_data[3387],
    4,
    5,
    1,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:245 */
  {
    "atomic_exchangehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangehi },
    &operand_data[3392],
    4,
    5,
    1,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:245 */
  {
    "atomic_exchangesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangesi },
    &operand_data[3397],
    4,
    5,
    1,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:245 */
  {
    "atomic_exchangedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangedi },
    &operand_data[3402],
    4,
    5,
    1,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_addqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_addqi },
    &operand_data[3407],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_subqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subqi },
    &operand_data[3412],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_orqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_orqi },
    &operand_data[3417],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_xorqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xorqi },
    &operand_data[3417],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_andqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_andqi },
    &operand_data[3417],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_addhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_addhi },
    &operand_data[3422],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_subhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subhi },
    &operand_data[3427],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_orhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_orhi },
    &operand_data[3432],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_xorhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xorhi },
    &operand_data[3432],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_andhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_andhi },
    &operand_data[3432],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_addsi },
    &operand_data[3437],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_subsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subsi },
    &operand_data[3442],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_orsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_orsi },
    &operand_data[3447],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_xorsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xorsi },
    &operand_data[3447],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_andsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_andsi },
    &operand_data[3447],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_adddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_adddi },
    &operand_data[3452],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_subdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subdi },
    &operand_data[3457],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_ordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_ordi },
    &operand_data[3462],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_xordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xordi },
    &operand_data[3462],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:286 */
  {
    "atomic_anddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_anddi },
    &operand_data[3462],
    3,
    5,
    1,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:309 */
  {
    "atomic_nandqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nandqi },
    &operand_data[3467],
    3,
    5,
    1,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:309 */
  {
    "atomic_nandhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nandhi },
    &operand_data[3472],
    3,
    5,
    1,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:309 */
  {
    "atomic_nandsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nandsi },
    &operand_data[3477],
    3,
    5,
    1,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:309 */
  {
    "atomic_nanddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nanddi },
    &operand_data[3482],
    3,
    5,
    1,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_addqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_addqi },
    &operand_data[3487],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_subqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_subqi },
    &operand_data[3493],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_orqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_orqi },
    &operand_data[3499],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_xorqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_xorqi },
    &operand_data[3499],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_andqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_andqi },
    &operand_data[3499],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_addhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_addhi },
    &operand_data[3505],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_subhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_subhi },
    &operand_data[3511],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_orhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_orhi },
    &operand_data[3517],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_xorhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_xorhi },
    &operand_data[3517],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_andhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_andhi },
    &operand_data[3517],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_addsi },
    &operand_data[3523],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_subsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_subsi },
    &operand_data[3529],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_orsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_orsi },
    &operand_data[3535],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_xorsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_xorsi },
    &operand_data[3535],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_andsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_andsi },
    &operand_data[3535],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_adddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_adddi },
    &operand_data[3541],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_subdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_subdi },
    &operand_data[3547],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_ordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_ordi },
    &operand_data[3553],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_xordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_xordi },
    &operand_data[3553],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:348 */
  {
    "atomic_fetch_anddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_anddi },
    &operand_data[3553],
    4,
    6,
    2,
    4,
    1
  },
  /* ../../gcc/config/arm/sync.md:373 */
  {
    "atomic_fetch_nandqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_nandqi },
    &operand_data[3559],
    4,
    6,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:373 */
  {
    "atomic_fetch_nandhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_nandhi },
    &operand_data[3565],
    4,
    6,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:373 */
  {
    "atomic_fetch_nandsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_nandsi },
    &operand_data[3571],
    4,
    6,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:373 */
  {
    "atomic_fetch_nanddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_nanddi },
    &operand_data[3577],
    4,
    6,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_add_fetchqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_add_fetchqi },
    &operand_data[3583],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_sub_fetchqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_sub_fetchqi },
    &operand_data[3588],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_or_fetchqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_or_fetchqi },
    &operand_data[3593],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_xor_fetchqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xor_fetchqi },
    &operand_data[3593],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_and_fetchqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_and_fetchqi },
    &operand_data[3593],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_add_fetchhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_add_fetchhi },
    &operand_data[3598],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_sub_fetchhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_sub_fetchhi },
    &operand_data[3603],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_or_fetchhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_or_fetchhi },
    &operand_data[3608],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_xor_fetchhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xor_fetchhi },
    &operand_data[3608],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_and_fetchhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_and_fetchhi },
    &operand_data[3608],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_add_fetchsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_add_fetchsi },
    &operand_data[3613],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_sub_fetchsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_sub_fetchsi },
    &operand_data[3618],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_or_fetchsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_or_fetchsi },
    &operand_data[3623],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_xor_fetchsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xor_fetchsi },
    &operand_data[3623],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_and_fetchsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_and_fetchsi },
    &operand_data[3623],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_add_fetchdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_add_fetchdi },
    &operand_data[3628],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_sub_fetchdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_sub_fetchdi },
    &operand_data[3633],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_or_fetchdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_or_fetchdi },
    &operand_data[3638],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_xor_fetchdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xor_fetchdi },
    &operand_data[3638],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:399 */
  {
    "atomic_and_fetchdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_and_fetchdi },
    &operand_data[3638],
    4,
    5,
    3,
    3,
    1
  },
  /* ../../gcc/config/arm/sync.md:424 */
  {
    "atomic_nand_fetchqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nand_fetchqi },
    &operand_data[3643],
    4,
    5,
    3,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:424 */
  {
    "atomic_nand_fetchhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nand_fetchhi },
    &operand_data[3648],
    4,
    5,
    3,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:424 */
  {
    "atomic_nand_fetchsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nand_fetchsi },
    &operand_data[3653],
    4,
    5,
    3,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:424 */
  {
    "atomic_nand_fetchdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_nand_fetchdi },
    &operand_data[3658],
    4,
    5,
    3,
    2,
    1
  },
  /* ../../gcc/config/arm/sync.md:448 */
  {
    "arm_load_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2930 },
#else
    { 0, output_2930, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_exclusiveqi },
    &operand_data[3663],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:448 */
  {
    "arm_load_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2931 },
#else
    { 0, output_2931, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_exclusivehi },
    &operand_data[3665],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:461 */
  {
    "arm_load_acquire_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2932 },
#else
    { 0, output_2932, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_acquire_exclusiveqi },
    &operand_data[3663],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:461 */
  {
    "arm_load_acquire_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2933 },
#else
    { 0, output_2933, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_acquire_exclusivehi },
    &operand_data[3665],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:474 */
  {
    "arm_load_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2934 },
#else
    { 0, output_2934, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_exclusivesi },
    &operand_data[3667],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:486 */
  {
    "arm_load_acquire_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2935 },
#else
    { 0, output_2935, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_acquire_exclusivesi },
    &operand_data[3667],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:498 */
  {
    "arm_load_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrexd%?\t%0, %H0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_exclusivedi },
    &operand_data[3669],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:507 */
  {
    "arm_load_acquire_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldaexd%?\t%0, %H0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_load_acquire_exclusivedi },
    &operand_data[3669],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:516 */
  {
    "arm_store_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2938 },
#else
    { 0, 0, output_2938 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_exclusiveqi },
    &operand_data[3671],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:516 */
  {
    "arm_store_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2939 },
#else
    { 0, 0, output_2939 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_exclusivehi },
    &operand_data[3674],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:516 */
  {
    "arm_store_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2940 },
#else
    { 0, 0, output_2940 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_exclusivesi },
    &operand_data[3677],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:516 */
  {
    "arm_store_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2941 },
#else
    { 0, 0, output_2941 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_exclusivedi },
    &operand_data[3680],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:542 */
  {
    "arm_store_release_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2942 },
#else
    { 0, 0, output_2942 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_release_exclusivedi },
    &operand_data[3680],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:557 */
  {
    "arm_store_release_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2943 },
#else
    { 0, output_2943, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_release_exclusiveqi },
    &operand_data[3683],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:557 */
  {
    "arm_store_release_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2944 },
#else
    { 0, output_2944, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_release_exclusivehi },
    &operand_data[3686],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:557 */
  {
    "arm_store_release_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2945 },
#else
    { 0, output_2945, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_store_release_exclusivesi },
    &operand_data[3689],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addqq3 },
    &operand_data[3692],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addhq3 },
    &operand_data[3695],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsq3 },
    &operand_data[3698],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "adduqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adduqq3 },
    &operand_data[3701],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "adduhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adduhq3 },
    &operand_data[3704],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addusq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addusq3 },
    &operand_data[3707],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addha3 },
    &operand_data[3710],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsa3 },
    &operand_data[3713],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "adduha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adduha3 },
    &operand_data[3716],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "addusa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addusa3 },
    &operand_data[3719],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:42 */
  {
    "*arm_addv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3722],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:42 */
  {
    "*arm_addv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3725],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:42 */
  {
    "*arm_addv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "usaddv4uqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usaddv4uqq3 },
    &operand_data[3731],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "usaddv2uhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usaddv2uhq3 },
    &operand_data[3734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "usadduqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usadduqq3 },
    &operand_data[3737],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "usadduhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usadduhq3 },
    &operand_data[3740],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "usaddv2uha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usaddv2uha3 },
    &operand_data[3743],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "usadduha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usadduha3 },
    &operand_data[3746],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*arm_ssaddv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3722],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*arm_ssaddv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3725],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*arm_ssaddqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3749],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*arm_ssaddhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3752],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*arm_ssaddv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*arm_ssaddha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3755],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*arm_ssaddsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3758],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*arm_ssaddsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3761],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "subqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subqq3 },
    &operand_data[3692],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "subhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subhq3 },
    &operand_data[3695],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "subsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsq3 },
    &operand_data[3698],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "subuqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subuqq3 },
    &operand_data[3701],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "subuhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subuhq3 },
    &operand_data[3704],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "subusq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subusq3 },
    &operand_data[3707],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "subha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subha3 },
    &operand_data[3710],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "subsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsa3 },
    &operand_data[3713],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "subuha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subuha3 },
    &operand_data[3716],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "subusa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subusa3 },
    &operand_data[3719],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:101 */
  {
    "*arm_subv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3722],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:101 */
  {
    "*arm_subv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3725],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:101 */
  {
    "*arm_subv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:110 */
  {
    "ussubv4uqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubv4uqq3 },
    &operand_data[3731],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:110 */
  {
    "ussubv2uhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubv2uhq3 },
    &operand_data[3734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:110 */
  {
    "ussubuqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubuqq3 },
    &operand_data[3737],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:110 */
  {
    "ussubuhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubuhq3 },
    &operand_data[3740],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:110 */
  {
    "ussubv2uha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubv2uha3 },
    &operand_data[3743],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:110 */
  {
    "ussubuha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ussubuha3 },
    &operand_data[3746],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*arm_sssubv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3722],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*arm_sssubv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3725],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*arm_sssubqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3749],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*arm_sssubhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3752],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*arm_sssubv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*arm_sssubha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3755],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*arm_sssubsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3758],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*arm_sssubsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3761],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:257 */
  {
    "*arm_ssmulsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3000 },
#else
    { 0, 0, output_3000 },
#endif
    { 0 },
    &operand_data[3761],
    3,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm-fixed.md:329 */
  {
    "*arm_usmulusa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3001 },
#else
    { 0, 0, output_3001 },
#endif
    { 0 },
    &operand_data[3766],
    3,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm-fixed.md:476 */
  {
    "arm_ssatsihi_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssat%?\t%0, #16, %2%S1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ssatsihi_shift },
    &operand_data[3771],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:487 */
  {
    "arm_usatsihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usat%?\t%0, #16, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_usatsihi },
    &operand_data[3775],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:20 */
  {
    "*mve_movv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3004 },
#else
    { 0, 0, output_3004 },
#endif
    { 0 },
    &operand_data[3777],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/mve.md:20 */
  {
    "*mve_movv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3005 },
#else
    { 0, 0, output_3005 },
#endif
    { 0 },
    &operand_data[3779],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/mve.md:20 */
  {
    "*mve_movv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3006 },
#else
    { 0, 0, output_3006 },
#endif
    { 0 },
    &operand_data[3781],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/mve.md:20 */
  {
    "*mve_movv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3007 },
#else
    { 0, 0, output_3007 },
#endif
    { 0 },
    &operand_data[3783],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/mve.md:20 */
  {
    "*mve_movti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3008 },
#else
    { 0, 0, output_3008 },
#endif
    { 0 },
    &operand_data[3785],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/mve.md:20 */
  {
    "*mve_movv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3009 },
#else
    { 0, 0, output_3009 },
#endif
    { 0 },
    &operand_data[3787],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/mve.md:20 */
  {
    "*mve_movv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3010 },
#else
    { 0, 0, output_3010 },
#endif
    { 0 },
    &operand_data[3789],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/mve.md:20 */
  {
    "*mve_movv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3011 },
#else
    { 0, 0, output_3011 },
#endif
    { 0 },
    &operand_data[3791],
    2,
    2,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/mve.md:82 */
  {
    "*mve_vdupv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.8\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2334],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:82 */
  {
    "*mve_vdupv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.16\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2336],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:82 */
  {
    "*mve_vdupv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.32\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3793],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:82 */
  {
    "*mve_vdupv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.64\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:82 */
  {
    "*mve_vdupv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.16\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2340],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:82 */
  {
    "*mve_vdupv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.32\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3797],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:82 */
  {
    "*mve_vdupv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.<V_sz_elem>\t%q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3799],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:94 */
  {
    "mve_vst4qv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3019 },
#else
    { 0, 0, output_3019 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst4qv16qi },
    &operand_data[3801],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:94 */
  {
    "mve_vst4qv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3020 },
#else
    { 0, 0, output_3020 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst4qv8hi },
    &operand_data[3801],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:94 */
  {
    "mve_vst4qv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3021 },
#else
    { 0, 0, output_3021 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst4qv4si },
    &operand_data[3801],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:94 */
  {
    "mve_vst4qv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3022 },
#else
    { 0, 0, output_3022 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst4qv8hf },
    &operand_data[3801],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:94 */
  {
    "mve_vst4qv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3023 },
#else
    { 0, 0, output_3023 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst4qv4sf },
    &operand_data[3801],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:128 */
  {
    "mve_vrndq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrintzt.f%#16 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndq_m_fv8hf },
    &operand_data[3803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:128 */
  {
    "mve_vrndq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrintzt.f%#32 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndq_m_fv4sf },
    &operand_data[3807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:144 */
  {
    "mve_vrndxq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx.f%#16	%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndxq_fv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:144 */
  {
    "mve_vrndxq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx.f%#32	%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndxq_fv4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:158 */
  {
    "mve_vrndq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz.f%#16	%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndq_fv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:158 */
  {
    "mve_vrndq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz.f%#32	%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndq_fv4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:172 */
  {
    "mve_vrndpq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintp.f%#16	%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndpq_fv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:172 */
  {
    "mve_vrndpq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintp.f%#32	%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndpq_fv4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:186 */
  {
    "mve_vrndnq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintn.f%#16	%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndnq_fv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:186 */
  {
    "mve_vrndnq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintn.f%#32	%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndnq_fv4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:200 */
  {
    "mve_vrndmq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintm.f%#16	%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndmq_fv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:200 */
  {
    "mve_vrndmq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintm.f%#32	%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndmq_fv4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:214 */
  {
    "mve_vrndaq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrinta.f%#16	%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndaq_fv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:214 */
  {
    "mve_vrndaq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrinta.f%#32	%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndaq_fv4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:228 */
  {
    "mve_vrev64q_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.%#16 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_fv8hf },
    &operand_data[3811],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:228 */
  {
    "mve_vrev64q_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.%#32 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_fv4sf },
    &operand_data[3813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:242 */
  {
    "mve_vnegq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.f%#16  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vnegq_fv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:242 */
  {
    "mve_vnegq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.f%#32  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vnegq_fv4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:255 */
  {
    "mve_vdupq_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.%#16   %q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_n_fv8hf },
    &operand_data[2340],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:255 */
  {
    "mve_vdupq_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.%#32   %q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_n_fv4sf },
    &operand_data[3797],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:269 */
  {
    "mve_vabsq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.f%#16  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabsq_fv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:269 */
  {
    "mve_vabsq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.f%#32  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabsq_fv4sf },
    &operand_data[1822],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:283 */
  {
    "mve_vrev32q_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.16 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev32q_fv8hf },
    &operand_data[1816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:296 */
  {
    "mve_vcvttq_f32_f16v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtt.f32.f16 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvttq_f32_f16v4sf },
    &operand_data[3815],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:310 */
  {
    "mve_vcvtbq_f32_f16v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb.f32.f16 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtbq_f32_f16v4sf },
    &operand_data[3815],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:324 */
  {
    "mve_vcvtq_to_f_sv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f%#16.s%#16       %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_to_f_sv8hf },
    &operand_data[2451],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:324 */
  {
    "mve_vcvtq_to_f_uv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f%#16.u%#16       %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_to_f_uv8hf },
    &operand_data[2451],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:324 */
  {
    "mve_vcvtq_to_f_sv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f%#32.s%#32       %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_to_f_sv4sf },
    &operand_data[2443],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:324 */
  {
    "mve_vcvtq_to_f_uv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f%#32.u%#32       %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_to_f_uv4sf },
    &operand_data[2443],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:338 */
  {
    "mve_vrev64q_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.%#8 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_sv16qi },
    &operand_data[2743],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:338 */
  {
    "mve_vrev64q_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.%#8 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_uv16qi },
    &operand_data[2743],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:338 */
  {
    "mve_vrev64q_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.%#16 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_sv8hi },
    &operand_data[3817],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:338 */
  {
    "mve_vrev64q_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.%#16 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_uv8hi },
    &operand_data[3817],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:338 */
  {
    "mve_vrev64q_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.%#32 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_sv4si },
    &operand_data[3819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:338 */
  {
    "mve_vrev64q_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev64.%#32 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_uv4si },
    &operand_data[3819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:352 */
  {
    "mve_vcvtq_from_f_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s%#16.f%#16       %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_from_f_sv8hi },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:352 */
  {
    "mve_vcvtq_from_f_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u%#16.f%#16       %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_from_f_uv8hi },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:352 */
  {
    "mve_vcvtq_from_f_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s%#32.f%#32       %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_from_f_sv4si },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:352 */
  {
    "mve_vcvtq_from_f_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u%#32.f%#32       %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_from_f_uv4si },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:364 */
  {
    "mve_vqnegq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s%#8 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqnegq_sv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:364 */
  {
    "mve_vqnegq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s%#16 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqnegq_sv8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:364 */
  {
    "mve_vqnegq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqneg.s%#32 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqnegq_sv4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:378 */
  {
    "mve_vqabsq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s%#8 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqabsq_sv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:378 */
  {
    "mve_vqabsq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s%#16 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqabsq_sv8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:378 */
  {
    "mve_vqabsq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqabs.s%#32 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqabsq_sv4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:392 */
  {
    "mve_vnegq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s%#8  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vnegq_sv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:392 */
  {
    "mve_vnegq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s%#16  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vnegq_sv8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:392 */
  {
    "mve_vnegq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vneg.s%#32  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vnegq_sv4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:405 */
  {
    "mve_vmvnq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_uv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:405 */
  {
    "mve_vmvnq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_uv8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:405 */
  {
    "mve_vmvnq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_uv4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:425 */
  {
    "mve_vdupq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.%#8   %q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_n_uv16qi },
    &operand_data[2334],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:425 */
  {
    "mve_vdupq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.%#8   %q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_n_sv16qi },
    &operand_data[2334],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:425 */
  {
    "mve_vdupq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.%#16   %q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_n_uv8hi },
    &operand_data[2336],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:425 */
  {
    "mve_vdupq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.%#16   %q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_n_sv8hi },
    &operand_data[2336],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:425 */
  {
    "mve_vdupq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.%#32   %q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_n_uv4si },
    &operand_data[3793],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:425 */
  {
    "mve_vdupq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdup.%#32   %q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_n_sv4si },
    &operand_data[3793],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:439 */
  {
    "mve_vclzq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i%#8  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclzq_uv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:439 */
  {
    "mve_vclzq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i%#8  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclzq_sv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:439 */
  {
    "mve_vclzq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i%#16  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclzq_uv8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:439 */
  {
    "mve_vclzq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i%#16  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclzq_sv8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:439 */
  {
    "mve_vclzq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i%#32  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclzq_uv4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:439 */
  {
    "mve_vclzq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vclz.i%#32  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclzq_sv4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:453 */
  {
    "mve_vclsq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s%#8  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclsq_sv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:453 */
  {
    "mve_vclsq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s%#16  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclsq_sv8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:453 */
  {
    "mve_vclsq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcls.s%#32  %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclsq_sv4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:467 */
  {
    "mve_vaddvq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddv.u%#8\t%0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvq_uv16qi },
    &operand_data[3821],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:467 */
  {
    "mve_vaddvq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddv.s%#8\t%0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvq_sv16qi },
    &operand_data[3821],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:467 */
  {
    "mve_vaddvq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddv.u%#16\t%0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvq_uv8hi },
    &operand_data[3823],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:467 */
  {
    "mve_vaddvq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddv.s%#16\t%0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvq_sv8hi },
    &operand_data[3823],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:467 */
  {
    "mve_vaddvq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddv.u%#32\t%0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvq_uv4si },
    &operand_data[3825],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:467 */
  {
    "mve_vaddvq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddv.s%#32\t%0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvq_sv4si },
    &operand_data[3825],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:481 */
  {
    "mve_vabsq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s%#8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabsq_sv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:481 */
  {
    "mve_vabsq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s%#16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabsq_sv8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:481 */
  {
    "mve_vabsq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs.s%#32\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabsq_sv4si },
    &operand_data[1810],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:495 */
  {
    "mve_vrev32q_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.%#8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev32q_uv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:495 */
  {
    "mve_vrev32q_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.%#8\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev32q_sv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:495 */
  {
    "mve_vrev32q_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.%#16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev32q_uv8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:495 */
  {
    "mve_vrev32q_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev32.%#16\t%q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev32q_sv8hi },
    &operand_data[1804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:509 */
  {
    "mve_vmovltq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovlt.u%#8   %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovltq_uv16qi },
    &operand_data[2173],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:509 */
  {
    "mve_vmovltq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovlt.s%#8   %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovltq_sv16qi },
    &operand_data[2173],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:509 */
  {
    "mve_vmovltq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovlt.u%#16   %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovltq_uv8hi },
    &operand_data[2177],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:509 */
  {
    "mve_vmovltq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovlt.s%#16   %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovltq_sv8hi },
    &operand_data[2177],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:523 */
  {
    "mve_vmovlbq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovlb.s%#8   %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovlbq_sv16qi },
    &operand_data[2173],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:523 */
  {
    "mve_vmovlbq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovlb.u%#8   %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovlbq_uv16qi },
    &operand_data[2173],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:523 */
  {
    "mve_vmovlbq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovlb.s%#16   %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovlbq_sv8hi },
    &operand_data[2177],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:523 */
  {
    "mve_vmovlbq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovlb.u%#16   %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovlbq_uv8hi },
    &operand_data[2177],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:537 */
  {
    "mve_vcvtpq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.s%#16.f%#16      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtpq_sv8hi },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:537 */
  {
    "mve_vcvtpq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.u%#16.f%#16      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtpq_uv8hi },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:537 */
  {
    "mve_vcvtpq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.s%#32.f%#32      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtpq_sv4si },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:537 */
  {
    "mve_vcvtpq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtp.u%#32.f%#32      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtpq_uv4si },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:551 */
  {
    "mve_vcvtnq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtn.s%#16.f%#16      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtnq_sv8hi },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:551 */
  {
    "mve_vcvtnq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtn.u%#16.f%#16      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtnq_uv8hi },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:551 */
  {
    "mve_vcvtnq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtn.s%#32.f%#32      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtnq_sv4si },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:551 */
  {
    "mve_vcvtnq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtn.u%#32.f%#32      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtnq_uv4si },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:565 */
  {
    "mve_vcvtmq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.s%#16.f%#16      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtmq_sv8hi },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:565 */
  {
    "mve_vcvtmq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.u%#16.f%#16      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtmq_uv8hi },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:565 */
  {
    "mve_vcvtmq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.s%#32.f%#32      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtmq_sv4si },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:565 */
  {
    "mve_vcvtmq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtm.u%#32.f%#32      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtmq_uv4si },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:579 */
  {
    "mve_vcvtaq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.u%#16.f%#16      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtaq_uv8hi },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:579 */
  {
    "mve_vcvtaq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.s%#16.f%#16      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtaq_sv8hi },
    &operand_data[2165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:579 */
  {
    "mve_vcvtaq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.u%#32.f%#32      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtaq_uv4si },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:579 */
  {
    "mve_vcvtaq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvta.s%#32.f%#32      %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtaq_sv4si },
    &operand_data[2162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:593 */
  {
    "mve_vmvnq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn.i%#16  %q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_n_uv8hi },
    &operand_data[3827],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:593 */
  {
    "mve_vmvnq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn.i%#16  %q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_n_sv8hi },
    &operand_data[3827],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:593 */
  {
    "mve_vmvnq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn.i%#32  %q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_n_uv4si },
    &operand_data[3829],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:593 */
  {
    "mve_vmvnq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmvn.i%#32  %q0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_n_sv4si },
    &operand_data[3829],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:607 */
  {
    "mve_vrev16q_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev16.8 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev16q_uv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:607 */
  {
    "mve_vrev16q_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrev16.8 %q0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev16q_sv16qi },
    &operand_data[1798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:621 */
  {
    "mve_vaddlvq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddlv.u32 %Q0, %R0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddlvq_uv4si },
    &operand_data[3831],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:621 */
  {
    "mve_vaddlvq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddlv.s32 %Q0, %R0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddlvq_sv4si },
    &operand_data[3831],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:635 */
  {
    "mve_vctp8qhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vctp.8 %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vctp8qhi },
    &operand_data[3833],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:635 */
  {
    "mve_vctp16qhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vctp.16 %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vctp16qhi },
    &operand_data[3833],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:635 */
  {
    "mve_vctp32qhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vctp.32 %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vctp32qhi },
    &operand_data[3833],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:635 */
  {
    "mve_vctp64qhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vctp.64 %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vctp64qhi },
    &operand_data[3833],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:649 */
  {
    "mve_vpnothi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpnot",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vpnothi },
    &operand_data[3835],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:663 */
  {
    "mve_vsubq_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f16  %q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_n_fv8hf },
    &operand_data[3837],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:663 */
  {
    "mve_vsubq_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f32  %q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_n_fv4sf },
    &operand_data[3840],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:678 */
  {
    "mve_vbrsrq_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbrsr.16  %q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_n_fv8hf },
    &operand_data[3843],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:678 */
  {
    "mve_vbrsrq_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbrsr.32  %q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_n_fv4sf },
    &operand_data[3846],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:693 */
  {
    "mve_vcvtq_n_to_f_sv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f16.s16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_n_to_f_sv8hf },
    &operand_data[3849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:693 */
  {
    "mve_vcvtq_n_to_f_uv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f16.u16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_n_to_f_uv8hf },
    &operand_data[3849],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:693 */
  {
    "mve_vcvtq_n_to_f_sv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.s32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_n_to_f_sv4sf },
    &operand_data[3852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:693 */
  {
    "mve_vcvtq_n_to_f_uv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.f32.u32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_n_to_f_uv4sf },
    &operand_data[3852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:707 */
  {
    "mve_vcreateq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmov %q0[2], %q0[0], %Q2, %Q1\n\tvmov %q0[3], %q0[1], %R2, %R1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcreateq_fv8hf },
    &operand_data[3855],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:707 */
  {
    "mve_vcreateq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmov %q0[2], %q0[0], %Q2, %Q1\n\tvmov %q0[3], %q0[1], %R2, %R1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcreateq_fv4sf },
    &operand_data[3858],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:722 */
  {
    "mve_vcreateq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmov %q0[2], %q0[0], %Q2, %Q1\n\tvmov %q0[3], %q0[1], %R2, %R1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcreateq_uv16qi },
    &operand_data[3861],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:722 */
  {
    "mve_vcreateq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmov %q0[2], %q0[0], %Q2, %Q1\n\tvmov %q0[3], %q0[1], %R2, %R1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcreateq_sv16qi },
    &operand_data[3861],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:722 */
  {
    "mve_vcreateq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmov %q0[2], %q0[0], %Q2, %Q1\n\tvmov %q0[3], %q0[1], %R2, %R1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcreateq_uv8hi },
    &operand_data[3864],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:722 */
  {
    "mve_vcreateq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmov %q0[2], %q0[0], %Q2, %Q1\n\tvmov %q0[3], %q0[1], %R2, %R1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcreateq_sv8hi },
    &operand_data[3864],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:722 */
  {
    "mve_vcreateq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmov %q0[2], %q0[0], %Q2, %Q1\n\tvmov %q0[3], %q0[1], %R2, %R1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcreateq_uv4si },
    &operand_data[3867],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:722 */
  {
    "mve_vcreateq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmov %q0[2], %q0[0], %Q2, %Q1\n\tvmov %q0[3], %q0[1], %R2, %R1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcreateq_sv4si },
    &operand_data[3867],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:722 */
  {
    "mve_vcreateq_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmov %q0[2], %q0[0], %Q2, %Q1\n\tvmov %q0[3], %q0[1], %R2, %R1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcreateq_uv2di },
    &operand_data[3870],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:722 */
  {
    "mve_vcreateq_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmov %q0[2], %q0[0], %Q2, %Q1\n\tvmov %q0[3], %q0[1], %R2, %R1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcreateq_sv2di },
    &operand_data[3870],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:738 */
  {
    "mve_vshrq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshr.s8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_n_sv16qi },
    &operand_data[3873],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:738 */
  {
    "mve_vshrq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshr.u8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_n_uv16qi },
    &operand_data[3873],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:738 */
  {
    "mve_vshrq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshr.s16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_n_sv8hi },
    &operand_data[3876],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:738 */
  {
    "mve_vshrq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshr.u16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_n_uv8hi },
    &operand_data[3876],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:738 */
  {
    "mve_vshrq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshr.s32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_n_sv4si },
    &operand_data[3879],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:738 */
  {
    "mve_vshrq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshr.u32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_n_uv4si },
    &operand_data[3879],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:752 */
  {
    "mve_vshrq_n_sv16qi_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3164 },
#else
    { 0, 0, output_3164 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_n_sv16qi_imm },
    &operand_data[3882],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:752 */
  {
    "mve_vshrq_n_sv8hi_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3165 },
#else
    { 0, 0, output_3165 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_n_sv8hi_imm },
    &operand_data[3885],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:752 */
  {
    "mve_vshrq_n_sv4si_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3166 },
#else
    { 0, 0, output_3166 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_n_sv4si_imm },
    &operand_data[3888],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:767 */
  {
    "mve_vshrq_n_uv16qi_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3167 },
#else
    { 0, 0, output_3167 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_n_uv16qi_imm },
    &operand_data[3882],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:767 */
  {
    "mve_vshrq_n_uv8hi_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3168 },
#else
    { 0, 0, output_3168 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_n_uv8hi_imm },
    &operand_data[3885],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:767 */
  {
    "mve_vshrq_n_uv4si_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3169 },
#else
    { 0, 0, output_3169 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_n_uv4si_imm },
    &operand_data[3888],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:786 */
  {
    "mve_vcvtq_n_from_f_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s16.f16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_n_from_f_sv8hi },
    &operand_data[3891],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:786 */
  {
    "mve_vcvtq_n_from_f_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u16.f16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_n_from_f_uv8hi },
    &operand_data[3891],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:786 */
  {
    "mve_vcvtq_n_from_f_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.s32.f32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_n_from_f_sv4si },
    &operand_data[3894],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:786 */
  {
    "mve_vcvtq_n_from_f_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt.u32.f32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_n_from_f_uv4si },
    &operand_data[3894],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:801 */
  {
    "mve_vaddlvq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddlvt.s32 %Q0, %R0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddlvq_p_sv4si },
    &operand_data[3897],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:801 */
  {
    "mve_vaddlvq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddlvt.u32 %Q0, %R0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddlvq_p_uv4si },
    &operand_data[3897],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:816 */
  {
    "mve_vcmpneq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#8  ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_uv16qi },
    &operand_data[3900],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:816 */
  {
    "mve_vcmpneq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#8  ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_sv16qi },
    &operand_data[3900],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:816 */
  {
    "mve_vcmpneq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#16  ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_uv8hi },
    &operand_data[3903],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:816 */
  {
    "mve_vcmpneq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#16  ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_sv8hi },
    &operand_data[3903],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:816 */
  {
    "mve_vcmpneq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#32  ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_uv4si },
    &operand_data[3906],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:816 */
  {
    "mve_vcmpneq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#32  ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_sv4si },
    &operand_data[3906],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:835 */
  {
    "mve_vabdq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#8	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:835 */
  {
    "mve_vabdq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#8	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:835 */
  {
    "mve_vabdq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#16	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:835 */
  {
    "mve_vabdq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#16	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:835 */
  {
    "mve_vabdq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.s%#32	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:835 */
  {
    "mve_vabdq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.u%#32	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:850 */
  {
    "mve_vaddq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i%#8	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_n_sv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:850 */
  {
    "mve_vaddq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i%#8	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_n_uv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:850 */
  {
    "mve_vaddq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i%#16	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_n_sv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:850 */
  {
    "mve_vaddq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i%#16	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_n_uv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:850 */
  {
    "mve_vaddq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i%#32	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_n_sv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:850 */
  {
    "mve_vaddq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i%#32	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_n_uv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:865 */
  {
    "mve_vaddvaq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddva.s%#8	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvaq_sv16qi },
    &operand_data[3918],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:865 */
  {
    "mve_vaddvaq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddva.u%#8	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvaq_uv16qi },
    &operand_data[3918],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:865 */
  {
    "mve_vaddvaq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddva.s%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvaq_sv8hi },
    &operand_data[3921],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:865 */
  {
    "mve_vaddvaq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddva.u%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvaq_uv8hi },
    &operand_data[3921],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:865 */
  {
    "mve_vaddvaq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddva.s%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvaq_sv4si },
    &operand_data[3924],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:865 */
  {
    "mve_vaddvaq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddva.u%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvaq_uv4si },
    &operand_data[3924],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:880 */
  {
    "mve_vaddvq_p_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddvt.u%#8	%0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvq_p_uv16qi },
    &operand_data[3927],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:880 */
  {
    "mve_vaddvq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddvt.s%#8	%0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvq_p_sv16qi },
    &operand_data[3927],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:880 */
  {
    "mve_vaddvq_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddvt.u%#16	%0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvq_p_uv8hi },
    &operand_data[3930],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:880 */
  {
    "mve_vaddvq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddvt.s%#16	%0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvq_p_sv8hi },
    &operand_data[3930],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:880 */
  {
    "mve_vaddvq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddvt.u%#32	%0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvq_p_uv4si },
    &operand_data[3933],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:880 */
  {
    "mve_vaddvq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddvt.s%#32	%0, %q1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvq_p_sv4si },
    &operand_data[3933],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:899 */
  {
    "mve_vandq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3206 },
#else
    { 0, 0, output_3206 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_uv16qi },
    &operand_data[1924],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/mve.md:899 */
  {
    "mve_vandq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3207 },
#else
    { 0, 0, output_3207 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_uv8hi },
    &operand_data[1930],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/mve.md:899 */
  {
    "mve_vandq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3208 },
#else
    { 0, 0, output_3208 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_uv4si },
    &operand_data[1936],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/mve.md:923 */
  {
    "mve_vbicq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:923 */
  {
    "mve_vbicq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:923 */
  {
    "mve_vbicq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:946 */
  {
    "mve_vbrsrq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbrsr.%#8	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_n_uv16qi },
    &operand_data[3936],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:946 */
  {
    "mve_vbrsrq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbrsr.%#8	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_n_sv16qi },
    &operand_data[3936],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:946 */
  {
    "mve_vbrsrq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbrsr.%#16	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_n_uv8hi },
    &operand_data[3939],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:946 */
  {
    "mve_vbrsrq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbrsr.%#16	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_n_sv8hi },
    &operand_data[3939],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:946 */
  {
    "mve_vbrsrq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbrsr.%#32	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_n_uv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:946 */
  {
    "mve_vbrsrq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbrsr.%#32	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_n_sv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:961 */
  {
    "mve_vcaddq_rot90v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.i%#8	%q0, %q1, %q2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot90v16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:961 */
  {
    "mve_vcaddq_rot270v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.i%#8	%q0, %q1, %q2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot270v16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:961 */
  {
    "mve_vcaddq_rot90v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.i%#16	%q0, %q1, %q2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot90v8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:961 */
  {
    "mve_vcaddq_rot270v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.i%#16	%q0, %q1, %q2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot270v8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:961 */
  {
    "mve_vcaddq_rot90v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.i%#32	%q0, %q1, %q2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot90v4si },
    &operand_data[3942],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:961 */
  {
    "mve_vcaddq_rot270v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.i%#32	%q0, %q1, %q2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot270v4si },
    &operand_data[3942],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:985 */
  {
    "mve_vcmpcsq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.u%#8	cs, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpcsq_n_uv16qi },
    &operand_data[3945],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:985 */
  {
    "mve_vcmpcsq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.u%#16	cs, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpcsq_n_uv8hi },
    &operand_data[3948],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:985 */
  {
    "mve_vcmpcsq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.u%#32	cs, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpcsq_n_uv4si },
    &operand_data[3951],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1000 */
  {
    "mve_vcmpcsq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.u%#8	cs, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpcsq_uv16qi },
    &operand_data[3900],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1000 */
  {
    "mve_vcmpcsq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.u%#16	cs, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpcsq_uv8hi },
    &operand_data[3903],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1000 */
  {
    "mve_vcmpcsq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.u%#32	cs, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpcsq_uv4si },
    &operand_data[3906],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1015 */
  {
    "mve_vcmpeqq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#8	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_n_sv16qi },
    &operand_data[3945],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1015 */
  {
    "mve_vcmpeqq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#8	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_n_uv16qi },
    &operand_data[3945],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1015 */
  {
    "mve_vcmpeqq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#16	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_n_sv8hi },
    &operand_data[3948],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1015 */
  {
    "mve_vcmpeqq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#16	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_n_uv8hi },
    &operand_data[3948],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1015 */
  {
    "mve_vcmpeqq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#32	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_n_sv4si },
    &operand_data[3951],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1015 */
  {
    "mve_vcmpeqq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#32	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_n_uv4si },
    &operand_data[3951],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1030 */
  {
    "mve_vcmpeqq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#8	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_uv16qi },
    &operand_data[3900],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1030 */
  {
    "mve_vcmpeqq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#8	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_sv16qi },
    &operand_data[3900],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1030 */
  {
    "mve_vcmpeqq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#16	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_uv8hi },
    &operand_data[3903],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1030 */
  {
    "mve_vcmpeqq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#16	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_sv8hi },
    &operand_data[3903],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1030 */
  {
    "mve_vcmpeqq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#32	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_uv4si },
    &operand_data[3906],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1030 */
  {
    "mve_vcmpeqq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#32	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_sv4si },
    &operand_data[3906],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1045 */
  {
    "mve_vcmpgeq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#8	ge, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_n_sv16qi },
    &operand_data[3945],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1045 */
  {
    "mve_vcmpgeq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#16	ge, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_n_sv8hi },
    &operand_data[3948],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1045 */
  {
    "mve_vcmpgeq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#32	ge, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_n_sv4si },
    &operand_data[3951],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1060 */
  {
    "mve_vcmpgeq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#8	ge, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_sv16qi },
    &operand_data[3900],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1060 */
  {
    "mve_vcmpgeq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#16	ge, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_sv8hi },
    &operand_data[3903],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1060 */
  {
    "mve_vcmpgeq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#32	ge, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_sv4si },
    &operand_data[3906],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1075 */
  {
    "mve_vcmpgtq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#8	gt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_n_sv16qi },
    &operand_data[3945],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1075 */
  {
    "mve_vcmpgtq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#16	gt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_n_sv8hi },
    &operand_data[3948],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1075 */
  {
    "mve_vcmpgtq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#32	gt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_n_sv4si },
    &operand_data[3951],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1090 */
  {
    "mve_vcmpgtq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#8	gt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_sv16qi },
    &operand_data[3900],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1090 */
  {
    "mve_vcmpgtq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#16	gt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_sv8hi },
    &operand_data[3903],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1090 */
  {
    "mve_vcmpgtq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#32	gt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_sv4si },
    &operand_data[3906],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1105 */
  {
    "mve_vcmphiq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.u%#8	hi, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmphiq_n_uv16qi },
    &operand_data[3945],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1105 */
  {
    "mve_vcmphiq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.u%#16	hi, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmphiq_n_uv8hi },
    &operand_data[3948],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1105 */
  {
    "mve_vcmphiq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.u%#32	hi, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmphiq_n_uv4si },
    &operand_data[3951],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1120 */
  {
    "mve_vcmphiq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.u%#8	hi, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmphiq_uv16qi },
    &operand_data[3900],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1120 */
  {
    "mve_vcmphiq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.u%#16	hi, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmphiq_uv8hi },
    &operand_data[3903],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1120 */
  {
    "mve_vcmphiq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.u%#32	hi, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmphiq_uv4si },
    &operand_data[3906],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1135 */
  {
    "mve_vcmpleq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#8	le, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_n_sv16qi },
    &operand_data[3945],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1135 */
  {
    "mve_vcmpleq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#16	le, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_n_sv8hi },
    &operand_data[3948],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1135 */
  {
    "mve_vcmpleq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#32	le, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_n_sv4si },
    &operand_data[3951],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1150 */
  {
    "mve_vcmpleq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#8	le, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_sv16qi },
    &operand_data[3900],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1150 */
  {
    "mve_vcmpleq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#16	le, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_sv8hi },
    &operand_data[3903],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1150 */
  {
    "mve_vcmpleq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#32	le, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_sv4si },
    &operand_data[3906],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1165 */
  {
    "mve_vcmpltq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#8	lt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_n_sv16qi },
    &operand_data[3945],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1165 */
  {
    "mve_vcmpltq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#16	lt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_n_sv8hi },
    &operand_data[3948],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1165 */
  {
    "mve_vcmpltq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#32	lt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_n_sv4si },
    &operand_data[3951],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1180 */
  {
    "mve_vcmpltq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#8	lt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_sv16qi },
    &operand_data[3900],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1180 */
  {
    "mve_vcmpltq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#16	lt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_sv8hi },
    &operand_data[3903],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1180 */
  {
    "mve_vcmpltq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.s%#32	lt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_sv4si },
    &operand_data[3906],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1195 */
  {
    "mve_vcmpneq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#8	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_n_uv16qi },
    &operand_data[3945],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1195 */
  {
    "mve_vcmpneq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#8	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_n_sv16qi },
    &operand_data[3945],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1195 */
  {
    "mve_vcmpneq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#16	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_n_uv8hi },
    &operand_data[3948],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1195 */
  {
    "mve_vcmpneq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#16	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_n_sv8hi },
    &operand_data[3948],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1195 */
  {
    "mve_vcmpneq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#32	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_n_uv4si },
    &operand_data[3951],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1195 */
  {
    "mve_vcmpneq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.i%#32	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_n_sv4si },
    &operand_data[3951],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1210 */
  {
    "mve_veorq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1210 */
  {
    "mve_veorq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1210 */
  {
    "mve_veorq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1232 */
  {
    "mve_vhaddq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_n_uv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1232 */
  {
    "mve_vhaddq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_n_sv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1232 */
  {
    "mve_vhaddq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_n_uv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1232 */
  {
    "mve_vhaddq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_n_sv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1232 */
  {
    "mve_vhaddq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_n_uv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1232 */
  {
    "mve_vhaddq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_n_sv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1247 */
  {
    "mve_vhaddq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1247 */
  {
    "mve_vhaddq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1247 */
  {
    "mve_vhaddq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1247 */
  {
    "mve_vhaddq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1247 */
  {
    "mve_vhaddq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1247 */
  {
    "mve_vhaddq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhadd.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1262 */
  {
    "mve_vhcaddq_rot270_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhcadd.s%#8\t%q0, %q1, %q2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhcaddq_rot270_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1262 */
  {
    "mve_vhcaddq_rot270_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhcadd.s%#16\t%q0, %q1, %q2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhcaddq_rot270_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1262 */
  {
    "mve_vhcaddq_rot270_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhcadd.s%#32\t%q0, %q1, %q2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhcaddq_rot270_sv4si },
    &operand_data[3942],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1277 */
  {
    "mve_vhcaddq_rot90_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhcadd.s%#8\t%q0, %q1, %q2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhcaddq_rot90_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1277 */
  {
    "mve_vhcaddq_rot90_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhcadd.s%#16\t%q0, %q1, %q2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhcaddq_rot90_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1277 */
  {
    "mve_vhcaddq_rot90_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhcadd.s%#32\t%q0, %q1, %q2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhcaddq_rot90_sv4si },
    &operand_data[3942],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1292 */
  {
    "mve_vhsubq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_n_uv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1292 */
  {
    "mve_vhsubq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_n_sv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1292 */
  {
    "mve_vhsubq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_n_uv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1292 */
  {
    "mve_vhsubq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_n_sv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1292 */
  {
    "mve_vhsubq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_n_uv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1292 */
  {
    "mve_vhsubq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_n_sv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1307 */
  {
    "mve_vhsubq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1307 */
  {
    "mve_vhsubq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1307 */
  {
    "mve_vhsubq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1307 */
  {
    "mve_vhsubq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1307 */
  {
    "mve_vhsubq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1307 */
  {
    "mve_vhsubq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsub.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1322 */
  {
    "mve_vmaxaq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxa.s%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxaq_sv16qi },
    &operand_data[1832],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1322 */
  {
    "mve_vmaxaq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxa.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxaq_sv8hi },
    &operand_data[1840],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1322 */
  {
    "mve_vmaxaq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxa.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxaq_sv4si },
    &operand_data[1848],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1337 */
  {
    "mve_vmaxavq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxav.s%#8\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxavq_sv16qi },
    &operand_data[3954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1337 */
  {
    "mve_vmaxavq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxav.s%#16\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxavq_sv8hi },
    &operand_data[3957],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1337 */
  {
    "mve_vmaxavq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxav.s%#32\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxavq_sv4si },
    &operand_data[3960],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1352 */
  {
    "mve_vmaxq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%#s8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1352 */
  {
    "mve_vmaxq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%#s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1352 */
  {
    "mve_vmaxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%#s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1363 */
  {
    "mve_vmaxq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%#u8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1363 */
  {
    "mve_vmaxq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%#u16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1363 */
  {
    "mve_vmaxq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmax.%#u32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1377 */
  {
    "mve_vmaxvq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxv.u%#8\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxvq_uv16qi },
    &operand_data[3954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1377 */
  {
    "mve_vmaxvq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxv.s%#8\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxvq_sv16qi },
    &operand_data[3954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1377 */
  {
    "mve_vmaxvq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxv.u%#16\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxvq_uv8hi },
    &operand_data[3957],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1377 */
  {
    "mve_vmaxvq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxv.s%#16\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxvq_sv8hi },
    &operand_data[3957],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1377 */
  {
    "mve_vmaxvq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxv.u%#32\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxvq_uv4si },
    &operand_data[3960],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1377 */
  {
    "mve_vmaxvq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxv.s%#32\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxvq_sv4si },
    &operand_data[3960],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1392 */
  {
    "mve_vminaq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmina.s%#8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminaq_sv16qi },
    &operand_data[1832],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1392 */
  {
    "mve_vminaq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmina.s%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminaq_sv8hi },
    &operand_data[1840],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1392 */
  {
    "mve_vminaq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmina.s%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminaq_sv4si },
    &operand_data[1848],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1407 */
  {
    "mve_vminavq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminav.s%#8\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminavq_sv16qi },
    &operand_data[3954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1407 */
  {
    "mve_vminavq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminav.s%#16\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminavq_sv8hi },
    &operand_data[3957],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1407 */
  {
    "mve_vminavq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminav.s%#32\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminavq_sv4si },
    &operand_data[3960],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1422 */
  {
    "mve_vminq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%#s8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1422 */
  {
    "mve_vminq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%#s16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1422 */
  {
    "mve_vminq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%#s32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1433 */
  {
    "mve_vminq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%#u8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1433 */
  {
    "mve_vminq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%#u16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1433 */
  {
    "mve_vminq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmin.%#u32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1447 */
  {
    "mve_vminvq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminv.u%#8\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminvq_uv16qi },
    &operand_data[3954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1447 */
  {
    "mve_vminvq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminv.s%#8\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminvq_sv16qi },
    &operand_data[3954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1447 */
  {
    "mve_vminvq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminv.u%#16\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminvq_uv8hi },
    &operand_data[3957],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1447 */
  {
    "mve_vminvq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminv.s%#16\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminvq_sv8hi },
    &operand_data[3957],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1447 */
  {
    "mve_vminvq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminv.u%#32\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminvq_uv4si },
    &operand_data[3960],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1447 */
  {
    "mve_vminvq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminv.s%#32\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminvq_sv4si },
    &operand_data[3960],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1462 */
  {
    "mve_vmladavq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladav.u%#8\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavq_uv16qi },
    &operand_data[3963],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1462 */
  {
    "mve_vmladavq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladav.s%#8\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavq_sv16qi },
    &operand_data[3963],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1462 */
  {
    "mve_vmladavq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladav.u%#16\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavq_uv8hi },
    &operand_data[3966],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1462 */
  {
    "mve_vmladavq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladav.s%#16\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavq_sv8hi },
    &operand_data[3966],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1462 */
  {
    "mve_vmladavq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladav.u%#32\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavq_uv4si },
    &operand_data[3969],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1462 */
  {
    "mve_vmladavq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladav.s%#32\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavq_sv4si },
    &operand_data[3969],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1477 */
  {
    "mve_vmladavxq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladavx.s%#8\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavxq_sv16qi },
    &operand_data[3963],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1477 */
  {
    "mve_vmladavxq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladavx.s%#16\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavxq_sv8hi },
    &operand_data[3966],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1477 */
  {
    "mve_vmladavxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladavx.s%#32\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavxq_sv4si },
    &operand_data[3969],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1492 */
  {
    "mve_vmlsdavq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsdav.s%#8\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavq_sv16qi },
    &operand_data[3963],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1492 */
  {
    "mve_vmlsdavq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsdav.s%#16\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavq_sv8hi },
    &operand_data[3966],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1492 */
  {
    "mve_vmlsdavq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsdav.s%#32\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavq_sv4si },
    &operand_data[3969],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1507 */
  {
    "mve_vmlsdavxq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsdavx.s%#8\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavxq_sv16qi },
    &operand_data[3963],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1507 */
  {
    "mve_vmlsdavxq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsdavx.s%#16\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavxq_sv8hi },
    &operand_data[3966],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1507 */
  {
    "mve_vmlsdavxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsdavx.s%#32\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavxq_sv4si },
    &operand_data[3969],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1522 */
  {
    "mve_vmulhq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmulh.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulhq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1522 */
  {
    "mve_vmulhq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmulh.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulhq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1522 */
  {
    "mve_vmulhq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmulh.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulhq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1522 */
  {
    "mve_vmulhq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmulh.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulhq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1522 */
  {
    "mve_vmulhq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmulh.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulhq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1522 */
  {
    "mve_vmulhq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmulh.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulhq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1537 */
  {
    "mve_vmullbq_int_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullb.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_int_uv16qi },
    &operand_data[3972],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1537 */
  {
    "mve_vmullbq_int_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullb.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_int_sv16qi },
    &operand_data[3972],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1537 */
  {
    "mve_vmullbq_int_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullb.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_int_uv8hi },
    &operand_data[3975],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1537 */
  {
    "mve_vmullbq_int_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullb.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_int_sv8hi },
    &operand_data[3975],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1537 */
  {
    "mve_vmullbq_int_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullb.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_int_uv4si },
    &operand_data[3978],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1537 */
  {
    "mve_vmullbq_int_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullb.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_int_sv4si },
    &operand_data[3978],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1552 */
  {
    "mve_vmulltq_int_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullt.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_int_uv16qi },
    &operand_data[3972],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1552 */
  {
    "mve_vmulltq_int_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullt.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_int_sv16qi },
    &operand_data[3972],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1552 */
  {
    "mve_vmulltq_int_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullt.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_int_uv8hi },
    &operand_data[3975],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1552 */
  {
    "mve_vmulltq_int_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullt.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_int_sv8hi },
    &operand_data[3975],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1552 */
  {
    "mve_vmulltq_int_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullt.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_int_uv4si },
    &operand_data[3978],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1552 */
  {
    "mve_vmulltq_int_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullt.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_int_sv4si },
    &operand_data[3978],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1567 */
  {
    "mve_vmulq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_n_uv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1567 */
  {
    "mve_vmulq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_n_sv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1567 */
  {
    "mve_vmulq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_n_uv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1567 */
  {
    "mve_vmulq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_n_sv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1567 */
  {
    "mve_vmulq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_n_uv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1567 */
  {
    "mve_vmulq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_n_sv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1582 */
  {
    "mve_vmulq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1582 */
  {
    "mve_vmulq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1582 */
  {
    "mve_vmulq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1582 */
  {
    "mve_vmulq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1582 */
  {
    "mve_vmulq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1582 */
  {
    "mve_vmulq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1594 */
  {
    "mve_vmulqv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulqv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1594 */
  {
    "mve_vmulqv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulqv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1594 */
  {
    "mve_vmulqv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.i%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulqv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1608 */
  {
    "mve_vornq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1608 */
  {
    "mve_vornq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1608 */
  {
    "mve_vornq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1635 */
  {
    "mve_vorrq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3398 },
#else
    { 0, 0, output_3398 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_sv16qi },
    &operand_data[1891],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/mve.md:1635 */
  {
    "mve_vorrq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3399 },
#else
    { 0, 0, output_3399 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_sv8hi },
    &operand_data[1897],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/mve.md:1635 */
  {
    "mve_vorrq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3400 },
#else
    { 0, 0, output_3400 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_sv4si },
    &operand_data[1903],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/mve.md:1659 */
  {
    "mve_vqaddq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_n_sv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1659 */
  {
    "mve_vqaddq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_n_uv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1659 */
  {
    "mve_vqaddq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_n_sv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1659 */
  {
    "mve_vqaddq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_n_uv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1659 */
  {
    "mve_vqaddq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_n_sv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1659 */
  {
    "mve_vqaddq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_n_uv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1674 */
  {
    "mve_vqaddq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1674 */
  {
    "mve_vqaddq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1674 */
  {
    "mve_vqaddq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1674 */
  {
    "mve_vqaddq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1674 */
  {
    "mve_vqaddq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1674 */
  {
    "mve_vqaddq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqadd.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1689 */
  {
    "mve_vqdmulhq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulhq_n_sv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1689 */
  {
    "mve_vqdmulhq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulhq_n_sv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1689 */
  {
    "mve_vqdmulhq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulhq_n_sv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1704 */
  {
    "mve_vqdmulhq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulhq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1704 */
  {
    "mve_vqdmulhq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulhq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1704 */
  {
    "mve_vqdmulhq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmulh.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulhq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1719 */
  {
    "mve_vqrdmulhq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmulhq_n_sv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1719 */
  {
    "mve_vqrdmulhq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmulhq_n_sv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1719 */
  {
    "mve_vqrdmulhq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmulhq_n_sv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1734 */
  {
    "mve_vqrdmulhq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmulhq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1734 */
  {
    "mve_vqrdmulhq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmulhq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1734 */
  {
    "mve_vqrdmulhq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmulh.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmulhq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1749 */
  {
    "mve_vqrshlq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_n_sv16qi },
    &operand_data[3981],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1749 */
  {
    "mve_vqrshlq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_n_uv16qi },
    &operand_data[3981],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1749 */
  {
    "mve_vqrshlq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_n_sv8hi },
    &operand_data[3984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1749 */
  {
    "mve_vqrshlq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_n_uv8hi },
    &operand_data[3984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1749 */
  {
    "mve_vqrshlq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_n_sv4si },
    &operand_data[3987],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1749 */
  {
    "mve_vqrshlq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_n_uv4si },
    &operand_data[3987],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1764 */
  {
    "mve_vqrshlq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1764 */
  {
    "mve_vqrshlq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1764 */
  {
    "mve_vqrshlq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1764 */
  {
    "mve_vqrshlq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1764 */
  {
    "mve_vqrshlq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1764 */
  {
    "mve_vqrshlq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshl.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1779 */
  {
    "mve_vqshlq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_n_sv16qi },
    &operand_data[2669],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1779 */
  {
    "mve_vqshlq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_n_uv16qi },
    &operand_data[2669],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1779 */
  {
    "mve_vqshlq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_n_sv8hi },
    &operand_data[2672],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1779 */
  {
    "mve_vqshlq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_n_uv8hi },
    &operand_data[2672],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1779 */
  {
    "mve_vqshlq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_n_sv4si },
    &operand_data[2675],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1779 */
  {
    "mve_vqshlq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_n_uv4si },
    &operand_data[2675],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1794 */
  {
    "mve_vqshlq_r_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_r_uv16qi },
    &operand_data[3981],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1794 */
  {
    "mve_vqshlq_r_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_r_sv16qi },
    &operand_data[3981],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1794 */
  {
    "mve_vqshlq_r_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_r_uv8hi },
    &operand_data[3984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1794 */
  {
    "mve_vqshlq_r_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_r_sv8hi },
    &operand_data[3984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1794 */
  {
    "mve_vqshlq_r_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_r_uv4si },
    &operand_data[3987],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1794 */
  {
    "mve_vqshlq_r_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_r_sv4si },
    &operand_data[3987],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1809 */
  {
    "mve_vqshlq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1809 */
  {
    "mve_vqshlq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1809 */
  {
    "mve_vqshlq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1809 */
  {
    "mve_vqshlq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1809 */
  {
    "mve_vqshlq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1809 */
  {
    "mve_vqshlq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshl.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1824 */
  {
    "mve_vqshluq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshlu.s%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshluq_n_sv16qi },
    &operand_data[3990],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1824 */
  {
    "mve_vqshluq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshlu.s%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshluq_n_sv8hi },
    &operand_data[3993],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1824 */
  {
    "mve_vqshluq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshlu.s%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshluq_n_sv4si },
    &operand_data[3996],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1839 */
  {
    "mve_vqsubq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_n_sv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1839 */
  {
    "mve_vqsubq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_n_uv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1839 */
  {
    "mve_vqsubq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_n_sv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1839 */
  {
    "mve_vqsubq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_n_uv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1839 */
  {
    "mve_vqsubq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_n_sv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1839 */
  {
    "mve_vqsubq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_n_uv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1854 */
  {
    "mve_vqsubq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1854 */
  {
    "mve_vqsubq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1854 */
  {
    "mve_vqsubq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1854 */
  {
    "mve_vqsubq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1854 */
  {
    "mve_vqsubq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1854 */
  {
    "mve_vqsubq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqsub.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1869 */
  {
    "mve_vrhaddq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrhaddq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1869 */
  {
    "mve_vrhaddq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrhaddq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1869 */
  {
    "mve_vrhaddq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrhaddq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1869 */
  {
    "mve_vrhaddq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrhaddq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1869 */
  {
    "mve_vrhaddq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrhaddq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1869 */
  {
    "mve_vrhaddq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrhadd.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrhaddq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1884 */
  {
    "mve_vrmulhq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmulh.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmulhq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1884 */
  {
    "mve_vrmulhq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmulh.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmulhq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1884 */
  {
    "mve_vrmulhq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmulh.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmulhq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1884 */
  {
    "mve_vrmulhq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmulh.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmulhq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1884 */
  {
    "mve_vrmulhq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmulh.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmulhq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1884 */
  {
    "mve_vrmulhq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmulh.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmulhq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1899 */
  {
    "mve_vrshlq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_n_uv16qi },
    &operand_data[3981],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1899 */
  {
    "mve_vrshlq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_n_sv16qi },
    &operand_data[3981],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1899 */
  {
    "mve_vrshlq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_n_uv8hi },
    &operand_data[3984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1899 */
  {
    "mve_vrshlq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_n_sv8hi },
    &operand_data[3984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1899 */
  {
    "mve_vrshlq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_n_uv4si },
    &operand_data[3987],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1899 */
  {
    "mve_vrshlq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_n_sv4si },
    &operand_data[3987],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1914 */
  {
    "mve_vrshlq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1914 */
  {
    "mve_vrshlq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1914 */
  {
    "mve_vrshlq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1914 */
  {
    "mve_vrshlq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1914 */
  {
    "mve_vrshlq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.s%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1914 */
  {
    "mve_vrshlq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshl.u%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1929 */
  {
    "mve_vrshrq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshr.s%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrq_n_sv16qi },
    &operand_data[3873],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1929 */
  {
    "mve_vrshrq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshr.u%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrq_n_uv16qi },
    &operand_data[3873],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1929 */
  {
    "mve_vrshrq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshr.s%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrq_n_sv8hi },
    &operand_data[3876],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1929 */
  {
    "mve_vrshrq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshr.u%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrq_n_uv8hi },
    &operand_data[3876],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1929 */
  {
    "mve_vrshrq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshr.s%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrq_n_sv4si },
    &operand_data[3879],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1929 */
  {
    "mve_vrshrq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshr.u%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrq_n_uv4si },
    &operand_data[3879],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1944 */
  {
    "mve_vshlq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_n_uv16qi },
    &operand_data[2669],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1944 */
  {
    "mve_vshlq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_n_sv16qi },
    &operand_data[2669],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1944 */
  {
    "mve_vshlq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_n_uv8hi },
    &operand_data[2672],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1944 */
  {
    "mve_vshlq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_n_sv8hi },
    &operand_data[2672],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1944 */
  {
    "mve_vshlq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_n_uv4si },
    &operand_data[2675],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1944 */
  {
    "mve_vshlq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_n_sv4si },
    &operand_data[2675],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1959 */
  {
    "mve_vshlq_r_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_r_sv16qi },
    &operand_data[3981],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1959 */
  {
    "mve_vshlq_r_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_r_uv16qi },
    &operand_data[3981],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1959 */
  {
    "mve_vshlq_r_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_r_sv8hi },
    &operand_data[3984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1959 */
  {
    "mve_vshlq_r_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_r_uv8hi },
    &operand_data[3984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1959 */
  {
    "mve_vshlq_r_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.s%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_r_sv4si },
    &operand_data[3987],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1959 */
  {
    "mve_vshlq_r_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshl.u%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_r_uv4si },
    &operand_data[3987],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1974 */
  {
    "mve_vsubq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_n_sv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1974 */
  {
    "mve_vsubq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_n_uv16qi },
    &operand_data[3909],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1974 */
  {
    "mve_vsubq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_n_sv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1974 */
  {
    "mve_vsubq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_n_uv8hi },
    &operand_data[3912],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1974 */
  {
    "mve_vsubq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_n_sv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1974 */
  {
    "mve_vsubq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#32\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_n_uv4si },
    &operand_data[3915],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1989 */
  {
    "mve_vsubq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_sv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1989 */
  {
    "mve_vsubq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_uv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1989 */
  {
    "mve_vsubq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_sv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1989 */
  {
    "mve_vsubq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_uv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1989 */
  {
    "mve_vsubq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:1989 */
  {
    "mve_vsubq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2001 */
  {
    "mve_vsubqv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubqv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2001 */
  {
    "mve_vsubqv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubqv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2001 */
  {
    "mve_vsubqv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.i%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubqv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2015 */
  {
    "mve_vabdq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f%#16	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_fv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2015 */
  {
    "mve_vabdq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabd.f%#32	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_fv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2030 */
  {
    "mve_vaddlvaq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddlva.s32 %Q0, %R0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddlvaq_sv4si },
    &operand_data[3999],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2030 */
  {
    "mve_vaddlvaq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddlva.u32 %Q0, %R0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddlvaq_uv4si },
    &operand_data[3999],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2045 */
  {
    "mve_vaddq_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f%#16	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_n_fv8hf },
    &operand_data[3837],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2045 */
  {
    "mve_vaddq_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f%#32	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_n_fv4sf },
    &operand_data[3840],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2060 */
  {
    "mve_vandq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vand %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_fv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2060 */
  {
    "mve_vandq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vand %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_fv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2074 */
  {
    "mve_vbicq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_fv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2074 */
  {
    "mve_vbicq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_fv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2088 */
  {
    "mve_vbicq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic.i%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_n_sv8hi },
    &operand_data[4002],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2088 */
  {
    "mve_vbicq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic.i%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_n_uv8hi },
    &operand_data[4002],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2088 */
  {
    "mve_vbicq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic.i%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_n_sv4si },
    &operand_data[4005],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2088 */
  {
    "mve_vbicq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbic.i%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_n_uv4si },
    &operand_data[4005],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2103 */
  {
    "mve_vcaddq_rot90v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.f%#16	%q0, %q1, %q2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot90v8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2103 */
  {
    "mve_vcaddq_rot270v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.f%#16	%q0, %q1, %q2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot270v8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2103 */
  {
    "mve_vcaddq_rot90v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.f%#32	%q0, %q1, %q2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot90v4sf },
    &operand_data[4008],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2103 */
  {
    "mve_vcaddq_rot270v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcadd.f%#32	%q0, %q1, %q2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot270v4sf },
    &operand_data[4008],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2118 */
  {
    "mve_vcmpeqq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#16	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_fv8hf },
    &operand_data[4011],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2118 */
  {
    "mve_vcmpeqq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#32	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_fv4sf },
    &operand_data[4014],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2133 */
  {
    "mve_vcmpeqq_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#16	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_n_fv8hf },
    &operand_data[4017],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2133 */
  {
    "mve_vcmpeqq_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#32	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_n_fv4sf },
    &operand_data[4020],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2148 */
  {
    "mve_vcmpgeq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#16	ge, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_fv8hf },
    &operand_data[4011],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2148 */
  {
    "mve_vcmpgeq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#32	ge, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_fv4sf },
    &operand_data[4014],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2163 */
  {
    "mve_vcmpgeq_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#16	ge, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_n_fv8hf },
    &operand_data[4017],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2163 */
  {
    "mve_vcmpgeq_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#32	ge, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_n_fv4sf },
    &operand_data[4020],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2178 */
  {
    "mve_vcmpgtq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#16	gt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_fv8hf },
    &operand_data[4011],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2178 */
  {
    "mve_vcmpgtq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#32	gt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_fv4sf },
    &operand_data[4014],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2193 */
  {
    "mve_vcmpgtq_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#16	gt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_n_fv8hf },
    &operand_data[4017],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2193 */
  {
    "mve_vcmpgtq_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#32	gt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_n_fv4sf },
    &operand_data[4020],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2208 */
  {
    "mve_vcmpleq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#16	le, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_fv8hf },
    &operand_data[4011],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2208 */
  {
    "mve_vcmpleq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#32	le, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_fv4sf },
    &operand_data[4014],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2223 */
  {
    "mve_vcmpleq_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#16	le, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_n_fv8hf },
    &operand_data[4017],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2223 */
  {
    "mve_vcmpleq_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#32	le, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_n_fv4sf },
    &operand_data[4020],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2238 */
  {
    "mve_vcmpltq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#16	lt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_fv8hf },
    &operand_data[4011],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2238 */
  {
    "mve_vcmpltq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#32	lt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_fv4sf },
    &operand_data[4014],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2253 */
  {
    "mve_vcmpltq_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#16	lt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_n_fv8hf },
    &operand_data[4017],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2253 */
  {
    "mve_vcmpltq_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#32	lt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_n_fv4sf },
    &operand_data[4020],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2268 */
  {
    "mve_vcmpneq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#16	ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_fv8hf },
    &operand_data[4011],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2268 */
  {
    "mve_vcmpneq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#32	ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_fv4sf },
    &operand_data[4014],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2283 */
  {
    "mve_vcmpneq_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#16	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_n_fv8hf },
    &operand_data[4017],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2283 */
  {
    "mve_vcmpneq_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp.f%#32	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_n_fv4sf },
    &operand_data[4020],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2298 */
  {
    "mve_vcmulqv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmul.f%#16	%q0, %q1, %q2, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulqv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2298 */
  {
    "mve_vcmulq_rot90v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmul.f%#16	%q0, %q1, %q2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_rot90v8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2298 */
  {
    "mve_vcmulq_rot180v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmul.f%#16	%q0, %q1, %q2, #180",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_rot180v8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2298 */
  {
    "mve_vcmulq_rot270v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmul.f%#16	%q0, %q1, %q2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_rot270v8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2298 */
  {
    "mve_vcmulqv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmul.f%#32	%q0, %q1, %q2, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulqv4sf },
    &operand_data[4008],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2298 */
  {
    "mve_vcmulq_rot90v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmul.f%#32	%q0, %q1, %q2, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_rot90v4sf },
    &operand_data[4008],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2298 */
  {
    "mve_vcmulq_rot180v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmul.f%#32	%q0, %q1, %q2, #180",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_rot180v4sf },
    &operand_data[4008],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2298 */
  {
    "mve_vcmulq_rot270v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmul.f%#32	%q0, %q1, %q2, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_rot270v4sf },
    &operand_data[4008],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2313 */
  {
    "mve_vctp8q_mhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvctpt.8 %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vctp8q_mhi },
    &operand_data[4023],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2313 */
  {
    "mve_vctp16q_mhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvctpt.16 %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vctp16q_mhi },
    &operand_data[4023],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2313 */
  {
    "mve_vctp32q_mhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvctpt.32 %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vctp32q_mhi },
    &operand_data[4023],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2313 */
  {
    "mve_vctp64q_mhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvctpt.64 %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vctp64q_mhi },
    &operand_data[4023],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2328 */
  {
    "mve_vcvtbq_f16_f32v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb.f16.f32 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtbq_f16_f32v8hf },
    &operand_data[4026],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2343 */
  {
    "mve_vcvttq_f16_f32v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtt.f16.f32 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvttq_f16_f32v8hf },
    &operand_data[4026],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2358 */
  {
    "mve_veorq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_fv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2358 */
  {
    "mve_veorq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "veor %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_fv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2372 */
  {
    "mve_vmaxnmaq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnma.f%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmaq_fv8hf },
    &operand_data[1860],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2372 */
  {
    "mve_vmaxnmaq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnma.f%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmaq_fv4sf },
    &operand_data[1856],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2387 */
  {
    "mve_vmaxnmavq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnmav.f%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmavq_fv8hf },
    &operand_data[4029],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2387 */
  {
    "mve_vmaxnmavq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnmav.f%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmavq_fv4sf },
    &operand_data[4032],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2402 */
  {
    "mve_vmaxnmq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f%#16	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmq_fv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2402 */
  {
    "mve_vmaxnmq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnm.f%#32	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmq_fv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2416 */
  {
    "mve_vmaxnmvq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnmv.f%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmvq_fv8hf },
    &operand_data[4029],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2416 */
  {
    "mve_vmaxnmvq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaxnmv.f%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmvq_fv4sf },
    &operand_data[4032],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2431 */
  {
    "mve_vminnmaq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnma.f%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmaq_fv8hf },
    &operand_data[1860],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2431 */
  {
    "mve_vminnmaq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnma.f%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmaq_fv4sf },
    &operand_data[1856],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2446 */
  {
    "mve_vminnmavq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnmav.f%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmavq_fv8hf },
    &operand_data[4029],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2446 */
  {
    "mve_vminnmavq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnmav.f%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmavq_fv4sf },
    &operand_data[4032],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2461 */
  {
    "mve_vminnmq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f%#16	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmq_fv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2461 */
  {
    "mve_vminnmq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnm.f%#32	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmq_fv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2475 */
  {
    "mve_vminnmvq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnmv.f%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmvq_fv8hf },
    &operand_data[4029],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2475 */
  {
    "mve_vminnmvq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vminnmv.f%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmvq_fv4sf },
    &operand_data[4032],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2490 */
  {
    "mve_vmlaldavq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlaldav.u%#16	%Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavq_uv8hi },
    &operand_data[4035],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2490 */
  {
    "mve_vmlaldavq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlaldav.s%#16	%Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavq_sv8hi },
    &operand_data[4035],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2490 */
  {
    "mve_vmlaldavq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlaldav.u%#32	%Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavq_uv4si },
    &operand_data[4038],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2490 */
  {
    "mve_vmlaldavq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlaldav.s%#32	%Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavq_sv4si },
    &operand_data[4038],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2505 */
  {
    "mve_vmlaldavxq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlaldavx.s%#16 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavxq_sv8hi },
    &operand_data[4035],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2505 */
  {
    "mve_vmlaldavxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlaldavx.s%#32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavxq_sv4si },
    &operand_data[4038],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2520 */
  {
    "mve_vmlsldavq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsldav.s%#16 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavq_sv8hi },
    &operand_data[4035],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2520 */
  {
    "mve_vmlsldavq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsldav.s%#32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavq_sv4si },
    &operand_data[4038],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2535 */
  {
    "mve_vmlsldavxq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsldavx.s%#16 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavxq_sv8hi },
    &operand_data[4035],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2535 */
  {
    "mve_vmlsldavxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsldavx.s%#32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavxq_sv4si },
    &operand_data[4038],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2550 */
  {
    "mve_vmovnbq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovnb.i%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovnbq_uv8hi },
    &operand_data[4041],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2550 */
  {
    "mve_vmovnbq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovnb.i%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovnbq_sv8hi },
    &operand_data[4041],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2550 */
  {
    "mve_vmovnbq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovnb.i%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovnbq_uv4si },
    &operand_data[4044],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2550 */
  {
    "mve_vmovnbq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovnb.i%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovnbq_sv4si },
    &operand_data[4044],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2565 */
  {
    "mve_vmovntq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovnt.i%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovntq_sv8hi },
    &operand_data[4041],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2565 */
  {
    "mve_vmovntq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovnt.i%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovntq_uv8hi },
    &operand_data[4041],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2565 */
  {
    "mve_vmovntq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovnt.i%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovntq_sv4si },
    &operand_data[4044],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2565 */
  {
    "mve_vmovntq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovnt.i%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovntq_uv4si },
    &operand_data[4044],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2580 */
  {
    "mve_vmulq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f%#16	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_fv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2580 */
  {
    "mve_vmulq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f%#32	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_fv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2594 */
  {
    "mve_vmulq_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f%#16	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_n_fv8hf },
    &operand_data[3837],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2594 */
  {
    "mve_vmulq_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul.f%#32	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_n_fv4sf },
    &operand_data[3840],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2609 */
  {
    "mve_vornq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_fv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2609 */
  {
    "mve_vornq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorn %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_fv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2623 */
  {
    "mve_vorrq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorr %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_fv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2623 */
  {
    "mve_vorrq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorr %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_fv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2637 */
  {
    "mve_vorrq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorr.i%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_n_uv8hi },
    &operand_data[4002],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2637 */
  {
    "mve_vorrq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorr.i%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_n_sv8hi },
    &operand_data[4002],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2637 */
  {
    "mve_vorrq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorr.i%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_n_uv4si },
    &operand_data[4005],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2637 */
  {
    "mve_vorrq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vorr.i%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_n_sv4si },
    &operand_data[4005],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2652 */
  {
    "mve_vqdmullbq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmullb.s%#16	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmullbq_n_sv8hi },
    &operand_data[4047],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2652 */
  {
    "mve_vqdmullbq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmullb.s%#32	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmullbq_n_sv4si },
    &operand_data[4050],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2667 */
  {
    "mve_vqdmullbq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmullb.s%#16	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmullbq_sv8hi },
    &operand_data[3975],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2667 */
  {
    "mve_vqdmullbq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmullb.s%#32	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmullbq_sv4si },
    &operand_data[3978],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2682 */
  {
    "mve_vqdmulltq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmullt.s%#16	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulltq_n_sv8hi },
    &operand_data[4047],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2682 */
  {
    "mve_vqdmulltq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmullt.s%#32	%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulltq_n_sv4si },
    &operand_data[4050],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2697 */
  {
    "mve_vqdmulltq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmullt.s%#16	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulltq_sv8hi },
    &operand_data[3975],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2697 */
  {
    "mve_vqdmulltq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmullt.s%#32	%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulltq_sv4si },
    &operand_data[3978],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2712 */
  {
    "mve_vqmovnbq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovnb.u%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovnbq_uv8hi },
    &operand_data[4041],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2712 */
  {
    "mve_vqmovnbq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovnb.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovnbq_sv8hi },
    &operand_data[4041],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2712 */
  {
    "mve_vqmovnbq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovnb.u%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovnbq_uv4si },
    &operand_data[4044],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2712 */
  {
    "mve_vqmovnbq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovnb.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovnbq_sv4si },
    &operand_data[4044],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2727 */
  {
    "mve_vqmovntq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovnt.u%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovntq_uv8hi },
    &operand_data[4041],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2727 */
  {
    "mve_vqmovntq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovnt.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovntq_sv8hi },
    &operand_data[4041],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2727 */
  {
    "mve_vqmovntq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovnt.u%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovntq_uv4si },
    &operand_data[4044],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2727 */
  {
    "mve_vqmovntq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovnt.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovntq_sv4si },
    &operand_data[4044],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2742 */
  {
    "mve_vqmovunbq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovunb.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovunbq_sv8hi },
    &operand_data[4041],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2742 */
  {
    "mve_vqmovunbq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovunb.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovunbq_sv4si },
    &operand_data[4044],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2757 */
  {
    "mve_vqmovuntq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovunt.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovuntq_sv8hi },
    &operand_data[4041],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2757 */
  {
    "mve_vqmovuntq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqmovunt.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovuntq_sv4si },
    &operand_data[4044],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2772 */
  {
    "mve_vrmlaldavhxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmlaldavhx.s32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlaldavhxq_sv4si },
    &operand_data[4038],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2787 */
  {
    "mve_vrmlsldavhq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmlsldavh.s32\t%Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlsldavhq_sv4si },
    &operand_data[4038],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2802 */
  {
    "mve_vrmlsldavhxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmlsldavhx.s32\t%Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlsldavhxq_sv4si },
    &operand_data[4038],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2817 */
  {
    "mve_vshllbq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshllb.s%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshllbq_n_sv16qi },
    &operand_data[4053],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2817 */
  {
    "mve_vshllbq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshllb.u%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshllbq_n_uv16qi },
    &operand_data[4053],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2817 */
  {
    "mve_vshllbq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshllb.s%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshllbq_n_sv8hi },
    &operand_data[4056],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2817 */
  {
    "mve_vshllbq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshllb.u%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshllbq_n_uv8hi },
    &operand_data[4056],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2832 */
  {
    "mve_vshlltq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshllt.u%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlltq_n_uv16qi },
    &operand_data[4053],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2832 */
  {
    "mve_vshlltq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshllt.s%#8\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlltq_n_sv16qi },
    &operand_data[4053],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2832 */
  {
    "mve_vshlltq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshllt.u%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlltq_n_uv8hi },
    &operand_data[4056],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2832 */
  {
    "mve_vshlltq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshllt.s%#16\t%q0, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlltq_n_sv8hi },
    &operand_data[4056],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2847 */
  {
    "mve_vsubq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_fv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2847 */
  {
    "mve_vsubq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub.f%#32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_fv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2861 */
  {
    "mve_vmulltq_poly_pv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullt.p%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_poly_pv16qi },
    &operand_data[3972],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2861 */
  {
    "mve_vmulltq_poly_pv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullt.p%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_poly_pv8hi },
    &operand_data[3975],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2876 */
  {
    "mve_vmullbq_poly_pv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullb.p%#8\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_poly_pv16qi },
    &operand_data[3972],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2876 */
  {
    "mve_vmullbq_poly_pv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmullb.p%#16\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_poly_pv8hi },
    &operand_data[3975],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2891 */
  {
    "mve_vrmlaldavhq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmlaldavh.u32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlaldavhq_uv4si },
    &operand_data[4038],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2891 */
  {
    "mve_vrmlaldavhq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmlaldavh.s32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlaldavhq_sv4si },
    &operand_data[4038],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2906 */
  {
    "mve_vbicq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbict.i%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_m_n_sv8hi },
    &operand_data[4059],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2906 */
  {
    "mve_vbicq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbict.i%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_m_n_uv8hi },
    &operand_data[4059],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2906 */
  {
    "mve_vbicq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbict.i%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_m_n_sv4si },
    &operand_data[4063],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2906 */
  {
    "mve_vbicq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbict.i%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_m_n_uv4si },
    &operand_data[4063],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2921 */
  {
    "mve_vcmpeqq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#16	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_fv8hf },
    &operand_data[4067],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2921 */
  {
    "mve_vcmpeqq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#32	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_fv4sf },
    &operand_data[4071],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2936 */
  {
    "mve_vcvtaq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtat.s%#16.f%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtaq_m_sv8hi },
    &operand_data[4075],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2936 */
  {
    "mve_vcvtaq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtat.u%#16.f%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtaq_m_uv8hi },
    &operand_data[4075],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2936 */
  {
    "mve_vcvtaq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtat.s%#32.f%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtaq_m_sv4si },
    &operand_data[4079],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2936 */
  {
    "mve_vcvtaq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtat.u%#32.f%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtaq_m_uv4si },
    &operand_data[4079],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2951 */
  {
    "mve_vcvtq_m_to_f_sv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.f%#16.s%#16	 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_to_f_sv8hf },
    &operand_data[4083],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2951 */
  {
    "mve_vcvtq_m_to_f_uv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.f%#16.u%#16	 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_to_f_uv8hf },
    &operand_data[4083],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2951 */
  {
    "mve_vcvtq_m_to_f_sv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.f%#32.s%#32	 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_to_f_sv4sf },
    &operand_data[4087],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2951 */
  {
    "mve_vcvtq_m_to_f_uv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.f%#32.u%#32	 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_to_f_uv4sf },
    &operand_data[4087],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2966 */
  {
    "mve_vqrshrnbq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshrnb.u%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrnbq_n_uv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2966 */
  {
    "mve_vqrshrnbq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshrnb.s%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrnbq_n_sv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2966 */
  {
    "mve_vqrshrnbq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshrnb.u%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrnbq_n_uv4si },
    &operand_data[4095],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2966 */
  {
    "mve_vqrshrnbq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshrnb.s%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrnbq_n_sv4si },
    &operand_data[4095],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2981 */
  {
    "mve_vqrshrunbq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshrunb.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrunbq_n_sv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2981 */
  {
    "mve_vqrshrunbq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshrunb.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrunbq_n_sv4si },
    &operand_data[4095],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2996 */
  {
    "mve_vrmlaldavhaq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmlaldavha.s32 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlaldavhaq_sv4si },
    &operand_data[4099],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:2996 */
  {
    "mve_vrmlaldavhaq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmlaldavha.u32 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlaldavhaq_uv4si },
    &operand_data[4099],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3012 */
  {
    "mve_vabavq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabav.s%#8\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabavq_sv16qi },
    &operand_data[4103],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3012 */
  {
    "mve_vabavq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabav.u%#8\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabavq_uv16qi },
    &operand_data[4103],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3012 */
  {
    "mve_vabavq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabav.s%#16\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabavq_sv8hi },
    &operand_data[4107],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3012 */
  {
    "mve_vabavq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabav.u%#16\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabavq_uv8hi },
    &operand_data[4107],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3012 */
  {
    "mve_vabavq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabav.s%#32\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabavq_sv4si },
    &operand_data[4111],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3012 */
  {
    "mve_vabavq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabav.u%#32\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabavq_uv4si },
    &operand_data[4111],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3056 */
  {
    "mve_vshlcq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshlc %q0, %1, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_sv16qi },
    &operand_data[4115],
    5,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3056 */
  {
    "mve_vshlcq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshlc %q0, %1, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_uv16qi },
    &operand_data[4115],
    5,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3056 */
  {
    "mve_vshlcq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshlc %q0, %1, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_sv8hi },
    &operand_data[4120],
    5,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3056 */
  {
    "mve_vshlcq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshlc %q0, %1, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_uv8hi },
    &operand_data[4120],
    5,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3056 */
  {
    "mve_vshlcq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshlc %q0, %1, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_sv4si },
    &operand_data[4125],
    5,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3056 */
  {
    "mve_vshlcq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshlc %q0, %1, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_uv4si },
    &operand_data[4125],
    5,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3073 */
  {
    "mve_vabsq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabst.s%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabsq_m_sv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3073 */
  {
    "mve_vabsq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabst.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabsq_m_sv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3073 */
  {
    "mve_vabsq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabst.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabsq_m_sv4si },
    &operand_data[4138],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3089 */
  {
    "mve_vaddvaq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddvat.s%#8	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvaq_p_sv16qi },
    &operand_data[4142],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3089 */
  {
    "mve_vaddvaq_p_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddvat.u%#8	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvaq_p_uv16qi },
    &operand_data[4142],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3089 */
  {
    "mve_vaddvaq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddvat.s%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvaq_p_sv8hi },
    &operand_data[4146],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3089 */
  {
    "mve_vaddvaq_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddvat.u%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvaq_p_uv8hi },
    &operand_data[4146],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3089 */
  {
    "mve_vaddvaq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddvat.s%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvaq_p_sv4si },
    &operand_data[4150],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3089 */
  {
    "mve_vaddvaq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddvat.u%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddvaq_p_uv4si },
    &operand_data[4150],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3105 */
  {
    "mve_vclsq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvclst.s%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclsq_m_sv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3105 */
  {
    "mve_vclsq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvclst.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclsq_m_sv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3105 */
  {
    "mve_vclsq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvclst.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclsq_m_sv4si },
    &operand_data[4138],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3121 */
  {
    "mve_vclzq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvclzt.i%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclzq_m_sv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3121 */
  {
    "mve_vclzq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvclzt.i%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclzq_m_uv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3121 */
  {
    "mve_vclzq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvclzt.i%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclzq_m_sv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3121 */
  {
    "mve_vclzq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvclzt.i%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclzq_m_uv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3121 */
  {
    "mve_vclzq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvclzt.i%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclzq_m_sv4si },
    &operand_data[4138],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3121 */
  {
    "mve_vclzq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvclzt.i%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vclzq_m_uv4si },
    &operand_data[4138],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3137 */
  {
    "mve_vcmpcsq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.u%#8	cs, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpcsq_m_n_uv16qi },
    &operand_data[4154],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3137 */
  {
    "mve_vcmpcsq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.u%#16	cs, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpcsq_m_n_uv8hi },
    &operand_data[4158],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3137 */
  {
    "mve_vcmpcsq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.u%#32	cs, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpcsq_m_n_uv4si },
    &operand_data[4162],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3153 */
  {
    "mve_vcmpcsq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.u%#8	cs, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpcsq_m_uv16qi },
    &operand_data[4166],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3153 */
  {
    "mve_vcmpcsq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.u%#16	cs, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpcsq_m_uv8hi },
    &operand_data[4170],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3153 */
  {
    "mve_vcmpcsq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.u%#32	cs, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpcsq_m_uv4si },
    &operand_data[4174],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3169 */
  {
    "mve_vcmpeqq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#8	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_n_sv16qi },
    &operand_data[4154],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3169 */
  {
    "mve_vcmpeqq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#8	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_n_uv16qi },
    &operand_data[4154],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3169 */
  {
    "mve_vcmpeqq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#16	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_n_sv8hi },
    &operand_data[4158],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3169 */
  {
    "mve_vcmpeqq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#16	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_n_uv8hi },
    &operand_data[4158],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3169 */
  {
    "mve_vcmpeqq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#32	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_n_sv4si },
    &operand_data[4162],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3169 */
  {
    "mve_vcmpeqq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#32	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_n_uv4si },
    &operand_data[4162],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3185 */
  {
    "mve_vcmpeqq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#8	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_sv16qi },
    &operand_data[4166],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3185 */
  {
    "mve_vcmpeqq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#8	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_uv16qi },
    &operand_data[4166],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3185 */
  {
    "mve_vcmpeqq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#16	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_sv8hi },
    &operand_data[4170],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3185 */
  {
    "mve_vcmpeqq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#16	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_uv8hi },
    &operand_data[4170],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3185 */
  {
    "mve_vcmpeqq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#32	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_sv4si },
    &operand_data[4174],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3185 */
  {
    "mve_vcmpeqq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#32	eq, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_uv4si },
    &operand_data[4174],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3201 */
  {
    "mve_vcmpgeq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#8	ge, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_m_n_sv16qi },
    &operand_data[4154],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3201 */
  {
    "mve_vcmpgeq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#16	ge, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_m_n_sv8hi },
    &operand_data[4158],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3201 */
  {
    "mve_vcmpgeq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#32	ge, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_m_n_sv4si },
    &operand_data[4162],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3217 */
  {
    "mve_vcmpgeq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#8	ge, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_m_sv16qi },
    &operand_data[4166],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3217 */
  {
    "mve_vcmpgeq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#16	ge, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_m_sv8hi },
    &operand_data[4170],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3217 */
  {
    "mve_vcmpgeq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#32	ge, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_m_sv4si },
    &operand_data[4174],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3233 */
  {
    "mve_vcmpgtq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#8	gt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_m_n_sv16qi },
    &operand_data[4154],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3233 */
  {
    "mve_vcmpgtq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#16	gt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_m_n_sv8hi },
    &operand_data[4158],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3233 */
  {
    "mve_vcmpgtq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#32	gt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_m_n_sv4si },
    &operand_data[4162],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3249 */
  {
    "mve_vcmpgtq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#8	gt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_m_sv16qi },
    &operand_data[4166],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3249 */
  {
    "mve_vcmpgtq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#16	gt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_m_sv8hi },
    &operand_data[4170],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3249 */
  {
    "mve_vcmpgtq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#32	gt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_m_sv4si },
    &operand_data[4174],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3265 */
  {
    "mve_vcmphiq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.u%#8	hi, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmphiq_m_n_uv16qi },
    &operand_data[4154],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3265 */
  {
    "mve_vcmphiq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.u%#16	hi, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmphiq_m_n_uv8hi },
    &operand_data[4158],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3265 */
  {
    "mve_vcmphiq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.u%#32	hi, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmphiq_m_n_uv4si },
    &operand_data[4162],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3281 */
  {
    "mve_vcmphiq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.u%#8	hi, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmphiq_m_uv16qi },
    &operand_data[4166],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3281 */
  {
    "mve_vcmphiq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.u%#16	hi, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmphiq_m_uv8hi },
    &operand_data[4170],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3281 */
  {
    "mve_vcmphiq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.u%#32	hi, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmphiq_m_uv4si },
    &operand_data[4174],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3297 */
  {
    "mve_vcmpleq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#8	le, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_m_n_sv16qi },
    &operand_data[4154],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3297 */
  {
    "mve_vcmpleq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#16	le, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_m_n_sv8hi },
    &operand_data[4158],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3297 */
  {
    "mve_vcmpleq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#32	le, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_m_n_sv4si },
    &operand_data[4162],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3313 */
  {
    "mve_vcmpleq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#8	le, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_m_sv16qi },
    &operand_data[4166],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3313 */
  {
    "mve_vcmpleq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#16	le, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_m_sv8hi },
    &operand_data[4170],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3313 */
  {
    "mve_vcmpleq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#32	le, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_m_sv4si },
    &operand_data[4174],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3329 */
  {
    "mve_vcmpltq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#8	lt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_m_n_sv16qi },
    &operand_data[4154],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3329 */
  {
    "mve_vcmpltq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#16	lt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_m_n_sv8hi },
    &operand_data[4158],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3329 */
  {
    "mve_vcmpltq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#32	lt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_m_n_sv4si },
    &operand_data[4162],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3345 */
  {
    "mve_vcmpltq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#8	lt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_m_sv16qi },
    &operand_data[4166],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3345 */
  {
    "mve_vcmpltq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#16	lt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_m_sv8hi },
    &operand_data[4170],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3345 */
  {
    "mve_vcmpltq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.s%#32	lt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_m_sv4si },
    &operand_data[4174],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3361 */
  {
    "mve_vcmpneq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#8	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_n_sv16qi },
    &operand_data[4154],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3361 */
  {
    "mve_vcmpneq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#8	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_n_uv16qi },
    &operand_data[4154],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3361 */
  {
    "mve_vcmpneq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#16	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_n_sv8hi },
    &operand_data[4158],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3361 */
  {
    "mve_vcmpneq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#16	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_n_uv8hi },
    &operand_data[4158],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3361 */
  {
    "mve_vcmpneq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#32	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_n_sv4si },
    &operand_data[4162],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3361 */
  {
    "mve_vcmpneq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#32	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_n_uv4si },
    &operand_data[4162],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3377 */
  {
    "mve_vcmpneq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#8	ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_sv16qi },
    &operand_data[4166],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3377 */
  {
    "mve_vcmpneq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#8	ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_uv16qi },
    &operand_data[4166],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3377 */
  {
    "mve_vcmpneq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#16	ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_sv8hi },
    &operand_data[4170],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3377 */
  {
    "mve_vcmpneq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#16	ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_uv8hi },
    &operand_data[4170],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3377 */
  {
    "mve_vcmpneq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#32	ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_sv4si },
    &operand_data[4174],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3377 */
  {
    "mve_vcmpneq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.i%#32	ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_uv4si },
    &operand_data[4174],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3393 */
  {
    "mve_vdupq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvdupt.%#8	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_m_n_sv16qi },
    &operand_data[4178],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3393 */
  {
    "mve_vdupq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvdupt.%#8	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_m_n_uv16qi },
    &operand_data[4178],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3393 */
  {
    "mve_vdupq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvdupt.%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_m_n_sv8hi },
    &operand_data[4182],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3393 */
  {
    "mve_vdupq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvdupt.%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_m_n_uv8hi },
    &operand_data[4182],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3393 */
  {
    "mve_vdupq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvdupt.%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_m_n_sv4si },
    &operand_data[4186],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3393 */
  {
    "mve_vdupq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvdupt.%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_m_n_uv4si },
    &operand_data[4186],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3409 */
  {
    "mve_vmaxaq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxat.s%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxaq_m_sv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3409 */
  {
    "mve_vmaxaq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxat.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxaq_m_sv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3409 */
  {
    "mve_vmaxaq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxat.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxaq_m_sv4si },
    &operand_data[4138],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3425 */
  {
    "mve_vmaxavq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxavt.s%#8	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxavq_p_sv16qi },
    &operand_data[4190],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3425 */
  {
    "mve_vmaxavq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxavt.s%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxavq_p_sv8hi },
    &operand_data[4194],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3425 */
  {
    "mve_vmaxavq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxavt.s%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxavq_p_sv4si },
    &operand_data[4198],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3441 */
  {
    "mve_vmaxvq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxvt.s%#8	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxvq_p_sv16qi },
    &operand_data[4190],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3441 */
  {
    "mve_vmaxvq_p_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxvt.u%#8	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxvq_p_uv16qi },
    &operand_data[4190],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3441 */
  {
    "mve_vmaxvq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxvt.s%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxvq_p_sv8hi },
    &operand_data[4194],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3441 */
  {
    "mve_vmaxvq_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxvt.u%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxvq_p_uv8hi },
    &operand_data[4194],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3441 */
  {
    "mve_vmaxvq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxvt.s%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxvq_p_sv4si },
    &operand_data[4198],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3441 */
  {
    "mve_vmaxvq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxvt.u%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxvq_p_uv4si },
    &operand_data[4198],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3457 */
  {
    "mve_vminaq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminat.s%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminaq_m_sv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3457 */
  {
    "mve_vminaq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminat.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminaq_m_sv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3457 */
  {
    "mve_vminaq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminat.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminaq_m_sv4si },
    &operand_data[4138],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3473 */
  {
    "mve_vminavq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminavt.s%#8	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminavq_p_sv16qi },
    &operand_data[4190],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3473 */
  {
    "mve_vminavq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminavt.s%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminavq_p_sv8hi },
    &operand_data[4194],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3473 */
  {
    "mve_vminavq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminavt.s%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminavq_p_sv4si },
    &operand_data[4198],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3489 */
  {
    "mve_vminvq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminvt.s%#8\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminvq_p_sv16qi },
    &operand_data[4190],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3489 */
  {
    "mve_vminvq_p_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminvt.u%#8\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminvq_p_uv16qi },
    &operand_data[4190],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3489 */
  {
    "mve_vminvq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminvt.s%#16\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminvq_p_sv8hi },
    &operand_data[4194],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3489 */
  {
    "mve_vminvq_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminvt.u%#16\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminvq_p_uv8hi },
    &operand_data[4194],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3489 */
  {
    "mve_vminvq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminvt.s%#32\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminvq_p_sv4si },
    &operand_data[4198],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3489 */
  {
    "mve_vminvq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminvt.u%#32\t%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminvq_p_uv4si },
    &operand_data[4198],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3505 */
  {
    "mve_vmladavaq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladava.s%#8	%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaq_sv16qi },
    &operand_data[4202],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3505 */
  {
    "mve_vmladavaq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladava.u%#8	%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaq_uv16qi },
    &operand_data[4202],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3505 */
  {
    "mve_vmladavaq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladava.s%#16	%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaq_sv8hi },
    &operand_data[4206],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3505 */
  {
    "mve_vmladavaq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladava.u%#16	%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaq_uv8hi },
    &operand_data[4206],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3505 */
  {
    "mve_vmladavaq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladava.s%#32	%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaq_sv4si },
    &operand_data[4210],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3505 */
  {
    "mve_vmladavaq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladava.u%#32	%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaq_uv4si },
    &operand_data[4210],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3521 */
  {
    "mve_vmladavq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavt.s%#8\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavq_p_sv16qi },
    &operand_data[4214],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3521 */
  {
    "mve_vmladavq_p_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavt.u%#8\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavq_p_uv16qi },
    &operand_data[4214],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3521 */
  {
    "mve_vmladavq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavt.s%#16\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavq_p_sv8hi },
    &operand_data[4218],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3521 */
  {
    "mve_vmladavq_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavt.u%#16\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavq_p_uv8hi },
    &operand_data[4218],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3521 */
  {
    "mve_vmladavq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavt.s%#32\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavq_p_sv4si },
    &operand_data[4222],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3521 */
  {
    "mve_vmladavq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavt.u%#32\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavq_p_uv4si },
    &operand_data[4222],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3537 */
  {
    "mve_vmladavxq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavxt.s%#8\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavxq_p_sv16qi },
    &operand_data[4214],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3537 */
  {
    "mve_vmladavxq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavxt.s%#16\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavxq_p_sv8hi },
    &operand_data[4218],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3537 */
  {
    "mve_vmladavxq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavxt.s%#32\t%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavxq_p_sv4si },
    &operand_data[4222],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3553 */
  {
    "mve_vmlaq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaq_n_sv16qi },
    &operand_data[4226],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3553 */
  {
    "mve_vmlaq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.u%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaq_n_uv16qi },
    &operand_data[4226],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3553 */
  {
    "mve_vmlaq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaq_n_sv8hi },
    &operand_data[4230],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3553 */
  {
    "mve_vmlaq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.u%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaq_n_uv8hi },
    &operand_data[4230],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3553 */
  {
    "mve_vmlaq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaq_n_sv4si },
    &operand_data[4234],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3553 */
  {
    "mve_vmlaq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla.u%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaq_n_uv4si },
    &operand_data[4234],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3569 */
  {
    "mve_vmlasq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlas.s%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlasq_n_sv16qi },
    &operand_data[4226],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3569 */
  {
    "mve_vmlasq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlas.u%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlasq_n_uv16qi },
    &operand_data[4226],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3569 */
  {
    "mve_vmlasq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlas.s%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlasq_n_sv8hi },
    &operand_data[4230],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3569 */
  {
    "mve_vmlasq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlas.u%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlasq_n_uv8hi },
    &operand_data[4230],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3569 */
  {
    "mve_vmlasq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlas.s%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlasq_n_sv4si },
    &operand_data[4234],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3569 */
  {
    "mve_vmlasq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlas.u%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlasq_n_uv4si },
    &operand_data[4234],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3585 */
  {
    "mve_vmlsdavq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsdavt.s%#8	%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavq_p_sv16qi },
    &operand_data[4214],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3585 */
  {
    "mve_vmlsdavq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsdavt.s%#16	%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavq_p_sv8hi },
    &operand_data[4218],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3585 */
  {
    "mve_vmlsdavq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsdavt.s%#32	%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavq_p_sv4si },
    &operand_data[4222],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3601 */
  {
    "mve_vmlsdavxq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsdavxt.s%#8	%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavxq_p_sv16qi },
    &operand_data[4214],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3601 */
  {
    "mve_vmlsdavxq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsdavxt.s%#16	%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavxq_p_sv8hi },
    &operand_data[4218],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3601 */
  {
    "mve_vmlsdavxq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsdavxt.s%#32	%0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavxq_p_sv4si },
    &operand_data[4222],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3617 */
  {
    "mve_vmvnq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmvnt %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_m_sv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3617 */
  {
    "mve_vmvnq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmvnt %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_m_uv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3617 */
  {
    "mve_vmvnq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmvnt %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_m_sv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3617 */
  {
    "mve_vmvnq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmvnt %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_m_uv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3617 */
  {
    "mve_vmvnq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmvnt %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_m_sv4si },
    &operand_data[4138],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3617 */
  {
    "mve_vmvnq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmvnt %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_m_uv4si },
    &operand_data[4138],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3633 */
  {
    "mve_vnegq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvnegt.s%#8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vnegq_m_sv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3633 */
  {
    "mve_vnegq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvnegt.s%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vnegq_m_sv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3633 */
  {
    "mve_vnegq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvnegt.s%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vnegq_m_sv4si },
    &operand_data[4138],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3649 */
  {
    "mve_vpselq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsel %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vpselq_sv16qi },
    &operand_data[4238],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3649 */
  {
    "mve_vpselq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsel %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vpselq_uv16qi },
    &operand_data[4238],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3649 */
  {
    "mve_vpselq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsel %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vpselq_sv8hi },
    &operand_data[4242],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3649 */
  {
    "mve_vpselq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsel %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vpselq_uv8hi },
    &operand_data[4242],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3649 */
  {
    "mve_vpselq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsel %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vpselq_sv4si },
    &operand_data[4246],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3649 */
  {
    "mve_vpselq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsel %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vpselq_uv4si },
    &operand_data[4246],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3649 */
  {
    "mve_vpselq_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsel %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vpselq_sv2di },
    &operand_data[4250],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3649 */
  {
    "mve_vpselq_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsel %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vpselq_uv2di },
    &operand_data[4250],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3665 */
  {
    "mve_vqabsq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqabst.s%#8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqabsq_m_sv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3665 */
  {
    "mve_vqabsq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqabst.s%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqabsq_m_sv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3665 */
  {
    "mve_vqabsq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqabst.s%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqabsq_m_sv4si },
    &operand_data[4138],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3681 */
  {
    "mve_vqdmlahq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlah.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlahq_n_sv16qi },
    &operand_data[4226],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3681 */
  {
    "mve_vqdmlahq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlah.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlahq_n_sv8hi },
    &operand_data[4230],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3681 */
  {
    "mve_vqdmlahq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlah.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlahq_n_sv4si },
    &operand_data[4234],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3697 */
  {
    "mve_vqdmlashq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlash.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlashq_n_sv16qi },
    &operand_data[4226],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3697 */
  {
    "mve_vqdmlashq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlash.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlashq_n_sv8hi },
    &operand_data[4230],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3697 */
  {
    "mve_vqdmlashq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlash.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlashq_n_sv4si },
    &operand_data[4234],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3713 */
  {
    "mve_vqnegq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqnegt.s%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqnegq_m_sv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3713 */
  {
    "mve_vqnegq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqnegt.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqnegq_m_sv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3713 */
  {
    "mve_vqnegq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqnegt.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqnegq_m_sv4si },
    &operand_data[4138],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3729 */
  {
    "mve_vqrdmladhq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmladh.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmladhq_sv16qi },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3729 */
  {
    "mve_vqrdmladhq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmladh.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmladhq_sv8hi },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3729 */
  {
    "mve_vqrdmladhq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmladh.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmladhq_sv4si },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3745 */
  {
    "mve_vqrdmladhxq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmladhx.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmladhxq_sv16qi },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3745 */
  {
    "mve_vqrdmladhxq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmladhx.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmladhxq_sv8hi },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3745 */
  {
    "mve_vqrdmladhxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmladhx.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmladhxq_sv4si },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3761 */
  {
    "mve_vqrdmlahq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlah.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlahq_n_sv16qi },
    &operand_data[4226],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3761 */
  {
    "mve_vqrdmlahq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlah.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlahq_n_sv8hi },
    &operand_data[4230],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3761 */
  {
    "mve_vqrdmlahq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlah.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlahq_n_sv4si },
    &operand_data[4234],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3777 */
  {
    "mve_vqrdmlashq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlash.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlashq_n_sv16qi },
    &operand_data[4226],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3777 */
  {
    "mve_vqrdmlashq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlash.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlashq_n_sv8hi },
    &operand_data[4230],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3777 */
  {
    "mve_vqrdmlashq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlash.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlashq_n_sv4si },
    &operand_data[4234],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3793 */
  {
    "mve_vqrdmlsdhq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsdh.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlsdhq_sv16qi },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3793 */
  {
    "mve_vqrdmlsdhq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsdh.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlsdhq_sv8hi },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3793 */
  {
    "mve_vqrdmlsdhq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsdh.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlsdhq_sv4si },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3809 */
  {
    "mve_vqrdmlsdhxq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsdhx.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlsdhxq_sv16qi },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3809 */
  {
    "mve_vqrdmlsdhxq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsdhx.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlsdhxq_sv8hi },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3809 */
  {
    "mve_vqrdmlsdhxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrdmlsdhx.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlsdhxq_sv4si },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3825 */
  {
    "mve_vqrshlq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshlt.s%#8	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_m_n_sv16qi },
    &operand_data[4254],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3825 */
  {
    "mve_vqrshlq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshlt.u%#8	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_m_n_uv16qi },
    &operand_data[4254],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3825 */
  {
    "mve_vqrshlq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshlt.s%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_m_n_sv8hi },
    &operand_data[4258],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3825 */
  {
    "mve_vqrshlq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshlt.u%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_m_n_uv8hi },
    &operand_data[4258],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3825 */
  {
    "mve_vqrshlq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshlt.s%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_m_n_sv4si },
    &operand_data[4186],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3825 */
  {
    "mve_vqrshlq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshlt.u%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_m_n_uv4si },
    &operand_data[4186],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3841 */
  {
    "mve_vqshlq_m_r_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.s%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_r_sv16qi },
    &operand_data[4254],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3841 */
  {
    "mve_vqshlq_m_r_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.u%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_r_uv16qi },
    &operand_data[4254],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3841 */
  {
    "mve_vqshlq_m_r_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.s%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_r_sv8hi },
    &operand_data[4258],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3841 */
  {
    "mve_vqshlq_m_r_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.u%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_r_uv8hi },
    &operand_data[4258],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3841 */
  {
    "mve_vqshlq_m_r_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.s%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_r_sv4si },
    &operand_data[4186],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3841 */
  {
    "mve_vqshlq_m_r_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.u%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_r_uv4si },
    &operand_data[4186],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3857 */
  {
    "mve_vrev64q_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev64t.%#8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_m_sv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3857 */
  {
    "mve_vrev64q_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev64t.%#8\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_m_uv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3857 */
  {
    "mve_vrev64q_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev64t.%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_m_sv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3857 */
  {
    "mve_vrev64q_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev64t.%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_m_uv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3857 */
  {
    "mve_vrev64q_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev64t.%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_m_sv4si },
    &operand_data[4138],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3857 */
  {
    "mve_vrev64q_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev64t.%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_m_uv4si },
    &operand_data[4138],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3873 */
  {
    "mve_vrshlq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshlt.s%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_m_n_sv16qi },
    &operand_data[4254],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3873 */
  {
    "mve_vrshlq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshlt.u%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_m_n_uv16qi },
    &operand_data[4254],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3873 */
  {
    "mve_vrshlq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshlt.s%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_m_n_sv8hi },
    &operand_data[4258],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3873 */
  {
    "mve_vrshlq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshlt.u%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_m_n_uv8hi },
    &operand_data[4258],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3873 */
  {
    "mve_vrshlq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshlt.s%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_m_n_sv4si },
    &operand_data[4186],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3873 */
  {
    "mve_vrshlq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshlt.u%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_m_n_uv4si },
    &operand_data[4186],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3889 */
  {
    "mve_vshlq_m_r_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.s%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_r_sv16qi },
    &operand_data[4254],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3889 */
  {
    "mve_vshlq_m_r_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.u%#8\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_r_uv16qi },
    &operand_data[4254],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3889 */
  {
    "mve_vshlq_m_r_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.s%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_r_sv8hi },
    &operand_data[4258],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3889 */
  {
    "mve_vshlq_m_r_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.u%#16\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_r_uv8hi },
    &operand_data[4258],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3889 */
  {
    "mve_vshlq_m_r_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.s%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_r_sv4si },
    &operand_data[4186],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3889 */
  {
    "mve_vshlq_m_r_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.u%#32\t%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_r_uv4si },
    &operand_data[4186],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3905 */
  {
    "mve_vsliq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsli.%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsliq_n_sv16qi },
    &operand_data[4262],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3905 */
  {
    "mve_vsliq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsli.%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsliq_n_uv16qi },
    &operand_data[4262],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3905 */
  {
    "mve_vsliq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsli.%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsliq_n_sv8hi },
    &operand_data[4266],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3905 */
  {
    "mve_vsliq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsli.%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsliq_n_uv8hi },
    &operand_data[4266],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3905 */
  {
    "mve_vsliq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsli.%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsliq_n_sv4si },
    &operand_data[4270],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3905 */
  {
    "mve_vsliq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsli.%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsliq_n_uv4si },
    &operand_data[4270],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3921 */
  {
    "mve_vsriq_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsri.%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsriq_n_sv16qi },
    &operand_data[4274],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3921 */
  {
    "mve_vsriq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsri.%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsriq_n_uv16qi },
    &operand_data[4274],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3921 */
  {
    "mve_vsriq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsri.%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsriq_n_sv8hi },
    &operand_data[4278],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3921 */
  {
    "mve_vsriq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsri.%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsriq_n_uv8hi },
    &operand_data[4278],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3921 */
  {
    "mve_vsriq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsri.%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsriq_n_sv4si },
    &operand_data[4282],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3921 */
  {
    "mve_vsriq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsri.%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsriq_n_uv4si },
    &operand_data[4282],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3937 */
  {
    "mve_vqdmlsdhxq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlsdhx.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlsdhxq_sv16qi },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3937 */
  {
    "mve_vqdmlsdhxq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlsdhx.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlsdhxq_sv8hi },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3937 */
  {
    "mve_vqdmlsdhxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlsdhx.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlsdhxq_sv4si },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3953 */
  {
    "mve_vqdmlsdhq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlsdh.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlsdhq_sv16qi },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3953 */
  {
    "mve_vqdmlsdhq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlsdh.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlsdhq_sv8hi },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3953 */
  {
    "mve_vqdmlsdhq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmlsdh.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlsdhq_sv4si },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3969 */
  {
    "mve_vqdmladhxq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmladhx.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmladhxq_sv16qi },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3969 */
  {
    "mve_vqdmladhxq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmladhx.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmladhxq_sv8hi },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3969 */
  {
    "mve_vqdmladhxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmladhx.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmladhxq_sv4si },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3985 */
  {
    "mve_vqdmladhq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmladh.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmladhq_sv16qi },
    &operand_data[1832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3985 */
  {
    "mve_vqdmladhq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmladh.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmladhq_sv8hi },
    &operand_data[1840],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:3985 */
  {
    "mve_vqdmladhq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqdmladh.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmladhq_sv4si },
    &operand_data[1848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4001 */
  {
    "mve_vmlsdavaxq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsdavax.s%#8\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavaxq_sv16qi },
    &operand_data[4202],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4001 */
  {
    "mve_vmlsdavaxq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsdavax.s%#16\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavaxq_sv8hi },
    &operand_data[4206],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4001 */
  {
    "mve_vmlsdavaxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsdavax.s%#32\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavaxq_sv4si },
    &operand_data[4210],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4017 */
  {
    "mve_vmlsdavaq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsdava.s%#8\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavaq_sv16qi },
    &operand_data[4202],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4017 */
  {
    "mve_vmlsdavaq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsdava.s%#16\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavaq_sv8hi },
    &operand_data[4206],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4017 */
  {
    "mve_vmlsdavaq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsdava.s%#32\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavaq_sv4si },
    &operand_data[4210],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4033 */
  {
    "mve_vmladavaxq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladavax.s%#8\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaxq_sv16qi },
    &operand_data[4202],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4033 */
  {
    "mve_vmladavaxq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladavax.s%#16\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaxq_sv8hi },
    &operand_data[4206],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4033 */
  {
    "mve_vmladavaxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmladavax.s%#32\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaxq_sv4si },
    &operand_data[4210],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4048 */
  {
    "mve_vabsq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabst.f%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabsq_m_fv8hf },
    &operand_data[3803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4048 */
  {
    "mve_vabsq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabst.f%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabsq_m_fv4sf },
    &operand_data[3807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4064 */
  {
    "mve_vaddlvaq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddlvat.u32 %Q0, %R0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddlvaq_p_uv4si },
    &operand_data[4286],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4064 */
  {
    "mve_vaddlvaq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddlvat.s32 %Q0, %R0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddlvaq_p_sv4si },
    &operand_data[4286],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4079 */
  {
    "mve_vcmlaqv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3959 },
#else
    { 0, output_3959, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaqv8hf },
    &operand_data[4290],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/mve.md:4079 */
  {
    "mve_vcmlaq_rot90v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3960 },
#else
    { 0, output_3960, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_rot90v8hf },
    &operand_data[4290],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/mve.md:4079 */
  {
    "mve_vcmlaq_rot180v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3961 },
#else
    { 0, output_3961, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_rot180v8hf },
    &operand_data[4290],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/mve.md:4079 */
  {
    "mve_vcmlaq_rot270v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3962 },
#else
    { 0, output_3962, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_rot270v8hf },
    &operand_data[4290],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/mve.md:4079 */
  {
    "mve_vcmlaqv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3963 },
#else
    { 0, output_3963, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaqv4sf },
    &operand_data[4294],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/mve.md:4079 */
  {
    "mve_vcmlaq_rot90v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3964 },
#else
    { 0, output_3964, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_rot90v4sf },
    &operand_data[4294],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/mve.md:4079 */
  {
    "mve_vcmlaq_rot180v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3965 },
#else
    { 0, output_3965, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_rot180v4sf },
    &operand_data[4294],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/mve.md:4079 */
  {
    "mve_vcmlaq_rot270v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3966 },
#else
    { 0, output_3966, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_rot270v4sf },
    &operand_data[4294],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/mve.md:4098 */
  {
    "mve_vcmpeqq_m_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#16	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_n_fv8hf },
    &operand_data[4298],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4098 */
  {
    "mve_vcmpeqq_m_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#32	eq, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpeqq_m_n_fv4sf },
    &operand_data[4302],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4114 */
  {
    "mve_vcmpgeq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#16	ge, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_m_fv8hf },
    &operand_data[4067],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4114 */
  {
    "mve_vcmpgeq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#32	ge, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_m_fv4sf },
    &operand_data[4071],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4130 */
  {
    "mve_vcmpgeq_m_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#16	ge, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_m_n_fv8hf },
    &operand_data[4298],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4130 */
  {
    "mve_vcmpgeq_m_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#32	ge, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgeq_m_n_fv4sf },
    &operand_data[4302],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4146 */
  {
    "mve_vcmpgtq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#16	gt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_m_fv8hf },
    &operand_data[4067],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4146 */
  {
    "mve_vcmpgtq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#32	gt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_m_fv4sf },
    &operand_data[4071],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4162 */
  {
    "mve_vcmpgtq_m_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#16	gt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_m_n_fv8hf },
    &operand_data[4298],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4162 */
  {
    "mve_vcmpgtq_m_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#32	gt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpgtq_m_n_fv4sf },
    &operand_data[4302],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4178 */
  {
    "mve_vcmpleq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#16	le, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_m_fv8hf },
    &operand_data[4067],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4178 */
  {
    "mve_vcmpleq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#32	le, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_m_fv4sf },
    &operand_data[4071],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4194 */
  {
    "mve_vcmpleq_m_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#16	le, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_m_n_fv8hf },
    &operand_data[4298],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4194 */
  {
    "mve_vcmpleq_m_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#32	le, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpleq_m_n_fv4sf },
    &operand_data[4302],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4210 */
  {
    "mve_vcmpltq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#16	lt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_m_fv8hf },
    &operand_data[4067],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4210 */
  {
    "mve_vcmpltq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#32	lt, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_m_fv4sf },
    &operand_data[4071],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4226 */
  {
    "mve_vcmpltq_m_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#16	lt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_m_n_fv8hf },
    &operand_data[4298],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4226 */
  {
    "mve_vcmpltq_m_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#32	lt, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpltq_m_n_fv4sf },
    &operand_data[4302],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4242 */
  {
    "mve_vcmpneq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#16	ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_fv8hf },
    &operand_data[4067],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4242 */
  {
    "mve_vcmpneq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#32	ne, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_fv4sf },
    &operand_data[4071],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4258 */
  {
    "mve_vcmpneq_m_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#16	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_n_fv8hf },
    &operand_data[4298],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4258 */
  {
    "mve_vcmpneq_m_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmpt.f%#32	ne, %q1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmpneq_m_n_fv4sf },
    &operand_data[4302],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4274 */
  {
    "mve_vcvtbq_m_f16_f32v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtbt.f16.f32 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtbq_m_f16_f32v8hf },
    &operand_data[4306],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4290 */
  {
    "mve_vcvtbq_m_f32_f16v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtbt.f32.f16 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtbq_m_f32_f16v4sf },
    &operand_data[4310],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4306 */
  {
    "mve_vcvttq_m_f16_f32v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvttt.f16.f32 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvttq_m_f16_f32v8hf },
    &operand_data[4306],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4322 */
  {
    "mve_vcvttq_m_f32_f16v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvttt.f32.f16 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvttq_m_f32_f16v4sf },
    &operand_data[4310],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4338 */
  {
    "mve_vdupq_m_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvdupt.%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_m_n_fv8hf },
    &operand_data[4314],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4338 */
  {
    "mve_vdupq_m_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvdupt.%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdupq_m_n_fv4sf },
    &operand_data[4318],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4354 */
  {
    "mve_vfmaq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma.f%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmaq_fv8hf },
    &operand_data[1860],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4354 */
  {
    "mve_vfmaq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma.f%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmaq_fv4sf },
    &operand_data[1856],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4370 */
  {
    "mve_vfmaq_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma.f%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmaq_n_fv8hf },
    &operand_data[4322],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4370 */
  {
    "mve_vfmaq_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma.f%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmaq_n_fv4sf },
    &operand_data[4326],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4386 */
  {
    "mve_vfmasq_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmas.f%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmasq_n_fv8hf },
    &operand_data[4322],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4386 */
  {
    "mve_vfmasq_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmas.f%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmasq_n_fv4sf },
    &operand_data[4326],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4401 */
  {
    "mve_vfmsq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms.f%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmsq_fv8hf },
    &operand_data[1860],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4401 */
  {
    "mve_vfmsq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms.f%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmsq_fv4sf },
    &operand_data[1856],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4417 */
  {
    "mve_vmaxnmaq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxnmat.f%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmaq_m_fv8hf },
    &operand_data[3803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4417 */
  {
    "mve_vmaxnmaq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxnmat.f%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmaq_m_fv4sf },
    &operand_data[3807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4432 */
  {
    "mve_vmaxnmavq_p_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxnmavt.f%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmavq_p_fv8hf },
    &operand_data[4330],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4432 */
  {
    "mve_vmaxnmavq_p_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxnmavt.f%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmavq_p_fv4sf },
    &operand_data[4334],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4448 */
  {
    "mve_vmaxnmvq_p_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxnmvt.f%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmvq_p_fv8hf },
    &operand_data[4330],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4448 */
  {
    "mve_vmaxnmvq_p_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxnmvt.f%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmvq_p_fv4sf },
    &operand_data[4334],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4463 */
  {
    "mve_vminnmaq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminnmat.f%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmaq_m_fv8hf },
    &operand_data[3803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4463 */
  {
    "mve_vminnmaq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminnmat.f%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmaq_m_fv4sf },
    &operand_data[3807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4479 */
  {
    "mve_vminnmavq_p_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminnmavt.f%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmavq_p_fv8hf },
    &operand_data[4330],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4479 */
  {
    "mve_vminnmavq_p_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminnmavt.f%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmavq_p_fv4sf },
    &operand_data[4334],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4494 */
  {
    "mve_vminnmvq_p_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminnmvt.f%#16	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmvq_p_fv8hf },
    &operand_data[4330],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4494 */
  {
    "mve_vminnmvq_p_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminnmvt.f%#32	%0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmvq_p_fv4sf },
    &operand_data[4334],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4510 */
  {
    "mve_vmlaldavaq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlaldava.s%#16 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavaq_sv8hi },
    &operand_data[4338],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4510 */
  {
    "mve_vmlaldavaq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlaldava.u%#16 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavaq_uv8hi },
    &operand_data[4338],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4510 */
  {
    "mve_vmlaldavaq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlaldava.s%#32 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavaq_sv4si },
    &operand_data[4099],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4510 */
  {
    "mve_vmlaldavaq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlaldava.u%#32 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavaq_uv4si },
    &operand_data[4099],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4526 */
  {
    "mve_vmlaldavaxq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlaldavax.s%#16 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavaxq_sv8hi },
    &operand_data[4338],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4526 */
  {
    "mve_vmlaldavaxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlaldavax.s%#32 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavaxq_sv4si },
    &operand_data[4099],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4542 */
  {
    "mve_vmlaldavq_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlaldavt.u%#16 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavq_p_uv8hi },
    &operand_data[4342],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4542 */
  {
    "mve_vmlaldavq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlaldavt.s%#16 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavq_p_sv8hi },
    &operand_data[4342],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4542 */
  {
    "mve_vmlaldavq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlaldavt.u%#32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavq_p_uv4si },
    &operand_data[4346],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4542 */
  {
    "mve_vmlaldavq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlaldavt.s%#32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavq_p_sv4si },
    &operand_data[4346],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4558 */
  {
    "mve_vmlaldavxq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlaldavxt.s%#16\t%Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavxq_p_sv8hi },
    &operand_data[4342],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4558 */
  {
    "mve_vmlaldavxq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlaldavxt.s%#32\t%Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavxq_p_sv4si },
    &operand_data[4346],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4573 */
  {
    "mve_vmlsldavaq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsldava.s%#16 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavaq_sv8hi },
    &operand_data[4338],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4573 */
  {
    "mve_vmlsldavaq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsldava.s%#32 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavaq_sv4si },
    &operand_data[4099],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4589 */
  {
    "mve_vmlsldavaxq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsldavax.s%#16 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavaxq_sv8hi },
    &operand_data[4338],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4589 */
  {
    "mve_vmlsldavaxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmlsldavax.s%#32 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavaxq_sv4si },
    &operand_data[4099],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4605 */
  {
    "mve_vmlsldavq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsldavt.s%#16 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavq_p_sv8hi },
    &operand_data[4342],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4605 */
  {
    "mve_vmlsldavq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsldavt.s%#32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavq_p_sv4si },
    &operand_data[4346],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4621 */
  {
    "mve_vmlsldavxq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsldavxt.s%#16 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavxq_p_sv8hi },
    &operand_data[4342],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4621 */
  {
    "mve_vmlsldavxq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsldavxt.s%#32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavxq_p_sv4si },
    &operand_data[4346],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4636 */
  {
    "mve_vmovlbq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovlbt.u%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovlbq_m_uv16qi },
    &operand_data[4350],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4636 */
  {
    "mve_vmovlbq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovlbt.s%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovlbq_m_sv16qi },
    &operand_data[4350],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4636 */
  {
    "mve_vmovlbq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovlbt.u%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovlbq_m_uv8hi },
    &operand_data[4354],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4636 */
  {
    "mve_vmovlbq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovlbt.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovlbq_m_sv8hi },
    &operand_data[4354],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4651 */
  {
    "mve_vmovltq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovltt.u%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovltq_m_uv16qi },
    &operand_data[4350],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4651 */
  {
    "mve_vmovltq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovltt.s%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovltq_m_sv16qi },
    &operand_data[4350],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4651 */
  {
    "mve_vmovltq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovltt.u%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovltq_m_uv8hi },
    &operand_data[4354],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4651 */
  {
    "mve_vmovltq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovltt.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovltq_m_sv8hi },
    &operand_data[4354],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4666 */
  {
    "mve_vmovnbq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovnbt.i%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovnbq_m_uv8hi },
    &operand_data[4358],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4666 */
  {
    "mve_vmovnbq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovnbt.i%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovnbq_m_sv8hi },
    &operand_data[4358],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4666 */
  {
    "mve_vmovnbq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovnbt.i%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovnbq_m_uv4si },
    &operand_data[4362],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4666 */
  {
    "mve_vmovnbq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovnbt.i%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovnbq_m_sv4si },
    &operand_data[4362],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4682 */
  {
    "mve_vmovntq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovntt.i%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovntq_m_uv8hi },
    &operand_data[4358],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4682 */
  {
    "mve_vmovntq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovntt.i%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovntq_m_sv8hi },
    &operand_data[4358],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4682 */
  {
    "mve_vmovntq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovntt.i%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovntq_m_uv4si },
    &operand_data[4362],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4682 */
  {
    "mve_vmovntq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmovntt.i%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmovntq_m_sv4si },
    &operand_data[4362],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4698 */
  {
    "mve_vmvnq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmvnt.i%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_m_n_uv8hi },
    &operand_data[4059],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4698 */
  {
    "mve_vmvnq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmvnt.i%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_m_n_sv8hi },
    &operand_data[4059],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4698 */
  {
    "mve_vmvnq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmvnt.i%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_m_n_uv4si },
    &operand_data[4063],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4698 */
  {
    "mve_vmvnq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmvnt.i%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_m_n_sv4si },
    &operand_data[4063],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4713 */
  {
    "mve_vnegq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvnegt.f%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vnegq_m_fv8hf },
    &operand_data[3803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4713 */
  {
    "mve_vnegq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvnegt.f%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vnegq_m_fv4sf },
    &operand_data[3807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4729 */
  {
    "mve_vorrq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvorrt.i%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_m_n_sv8hi },
    &operand_data[4059],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4729 */
  {
    "mve_vorrq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvorrt.i%#16	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_m_n_uv8hi },
    &operand_data[4059],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4729 */
  {
    "mve_vorrq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvorrt.i%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_m_n_sv4si },
    &operand_data[4063],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4729 */
  {
    "mve_vorrq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvorrt.i%#32	%q0, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_m_n_uv4si },
    &operand_data[4063],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4744 */
  {
    "mve_vpselq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsel %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vpselq_fv8hf },
    &operand_data[4366],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4744 */
  {
    "mve_vpselq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsel %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vpselq_fv4sf },
    &operand_data[4370],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4760 */
  {
    "mve_vqmovnbq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqmovnbt.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovnbq_m_sv8hi },
    &operand_data[4358],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4760 */
  {
    "mve_vqmovnbq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqmovnbt.u%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovnbq_m_uv8hi },
    &operand_data[4358],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4760 */
  {
    "mve_vqmovnbq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqmovnbt.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovnbq_m_sv4si },
    &operand_data[4362],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4760 */
  {
    "mve_vqmovnbq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqmovnbt.u%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovnbq_m_uv4si },
    &operand_data[4362],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4776 */
  {
    "mve_vqmovntq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqmovntt.u%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovntq_m_uv8hi },
    &operand_data[4358],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4776 */
  {
    "mve_vqmovntq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqmovntt.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovntq_m_sv8hi },
    &operand_data[4358],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4776 */
  {
    "mve_vqmovntq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqmovntt.u%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovntq_m_uv4si },
    &operand_data[4362],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4776 */
  {
    "mve_vqmovntq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqmovntt.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovntq_m_sv4si },
    &operand_data[4362],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4792 */
  {
    "mve_vqmovunbq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqmovunbt.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovunbq_m_sv8hi },
    &operand_data[4358],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4792 */
  {
    "mve_vqmovunbq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqmovunbt.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovunbq_m_sv4si },
    &operand_data[4362],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4808 */
  {
    "mve_vqmovuntq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqmovuntt.s%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovuntq_m_sv8hi },
    &operand_data[4358],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4808 */
  {
    "mve_vqmovuntq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqmovuntt.s%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqmovuntq_m_sv4si },
    &operand_data[4362],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4824 */
  {
    "mve_vqrshrntq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshrnt.u%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrntq_n_uv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4824 */
  {
    "mve_vqrshrntq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshrnt.s%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrntq_n_sv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4824 */
  {
    "mve_vqrshrntq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshrnt.u%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrntq_n_uv4si },
    &operand_data[4095],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4824 */
  {
    "mve_vqrshrntq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshrnt.s%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrntq_n_sv4si },
    &operand_data[4095],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4840 */
  {
    "mve_vqrshruntq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshrunt.s%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshruntq_n_sv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4840 */
  {
    "mve_vqrshruntq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqrshrunt.s%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshruntq_n_sv4si },
    &operand_data[4095],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4856 */
  {
    "mve_vqshrnbq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshrnb.u%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrnbq_n_uv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4856 */
  {
    "mve_vqshrnbq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshrnb.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrnbq_n_sv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4856 */
  {
    "mve_vqshrnbq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshrnb.u%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrnbq_n_uv4si },
    &operand_data[4374],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4856 */
  {
    "mve_vqshrnbq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshrnb.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrnbq_n_sv4si },
    &operand_data[4374],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4872 */
  {
    "mve_vqshrntq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshrnt.u%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrntq_n_uv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4872 */
  {
    "mve_vqshrntq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshrnt.s%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrntq_n_sv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4872 */
  {
    "mve_vqshrntq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshrnt.u%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrntq_n_uv4si },
    &operand_data[4374],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4872 */
  {
    "mve_vqshrntq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshrnt.s%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrntq_n_sv4si },
    &operand_data[4374],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4888 */
  {
    "mve_vqshrunbq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshrunb.s%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrunbq_n_sv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4888 */
  {
    "mve_vqshrunbq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshrunb.s%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrunbq_n_sv4si },
    &operand_data[4374],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4904 */
  {
    "mve_vqshruntq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshrunt.s%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshruntq_n_sv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4904 */
  {
    "mve_vqshruntq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vqshrunt.s%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshruntq_n_sv4si },
    &operand_data[4374],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4920 */
  {
    "mve_vrev32q_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev32t.16 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev32q_m_fv8hf },
    &operand_data[3803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4936 */
  {
    "mve_vrev32q_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev32t.%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev32q_m_sv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4936 */
  {
    "mve_vrev32q_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev32t.%#8	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev32q_m_uv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4936 */
  {
    "mve_vrev32q_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev32t.%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev32q_m_sv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4936 */
  {
    "mve_vrev32q_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev32t.%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev32q_m_uv8hi },
    &operand_data[4134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4952 */
  {
    "mve_vrev64q_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev64t.%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_m_fv8hf },
    &operand_data[3803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4952 */
  {
    "mve_vrev64q_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev64t.%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev64q_m_fv4sf },
    &operand_data[3807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4968 */
  {
    "mve_vrmlaldavhaxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmlaldavhax.s32 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlaldavhaxq_sv4si },
    &operand_data[4099],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:4984 */
  {
    "mve_vrmlaldavhxq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmlaldavhxt.s32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlaldavhxq_p_sv4si },
    &operand_data[4346],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5000 */
  {
    "mve_vrmlsldavhaxq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmlsldavhax.s32 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlsldavhaxq_sv4si },
    &operand_data[4099],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5016 */
  {
    "mve_vrmlsldavhq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmlsldavht.s32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlsldavhq_p_sv4si },
    &operand_data[4346],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5032 */
  {
    "mve_vrmlsldavhxq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmlsldavhxt.s32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlsldavhxq_p_sv4si },
    &operand_data[4346],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5048 */
  {
    "mve_vrndaq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrintat.f%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndaq_m_fv8hf },
    &operand_data[3803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5048 */
  {
    "mve_vrndaq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrintat.f%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndaq_m_fv4sf },
    &operand_data[3807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5064 */
  {
    "mve_vrndmq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrintmt.f%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndmq_m_fv8hf },
    &operand_data[3803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5064 */
  {
    "mve_vrndmq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrintmt.f%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndmq_m_fv4sf },
    &operand_data[3807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5080 */
  {
    "mve_vrndnq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrintnt.f%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndnq_m_fv8hf },
    &operand_data[3803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5080 */
  {
    "mve_vrndnq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrintnt.f%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndnq_m_fv4sf },
    &operand_data[3807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5096 */
  {
    "mve_vrndpq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrintpt.f%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndpq_m_fv8hf },
    &operand_data[3803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5096 */
  {
    "mve_vrndpq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrintpt.f%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndpq_m_fv4sf },
    &operand_data[3807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5112 */
  {
    "mve_vrndxq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrintxt.f%#16	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndxq_m_fv8hf },
    &operand_data[3803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5112 */
  {
    "mve_vrndxq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrintxt.f%#32	%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrndxq_m_fv4sf },
    &operand_data[3807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5128 */
  {
    "mve_vrshrnbq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshrnb.i%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrnbq_n_sv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5128 */
  {
    "mve_vrshrnbq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshrnb.i%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrnbq_n_uv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5128 */
  {
    "mve_vrshrnbq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshrnb.i%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrnbq_n_sv4si },
    &operand_data[4095],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5128 */
  {
    "mve_vrshrnbq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshrnb.i%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrnbq_n_uv4si },
    &operand_data[4095],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5144 */
  {
    "mve_vrshrntq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshrnt.i%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrntq_n_uv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5144 */
  {
    "mve_vrshrntq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshrnt.i%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrntq_n_sv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5144 */
  {
    "mve_vrshrntq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshrnt.i%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrntq_n_uv4si },
    &operand_data[4095],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5144 */
  {
    "mve_vrshrntq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrshrnt.i%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrntq_n_sv4si },
    &operand_data[4095],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5160 */
  {
    "mve_vshrnbq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshrnb.i%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrnbq_n_uv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5160 */
  {
    "mve_vshrnbq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshrnb.i%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrnbq_n_sv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5160 */
  {
    "mve_vshrnbq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshrnb.i%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrnbq_n_uv4si },
    &operand_data[4374],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5160 */
  {
    "mve_vshrnbq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshrnb.i%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrnbq_n_sv4si },
    &operand_data[4374],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5176 */
  {
    "mve_vshrntq_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshrnt.i%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrntq_n_sv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5176 */
  {
    "mve_vshrntq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshrnt.i%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrntq_n_uv8hi },
    &operand_data[4091],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5176 */
  {
    "mve_vshrntq_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshrnt.i%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrntq_n_sv4si },
    &operand_data[4374],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5176 */
  {
    "mve_vshrntq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vshrnt.i%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrntq_n_uv4si },
    &operand_data[4374],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5192 */
  {
    "mve_vcvtmq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtmt.s%#16.f%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtmq_m_sv8hi },
    &operand_data[4075],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5192 */
  {
    "mve_vcvtmq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtmt.u%#16.f%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtmq_m_uv8hi },
    &operand_data[4075],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5192 */
  {
    "mve_vcvtmq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtmt.s%#32.f%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtmq_m_sv4si },
    &operand_data[4079],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5192 */
  {
    "mve_vcvtmq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtmt.u%#32.f%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtmq_m_uv4si },
    &operand_data[4079],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5208 */
  {
    "mve_vcvtpq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtpt.s%#16.f%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtpq_m_sv8hi },
    &operand_data[4075],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5208 */
  {
    "mve_vcvtpq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtpt.u%#16.f%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtpq_m_uv8hi },
    &operand_data[4075],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5208 */
  {
    "mve_vcvtpq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtpt.s%#32.f%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtpq_m_sv4si },
    &operand_data[4079],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5208 */
  {
    "mve_vcvtpq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtpt.u%#32.f%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtpq_m_uv4si },
    &operand_data[4079],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5224 */
  {
    "mve_vcvtnq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtnt.s%#16.f%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtnq_m_sv8hi },
    &operand_data[4075],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5224 */
  {
    "mve_vcvtnq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtnt.u%#16.f%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtnq_m_uv8hi },
    &operand_data[4075],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5224 */
  {
    "mve_vcvtnq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtnt.s%#32.f%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtnq_m_sv4si },
    &operand_data[4079],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5224 */
  {
    "mve_vcvtnq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtnt.u%#32.f%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtnq_m_uv4si },
    &operand_data[4079],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5240 */
  {
    "mve_vcvtq_m_n_from_f_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.s%#16.f%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_n_from_f_sv8hi },
    &operand_data[4378],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5240 */
  {
    "mve_vcvtq_m_n_from_f_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.u%#16.f%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_n_from_f_uv8hi },
    &operand_data[4378],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5240 */
  {
    "mve_vcvtq_m_n_from_f_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.s%#32.f%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_n_from_f_sv4si },
    &operand_data[4383],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5240 */
  {
    "mve_vcvtq_m_n_from_f_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.u%#32.f%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_n_from_f_uv4si },
    &operand_data[4383],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5257 */
  {
    "mve_vrev16q_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev16t.8 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev16q_m_sv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5257 */
  {
    "mve_vrev16q_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrev16t.8 %q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrev16q_m_uv16qi },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5273 */
  {
    "mve_vcvtq_m_from_f_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.u%#16.f%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_from_f_uv8hi },
    &operand_data[4075],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5273 */
  {
    "mve_vcvtq_m_from_f_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.s%#16.f%#16\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_from_f_sv8hi },
    &operand_data[4075],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5273 */
  {
    "mve_vcvtq_m_from_f_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.u%#32.f%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_from_f_uv4si },
    &operand_data[4079],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5273 */
  {
    "mve_vcvtq_m_from_f_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.s%#32.f%#32\t%q0, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_from_f_sv4si },
    &operand_data[4079],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5289 */
  {
    "mve_vrmlaldavhq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmlaldavht.s32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlaldavhq_p_sv4si },
    &operand_data[4346],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5289 */
  {
    "mve_vrmlaldavhq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmlaldavht.u32 %Q0, %R0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlaldavhq_p_uv4si },
    &operand_data[4346],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5305 */
  {
    "mve_vrmlsldavhaq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrmlsldavha.s32 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlsldavhaq_sv4si },
    &operand_data[4099],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5321 */
  {
    "mve_vabavq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabavt.s%#8\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabavq_p_sv16qi },
    &operand_data[4388],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5321 */
  {
    "mve_vabavq_p_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabavt.u%#8\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabavq_p_uv16qi },
    &operand_data[4388],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5321 */
  {
    "mve_vabavq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabavt.s%#16\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabavq_p_sv8hi },
    &operand_data[4393],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5321 */
  {
    "mve_vabavq_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabavt.u%#16\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabavq_p_uv8hi },
    &operand_data[4393],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5321 */
  {
    "mve_vabavq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabavt.s%#32\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabavq_p_sv4si },
    &operand_data[4398],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5321 */
  {
    "mve_vabavq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabavt.u%#32\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabavq_p_uv4si },
    &operand_data[4398],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5338 */
  {
    "mve_vqshluq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlut.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshluq_m_n_sv16qi },
    &operand_data[4403],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5338 */
  {
    "mve_vqshluq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlut.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshluq_m_n_sv8hi },
    &operand_data[4408],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5338 */
  {
    "mve_vqshluq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlut.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshluq_m_n_sv4si },
    &operand_data[4413],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5354 */
  {
    "mve_vshlq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5354 */
  {
    "mve_vshlq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.u%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5354 */
  {
    "mve_vshlq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5354 */
  {
    "mve_vshlq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.u%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5354 */
  {
    "mve_vshlq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5354 */
  {
    "mve_vshlq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.u%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5370 */
  {
    "mve_vsriq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsrit.%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsriq_m_n_sv16qi },
    &operand_data[4433],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5370 */
  {
    "mve_vsriq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsrit.%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsriq_m_n_uv16qi },
    &operand_data[4433],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5370 */
  {
    "mve_vsriq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsrit.%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsriq_m_n_sv8hi },
    &operand_data[4438],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5370 */
  {
    "mve_vsriq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsrit.%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsriq_m_n_uv8hi },
    &operand_data[4438],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5370 */
  {
    "mve_vsriq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsrit.%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsriq_m_n_sv4si },
    &operand_data[4443],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5370 */
  {
    "mve_vsriq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsrit.%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsriq_m_n_uv4si },
    &operand_data[4443],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5386 */
  {
    "mve_vsubq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.i%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5386 */
  {
    "mve_vsubq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.i%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5386 */
  {
    "mve_vsubq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.i%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5386 */
  {
    "mve_vsubq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.i%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5386 */
  {
    "mve_vsubq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.i%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5386 */
  {
    "mve_vsubq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.i%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5402 */
  {
    "mve_vcvtq_m_n_to_f_uv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.f%#16.u%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_n_to_f_uv8hf },
    &operand_data[4448],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5402 */
  {
    "mve_vcvtq_m_n_to_f_sv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.f%#16.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_n_to_f_sv8hf },
    &operand_data[4448],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5402 */
  {
    "mve_vcvtq_m_n_to_f_uv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.f%#32.u%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_n_to_f_uv4sf },
    &operand_data[4453],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5402 */
  {
    "mve_vcvtq_m_n_to_f_sv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcvtt.f%#32.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcvtq_m_n_to_f_sv4sf },
    &operand_data[4453],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5418 */
  {
    "mve_vabdq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabdt.s%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5418 */
  {
    "mve_vabdq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabdt.u%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5418 */
  {
    "mve_vabdq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabdt.s%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5418 */
  {
    "mve_vabdq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabdt.u%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5418 */
  {
    "mve_vabdq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabdt.s%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5418 */
  {
    "mve_vabdq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabdt.u%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5435 */
  {
    "mve_vaddq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.i%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5435 */
  {
    "mve_vaddq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.i%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_n_uv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5435 */
  {
    "mve_vaddq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.i%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5435 */
  {
    "mve_vaddq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.i%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_n_uv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5435 */
  {
    "mve_vaddq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.i%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5435 */
  {
    "mve_vaddq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.i%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_n_uv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5452 */
  {
    "mve_vaddq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.i%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5452 */
  {
    "mve_vaddq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.i%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5452 */
  {
    "mve_vaddq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.i%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5452 */
  {
    "mve_vaddq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.i%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5452 */
  {
    "mve_vaddq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.i%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5452 */
  {
    "mve_vaddq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.i%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5469 */
  {
    "mve_vandq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvandt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5469 */
  {
    "mve_vandq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvandt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5469 */
  {
    "mve_vandq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvandt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5469 */
  {
    "mve_vandq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvandt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5469 */
  {
    "mve_vandq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvandt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5469 */
  {
    "mve_vandq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvandt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5486 */
  {
    "mve_vbicq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbict %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5486 */
  {
    "mve_vbicq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbict %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5486 */
  {
    "mve_vbicq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbict %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5486 */
  {
    "mve_vbicq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbict %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5486 */
  {
    "mve_vbicq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbict %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5486 */
  {
    "mve_vbicq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbict %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5503 */
  {
    "mve_vbrsrq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbrsrt.%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_m_n_uv16qi },
    &operand_data[4473],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5503 */
  {
    "mve_vbrsrq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbrsrt.%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_m_n_sv16qi },
    &operand_data[4473],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5503 */
  {
    "mve_vbrsrq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbrsrt.%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_m_n_uv8hi },
    &operand_data[4478],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5503 */
  {
    "mve_vbrsrq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbrsrt.%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_m_n_sv8hi },
    &operand_data[4478],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5503 */
  {
    "mve_vbrsrq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbrsrt.%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_m_n_uv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5503 */
  {
    "mve_vbrsrq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbrsrt.%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5520 */
  {
    "mve_vcaddq_rot270_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.i%#8	%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot270_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5520 */
  {
    "mve_vcaddq_rot270_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.i%#8	%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot270_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5520 */
  {
    "mve_vcaddq_rot270_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.i%#16	%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot270_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5520 */
  {
    "mve_vcaddq_rot270_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.i%#16	%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot270_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5520 */
  {
    "mve_vcaddq_rot270_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.i%#32	%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot270_m_uv4si },
    &operand_data[4483],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5520 */
  {
    "mve_vcaddq_rot270_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.i%#32	%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot270_m_sv4si },
    &operand_data[4483],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5537 */
  {
    "mve_vcaddq_rot90_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.i%#8	%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot90_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5537 */
  {
    "mve_vcaddq_rot90_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.i%#8	%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot90_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5537 */
  {
    "mve_vcaddq_rot90_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.i%#16	%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot90_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5537 */
  {
    "mve_vcaddq_rot90_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.i%#16	%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot90_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5537 */
  {
    "mve_vcaddq_rot90_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.i%#32	%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot90_m_uv4si },
    &operand_data[4483],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5537 */
  {
    "mve_vcaddq_rot90_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.i%#32	%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot90_m_sv4si },
    &operand_data[4483],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5554 */
  {
    "mve_veorq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tveort %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5554 */
  {
    "mve_veorq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tveort %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5554 */
  {
    "mve_veorq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tveort %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5554 */
  {
    "mve_veorq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tveort %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5554 */
  {
    "mve_veorq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tveort %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5554 */
  {
    "mve_veorq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tveort %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5571 */
  {
    "mve_vhaddq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhaddt.s%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5571 */
  {
    "mve_vhaddq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhaddt.u%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_m_n_uv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5571 */
  {
    "mve_vhaddq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhaddt.s%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5571 */
  {
    "mve_vhaddq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhaddt.u%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_m_n_uv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5571 */
  {
    "mve_vhaddq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhaddt.s%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5571 */
  {
    "mve_vhaddq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhaddt.u%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_m_n_uv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5588 */
  {
    "mve_vhaddq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhaddt.s%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5588 */
  {
    "mve_vhaddq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhaddt.u%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5588 */
  {
    "mve_vhaddq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhaddt.s%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5588 */
  {
    "mve_vhaddq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhaddt.u%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5588 */
  {
    "mve_vhaddq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhaddt.s%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5588 */
  {
    "mve_vhaddq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhaddt.u%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhaddq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5605 */
  {
    "mve_vhsubq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhsubt.s%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5605 */
  {
    "mve_vhsubq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhsubt.u%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_m_n_uv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5605 */
  {
    "mve_vhsubq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhsubt.s%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5605 */
  {
    "mve_vhsubq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhsubt.u%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_m_n_uv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5605 */
  {
    "mve_vhsubq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhsubt.s%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5605 */
  {
    "mve_vhsubq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhsubt.u%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_m_n_uv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5622 */
  {
    "mve_vhsubq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhsubt.s%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5622 */
  {
    "mve_vhsubq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhsubt.u%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5622 */
  {
    "mve_vhsubq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhsubt.s%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5622 */
  {
    "mve_vhsubq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhsubt.u%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5622 */
  {
    "mve_vhsubq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhsubt.s%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5622 */
  {
    "mve_vhsubq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhsubt.u%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhsubq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5639 */
  {
    "mve_vmaxq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxt.s%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5639 */
  {
    "mve_vmaxq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxt.u%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5639 */
  {
    "mve_vmaxq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxt.s%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5639 */
  {
    "mve_vmaxq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxt.u%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5639 */
  {
    "mve_vmaxq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxt.s%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5639 */
  {
    "mve_vmaxq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxt.u%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5656 */
  {
    "mve_vminq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmint.s%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5656 */
  {
    "mve_vminq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmint.u%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5656 */
  {
    "mve_vminq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmint.s%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5656 */
  {
    "mve_vminq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmint.u%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5656 */
  {
    "mve_vminq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmint.s%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5656 */
  {
    "mve_vminq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmint.u%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5673 */
  {
    "mve_vmladavaq_p_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavat.u%#8	%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaq_p_uv16qi },
    &operand_data[4488],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5673 */
  {
    "mve_vmladavaq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavat.s%#8	%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaq_p_sv16qi },
    &operand_data[4488],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5673 */
  {
    "mve_vmladavaq_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavat.u%#16	%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaq_p_uv8hi },
    &operand_data[4493],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5673 */
  {
    "mve_vmladavaq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavat.s%#16	%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaq_p_sv8hi },
    &operand_data[4493],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5673 */
  {
    "mve_vmladavaq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavat.u%#32	%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaq_p_uv4si },
    &operand_data[4498],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5673 */
  {
    "mve_vmladavaq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavat.s%#32	%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaq_p_sv4si },
    &operand_data[4498],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5690 */
  {
    "mve_vmlaq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlat.s%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5690 */
  {
    "mve_vmlaq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlat.u%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaq_m_n_uv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5690 */
  {
    "mve_vmlaq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlat.s%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5690 */
  {
    "mve_vmlaq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlat.u%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaq_m_n_uv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5690 */
  {
    "mve_vmlaq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlat.s%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5690 */
  {
    "mve_vmlaq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlat.u%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaq_m_n_uv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5707 */
  {
    "mve_vmlasq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlast.u%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlasq_m_n_uv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5707 */
  {
    "mve_vmlasq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlast.s%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlasq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5707 */
  {
    "mve_vmlasq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlast.u%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlasq_m_n_uv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5707 */
  {
    "mve_vmlasq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlast.s%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlasq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5707 */
  {
    "mve_vmlasq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlast.u%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlasq_m_n_uv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5707 */
  {
    "mve_vmlasq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlast.s%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlasq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5724 */
  {
    "mve_vmulhq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulht.s%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulhq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5724 */
  {
    "mve_vmulhq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulht.u%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulhq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5724 */
  {
    "mve_vmulhq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulht.s%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulhq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5724 */
  {
    "mve_vmulhq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulht.u%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulhq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5724 */
  {
    "mve_vmulhq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulht.s%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulhq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5724 */
  {
    "mve_vmulhq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulht.u%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulhq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5741 */
  {
    "mve_vmullbq_int_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmullbt.u%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_int_m_uv16qi },
    &operand_data[4503],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5741 */
  {
    "mve_vmullbq_int_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmullbt.s%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_int_m_sv16qi },
    &operand_data[4503],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5741 */
  {
    "mve_vmullbq_int_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmullbt.u%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_int_m_uv8hi },
    &operand_data[4508],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5741 */
  {
    "mve_vmullbq_int_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmullbt.s%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_int_m_sv8hi },
    &operand_data[4508],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5741 */
  {
    "mve_vmullbq_int_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmullbt.u%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_int_m_uv4si },
    &operand_data[4513],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5741 */
  {
    "mve_vmullbq_int_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmullbt.s%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_int_m_sv4si },
    &operand_data[4513],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5758 */
  {
    "mve_vmulltq_int_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulltt.s%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_int_m_sv16qi },
    &operand_data[4503],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5758 */
  {
    "mve_vmulltq_int_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulltt.u%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_int_m_uv16qi },
    &operand_data[4503],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5758 */
  {
    "mve_vmulltq_int_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulltt.s%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_int_m_sv8hi },
    &operand_data[4508],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5758 */
  {
    "mve_vmulltq_int_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulltt.u%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_int_m_uv8hi },
    &operand_data[4508],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5758 */
  {
    "mve_vmulltq_int_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulltt.s%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_int_m_sv4si },
    &operand_data[4513],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5758 */
  {
    "mve_vmulltq_int_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulltt.u%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_int_m_uv4si },
    &operand_data[4513],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5775 */
  {
    "mve_vmulq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.i%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_n_uv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5775 */
  {
    "mve_vmulq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.i%#8	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5775 */
  {
    "mve_vmulq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.i%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_n_uv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5775 */
  {
    "mve_vmulq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.i%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5775 */
  {
    "mve_vmulq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.i%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_n_uv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5775 */
  {
    "mve_vmulq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.i%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5792 */
  {
    "mve_vmulq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.i%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5792 */
  {
    "mve_vmulq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.i%#8	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5792 */
  {
    "mve_vmulq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.i%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5792 */
  {
    "mve_vmulq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.i%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5792 */
  {
    "mve_vmulq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.i%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5792 */
  {
    "mve_vmulq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.i%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5809 */
  {
    "mve_vornq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvornt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5809 */
  {
    "mve_vornq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvornt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5809 */
  {
    "mve_vornq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvornt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5809 */
  {
    "mve_vornq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvornt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5809 */
  {
    "mve_vornq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvornt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5809 */
  {
    "mve_vornq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvornt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5826 */
  {
    "mve_vorrq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvorrt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5826 */
  {
    "mve_vorrq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvorrt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5826 */
  {
    "mve_vorrq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvorrt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5826 */
  {
    "mve_vorrq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvorrt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5826 */
  {
    "mve_vorrq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvorrt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5826 */
  {
    "mve_vorrq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvorrt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5843 */
  {
    "mve_vqaddq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqaddt.u%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_m_n_uv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5843 */
  {
    "mve_vqaddq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqaddt.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5843 */
  {
    "mve_vqaddq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqaddt.u%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_m_n_uv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5843 */
  {
    "mve_vqaddq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqaddt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5843 */
  {
    "mve_vqaddq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqaddt.u%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_m_n_uv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5843 */
  {
    "mve_vqaddq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqaddt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5860 */
  {
    "mve_vqaddq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqaddt.u%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5860 */
  {
    "mve_vqaddq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqaddt.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5860 */
  {
    "mve_vqaddq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqaddt.u%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5860 */
  {
    "mve_vqaddq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqaddt.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5860 */
  {
    "mve_vqaddq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqaddt.u%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5860 */
  {
    "mve_vqaddq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqaddt.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqaddq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5877 */
  {
    "mve_vqdmlahq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmlaht.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlahq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5877 */
  {
    "mve_vqdmlahq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmlaht.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlahq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5877 */
  {
    "mve_vqdmlahq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmlaht.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlahq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5894 */
  {
    "mve_vqdmlashq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmlasht.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlashq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5894 */
  {
    "mve_vqdmlashq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmlasht.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlashq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5894 */
  {
    "mve_vqdmlashq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmlasht.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlashq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5911 */
  {
    "mve_vqrdmlahq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmlaht.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlahq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5911 */
  {
    "mve_vqrdmlahq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmlaht.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlahq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5911 */
  {
    "mve_vqrdmlahq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmlaht.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlahq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5928 */
  {
    "mve_vqrdmlashq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmlasht.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlashq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5928 */
  {
    "mve_vqrdmlashq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmlasht.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlashq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5928 */
  {
    "mve_vqrdmlashq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmlasht.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlashq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5945 */
  {
    "mve_vqrshlq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshlt.u%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5945 */
  {
    "mve_vqrshlq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshlt.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5945 */
  {
    "mve_vqrshlq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshlt.u%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5945 */
  {
    "mve_vqrshlq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshlt.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5945 */
  {
    "mve_vqrshlq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshlt.u%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5945 */
  {
    "mve_vqrshlq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshlt.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshlq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5962 */
  {
    "mve_vqshlq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_n_sv16qi },
    &operand_data[4518],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5962 */
  {
    "mve_vqshlq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.u%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_n_uv16qi },
    &operand_data[4518],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5962 */
  {
    "mve_vqshlq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_n_sv8hi },
    &operand_data[4523],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5962 */
  {
    "mve_vqshlq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.u%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_n_uv8hi },
    &operand_data[4523],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5962 */
  {
    "mve_vqshlq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_n_sv4si },
    &operand_data[4528],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5962 */
  {
    "mve_vqshlq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.u%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_n_uv4si },
    &operand_data[4528],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5979 */
  {
    "mve_vqshlq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.u%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5979 */
  {
    "mve_vqshlq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5979 */
  {
    "mve_vqshlq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.u%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5979 */
  {
    "mve_vqshlq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5979 */
  {
    "mve_vqshlq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.u%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5979 */
  {
    "mve_vqshlq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshlt.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshlq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5996 */
  {
    "mve_vqsubq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqsubt.u%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_m_n_uv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5996 */
  {
    "mve_vqsubq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqsubt.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5996 */
  {
    "mve_vqsubq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqsubt.u%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_m_n_uv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5996 */
  {
    "mve_vqsubq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqsubt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5996 */
  {
    "mve_vqsubq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqsubt.u%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_m_n_uv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:5996 */
  {
    "mve_vqsubq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqsubt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6013 */
  {
    "mve_vqsubq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqsubt.u%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6013 */
  {
    "mve_vqsubq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqsubt.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6013 */
  {
    "mve_vqsubq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqsubt.u%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6013 */
  {
    "mve_vqsubq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqsubt.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6013 */
  {
    "mve_vqsubq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqsubt.u%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6013 */
  {
    "mve_vqsubq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqsubt.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqsubq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6030 */
  {
    "mve_vrhaddq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrhaddt.u%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrhaddq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6030 */
  {
    "mve_vrhaddq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrhaddt.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrhaddq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6030 */
  {
    "mve_vrhaddq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrhaddt.u%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrhaddq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6030 */
  {
    "mve_vrhaddq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrhaddt.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrhaddq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6030 */
  {
    "mve_vrhaddq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrhaddt.u%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrhaddq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6030 */
  {
    "mve_vrhaddq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrhaddt.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrhaddq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6047 */
  {
    "mve_vrmulhq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmulht.u%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmulhq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6047 */
  {
    "mve_vrmulhq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmulht.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmulhq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6047 */
  {
    "mve_vrmulhq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmulht.u%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmulhq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6047 */
  {
    "mve_vrmulhq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmulht.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmulhq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6047 */
  {
    "mve_vrmulhq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmulht.u%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmulhq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6047 */
  {
    "mve_vrmulhq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmulht.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmulhq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6064 */
  {
    "mve_vrshlq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshlt.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6064 */
  {
    "mve_vrshlq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshlt.u%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_m_uv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6064 */
  {
    "mve_vrshlq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshlt.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6064 */
  {
    "mve_vrshlq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshlt.u%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_m_uv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6064 */
  {
    "mve_vrshlq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshlt.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6064 */
  {
    "mve_vrshlq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshlt.u%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshlq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6081 */
  {
    "mve_vrshrq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrt.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrq_m_n_sv16qi },
    &operand_data[4533],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6081 */
  {
    "mve_vrshrq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrt.u%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrq_m_n_uv16qi },
    &operand_data[4533],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6081 */
  {
    "mve_vrshrq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrq_m_n_sv8hi },
    &operand_data[4538],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6081 */
  {
    "mve_vrshrq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrt.u%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrq_m_n_uv8hi },
    &operand_data[4538],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6081 */
  {
    "mve_vrshrq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrq_m_n_sv4si },
    &operand_data[4543],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6081 */
  {
    "mve_vrshrq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrt.u%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrq_m_n_uv4si },
    &operand_data[4543],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6098 */
  {
    "mve_vshlq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_n_sv16qi },
    &operand_data[4518],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6098 */
  {
    "mve_vshlq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.u%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_n_uv16qi },
    &operand_data[4518],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6098 */
  {
    "mve_vshlq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_n_sv8hi },
    &operand_data[4523],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6098 */
  {
    "mve_vshlq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.u%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_n_uv8hi },
    &operand_data[4523],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6098 */
  {
    "mve_vshlq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_n_sv4si },
    &operand_data[4528],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6098 */
  {
    "mve_vshlq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlt.u%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlq_m_n_uv4si },
    &operand_data[4528],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6115 */
  {
    "mve_vshrq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrt.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_m_n_sv16qi },
    &operand_data[4533],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6115 */
  {
    "mve_vshrq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrt.u%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_m_n_uv16qi },
    &operand_data[4533],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6115 */
  {
    "mve_vshrq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_m_n_sv8hi },
    &operand_data[4538],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6115 */
  {
    "mve_vshrq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrt.u%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_m_n_uv8hi },
    &operand_data[4538],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6115 */
  {
    "mve_vshrq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_m_n_sv4si },
    &operand_data[4543],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6115 */
  {
    "mve_vshrq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrt.u%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrq_m_n_uv4si },
    &operand_data[4543],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6132 */
  {
    "mve_vsliq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvslit.%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsliq_m_n_uv16qi },
    &operand_data[4403],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6132 */
  {
    "mve_vsliq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvslit.%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsliq_m_n_sv16qi },
    &operand_data[4403],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6132 */
  {
    "mve_vsliq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvslit.%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsliq_m_n_uv8hi },
    &operand_data[4548],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6132 */
  {
    "mve_vsliq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvslit.%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsliq_m_n_sv8hi },
    &operand_data[4548],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6132 */
  {
    "mve_vsliq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvslit.%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsliq_m_n_uv4si },
    &operand_data[4553],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6132 */
  {
    "mve_vsliq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvslit.%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsliq_m_n_sv4si },
    &operand_data[4553],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6149 */
  {
    "mve_vsubq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.i%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6149 */
  {
    "mve_vsubq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.i%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_n_uv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6149 */
  {
    "mve_vsubq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.i%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6149 */
  {
    "mve_vsubq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.i%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_n_uv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6149 */
  {
    "mve_vsubq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.i%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6149 */
  {
    "mve_vsubq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.i%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_n_uv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6166 */
  {
    "mve_vhcaddq_rot270_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhcaddt.s%#8\t%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhcaddq_rot270_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6166 */
  {
    "mve_vhcaddq_rot270_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhcaddt.s%#16\t%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhcaddq_rot270_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6166 */
  {
    "mve_vhcaddq_rot270_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhcaddt.s%#32\t%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhcaddq_rot270_m_sv4si },
    &operand_data[4483],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6183 */
  {
    "mve_vhcaddq_rot90_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhcaddt.s%#8\t%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhcaddq_rot90_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6183 */
  {
    "mve_vhcaddq_rot90_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhcaddt.s%#16\t%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhcaddq_rot90_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6183 */
  {
    "mve_vhcaddq_rot90_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvhcaddt.s%#32\t%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vhcaddq_rot90_m_sv4si },
    &operand_data[4483],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6200 */
  {
    "mve_vmladavaxq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavaxt.s%#8\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaxq_p_sv16qi },
    &operand_data[4488],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6200 */
  {
    "mve_vmladavaxq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavaxt.s%#16\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaxq_p_sv8hi },
    &operand_data[4493],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6200 */
  {
    "mve_vmladavaxq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmladavaxt.s%#32\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmladavaxq_p_sv4si },
    &operand_data[4498],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6217 */
  {
    "mve_vmlsdavaq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsdavat.s%#8\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavaq_p_sv16qi },
    &operand_data[4488],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6217 */
  {
    "mve_vmlsdavaq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsdavat.s%#16\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavaq_p_sv8hi },
    &operand_data[4493],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6217 */
  {
    "mve_vmlsdavaq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsdavat.s%#32\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavaq_p_sv4si },
    &operand_data[4498],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6234 */
  {
    "mve_vmlsdavaxq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsdavaxt.s%#8\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavaxq_p_sv16qi },
    &operand_data[4488],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6234 */
  {
    "mve_vmlsdavaxq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsdavaxt.s%#16\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavaxq_p_sv8hi },
    &operand_data[4493],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6234 */
  {
    "mve_vmlsdavaxq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsdavaxt.s%#32\t%0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsdavaxq_p_sv4si },
    &operand_data[4498],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6251 */
  {
    "mve_vqdmladhq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmladht.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmladhq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6251 */
  {
    "mve_vqdmladhq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmladht.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmladhq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6251 */
  {
    "mve_vqdmladhq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmladht.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmladhq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6268 */
  {
    "mve_vqdmladhxq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmladhxt.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmladhxq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6268 */
  {
    "mve_vqdmladhxq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmladhxt.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmladhxq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6268 */
  {
    "mve_vqdmladhxq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmladhxt.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmladhxq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6285 */
  {
    "mve_vqdmlsdhq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmlsdht.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlsdhq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6285 */
  {
    "mve_vqdmlsdhq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmlsdht.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlsdhq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6285 */
  {
    "mve_vqdmlsdhq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmlsdht.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlsdhq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6302 */
  {
    "mve_vqdmlsdhxq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmlsdhxt.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlsdhxq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6302 */
  {
    "mve_vqdmlsdhxq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmlsdhxt.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlsdhxq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6302 */
  {
    "mve_vqdmlsdhxq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmlsdhxt.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmlsdhxq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6319 */
  {
    "mve_vqdmulhq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmulht.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulhq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6319 */
  {
    "mve_vqdmulhq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmulht.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulhq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6319 */
  {
    "mve_vqdmulhq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmulht.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulhq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6336 */
  {
    "mve_vqdmulhq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmulht.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulhq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6336 */
  {
    "mve_vqdmulhq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmulht.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulhq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6336 */
  {
    "mve_vqdmulhq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmulht.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulhq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6353 */
  {
    "mve_vqrdmladhq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmladht.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmladhq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6353 */
  {
    "mve_vqrdmladhq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmladht.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmladhq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6353 */
  {
    "mve_vqrdmladhq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmladht.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmladhq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6370 */
  {
    "mve_vqrdmladhxq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmladhxt.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmladhxq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6370 */
  {
    "mve_vqrdmladhxq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmladhxt.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmladhxq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6370 */
  {
    "mve_vqrdmladhxq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmladhxt.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmladhxq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6387 */
  {
    "mve_vqrdmlsdhq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmlsdht.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlsdhq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6387 */
  {
    "mve_vqrdmlsdhq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmlsdht.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlsdhq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6387 */
  {
    "mve_vqrdmlsdhq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmlsdht.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlsdhq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6404 */
  {
    "mve_vqrdmlsdhxq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmlsdhxt.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlsdhxq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6404 */
  {
    "mve_vqrdmlsdhxq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmlsdhxt.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlsdhxq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6404 */
  {
    "mve_vqrdmlsdhxq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmlsdhxt.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmlsdhxq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6421 */
  {
    "mve_vqrdmulhq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmulht.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmulhq_m_n_sv16qi },
    &operand_data[4458],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6421 */
  {
    "mve_vqrdmulhq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmulht.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmulhq_m_n_sv8hi },
    &operand_data[4463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6421 */
  {
    "mve_vqrdmulhq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmulht.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmulhq_m_n_sv4si },
    &operand_data[4468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6438 */
  {
    "mve_vqrdmulhq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmulht.s%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmulhq_m_sv16qi },
    &operand_data[4418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6438 */
  {
    "mve_vqrdmulhq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmulht.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmulhq_m_sv8hi },
    &operand_data[4423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6438 */
  {
    "mve_vqrdmulhq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrdmulht.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrdmulhq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6455 */
  {
    "mve_vmlaldavaq_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlaldavat.u%#16	%Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavaq_p_uv8hi },
    &operand_data[4558],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6455 */
  {
    "mve_vmlaldavaq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlaldavat.s%#16	%Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavaq_p_sv8hi },
    &operand_data[4558],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6455 */
  {
    "mve_vmlaldavaq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlaldavat.u%#32	%Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavaq_p_uv4si },
    &operand_data[4563],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6455 */
  {
    "mve_vmlaldavaq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlaldavat.s%#32	%Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavaq_p_sv4si },
    &operand_data[4563],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6472 */
  {
    "mve_vmlaldavaxq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlaldavaxt.s%#16 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavaxq_p_sv8hi },
    &operand_data[4558],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6472 */
  {
    "mve_vmlaldavaxq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlaldavaxt.s%#32 %Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlaldavaxq_p_sv4si },
    &operand_data[4563],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6489 */
  {
    "mve_vqrshrnbq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshrnbt.u%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrnbq_m_n_uv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6489 */
  {
    "mve_vqrshrnbq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshrnbt.s%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrnbq_m_n_sv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6489 */
  {
    "mve_vqrshrnbq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshrnbt.u%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrnbq_m_n_uv4si },
    &operand_data[4573],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6489 */
  {
    "mve_vqrshrnbq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshrnbt.s%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrnbq_m_n_sv4si },
    &operand_data[4573],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6506 */
  {
    "mve_vqrshrntq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshrntt.s%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrntq_m_n_sv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6506 */
  {
    "mve_vqrshrntq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshrntt.u%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrntq_m_n_uv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6506 */
  {
    "mve_vqrshrntq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshrntt.s%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrntq_m_n_sv4si },
    &operand_data[4573],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6506 */
  {
    "mve_vqrshrntq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshrntt.u%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrntq_m_n_uv4si },
    &operand_data[4573],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6523 */
  {
    "mve_vqshrnbq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshrnbt.u%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrnbq_m_n_uv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6523 */
  {
    "mve_vqshrnbq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshrnbt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrnbq_m_n_sv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6523 */
  {
    "mve_vqshrnbq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshrnbt.u%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrnbq_m_n_uv4si },
    &operand_data[4578],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6523 */
  {
    "mve_vqshrnbq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshrnbt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrnbq_m_n_sv4si },
    &operand_data[4578],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6540 */
  {
    "mve_vqshrntq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshrntt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrntq_m_n_sv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6540 */
  {
    "mve_vqshrntq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshrntt.u%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrntq_m_n_uv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6540 */
  {
    "mve_vqshrntq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshrntt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrntq_m_n_sv4si },
    &operand_data[4578],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6540 */
  {
    "mve_vqshrntq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshrntt.u%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrntq_m_n_uv4si },
    &operand_data[4578],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6557 */
  {
    "mve_vrmlaldavhaq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmlaldavhat.s32\t%Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlaldavhaq_p_sv4si },
    &operand_data[4563],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6574 */
  {
    "mve_vrshrnbq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrnbt.i%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrnbq_m_n_uv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6574 */
  {
    "mve_vrshrnbq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrnbt.i%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrnbq_m_n_sv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6574 */
  {
    "mve_vrshrnbq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrnbt.i%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrnbq_m_n_uv4si },
    &operand_data[4573],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6574 */
  {
    "mve_vrshrnbq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrnbt.i%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrnbq_m_n_sv4si },
    &operand_data[4573],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6591 */
  {
    "mve_vrshrntq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrntt.i%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrntq_m_n_uv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6591 */
  {
    "mve_vrshrntq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrntt.i%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrntq_m_n_sv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6591 */
  {
    "mve_vrshrntq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrntt.i%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrntq_m_n_uv4si },
    &operand_data[4573],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6591 */
  {
    "mve_vrshrntq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrshrntt.i%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrshrntq_m_n_sv4si },
    &operand_data[4573],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6608 */
  {
    "mve_vshllbq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshllbt.u%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshllbq_m_n_uv16qi },
    &operand_data[4583],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6608 */
  {
    "mve_vshllbq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshllbt.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshllbq_m_n_sv16qi },
    &operand_data[4583],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6608 */
  {
    "mve_vshllbq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshllbt.u%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshllbq_m_n_uv8hi },
    &operand_data[4588],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6608 */
  {
    "mve_vshllbq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshllbt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshllbq_m_n_sv8hi },
    &operand_data[4588],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6625 */
  {
    "mve_vshlltq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlltt.u%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlltq_m_n_uv16qi },
    &operand_data[4583],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6625 */
  {
    "mve_vshlltq_m_n_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlltt.s%#8\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlltq_m_n_sv16qi },
    &operand_data[4583],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6625 */
  {
    "mve_vshlltq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlltt.u%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlltq_m_n_uv8hi },
    &operand_data[4588],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6625 */
  {
    "mve_vshlltq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlltt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlltq_m_n_sv8hi },
    &operand_data[4588],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6642 */
  {
    "mve_vshrnbq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrnbt.i%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrnbq_m_n_sv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6642 */
  {
    "mve_vshrnbq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrnbt.i%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrnbq_m_n_uv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6642 */
  {
    "mve_vshrnbq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrnbt.i%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrnbq_m_n_sv4si },
    &operand_data[4578],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6642 */
  {
    "mve_vshrnbq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrnbt.i%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrnbq_m_n_uv4si },
    &operand_data[4578],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6659 */
  {
    "mve_vshrntq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrntt.i%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrntq_m_n_sv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6659 */
  {
    "mve_vshrntq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrntt.i%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrntq_m_n_uv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6659 */
  {
    "mve_vshrntq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrntt.i%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrntq_m_n_sv4si },
    &operand_data[4578],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6659 */
  {
    "mve_vshrntq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshrntt.i%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshrntq_m_n_uv4si },
    &operand_data[4578],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6676 */
  {
    "mve_vmlsldavaq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsldavat.s%#16\t%Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavaq_p_sv8hi },
    &operand_data[4558],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6676 */
  {
    "mve_vmlsldavaq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsldavat.s%#32\t%Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavaq_p_sv4si },
    &operand_data[4563],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6693 */
  {
    "mve_vmlsldavaxq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsldavaxt.s%#16\t%Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavaxq_p_sv8hi },
    &operand_data[4558],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6693 */
  {
    "mve_vmlsldavaxq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmlsldavaxt.s%#32\t%Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmlsldavaxq_p_sv4si },
    &operand_data[4563],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6710 */
  {
    "mve_vmullbq_poly_m_pv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmullbt.p%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_poly_m_pv16qi },
    &operand_data[4503],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6710 */
  {
    "mve_vmullbq_poly_m_pv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmullbt.p%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmullbq_poly_m_pv8hi },
    &operand_data[4508],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6727 */
  {
    "mve_vmulltq_poly_m_pv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulltt.p%#8\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_poly_m_pv16qi },
    &operand_data[4503],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6727 */
  {
    "mve_vmulltq_poly_m_pv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmulltt.p%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulltq_poly_m_pv8hi },
    &operand_data[4508],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6744 */
  {
    "mve_vqdmullbq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmullbt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmullbq_m_n_sv8hi },
    &operand_data[4593],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6744 */
  {
    "mve_vqdmullbq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmullbt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmullbq_m_n_sv4si },
    &operand_data[4598],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6761 */
  {
    "mve_vqdmullbq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmullbt.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmullbq_m_sv8hi },
    &operand_data[4508],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6761 */
  {
    "mve_vqdmullbq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmullbt.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmullbq_m_sv4si },
    &operand_data[4513],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6778 */
  {
    "mve_vqdmulltq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmulltt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulltq_m_n_sv8hi },
    &operand_data[4593],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6778 */
  {
    "mve_vqdmulltq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmulltt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulltq_m_n_sv4si },
    &operand_data[4598],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6795 */
  {
    "mve_vqdmulltq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmulltt.s%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulltq_m_sv8hi },
    &operand_data[4508],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6795 */
  {
    "mve_vqdmulltq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqdmulltt.s%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqdmulltq_m_sv4si },
    &operand_data[4513],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6812 */
  {
    "mve_vqrshrunbq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshrunbt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrunbq_m_n_sv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6812 */
  {
    "mve_vqrshrunbq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshrunbt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshrunbq_m_n_sv4si },
    &operand_data[4573],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6829 */
  {
    "mve_vqrshruntq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshruntt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshruntq_m_n_sv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6829 */
  {
    "mve_vqrshruntq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqrshruntt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqrshruntq_m_n_sv4si },
    &operand_data[4578],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6846 */
  {
    "mve_vqshrunbq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshrunbt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrunbq_m_n_sv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6846 */
  {
    "mve_vqshrunbq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshrunbt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshrunbq_m_n_sv4si },
    &operand_data[4578],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6863 */
  {
    "mve_vqshruntq_m_n_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshruntt.s%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshruntq_m_n_sv8hi },
    &operand_data[4568],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6863 */
  {
    "mve_vqshruntq_m_n_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvqshruntt.s%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vqshruntq_m_n_sv4si },
    &operand_data[4578],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6880 */
  {
    "mve_vrmlaldavhaq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmlaldavhat.u32\t%Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlaldavhaq_p_uv4si },
    &operand_data[4563],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6897 */
  {
    "mve_vrmlaldavhaxq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmlaldavhaxt.s32\t%Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlaldavhaxq_p_sv4si },
    &operand_data[4563],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6914 */
  {
    "mve_vrmlsldavhaq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmlsldavhat.s32\t%Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlsldavhaq_p_sv4si },
    &operand_data[4563],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6931 */
  {
    "mve_vrmlsldavhaxq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvrmlsldavhaxt.s32\t%Q0, %R0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vrmlsldavhaxq_p_sv4si },
    &operand_data[4563],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6947 */
  {
    "mve_vabdq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabdt.f%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6947 */
  {
    "mve_vabdq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvabdt.f%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vabdq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6964 */
  {
    "mve_vaddq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.f%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6964 */
  {
    "mve_vaddq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.f%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6981 */
  {
    "mve_vaddq_m_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.f%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_n_fv8hf },
    &operand_data[4613],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6981 */
  {
    "mve_vaddq_m_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvaddt.f%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_m_n_fv4sf },
    &operand_data[4618],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6998 */
  {
    "mve_vandq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvandt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:6998 */
  {
    "mve_vandq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvandt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7015 */
  {
    "mve_vbicq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbict %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7015 */
  {
    "mve_vbicq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbict %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7032 */
  {
    "mve_vbrsrq_m_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbrsrt.%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_m_n_fv8hf },
    &operand_data[4623],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7032 */
  {
    "mve_vbrsrq_m_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvbrsrt.%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbrsrq_m_n_fv4sf },
    &operand_data[4628],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7049 */
  {
    "mve_vcaddq_rot270_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.f%#16	%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot270_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7049 */
  {
    "mve_vcaddq_rot270_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.f%#32	%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot270_m_fv4sf },
    &operand_data[4633],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7066 */
  {
    "mve_vcaddq_rot90_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.f%#16	%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot90_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7066 */
  {
    "mve_vcaddq_rot90_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcaddt.f%#32	%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcaddq_rot90_m_fv4sf },
    &operand_data[4633],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7083 */
  {
    "mve_vcmlaq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmlat.f%#16	%q0, %q2, %q3, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7083 */
  {
    "mve_vcmlaq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmlat.f%#32	%q0, %q2, %q3, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7100 */
  {
    "mve_vcmlaq_rot180_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmlat.f%#16	%q0, %q2, %q3, #180",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_rot180_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7100 */
  {
    "mve_vcmlaq_rot180_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmlat.f%#32	%q0, %q2, %q3, #180",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_rot180_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7117 */
  {
    "mve_vcmlaq_rot270_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmlat.f%#16	%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_rot270_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7117 */
  {
    "mve_vcmlaq_rot270_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmlat.f%#32	%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_rot270_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7134 */
  {
    "mve_vcmlaq_rot90_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmlat.f%#16	%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_rot90_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7134 */
  {
    "mve_vcmlaq_rot90_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmlat.f%#32	%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmlaq_rot90_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7151 */
  {
    "mve_vcmulq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmult.f%#16	%q0, %q2, %q3, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7151 */
  {
    "mve_vcmulq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmult.f%#32	%q0, %q2, %q3, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_m_fv4sf },
    &operand_data[4633],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7168 */
  {
    "mve_vcmulq_rot180_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmult.f%#16	%q0, %q2, %q3, #180",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_rot180_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7168 */
  {
    "mve_vcmulq_rot180_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmult.f%#32	%q0, %q2, %q3, #180",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_rot180_m_fv4sf },
    &operand_data[4633],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7185 */
  {
    "mve_vcmulq_rot270_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmult.f%#16	%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_rot270_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7185 */
  {
    "mve_vcmulq_rot270_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmult.f%#32	%q0, %q2, %q3, #270",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_rot270_m_fv4sf },
    &operand_data[4633],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7202 */
  {
    "mve_vcmulq_rot90_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmult.f%#16	%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_rot90_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7202 */
  {
    "mve_vcmulq_rot90_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcmult.f%#32	%q0, %q2, %q3, #90",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vcmulq_rot90_m_fv4sf },
    &operand_data[4633],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7219 */
  {
    "mve_veorq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tveort %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7219 */
  {
    "mve_veorq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tveort %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7236 */
  {
    "mve_vfmaq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvfmat.f%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmaq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7236 */
  {
    "mve_vfmaq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvfmat.f%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmaq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7253 */
  {
    "mve_vfmaq_m_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvfmat.f%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmaq_m_n_fv8hf },
    &operand_data[4613],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7253 */
  {
    "mve_vfmaq_m_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvfmat.f%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmaq_m_n_fv4sf },
    &operand_data[4618],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7270 */
  {
    "mve_vfmasq_m_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvfmast.f%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmasq_m_n_fv8hf },
    &operand_data[4613],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7270 */
  {
    "mve_vfmasq_m_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvfmast.f%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmasq_m_n_fv4sf },
    &operand_data[4618],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7287 */
  {
    "mve_vfmsq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvfmst.f%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmsq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7287 */
  {
    "mve_vfmsq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvfmst.f%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vfmsq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7304 */
  {
    "mve_vmaxnmq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxnmt.f%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7304 */
  {
    "mve_vmaxnmq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmaxnmt.f%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmaxnmq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7321 */
  {
    "mve_vminnmq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminnmt.f%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7321 */
  {
    "mve_vminnmq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvminnmt.f%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vminnmq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7338 */
  {
    "mve_vmulq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.f%#16	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7338 */
  {
    "mve_vmulq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.f%#32	%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7355 */
  {
    "mve_vmulq_m_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.f%#16	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_n_fv8hf },
    &operand_data[4613],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7355 */
  {
    "mve_vmulq_m_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvmult.f%#32	%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmulq_m_n_fv4sf },
    &operand_data[4618],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7372 */
  {
    "mve_vornq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvornt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7372 */
  {
    "mve_vornq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvornt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7389 */
  {
    "mve_vorrq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvorrt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7389 */
  {
    "mve_vorrq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvorrt %q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7406 */
  {
    "mve_vsubq_m_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.f%#16\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_fv8hf },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7406 */
  {
    "mve_vsubq_m_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.f%#32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_fv4sf },
    &operand_data[4608],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7423 */
  {
    "mve_vsubq_m_n_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.f%#16\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_n_fv8hf },
    &operand_data[4613],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7423 */
  {
    "mve_vsubq_m_n_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsubt.f%#32\t%q0, %q2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsubq_m_n_fv4sf },
    &operand_data[4618],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7440 */
  {
    "mve_vstrbq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4623 },
#else
    { 0, 0, output_4623 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_sv16qi },
    &operand_data[4638],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7440 */
  {
    "mve_vstrbq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4624 },
#else
    { 0, 0, output_4624 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_uv16qi },
    &operand_data[4638],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7440 */
  {
    "mve_vstrbq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4625 },
#else
    { 0, 0, output_4625 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_sv8hi },
    &operand_data[4640],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7440 */
  {
    "mve_vstrbq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4626 },
#else
    { 0, 0, output_4626 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_uv8hi },
    &operand_data[4640],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7440 */
  {
    "mve_vstrbq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4627 },
#else
    { 0, 0, output_4627 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_sv4si },
    &operand_data[4642],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7440 */
  {
    "mve_vstrbq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4628 },
#else
    { 0, 0, output_4628 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_uv4si },
    &operand_data[4642],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7473 */
  {
    "mve_vstrbq_scatter_offset_sv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrb.8\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_sv16qi_insn },
    &operand_data[4644],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7473 */
  {
    "mve_vstrbq_scatter_offset_uv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrb.8\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_uv16qi_insn },
    &operand_data[4644],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7473 */
  {
    "mve_vstrbq_scatter_offset_sv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrb.16\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_sv8hi_insn },
    &operand_data[4647],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7473 */
  {
    "mve_vstrbq_scatter_offset_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrb.16\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_uv8hi_insn },
    &operand_data[4647],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7473 */
  {
    "mve_vstrbq_scatter_offset_sv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrb.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_sv4si_insn },
    &operand_data[4650],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7473 */
  {
    "mve_vstrbq_scatter_offset_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrb.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_uv4si_insn },
    &operand_data[4650],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7487 */
  {
    "mve_vstrwq_scatter_base_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4635 },
#else
    { 0, 0, output_4635 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_base_sv4si },
    &operand_data[4652],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7487 */
  {
    "mve_vstrwq_scatter_base_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4636 },
#else
    { 0, 0, output_4636 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_base_uv4si },
    &operand_data[4652],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7509 */
  {
    "mve_vldrbq_gather_offset_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4637 },
#else
    { 0, 0, output_4637 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_gather_offset_sv16qi },
    &operand_data[4655],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7509 */
  {
    "mve_vldrbq_gather_offset_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4638 },
#else
    { 0, 0, output_4638 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_gather_offset_uv16qi },
    &operand_data[4655],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7509 */
  {
    "mve_vldrbq_gather_offset_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4639 },
#else
    { 0, 0, output_4639 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_gather_offset_sv8hi },
    &operand_data[4658],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7509 */
  {
    "mve_vldrbq_gather_offset_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4640 },
#else
    { 0, 0, output_4640 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_gather_offset_uv8hi },
    &operand_data[4658],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7509 */
  {
    "mve_vldrbq_gather_offset_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4641 },
#else
    { 0, 0, output_4641 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_gather_offset_sv4si },
    &operand_data[4661],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7509 */
  {
    "mve_vldrbq_gather_offset_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4642 },
#else
    { 0, 0, output_4642 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_gather_offset_uv4si },
    &operand_data[4661],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7532 */
  {
    "mve_vldrbq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4643 },
#else
    { 0, 0, output_4643 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_sv16qi },
    &operand_data[4664],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7532 */
  {
    "mve_vldrbq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4644 },
#else
    { 0, 0, output_4644 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_uv16qi },
    &operand_data[4664],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7532 */
  {
    "mve_vldrbq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4645 },
#else
    { 0, 0, output_4645 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_sv8hi },
    &operand_data[4666],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7532 */
  {
    "mve_vldrbq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4646 },
#else
    { 0, 0, output_4646 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_uv8hi },
    &operand_data[4666],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7532 */
  {
    "mve_vldrbq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4647 },
#else
    { 0, 0, output_4647 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_sv4si },
    &operand_data[4668],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7532 */
  {
    "mve_vldrbq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4648 },
#else
    { 0, 0, output_4648 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_uv4si },
    &operand_data[4668],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7554 */
  {
    "mve_vldrwq_gather_base_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4649 },
#else
    { 0, 0, output_4649 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_sv4si },
    &operand_data[4670],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7554 */
  {
    "mve_vldrwq_gather_base_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4650 },
#else
    { 0, 0, output_4650 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_uv4si },
    &operand_data[4670],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7591 */
  {
    "mve_vstrbq_scatter_offset_p_sv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrbt.8\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_p_sv16qi_insn },
    &operand_data[4673],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7591 */
  {
    "mve_vstrbq_scatter_offset_p_uv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrbt.8\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_p_uv16qi_insn },
    &operand_data[4673],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7591 */
  {
    "mve_vstrbq_scatter_offset_p_sv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrbt.16\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_p_sv8hi_insn },
    &operand_data[4677],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7591 */
  {
    "mve_vstrbq_scatter_offset_p_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrbt.16\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_p_uv8hi_insn },
    &operand_data[4677],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7591 */
  {
    "mve_vstrbq_scatter_offset_p_sv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrbt.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_p_sv4si_insn },
    &operand_data[4681],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7591 */
  {
    "mve_vstrbq_scatter_offset_p_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrbt.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_p_uv4si_insn },
    &operand_data[4681],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:7606 */
  {
    "mve_vstrwq_scatter_base_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4657 },
#else
    { 0, 0, output_4657 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_base_p_sv4si },
    &operand_data[4685],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7606 */
  {
    "mve_vstrwq_scatter_base_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4658 },
#else
    { 0, 0, output_4658 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_base_p_uv4si },
    &operand_data[4685],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7629 */
  {
    "mve_vstrbq_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4659 },
#else
    { 0, 0, output_4659 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_p_sv16qi },
    &operand_data[4689],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7629 */
  {
    "mve_vstrbq_p_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4660 },
#else
    { 0, 0, output_4660 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_p_uv16qi },
    &operand_data[4689],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7629 */
  {
    "mve_vstrbq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4661 },
#else
    { 0, 0, output_4661 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_p_sv8hi },
    &operand_data[4692],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7629 */
  {
    "mve_vstrbq_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4662 },
#else
    { 0, 0, output_4662 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_p_uv8hi },
    &operand_data[4692],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7629 */
  {
    "mve_vstrbq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4663 },
#else
    { 0, 0, output_4663 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_p_sv4si },
    &operand_data[4695],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7629 */
  {
    "mve_vstrbq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4664 },
#else
    { 0, 0, output_4664 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_p_uv4si },
    &operand_data[4695],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7649 */
  {
    "mve_vldrbq_gather_offset_z_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4665 },
#else
    { 0, 0, output_4665 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_gather_offset_z_sv16qi },
    &operand_data[4698],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7649 */
  {
    "mve_vldrbq_gather_offset_z_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4666 },
#else
    { 0, 0, output_4666 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_gather_offset_z_uv16qi },
    &operand_data[4698],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7649 */
  {
    "mve_vldrbq_gather_offset_z_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4667 },
#else
    { 0, 0, output_4667 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_gather_offset_z_sv8hi },
    &operand_data[4702],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7649 */
  {
    "mve_vldrbq_gather_offset_z_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4668 },
#else
    { 0, 0, output_4668 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_gather_offset_z_uv8hi },
    &operand_data[4702],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7649 */
  {
    "mve_vldrbq_gather_offset_z_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4669 },
#else
    { 0, 0, output_4669 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_gather_offset_z_sv4si },
    &operand_data[4706],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7649 */
  {
    "mve_vldrbq_gather_offset_z_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4670 },
#else
    { 0, 0, output_4670 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_gather_offset_z_uv4si },
    &operand_data[4706],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7674 */
  {
    "mve_vldrbq_z_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4671 },
#else
    { 0, 0, output_4671 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_z_sv16qi },
    &operand_data[4710],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7674 */
  {
    "mve_vldrbq_z_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4672 },
#else
    { 0, 0, output_4672 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_z_uv16qi },
    &operand_data[4710],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7674 */
  {
    "mve_vldrbq_z_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4673 },
#else
    { 0, 0, output_4673 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_z_sv8hi },
    &operand_data[4713],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7674 */
  {
    "mve_vldrbq_z_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4674 },
#else
    { 0, 0, output_4674 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_z_uv8hi },
    &operand_data[4713],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7674 */
  {
    "mve_vldrbq_z_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4675 },
#else
    { 0, 0, output_4675 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_z_sv4si },
    &operand_data[4716],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7674 */
  {
    "mve_vldrbq_z_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4676 },
#else
    { 0, 0, output_4676 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrbq_z_uv4si },
    &operand_data[4716],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7697 */
  {
    "mve_vldrwq_gather_base_z_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4677 },
#else
    { 0, 0, output_4677 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_z_sv4si },
    &operand_data[4719],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7697 */
  {
    "mve_vldrwq_gather_base_z_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4678 },
#else
    { 0, 0, output_4678 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_z_uv4si },
    &operand_data[4719],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7718 */
  {
    "mve_vldrhq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4679 },
#else
    { 0, 0, output_4679 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_fv8hf },
    &operand_data[4723],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7737 */
  {
    "mve_vldrhq_gather_offset_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4680 },
#else
    { 0, 0, output_4680 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_offset_sv8hi },
    &operand_data[4725],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7737 */
  {
    "mve_vldrhq_gather_offset_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4681 },
#else
    { 0, 0, output_4681 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_offset_uv8hi },
    &operand_data[4725],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7737 */
  {
    "mve_vldrhq_gather_offset_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4682 },
#else
    { 0, 0, output_4682 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_offset_sv4si },
    &operand_data[4728],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7737 */
  {
    "mve_vldrhq_gather_offset_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4683 },
#else
    { 0, 0, output_4683 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_offset_uv4si },
    &operand_data[4728],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7760 */
  {
    "mve_vldrhq_gather_offset_z_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4684 },
#else
    { 0, 0, output_4684 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_offset_z_sv8hi },
    &operand_data[4731],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7760 */
  {
    "mve_vldrhq_gather_offset_z_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4685 },
#else
    { 0, 0, output_4685 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_offset_z_uv8hi },
    &operand_data[4731],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7760 */
  {
    "mve_vldrhq_gather_offset_z_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4686 },
#else
    { 0, 0, output_4686 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_offset_z_sv4si },
    &operand_data[4735],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7760 */
  {
    "mve_vldrhq_gather_offset_z_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4687 },
#else
    { 0, 0, output_4687 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_offset_z_uv4si },
    &operand_data[4735],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7785 */
  {
    "mve_vldrhq_gather_shifted_offset_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4688 },
#else
    { 0, 0, output_4688 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_shifted_offset_sv8hi },
    &operand_data[4725],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7785 */
  {
    "mve_vldrhq_gather_shifted_offset_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4689 },
#else
    { 0, 0, output_4689 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_shifted_offset_uv8hi },
    &operand_data[4725],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7785 */
  {
    "mve_vldrhq_gather_shifted_offset_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4690 },
#else
    { 0, 0, output_4690 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_shifted_offset_sv4si },
    &operand_data[4728],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7785 */
  {
    "mve_vldrhq_gather_shifted_offset_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4691 },
#else
    { 0, 0, output_4691 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_shifted_offset_uv4si },
    &operand_data[4728],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7808 */
  {
    "mve_vldrhq_gather_shifted_offset_z_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4692 },
#else
    { 0, 0, output_4692 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_shifted_offset_z_sv8hi },
    &operand_data[4731],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7808 */
  {
    "mve_vldrhq_gather_shifted_offset_z_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4693 },
#else
    { 0, 0, output_4693 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_shifted_offset_z_uv8hi },
    &operand_data[4731],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7808 */
  {
    "mve_vldrhq_gather_shifted_offset_z_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4694 },
#else
    { 0, 0, output_4694 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_shifted_offset_z_sv4si },
    &operand_data[4735],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7808 */
  {
    "mve_vldrhq_gather_shifted_offset_z_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4695 },
#else
    { 0, 0, output_4695 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_shifted_offset_z_uv4si },
    &operand_data[4735],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7833 */
  {
    "mve_vldrhq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4696 },
#else
    { 0, 0, output_4696 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_sv8hi },
    &operand_data[4739],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7833 */
  {
    "mve_vldrhq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4697 },
#else
    { 0, 0, output_4697 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_uv8hi },
    &operand_data[4739],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7833 */
  {
    "mve_vldrhq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4698 },
#else
    { 0, 0, output_4698 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_sv4si },
    &operand_data[4741],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7833 */
  {
    "mve_vldrhq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4699 },
#else
    { 0, 0, output_4699 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_uv4si },
    &operand_data[4741],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7855 */
  {
    "mve_vldrhq_z_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4700 },
#else
    { 0, 0, output_4700 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_z_fv8hf },
    &operand_data[4743],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7875 */
  {
    "mve_vldrhq_z_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4701 },
#else
    { 0, 0, output_4701 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_z_sv8hi },
    &operand_data[4746],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7875 */
  {
    "mve_vldrhq_z_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4702 },
#else
    { 0, 0, output_4702 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_z_uv8hi },
    &operand_data[4746],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7875 */
  {
    "mve_vldrhq_z_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4703 },
#else
    { 0, 0, output_4703 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_z_sv4si },
    &operand_data[4749],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7875 */
  {
    "mve_vldrhq_z_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4704 },
#else
    { 0, 0, output_4704 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_z_uv4si },
    &operand_data[4749],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7898 */
  {
    "mve_vldrwq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4705 },
#else
    { 0, 0, output_4705 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_fv4sf },
    &operand_data[4752],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7917 */
  {
    "mve_vldrwq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4706 },
#else
    { 0, 0, output_4706 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_sv4si },
    &operand_data[4754],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7917 */
  {
    "mve_vldrwq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4707 },
#else
    { 0, 0, output_4707 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_uv4si },
    &operand_data[4754],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7936 */
  {
    "mve_vldrwq_z_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4708 },
#else
    { 0, 0, output_4708 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_z_fv4sf },
    &operand_data[4756],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7956 */
  {
    "mve_vldrwq_z_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4709 },
#else
    { 0, 0, output_4709 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_z_sv4si },
    &operand_data[4759],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7956 */
  {
    "mve_vldrwq_z_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4710 },
#else
    { 0, 0, output_4710 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_z_uv4si },
    &operand_data[4759],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7996 */
  {
    "mve_vldrdq_gather_base_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4711 },
#else
    { 0, 0, output_4711 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_sv2di },
    &operand_data[4762],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:7996 */
  {
    "mve_vldrdq_gather_base_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4712 },
#else
    { 0, 0, output_4712 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_uv2di },
    &operand_data[4762],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8016 */
  {
    "mve_vldrdq_gather_base_z_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4713 },
#else
    { 0, 0, output_4713 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_z_sv2di },
    &operand_data[4762],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8016 */
  {
    "mve_vldrdq_gather_base_z_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4714 },
#else
    { 0, 0, output_4714 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_z_uv2di },
    &operand_data[4762],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8037 */
  {
    "mve_vldrdq_gather_offset_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4715 },
#else
    { 0, 0, output_4715 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_offset_sv2di },
    &operand_data[4766],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8037 */
  {
    "mve_vldrdq_gather_offset_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4716 },
#else
    { 0, 0, output_4716 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_offset_uv2di },
    &operand_data[4766],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8057 */
  {
    "mve_vldrdq_gather_offset_z_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4717 },
#else
    { 0, 0, output_4717 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_offset_z_sv2di },
    &operand_data[4766],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8057 */
  {
    "mve_vldrdq_gather_offset_z_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4718 },
#else
    { 0, 0, output_4718 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_offset_z_uv2di },
    &operand_data[4766],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8078 */
  {
    "mve_vldrdq_gather_shifted_offset_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4719 },
#else
    { 0, 0, output_4719 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_shifted_offset_sv2di },
    &operand_data[4766],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8078 */
  {
    "mve_vldrdq_gather_shifted_offset_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4720 },
#else
    { 0, 0, output_4720 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_shifted_offset_uv2di },
    &operand_data[4766],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8098 */
  {
    "mve_vldrdq_gather_shifted_offset_z_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4721 },
#else
    { 0, 0, output_4721 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_shifted_offset_z_sv2di },
    &operand_data[4766],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8098 */
  {
    "mve_vldrdq_gather_shifted_offset_z_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4722 },
#else
    { 0, 0, output_4722 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_shifted_offset_z_uv2di },
    &operand_data[4766],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8119 */
  {
    "mve_vldrhq_gather_offset_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4723 },
#else
    { 0, 0, output_4723 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_offset_fv8hf },
    &operand_data[4770],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8139 */
  {
    "mve_vldrhq_gather_offset_z_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4724 },
#else
    { 0, 0, output_4724 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_offset_z_fv8hf },
    &operand_data[4770],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8161 */
  {
    "mve_vldrhq_gather_shifted_offset_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4725 },
#else
    { 0, 0, output_4725 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_shifted_offset_fv8hf },
    &operand_data[4770],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8181 */
  {
    "mve_vldrhq_gather_shifted_offset_z_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4726 },
#else
    { 0, 0, output_4726 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrhq_gather_shifted_offset_z_fv8hf },
    &operand_data[4770],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8203 */
  {
    "mve_vldrwq_gather_base_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4727 },
#else
    { 0, 0, output_4727 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_fv4sf },
    &operand_data[4774],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8223 */
  {
    "mve_vldrwq_gather_base_z_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4728 },
#else
    { 0, 0, output_4728 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_z_fv4sf },
    &operand_data[4774],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8244 */
  {
    "mve_vldrwq_gather_offset_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4729 },
#else
    { 0, 0, output_4729 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_offset_fv4sf },
    &operand_data[4778],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8264 */
  {
    "mve_vldrwq_gather_offset_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4730 },
#else
    { 0, 0, output_4730 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_offset_sv4si },
    &operand_data[4781],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8264 */
  {
    "mve_vldrwq_gather_offset_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4731 },
#else
    { 0, 0, output_4731 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_offset_uv4si },
    &operand_data[4781],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8284 */
  {
    "mve_vldrwq_gather_offset_z_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4732 },
#else
    { 0, 0, output_4732 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_offset_z_fv4sf },
    &operand_data[4784],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8306 */
  {
    "mve_vldrwq_gather_offset_z_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4733 },
#else
    { 0, 0, output_4733 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_offset_z_sv4si },
    &operand_data[4788],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8306 */
  {
    "mve_vldrwq_gather_offset_z_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4734 },
#else
    { 0, 0, output_4734 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_offset_z_uv4si },
    &operand_data[4788],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8328 */
  {
    "mve_vldrwq_gather_shifted_offset_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4735 },
#else
    { 0, 0, output_4735 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_shifted_offset_fv4sf },
    &operand_data[4778],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8348 */
  {
    "mve_vldrwq_gather_shifted_offset_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4736 },
#else
    { 0, 0, output_4736 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_shifted_offset_sv4si },
    &operand_data[4781],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8348 */
  {
    "mve_vldrwq_gather_shifted_offset_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4737 },
#else
    { 0, 0, output_4737 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_shifted_offset_uv4si },
    &operand_data[4781],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8368 */
  {
    "mve_vldrwq_gather_shifted_offset_z_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4738 },
#else
    { 0, 0, output_4738 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_shifted_offset_z_fv4sf },
    &operand_data[4784],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8390 */
  {
    "mve_vldrwq_gather_shifted_offset_z_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4739 },
#else
    { 0, 0, output_4739 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_shifted_offset_z_sv4si },
    &operand_data[4788],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8390 */
  {
    "mve_vldrwq_gather_shifted_offset_z_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4740 },
#else
    { 0, 0, output_4740 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_shifted_offset_z_uv4si },
    &operand_data[4788],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8412 */
  {
    "mve_vstrhq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4741 },
#else
    { 0, 0, output_4741 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_fv8hf },
    &operand_data[4792],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8431 */
  {
    "mve_vstrhq_p_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4742 },
#else
    { 0, 0, output_4742 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_p_fv8hf },
    &operand_data[4792],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8451 */
  {
    "mve_vstrhq_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4743 },
#else
    { 0, 0, output_4743 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_p_sv8hi },
    &operand_data[4795],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8451 */
  {
    "mve_vstrhq_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4744 },
#else
    { 0, 0, output_4744 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_p_uv8hi },
    &operand_data[4795],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8451 */
  {
    "mve_vstrhq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4745 },
#else
    { 0, 0, output_4745 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_p_sv4si },
    &operand_data[4798],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8451 */
  {
    "mve_vstrhq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4746 },
#else
    { 0, 0, output_4746 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_p_uv4si },
    &operand_data[4798],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8488 */
  {
    "mve_vstrhq_scatter_offset_p_sv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrht.16\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_p_sv8hi_insn },
    &operand_data[4677],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8488 */
  {
    "mve_vstrhq_scatter_offset_p_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrht.16\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_p_uv8hi_insn },
    &operand_data[4677],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8488 */
  {
    "mve_vstrhq_scatter_offset_p_sv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrht.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_p_sv4si_insn },
    &operand_data[4681],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8488 */
  {
    "mve_vstrhq_scatter_offset_p_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrht.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_p_uv4si_insn },
    &operand_data[4681],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8517 */
  {
    "mve_vstrhq_scatter_offset_sv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrh.16\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_sv8hi_insn },
    &operand_data[4647],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8517 */
  {
    "mve_vstrhq_scatter_offset_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrh.16\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_uv8hi_insn },
    &operand_data[4647],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8517 */
  {
    "mve_vstrhq_scatter_offset_sv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrh.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_sv4si_insn },
    &operand_data[4650],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8517 */
  {
    "mve_vstrhq_scatter_offset_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrh.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_uv4si_insn },
    &operand_data[4650],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8548 */
  {
    "mve_vstrhq_scatter_shifted_offset_p_sv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrht.16\t%q2, [%0, %q1, uxtw #1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_p_sv8hi_insn },
    &operand_data[4677],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8548 */
  {
    "mve_vstrhq_scatter_shifted_offset_p_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrht.16\t%q2, [%0, %q1, uxtw #1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_p_uv8hi_insn },
    &operand_data[4677],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8548 */
  {
    "mve_vstrhq_scatter_shifted_offset_p_sv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrht.32\t%q2, [%0, %q1, uxtw #1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_p_sv4si_insn },
    &operand_data[4681],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8548 */
  {
    "mve_vstrhq_scatter_shifted_offset_p_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrht.32\t%q2, [%0, %q1, uxtw #1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_p_uv4si_insn },
    &operand_data[4681],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8578 */
  {
    "mve_vstrhq_scatter_shifted_offset_sv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrh.16\t%q2, [%0, %q1, uxtw #1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_sv8hi_insn },
    &operand_data[4647],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8578 */
  {
    "mve_vstrhq_scatter_shifted_offset_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrh.16\t%q2, [%0, %q1, uxtw #1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_uv8hi_insn },
    &operand_data[4647],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8578 */
  {
    "mve_vstrhq_scatter_shifted_offset_sv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrh.32\t%q2, [%0, %q1, uxtw #1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_sv4si_insn },
    &operand_data[4650],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8578 */
  {
    "mve_vstrhq_scatter_shifted_offset_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrh.32\t%q2, [%0, %q1, uxtw #1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_uv4si_insn },
    &operand_data[4650],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8592 */
  {
    "mve_vstrhq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4763 },
#else
    { 0, 0, output_4763 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_sv8hi },
    &operand_data[4795],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8592 */
  {
    "mve_vstrhq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4764 },
#else
    { 0, 0, output_4764 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_uv8hi },
    &operand_data[4795],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8592 */
  {
    "mve_vstrhq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4765 },
#else
    { 0, 0, output_4765 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_sv4si },
    &operand_data[4798],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8592 */
  {
    "mve_vstrhq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4766 },
#else
    { 0, 0, output_4766 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_uv4si },
    &operand_data[4798],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8611 */
  {
    "mve_vstrwq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4767 },
#else
    { 0, 0, output_4767 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_fv4sf },
    &operand_data[4801],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8630 */
  {
    "mve_vstrwq_p_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4768 },
#else
    { 0, 0, output_4768 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_p_fv4sf },
    &operand_data[4801],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8650 */
  {
    "mve_vstrwq_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4769 },
#else
    { 0, 0, output_4769 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_p_sv4si },
    &operand_data[4804],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8650 */
  {
    "mve_vstrwq_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4770 },
#else
    { 0, 0, output_4770 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_p_uv4si },
    &operand_data[4804],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8670 */
  {
    "mve_vstrwq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4771 },
#else
    { 0, 0, output_4771 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_sv4si },
    &operand_data[4804],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8670 */
  {
    "mve_vstrwq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4772 },
#else
    { 0, 0, output_4772 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_uv4si },
    &operand_data[4804],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8709 */
  {
    "mve_vstrdq_scatter_base_p_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4773 },
#else
    { 0, 0, output_4773 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_base_p_sv2di },
    &operand_data[4807],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8709 */
  {
    "mve_vstrdq_scatter_base_p_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4774 },
#else
    { 0, 0, output_4774 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_base_p_uv2di },
    &operand_data[4807],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8732 */
  {
    "mve_vstrdq_scatter_base_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4775 },
#else
    { 0, 0, output_4775 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_base_sv2di },
    &operand_data[4811],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8732 */
  {
    "mve_vstrdq_scatter_base_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4776 },
#else
    { 0, 0, output_4776 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_base_uv2di },
    &operand_data[4811],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:8770 */
  {
    "mve_vstrdq_scatter_offset_p_sv2di_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrdt.64\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_offset_p_sv2di_insn },
    &operand_data[4814],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8770 */
  {
    "mve_vstrdq_scatter_offset_p_uv2di_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrdt.64\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_offset_p_uv2di_insn },
    &operand_data[4814],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8799 */
  {
    "mve_vstrdq_scatter_offset_sv2di_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrd.64\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_offset_sv2di_insn },
    &operand_data[4814],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8799 */
  {
    "mve_vstrdq_scatter_offset_uv2di_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrd.64\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_offset_uv2di_insn },
    &operand_data[4814],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8830 */
  {
    "mve_vstrdq_scatter_shifted_offset_p_sv2di_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrdt.64\t%q2, [%0, %q1, UXTW #3]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_shifted_offset_p_sv2di_insn },
    &operand_data[4814],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8830 */
  {
    "mve_vstrdq_scatter_shifted_offset_p_uv2di_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrdt.64\t%q2, [%0, %q1, UXTW #3]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_shifted_offset_p_uv2di_insn },
    &operand_data[4814],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8860 */
  {
    "mve_vstrdq_scatter_shifted_offset_sv2di_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrd.64\t%q2, [%0, %q1, UXTW #3]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_shifted_offset_sv2di_insn },
    &operand_data[4814],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8860 */
  {
    "mve_vstrdq_scatter_shifted_offset_uv2di_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrd.64\t%q2, [%0, %q1, UXTW #3]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_shifted_offset_uv2di_insn },
    &operand_data[4814],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8888 */
  {
    "mve_vstrhq_scatter_offset_fv8hf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrh.16\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_fv8hf_insn },
    &operand_data[4818],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8918 */
  {
    "mve_vstrhq_scatter_offset_p_fv8hf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrht.16\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_p_fv8hf_insn },
    &operand_data[4818],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8947 */
  {
    "mve_vstrhq_scatter_shifted_offset_fv8hf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrh.16\t%q2, [%0, %q1, uxtw #1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_fv8hf_insn },
    &operand_data[4818],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8978 */
  {
    "mve_vstrhq_scatter_shifted_offset_p_fv8hf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrht.16\t%q2, [%0, %q1, uxtw #1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_p_fv8hf_insn },
    &operand_data[4818],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:8993 */
  {
    "mve_vstrwq_scatter_base_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4789 },
#else
    { 0, 0, output_4789 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_base_fv4sf },
    &operand_data[4822],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9015 */
  {
    "mve_vstrwq_scatter_base_p_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4790 },
#else
    { 0, 0, output_4790 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_base_p_fv4sf },
    &operand_data[4822],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9052 */
  {
    "mve_vstrwq_scatter_offset_fv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrw.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_offset_fv4sf_insn },
    &operand_data[4826],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9082 */
  {
    "mve_vstrwq_scatter_offset_p_fv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrwt.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_offset_p_fv4sf_insn },
    &operand_data[4826],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9113 */
  {
    "mve_vstrwq_scatter_offset_p_sv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrwt.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_offset_p_sv4si_insn },
    &operand_data[4681],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9113 */
  {
    "mve_vstrwq_scatter_offset_p_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrwt.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_offset_p_uv4si_insn },
    &operand_data[4681],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9142 */
  {
    "mve_vstrwq_scatter_offset_sv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrw.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_offset_sv4si_insn },
    &operand_data[4650],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9142 */
  {
    "mve_vstrwq_scatter_offset_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrw.32\t%q2, [%0, %q1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_offset_uv4si_insn },
    &operand_data[4650],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9170 */
  {
    "mve_vstrwq_scatter_shifted_offset_fv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrw.32\t%q2, [%0, %q1, uxtw #2]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_shifted_offset_fv4sf_insn },
    &operand_data[4826],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9201 */
  {
    "mve_vstrwq_scatter_shifted_offset_p_fv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrwt.32\t%q2, [%0, %q1, uxtw #2]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_shifted_offset_p_fv4sf_insn },
    &operand_data[4826],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9233 */
  {
    "mve_vstrwq_scatter_shifted_offset_p_sv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrwt.32\t%q2, [%0, %q1, uxtw #2]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_shifted_offset_p_sv4si_insn },
    &operand_data[4681],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9233 */
  {
    "mve_vstrwq_scatter_shifted_offset_p_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvstrwt.32\t%q2, [%0, %q1, uxtw #2]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_shifted_offset_p_uv4si_insn },
    &operand_data[4681],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9263 */
  {
    "mve_vstrwq_scatter_shifted_offset_sv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrw.32\t%q2, [%0, %q1, uxtw #2]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_shifted_offset_sv4si_insn },
    &operand_data[4650],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9263 */
  {
    "mve_vstrwq_scatter_shifted_offset_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrw.32\t%q2, [%0, %q1, uxtw #2]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_shifted_offset_uv4si_insn },
    &operand_data[4650],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9277 */
  {
    "mve_vaddqv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i%#8  %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddqv16qi },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9277 */
  {
    "mve_vaddqv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i%#16  %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddqv8hi },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9277 */
  {
    "mve_vaddqv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.i%#32  %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddqv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9291 */
  {
    "mve_vaddq_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f%#16 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_fv8hf },
    &operand_data[1816],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9291 */
  {
    "mve_vaddq_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd.f%#32 %q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vaddq_fv4sf },
    &operand_data[1822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9322 */
  {
    "mve_vidupq_uv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vidup.u%#8\t%q0, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vidupq_uv16qi_insn },
    &operand_data[4830],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9322 */
  {
    "mve_vidupq_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vidup.u%#16\t%q0, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vidupq_uv8hi_insn },
    &operand_data[4835],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9322 */
  {
    "mve_vidupq_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vidup.u%#32\t%q0, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vidupq_uv4si_insn },
    &operand_data[4840],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9356 */
  {
    "mve_vidupq_m_wb_uv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\t\tvidupt.u%#8\t%q0, %2, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vidupq_m_wb_uv16qi_insn },
    &operand_data[4845],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9356 */
  {
    "mve_vidupq_m_wb_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\t\tvidupt.u%#16\t%q0, %2, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vidupq_m_wb_uv8hi_insn },
    &operand_data[4852],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9356 */
  {
    "mve_vidupq_m_wb_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\t\tvidupt.u%#32\t%q0, %2, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vidupq_m_wb_uv4si_insn },
    &operand_data[4859],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9390 */
  {
    "mve_vddupq_uv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vddup.u%#8  %q0, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vddupq_uv16qi_insn },
    &operand_data[4866],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9390 */
  {
    "mve_vddupq_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vddup.u%#16  %q0, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vddupq_uv8hi_insn },
    &operand_data[4871],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9390 */
  {
    "mve_vddupq_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vddup.u%#32  %q0, %1, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vddupq_uv4si_insn },
    &operand_data[4876],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9424 */
  {
    "mve_vddupq_m_wb_uv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\t\tvddupt.u%#8\t%q0, %2, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vddupq_m_wb_uv16qi_insn },
    &operand_data[4845],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9424 */
  {
    "mve_vddupq_m_wb_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\t\tvddupt.u%#16\t%q0, %2, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vddupq_m_wb_uv8hi_insn },
    &operand_data[4852],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9424 */
  {
    "mve_vddupq_m_wb_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\t\tvddupt.u%#32\t%q0, %2, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vddupq_m_wb_uv4si_insn },
    &operand_data[4859],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9476 */
  {
    "mve_vdwdupq_wb_uv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdwdup.u%#8\t%q0, %2, %R3, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_wb_uv16qi_insn },
    &operand_data[4881],
    5,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9476 */
  {
    "mve_vdwdupq_wb_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdwdup.u%#16\t%q0, %2, %R3, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_wb_uv8hi_insn },
    &operand_data[4886],
    5,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9476 */
  {
    "mve_vdwdupq_wb_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdwdup.u%#32\t%q0, %2, %R3, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_wb_uv4si_insn },
    &operand_data[4891],
    5,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9534 */
  {
    "mve_vdwdupq_m_wb_uv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\t\tvdwdupt.u%#8\t%q2, %3, %R4, %5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_m_wb_uv16qi_insn },
    &operand_data[4896],
    7,
    7,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9534 */
  {
    "mve_vdwdupq_m_wb_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\t\tvdwdupt.u%#16\t%q2, %3, %R4, %5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_m_wb_uv8hi_insn },
    &operand_data[4903],
    7,
    7,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9534 */
  {
    "mve_vdwdupq_m_wb_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\t\tvdwdupt.u%#32\t%q2, %3, %R4, %5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_m_wb_uv4si_insn },
    &operand_data[4910],
    7,
    7,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9593 */
  {
    "mve_viwdupq_wb_uv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "viwdup.u%#8\t%q0, %2, %R3, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_wb_uv16qi_insn },
    &operand_data[4881],
    5,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9593 */
  {
    "mve_viwdupq_wb_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "viwdup.u%#16\t%q0, %2, %R3, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_wb_uv8hi_insn },
    &operand_data[4886],
    5,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9593 */
  {
    "mve_viwdupq_wb_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "viwdup.u%#32\t%q0, %2, %R3, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_wb_uv4si_insn },
    &operand_data[4891],
    5,
    5,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9651 */
  {
    "mve_viwdupq_m_wb_uv16qi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\t\tviwdupt.u%#8\t%q2, %3, %R4, %5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_m_wb_uv16qi_insn },
    &operand_data[4896],
    7,
    7,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9651 */
  {
    "mve_viwdupq_m_wb_uv8hi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\t\tviwdupt.u%#16\t%q2, %3, %R4, %5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_m_wb_uv8hi_insn },
    &operand_data[4903],
    7,
    7,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9651 */
  {
    "mve_viwdupq_m_wb_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\t\tviwdupt.u%#32\t%q2, %3, %R4, %5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_m_wb_uv4si_insn },
    &operand_data[4910],
    7,
    7,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:9675 */
  {
    "mve_vstrwq_scatter_base_wb_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4832 },
#else
    { 0, 0, output_4832 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_base_wb_sv4si },
    &operand_data[4917],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9675 */
  {
    "mve_vstrwq_scatter_base_wb_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4833 },
#else
    { 0, 0, output_4833 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_base_wb_uv4si },
    &operand_data[4917],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9700 */
  {
    "mve_vstrwq_scatter_base_wb_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4834 },
#else
    { 0, 0, output_4834 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_base_wb_p_sv4si },
    &operand_data[4917],
    5,
    5,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9700 */
  {
    "mve_vstrwq_scatter_base_wb_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4835 },
#else
    { 0, 0, output_4835 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_base_wb_p_uv4si },
    &operand_data[4917],
    5,
    5,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9726 */
  {
    "mve_vstrwq_scatter_base_wb_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4836 },
#else
    { 0, 0, output_4836 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_base_wb_fv4sf },
    &operand_data[4922],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9751 */
  {
    "mve_vstrwq_scatter_base_wb_p_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4837 },
#else
    { 0, 0, output_4837 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_base_wb_p_fv4sf },
    &operand_data[4922],
    5,
    5,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9777 */
  {
    "mve_vstrdq_scatter_base_wb_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4838 },
#else
    { 0, 0, output_4838 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_base_wb_sv2di },
    &operand_data[4927],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9777 */
  {
    "mve_vstrdq_scatter_base_wb_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4839 },
#else
    { 0, 0, output_4839 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_base_wb_uv2di },
    &operand_data[4927],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9802 */
  {
    "mve_vstrdq_scatter_base_wb_p_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4840 },
#else
    { 0, 0, output_4840 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_base_wb_p_sv2di },
    &operand_data[4931],
    5,
    5,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9802 */
  {
    "mve_vstrdq_scatter_base_wb_p_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4841 },
#else
    { 0, 0, output_4841 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_base_wb_p_uv2di },
    &operand_data[4931],
    5,
    5,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9856 */
  {
    "mve_vldrwq_gather_base_wb_sv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4842 },
#else
    { 0, 0, output_4842 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_wb_sv4si_insn },
    &operand_data[4936],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9856 */
  {
    "mve_vldrwq_gather_base_wb_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4843 },
#else
    { 0, 0, output_4843 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_wb_uv4si_insn },
    &operand_data[4936],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9911 */
  {
    "mve_vldrwq_gather_base_wb_z_sv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4844 },
#else
    { 0, 0, output_4844 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_wb_z_sv4si_insn },
    &operand_data[4936],
    5,
    5,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9911 */
  {
    "mve_vldrwq_gather_base_wb_z_uv4si_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4845 },
#else
    { 0, 0, output_4845 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_wb_z_uv4si_insn },
    &operand_data[4936],
    5,
    5,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:9964 */
  {
    "mve_vldrwq_gather_base_wb_fv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4846 },
#else
    { 0, 0, output_4846 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_wb_fv4sf_insn },
    &operand_data[4941],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10020 */
  {
    "mve_vldrwq_gather_base_wb_z_fv4sf_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4847 },
#else
    { 0, 0, output_4847 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_wb_z_fv4sf_insn },
    &operand_data[4941],
    5,
    5,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10074 */
  {
    "mve_vldrdq_gather_base_wb_sv2di_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4848 },
#else
    { 0, 0, output_4848 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_wb_sv2di_insn },
    &operand_data[4946],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10074 */
  {
    "mve_vldrdq_gather_base_wb_uv2di_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4849 },
#else
    { 0, 0, output_4849 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_wb_uv2di_insn },
    &operand_data[4946],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10127 */
  {
    "get_fpscr_nzcvqc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmrs\t%0, FPSCR_nzcvqc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_get_fpscr_nzcvqc },
    &operand_data[29],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10134 */
  {
    "set_fpscr_nzcvqc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmsr\tFPSCR_nzcvqc, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_set_fpscr_nzcvqc },
    &operand_data[30],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10145 */
  {
    "mve_vldrdq_gather_base_wb_z_sv2di_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4852 },
#else
    { 0, 0, output_4852 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_wb_z_sv2di_insn },
    &operand_data[4946],
    5,
    5,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10145 */
  {
    "mve_vldrdq_gather_base_wb_z_uv2di_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4853 },
#else
    { 0, 0, output_4853 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_wb_z_uv2di_insn },
    &operand_data[4946],
    5,
    5,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10169 */
  {
    "mve_vadciq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvadcit.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vadciq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10169 */
  {
    "mve_vadciq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvadcit.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vadciq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10188 */
  {
    "mve_vadciq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadci.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vadciq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10188 */
  {
    "mve_vadciq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadci.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vadciq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10205 */
  {
    "mve_vadcq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvadct.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vadcq_m_uv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10205 */
  {
    "mve_vadcq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvadct.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vadcq_m_sv4si },
    &operand_data[4428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10224 */
  {
    "mve_vadcq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadc.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vadcq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10224 */
  {
    "mve_vadcq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadc.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vadcq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10242 */
  {
    "mve_vsbciq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsbcit.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsbciq_m_uv4si },
    &operand_data[4951],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10242 */
  {
    "mve_vsbciq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsbcit.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsbciq_m_sv4si },
    &operand_data[4951],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10261 */
  {
    "mve_vsbciq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsbci.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsbciq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10261 */
  {
    "mve_vsbciq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsbci.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsbciq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10278 */
  {
    "mve_vsbcq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsbct.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsbcq_m_uv4si },
    &operand_data[4951],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10278 */
  {
    "mve_vsbcq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvsbct.i32\t%q0, %q2, %q3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsbcq_m_sv4si },
    &operand_data[4951],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10297 */
  {
    "mve_vsbcq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsbc.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsbcq_uv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10297 */
  {
    "mve_vsbcq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsbc.i32\t%q0, %q1, %q2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vsbcq_sv4si },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10314 */
  {
    "mve_vst2qv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4870 },
#else
    { 0, 0, output_4870 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst2qv16qi },
    &operand_data[4956],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10314 */
  {
    "mve_vst2qv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4871 },
#else
    { 0, 0, output_4871 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst2qv8hi },
    &operand_data[4956],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10314 */
  {
    "mve_vst2qv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4872 },
#else
    { 0, 0, output_4872 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst2qv4si },
    &operand_data[4956],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10314 */
  {
    "mve_vst2qv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4873 },
#else
    { 0, 0, output_4873 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst2qv8hf },
    &operand_data[4956],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10314 */
  {
    "mve_vst2qv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4874 },
#else
    { 0, 0, output_4874 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst2qv4sf },
    &operand_data[4956],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10342 */
  {
    "mve_vld2qv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4875 },
#else
    { 0, 0, output_4875 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld2qv16qi },
    &operand_data[4958],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10342 */
  {
    "mve_vld2qv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4876 },
#else
    { 0, 0, output_4876 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld2qv8hi },
    &operand_data[4958],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10342 */
  {
    "mve_vld2qv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4877 },
#else
    { 0, 0, output_4877 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld2qv4si },
    &operand_data[4958],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10342 */
  {
    "mve_vld2qv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4878 },
#else
    { 0, 0, output_4878 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld2qv8hf },
    &operand_data[4958],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10342 */
  {
    "mve_vld2qv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4879 },
#else
    { 0, 0, output_4879 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld2qv4sf },
    &operand_data[4958],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10370 */
  {
    "mve_vld4qv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4880 },
#else
    { 0, 0, output_4880 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld4qv16qi },
    &operand_data[4960],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10370 */
  {
    "mve_vld4qv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4881 },
#else
    { 0, 0, output_4881 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld4qv8hi },
    &operand_data[4960],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10370 */
  {
    "mve_vld4qv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4882 },
#else
    { 0, 0, output_4882 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld4qv4si },
    &operand_data[4960],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10370 */
  {
    "mve_vld4qv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4883 },
#else
    { 0, 0, output_4883 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld4qv8hf },
    &operand_data[4960],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10370 */
  {
    "mve_vld4qv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4884 },
#else
    { 0, 0, output_4884 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld4qv4sf },
    &operand_data[4960],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10401 */
  {
    "mve_vec_extractv16qiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4885 },
#else
    { 0, 0, output_4885 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vec_extractv16qiqi },
    &operand_data[4962],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10401 */
  {
    "mve_vec_extractv8hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4886 },
#else
    { 0, 0, output_4886 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vec_extractv8hihi },
    &operand_data[4965],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10401 */
  {
    "mve_vec_extractv4sisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4887 },
#else
    { 0, 0, output_4887 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vec_extractv4sisi },
    &operand_data[4968],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10401 */
  {
    "mve_vec_extractv8hfhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4888 },
#else
    { 0, 0, output_4888 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vec_extractv8hfhf },
    &operand_data[4971],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10401 */
  {
    "mve_vec_extractv4sfsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4889 },
#else
    { 0, 0, output_4889 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vec_extractv4sfsf },
    &operand_data[4974],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10419 */
  {
    "mve_vec_extractv2didi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4890 },
#else
    { 0, 0, output_4890 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vec_extractv2didi },
    &operand_data[4977],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10437 */
  {
    "*mve_vec_extract_sext_internalv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4891 },
#else
    { 0, 0, output_4891 },
#endif
    { 0 },
    &operand_data[2315],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10437 */
  {
    "*mve_vec_extract_sext_internalv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4892 },
#else
    { 0, 0, output_4892 },
#endif
    { 0 },
    &operand_data[2318],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10437 */
  {
    "*mve_vec_extract_sext_internalv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4893 },
#else
    { 0, 0, output_4893 },
#endif
    { 0 },
    &operand_data[2324],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10456 */
  {
    "*mve_vec_extract_zext_internalv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4894 },
#else
    { 0, 0, output_4894 },
#endif
    { 0 },
    &operand_data[2315],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10456 */
  {
    "*mve_vec_extract_zext_internalv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4895 },
#else
    { 0, 0, output_4895 },
#endif
    { 0 },
    &operand_data[2318],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10456 */
  {
    "*mve_vec_extract_zext_internalv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4896 },
#else
    { 0, 0, output_4896 },
#endif
    { 0 },
    &operand_data[2324],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10478 */
  {
    "mve_vec_setv16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4897 },
#else
    { 0, 0, output_4897 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vec_setv16qi_internal },
    &operand_data[4980],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10478 */
  {
    "mve_vec_setv8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4898 },
#else
    { 0, 0, output_4898 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vec_setv8hi_internal },
    &operand_data[4984],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10478 */
  {
    "mve_vec_setv8hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4899 },
#else
    { 0, 0, output_4899 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vec_setv8hf_internal },
    &operand_data[4988],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10478 */
  {
    "mve_vec_setv4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4900 },
#else
    { 0, 0, output_4900 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vec_setv4si_internal },
    &operand_data[4992],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10478 */
  {
    "mve_vec_setv4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4901 },
#else
    { 0, 0, output_4901 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vec_setv4sf_internal },
    &operand_data[4996],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10497 */
  {
    "mve_vec_setv2di_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4902 },
#else
    { 0, 0, output_4902 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vec_setv2di_internal },
    &operand_data[5000],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/mve.md:10520 */
  {
    "mve_uqrshll_sat64_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqrshll%?\t%Q1, %R1, #64, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_uqrshll_sat64_di },
    &operand_data[5004],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10520 */
  {
    "mve_uqrshll_sat48_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqrshll%?\t%Q1, %R1, #48, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_uqrshll_sat48_di },
    &operand_data[5004],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10532 */
  {
    "mve_sqrshrl_sat64_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqrshrl%?\t%Q1, %R1, #64, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_sqrshrl_sat64_di },
    &operand_data[5004],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10532 */
  {
    "mve_sqrshrl_sat48_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqrshrl%?\t%Q1, %R1, #48, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_sqrshrl_sat48_di },
    &operand_data[5004],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10544 */
  {
    "mve_uqrshl_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqrshl%?\t%1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_uqrshl_si },
    &operand_data[5007],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10556 */
  {
    "mve_sqrshr_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqrshr%?\t%1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_sqrshr_si },
    &operand_data[5007],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10568 */
  {
    "mve_uqshll_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqshll%?\t%Q1, %R1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_uqshll_di },
    &operand_data[5010],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10579 */
  {
    "mve_urshrl_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "urshrl%?\t%Q1, %R1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_urshrl_di },
    &operand_data[5010],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10591 */
  {
    "mve_uqshl_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqshl%?\t%1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_uqshl_si },
    &operand_data[5013],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10602 */
  {
    "mve_urshr_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "urshr%?\t%1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_urshr_si },
    &operand_data[5013],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10614 */
  {
    "mve_sqshl_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqshl%?\t%1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_sqshl_si },
    &operand_data[5016],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10625 */
  {
    "mve_srshr_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "srshr%?\t%1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_srshr_si },
    &operand_data[5016],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10637 */
  {
    "mve_srshrl_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "srshrl%?\t%Q1, %R1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_srshrl_di },
    &operand_data[5010],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10649 */
  {
    "mve_sqshll_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqshll%?\t%Q1, %R1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_sqshll_di },
    &operand_data[5010],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10692 */
  {
    "mve_vshlcq_m_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlct\t%q0, %1, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_sv16qi },
    &operand_data[5019],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10692 */
  {
    "mve_vshlcq_m_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlct\t%q0, %1, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_uv16qi },
    &operand_data[5019],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10692 */
  {
    "mve_vshlcq_m_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlct\t%q0, %1, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_sv8hi },
    &operand_data[5025],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10692 */
  {
    "mve_vshlcq_m_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlct\t%q0, %1, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_uv8hi },
    &operand_data[5025],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10692 */
  {
    "mve_vshlcq_m_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlct\t%q0, %1, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_sv4si },
    &operand_data[5031],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10692 */
  {
    "mve_vshlcq_m_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvshlct\t%q0, %1, %4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_uv4si },
    &operand_data[5031],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10713 */
  {
    "arm_vcx1qv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx1\tp%c1, %q0, #%c2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx1qv16qi },
    &operand_data[5037],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10723 */
  {
    "arm_vcx1qav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx1a\tp%c1, %q0, #%c3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx1qav16qi },
    &operand_data[5040],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10734 */
  {
    "arm_vcx2qv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx2\tp%c1, %q0, %q2, #%c3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx2qv16qi },
    &operand_data[5044],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10745 */
  {
    "arm_vcx2qav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx2a\tp%c1, %q0, %q3, #%c4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx2qav16qi },
    &operand_data[5048],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10757 */
  {
    "arm_vcx3qv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx3\tp%c1, %q0, %q2, %q3, #%c4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx3qv16qi },
    &operand_data[5053],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10769 */
  {
    "arm_vcx3qav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcx3a\tp%c1, %q0, %q3, %q4, #%c5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx3qav16qi },
    &operand_data[5058],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10782 */
  {
    "arm_vcx1q_p_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcx1t\tp%c1, %q0, #%c3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx1q_p_v16qi },
    &operand_data[5064],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10782 */
  {
    "arm_vcx1qa_p_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcx1at\tp%c1, %q0, #%c3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx1qa_p_v16qi },
    &operand_data[5064],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10795 */
  {
    "arm_vcx2q_p_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcx2t\tp%c1, %q0, %q3, #%c4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx2q_p_v16qi },
    &operand_data[5069],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10795 */
  {
    "arm_vcx2qa_p_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcx2at\tp%c1, %q0, %q3, #%c4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx2qa_p_v16qi },
    &operand_data[5069],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10809 */
  {
    "arm_vcx3q_p_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcx3t\tp%c1, %q0, %q3, %q4, #%c5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx3q_p_v16qi },
    &operand_data[5075],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10809 */
  {
    "arm_vcx3qa_p_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpst\n\tvcx3at\tp%c1, %q0, %q3, %q4, #%c5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcx3qa_p_v16qi },
    &operand_data[5075],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10824 */
  {
    "*movmisalignv16qi_mve_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrb.8\t%q1, %E0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4638],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10824 */
  {
    "*movmisalignv8hi_mve_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrh.16\t%q1, %E0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10824 */
  {
    "*movmisalignv4si_mve_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrw.32\t%q1, %E0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5082],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10824 */
  {
    "*movmisalignv8hf_mve_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrh.16\t%q1, %E0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5084],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10824 */
  {
    "*movmisalignv4sf_mve_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vstrw.32\t%q1, %E0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5086],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10836 */
  {
    "*movmisalignv16qi_mve_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vldrb.8\t%q0, %E1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4664],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10836 */
  {
    "*movmisalignv8hi_mve_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vldrh.16\t%q0, %E1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4739],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10836 */
  {
    "*movmisalignv4si_mve_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vldrw.32\t%q0, %E1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5088],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10836 */
  {
    "*movmisalignv8hf_mve_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vldrh.16\t%q0, %E1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5090],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10836 */
  {
    "*movmisalignv4sf_mve_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vldrw.32\t%q0, %E1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5092],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:476 */
  {
    "adddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adddi3 },
    &operand_data[5094],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:531 */
  {
    "addvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addvsi4 },
    &operand_data[5097],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:547 */
  {
    "addvdi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addvdi4 },
    &operand_data[5101],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:591 */
  {
    "addsi3_cin_vout_reg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_cin_vout_reg },
    &operand_data[5105],
    3,
    3,
    8,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:637 */
  {
    "addsi3_cin_vout_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_cin_vout_imm },
    &operand_data[5106],
    3,
    3,
    8,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:681 */
  {
    "addsi3_cin_vout_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_cin_vout_0 },
    &operand_data[5097],
    2,
    2,
    6,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:715 */
  {
    "uaddvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uaddvsi4 },
    &operand_data[5097],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:728 */
  {
    "uaddvdi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uaddvdi4 },
    &operand_data[5101],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:772 */
  {
    "addsi3_cin_cout_reg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_cin_cout_reg },
    &operand_data[5105],
    3,
    3,
    5,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:815 */
  {
    "addsi3_cin_cout_imm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_cin_cout_imm },
    &operand_data[5109],
    3,
    3,
    5,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:858 */
  {
    "addsi3_cin_cout_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_cin_cout_0 },
    &operand_data[5097],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:890 */
  {
    "addsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3 },
    &operand_data[5112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1396 */
  {
    "subvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subvsi4 },
    &operand_data[5115],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1434 */
  {
    "subvdi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subvdi4 },
    &operand_data[5119],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1514 */
  {
    "usubvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usubvsi4 },
    &operand_data[5115],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1551 */
  {
    "usubvdi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usubvdi4 },
    &operand_data[5119],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1887 */
  {
    "addsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsf3 },
    &operand_data[5123],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1895 */
  {
    "adddf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adddf3 },
    &operand_data[5126],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1903 */
  {
    "subdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subdi3 },
    &operand_data[5129],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:1973 */
  {
    "subsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsi3 },
    &operand_data[5113],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2200 */
  {
    "subsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsf3 },
    &operand_data[5123],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2208 */
  {
    "subdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subdf3 },
    &operand_data[5126],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2219 */
  {
    "mulhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulhi3 },
    &operand_data[5132],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2233 */
  {
    "mulsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsi3 },
    &operand_data[5105],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2405 */
  {
    "mulsidi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsidi3 },
    &operand_data[5135],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2405 */
  {
    "umulsidi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulsidi3 },
    &operand_data[5135],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2436 */
  {
    "maddsidi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maddsidi4 },
    &operand_data[5135],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2436 */
  {
    "umaddsidi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaddsidi4 },
    &operand_data[5135],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2477 */
  {
    "smulsi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulsi3_highpart },
    &operand_data[5139],
    3,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2477 */
  {
    "umulsi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulsi3_highpart },
    &operand_data[5139],
    3,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2559 */
  {
    "maddhisi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maddhisi4 },
    &operand_data[5143],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2609 */
  {
    "arm_smlabb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlabb },
    &operand_data[5146],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2657 */
  {
    "arm_smlatb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlatb },
    &operand_data[5146],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2707 */
  {
    "arm_smlatt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlatt },
    &operand_data[5146],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2783 */
  {
    "arm_smlawb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlawb },
    &operand_data[5146],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2783 */
  {
    "arm_smlawt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlawt },
    &operand_data[5146],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2802 */
  {
    "mulsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsf3 },
    &operand_data[5123],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2810 */
  {
    "muldf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_muldf3 },
    &operand_data[5126],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2820 */
  {
    "divsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divsf3 },
    &operand_data[5123],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2827 */
  {
    "divdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divdf3 },
    &operand_data[5126],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2839 */
  {
    "anddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_anddi3 },
    &operand_data[5150],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2839 */
  {
    "iordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iordi3 },
    &operand_data[5153],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2839 */
  {
    "xordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xordi3 },
    &operand_data[5156],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2859 */
  {
    "one_cmpldi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmpldi2 },
    &operand_data[5094],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:2919 */
  {
    "andsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andsi3 },
    &operand_data[5112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3272 */
  {
    "insv",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insv },
    &operand_data[5159],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3594 */
  {
    "iorsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorsi3 },
    &operand_data[5112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3702 */
  {
    "xorsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorsi3 },
    &operand_data[5112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:3942 */
  {
    "smaxsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxsi3 },
    &operand_data[5163],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4002 */
  {
    "sminsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminsi3 },
    &operand_data[5163],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4052 */
  {
    "umaxsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxsi3 },
    &operand_data[5163],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4085 */
  {
    "uminsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminsi3 },
    &operand_data[5163],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4238 */
  {
    "arm_qadd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_qadd },
    &operand_data[5105],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4238 */
  {
    "arm_qsub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_qsub },
    &operand_data[5105],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4268 */
  {
    "arm_ssat",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ssat },
    &operand_data[5166],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4291 */
  {
    "arm_usat",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_usat },
    &operand_data[5166],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4333 */
  {
    "arm_saturation_occurred",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_saturation_occurred },
    &operand_data[784],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4346 */
  {
    "arm_set_saturation",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_set_saturation },
    &operand_data[5114],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4491 */
  {
    "ashldi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashldi3 },
    &operand_data[5169],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4520 */
  {
    "ashlsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlsi3 },
    &operand_data[5163],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4535 */
  {
    "ashrdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrdi3 },
    &operand_data[5169],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4558 */
  {
    "ashrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrsi3 },
    &operand_data[5163],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4570 */
  {
    "lshrdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrdi3 },
    &operand_data[5169],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4593 */
  {
    "lshrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrsi3 },
    &operand_data[5163],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4608 */
  {
    "rotlsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlsi3 },
    &operand_data[5112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4625 */
  {
    "rotrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrsi3 },
    &operand_data[5163],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4735 */
  {
    "extzv",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extzv },
    &operand_data[5172],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4816 */
  {
    "extzv_t1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extzv_t1 },
    &operand_data[5176],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4826 */
  {
    "extv",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extv },
    &operand_data[5172],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:4887 */
  {
    "extv_regsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extv_regsi },
    &operand_data[5180],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5055 */
  {
    "negvsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negvsi3 },
    &operand_data[5184],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5055 */
  {
    "negvdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negvdi3 },
    &operand_data[5187],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5066 */
  {
    "negsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negsi2 },
    &operand_data[5097],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5117 */
  {
    "negsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negsf2 },
    &operand_data[5123],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5124 */
  {
    "negdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negdf2 },
    &operand_data[5126],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5135 */
  {
    "abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_abssi2 },
    &operand_data[5097],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5265 */
  {
    "abssf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_abssf2 },
    &operand_data[5123],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5271 */
  {
    "absdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absdf2 },
    &operand_data[5126],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5277 */
  {
    "sqrtsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtsf2 },
    &operand_data[5123],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5283 */
  {
    "sqrtdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtdf2 },
    &operand_data[5126],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5289 */
  {
    "one_cmplsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplsi2 },
    &operand_data[5097],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5333 */
  {
    "floatsihf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatsihf2 },
    &operand_data[5190],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5347 */
  {
    "floatdihf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatdihf2 },
    &operand_data[5192],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5361 */
  {
    "floatsisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatsisf2 },
    &operand_data[5194],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5368 */
  {
    "floatsidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatsidf2 },
    &operand_data[5196],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5375 */
  {
    "fix_trunchfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchfsi2 },
    &operand_data[5191],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5387 */
  {
    "fix_trunchfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchfdi2 },
    &operand_data[5198],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5399 */
  {
    "fix_truncsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsfsi2 },
    &operand_data[5200],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5406 */
  {
    "fix_truncdfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdfsi2 },
    &operand_data[5195],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5415 */
  {
    "truncdfsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncdfsf2 },
    &operand_data[5125],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5430 */
  {
    "truncdfhf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncdfhf2 },
    &operand_data[5202],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5455 */
  {
    "zero_extendqidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendqidi2 },
    &operand_data[5204],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5455 */
  {
    "zero_extendhidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendhidi2 },
    &operand_data[5206],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5455 */
  {
    "zero_extendsidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendsidi2 },
    &operand_data[5135],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5485 */
  {
    "extendqidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendqidi2 },
    &operand_data[5208],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5485 */
  {
    "extendhidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendhidi2 },
    &operand_data[5206],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5485 */
  {
    "extendsidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendsidi2 },
    &operand_data[5135],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5552 */
  {
    "zero_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendhisi2 },
    &operand_data[5210],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5614 */
  {
    "zero_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendqisi2 },
    &operand_data[5212],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5736 */
  {
    "extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendhisi2 },
    &operand_data[5210],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5775 */
  {
    "extendhisi2_mem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendhisi2_mem },
    &operand_data[5214],
    2,
    2,
    7,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5854 */
  {
    "extendqihi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendqihi2 },
    &operand_data[5216],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:5887 */
  {
    "extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendqisi2 },
    &operand_data[5218],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6013 */
  {
    "arm_smlad",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlad },
    &operand_data[5146],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6013 */
  {
    "arm_smladx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smladx },
    &operand_data[5146],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6013 */
  {
    "arm_smlsd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlsd },
    &operand_data[5146],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6013 */
  {
    "arm_smlsdx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smlsdx },
    &operand_data[5146],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6041 */
  {
    "arm_smuad",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smuad },
    &operand_data[5105],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6041 */
  {
    "arm_smuadx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_smuadx },
    &operand_data[5105],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6068 */
  {
    "arm_ssat16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ssat16 },
    &operand_data[5220],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6068 */
  {
    "arm_usat16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_usat16 },
    &operand_data[5223],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6096 */
  {
    "extendsfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendsfdf2 },
    &operand_data[5226],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6108 */
  {
    "extendhfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendhfdf2 },
    &operand_data[5228],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6188 */
  {
    "movdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdi },
    &operand_data[5230],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6364 */
  {
    "movsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsi },
    &operand_data[5232],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6557 */
  {
    "calculate_pic_address",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_calculate_pic_address },
    &operand_data[5234],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6709 */
  {
    "builtin_setjmp_receiver",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_builtin_setjmp_receiver },
    &operand_data[442],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6752 */
  {
    "storehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storehi },
    &operand_data[504],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6780 */
  {
    "storehi_bigend",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storehi_bigend },
    &operand_data[504],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6806 */
  {
    "storeinthi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storeinthi },
    &operand_data[504],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6853 */
  {
    "storehi_single_op",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storehi_single_op },
    &operand_data[5237],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:6863 */
  {
    "movhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movhi },
    &operand_data[5238],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7055 */
  {
    "movhi_bytes",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movhi_bytes },
    &operand_data[5214],
    2,
    2,
    5,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7089 */
  {
    "movhi_bigend",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movhi_bigend },
    &operand_data[5240],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7150 */
  {
    "reload_outhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reload_outhi },
    &operand_data[5242],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/arm.md:7163 */
  {
    "reload_inhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reload_inhi },
    &operand_data[5245],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/arm.md:7176 */
  {
    "movqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movqi },
    &operand_data[5248],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7274 */
  {
    "movhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movhf },
    &operand_data[5250],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7274 */
  {
    "movbf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movbf },
    &operand_data[5252],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7342 */
  {
    "movsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsf },
    &operand_data[5254],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7439 */
  {
    "movdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdf },
    &operand_data[5256],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7480 */
  {
    "reload_outdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reload_outdf },
    &operand_data[5258],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/arm.md:7574 */
  {
    "load_multiple",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_load_multiple },
    &operand_data[5261],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7599 */
  {
    "store_multiple",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_store_multiple },
    &operand_data[5261],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7625 */
  {
    "setmemsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_setmemsi },
    &operand_data[5264],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7643 */
  {
    "cpymemqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cpymemqi },
    &operand_data[5268],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7700 */
  {
    "cbranchsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchsi4 },
    &operand_data[5272],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7727 */
  {
    "cbranchsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchsf4 },
    &operand_data[5276],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7739 */
  {
    "cbranchdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchdf4 },
    &operand_data[5280],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7751 */
  {
    "cbranchdi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchdi4 },
    &operand_data[5284],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7849 */
  {
    "cbranch_cc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranch_cc },
    &operand_data[5288],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:7975 */
  {
    "cstore_cc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstore_cc },
    &operand_data[5292],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8051 */
  {
    "cstoresi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresi4 },
    &operand_data[5296],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8187 */
  {
    "cstorehf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstorehf4 },
    &operand_data[5300],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8205 */
  {
    "cstoresf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresf4 },
    &operand_data[5304],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8215 */
  {
    "cstoredf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoredf4 },
    &operand_data[5308],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8225 */
  {
    "cstoredi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoredi4 },
    &operand_data[5312],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8245 */
  {
    "movsicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsicc },
    &operand_data[5316],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8267 */
  {
    "movhfcc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movhfcc },
    &operand_data[5320],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8289 */
  {
    "movsfcc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsfcc },
    &operand_data[5324],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8311 */
  {
    "movdfcc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdfcc },
    &operand_data[5328],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8478 */
  {
    "jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_jump },
    &operand_data[442],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8510 */
  {
    "call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call },
    &operand_data[5332],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8577 */
  {
    "call_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call_internal },
    &operand_data[5332],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8583 */
  {
    "nonsecure_call_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nonsecure_call_internal },
    &operand_data[5332],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8631 */
  {
    "call_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call_value },
    &operand_data[5334],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8689 */
  {
    "call_value_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call_value_internal },
    &operand_data[5334],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8696 */
  {
    "nonsecure_call_value_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nonsecure_call_value_internal },
    &operand_data[5334],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8792 */
  {
    "sibcall_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall_internal },
    &operand_data[5332],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8799 */
  {
    "sibcall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall },
    &operand_data[5332],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8824 */
  {
    "sibcall_value_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall_value_internal },
    &operand_data[5334],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8831 */
  {
    "sibcall_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall_value },
    &operand_data[5334],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8899 */
  {
    "return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_return },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8899 */
  {
    "simple_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_simple_return },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:8999 */
  {
    "return_addr_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_return_addr_mask },
    &operand_data[784],
    1,
    1,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:9025 */
  {
    "untyped_call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_untyped_call },
    &operand_data[1491],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:9094 */
  {
    "untyped_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_untyped_return },
    &operand_data[5338],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:9179 */
  {
    "stack_protect_combined_set",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_combined_set },
    &operand_data[5340],
    2,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:9258 */
  {
    "stack_protect_combined_test",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_combined_test },
    &operand_data[5344],
    3,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:9364 */
  {
    "casesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_casesi },
    &operand_data[5349],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:9404 */
  {
    "arm_casesi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_casesi_internal },
    &operand_data[5354],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:9444 */
  {
    "indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_indirect_jump },
    &operand_data[784],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:11456 */
  {
    "prologue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_prologue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:11467 */
  {
    "epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_epilogue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:11498 */
  {
    "sibcall_epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall_epilogue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:11508 */
  {
    "eh_epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eh_epilogue },
    &operand_data[5358],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12095 */
  {
    "eh_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eh_return },
    &operand_data[5160],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12182 */
  {
    "get_thread_pointersi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_get_thread_pointersi },
    &operand_data[784],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12224 */
  {
    "arm_legacy_rev",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_legacy_rev },
    &operand_data[5146],
    4,
    4,
    8,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12246 */
  {
    "thumb_legacy_rev",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb_legacy_rev },
    &operand_data[5361],
    6,
    6,
    18,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12288 */
  {
    "modsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_modsi3 },
    &operand_data[5367],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12349 */
  {
    "bswapsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bswapsi2 },
    &operand_data[5097],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12445 */
  {
    "bswaphi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bswaphi2 },
    &operand_data[5132],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12579 */
  {
    "copysignsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignsf3 },
    &operand_data[5370],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12593 */
  {
    "copysigndf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigndf3 },
    &operand_data[5373],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12621 */
  {
    "movmisalignhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignhi },
    &operand_data[5238],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12621 */
  {
    "movmisalignsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignsi },
    &operand_data[5232],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12701 */
  {
    "arm_ldc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ldc },
    &operand_data[5376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12701 */
  {
    "arm_ldc2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ldc2 },
    &operand_data[5376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12701 */
  {
    "arm_ldcl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ldcl },
    &operand_data[5376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12701 */
  {
    "arm_ldc2l",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_ldc2l },
    &operand_data[5376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12707 */
  {
    "arm_stc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_stc },
    &operand_data[5376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12707 */
  {
    "arm_stc2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_stc2 },
    &operand_data[5376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12707 */
  {
    "arm_stcl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_stcl },
    &operand_data[5376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12707 */
  {
    "arm_stc2l",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_stc2l },
    &operand_data[5376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:12783 */
  {
    "speculation_barrier",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_speculation_barrier },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16qi },
    &operand_data[5379],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8hi },
    &operand_data[5381],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4si },
    &operand_data[5383],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4sf },
    &operand_data[5385],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:23 */
  {
    "movv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2di },
    &operand_data[5387],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:46 */
  {
    "movv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2si },
    &operand_data[5389],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:46 */
  {
    "movv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4hi },
    &operand_data[5391],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:46 */
  {
    "movv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8qi },
    &operand_data[5393],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:46 */
  {
    "movv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2sf },
    &operand_data[5395],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:66 */
  {
    "movv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8hf },
    &operand_data[5397],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:88 */
  {
    "addv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8qi3 },
    &operand_data[5399],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:88 */
  {
    "addv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16qi3 },
    &operand_data[5402],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:88 */
  {
    "addv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4hi3 },
    &operand_data[5405],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:88 */
  {
    "addv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8hi3 },
    &operand_data[5408],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:88 */
  {
    "addv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2si3 },
    &operand_data[5411],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:88 */
  {
    "addv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4si3 },
    &operand_data[5414],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:88 */
  {
    "addv4hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4hf3 },
    &operand_data[5417],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:88 */
  {
    "addv8hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8hf3 },
    &operand_data[5420],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:88 */
  {
    "addv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2sf3 },
    &operand_data[5423],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:88 */
  {
    "addv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4sf3 },
    &operand_data[5426],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:88 */
  {
    "addv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2di3 },
    &operand_data[5429],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:95 */
  {
    "subv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8qi3 },
    &operand_data[5399],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:95 */
  {
    "subv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16qi3 },
    &operand_data[5402],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:95 */
  {
    "subv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4hi3 },
    &operand_data[5405],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:95 */
  {
    "subv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8hi3 },
    &operand_data[5408],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:95 */
  {
    "subv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2si3 },
    &operand_data[5411],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:95 */
  {
    "subv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4si3 },
    &operand_data[5414],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:95 */
  {
    "subv4hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4hf3 },
    &operand_data[5417],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:95 */
  {
    "subv8hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8hf3 },
    &operand_data[5420],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:95 */
  {
    "subv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2sf3 },
    &operand_data[5423],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:95 */
  {
    "subv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4sf3 },
    &operand_data[5426],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:95 */
  {
    "subv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2di3 },
    &operand_data[5429],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:102 */
  {
    "mulv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8qi3 },
    &operand_data[5399],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:102 */
  {
    "mulv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16qi3 },
    &operand_data[5402],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:102 */
  {
    "mulv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4hi3 },
    &operand_data[5405],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:102 */
  {
    "mulv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8hi3 },
    &operand_data[5408],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:102 */
  {
    "mulv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2si3 },
    &operand_data[5411],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:102 */
  {
    "mulv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4si3 },
    &operand_data[5414],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:102 */
  {
    "mulv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2sf3 },
    &operand_data[5423],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:102 */
  {
    "mulv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4sf3 },
    &operand_data[5426],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:102 */
  {
    "mulv8hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8hf3 },
    &operand_data[5420],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:102 */
  {
    "mulv4hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4hf3 },
    &operand_data[5417],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "sminv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv2si3 },
    &operand_data[5411],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "sminv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4hi3 },
    &operand_data[5405],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "sminv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8qi3 },
    &operand_data[5399],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "sminv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv2sf3 },
    &operand_data[5423],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "sminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4si3 },
    &operand_data[5414],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "sminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8hi3 },
    &operand_data[5408],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "sminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16qi3 },
    &operand_data[5402],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:112 */
  {
    "sminv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4sf3 },
    &operand_data[5426],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:119 */
  {
    "uminv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv2si3 },
    &operand_data[5411],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:119 */
  {
    "uminv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv4hi3 },
    &operand_data[5405],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:119 */
  {
    "uminv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8qi3 },
    &operand_data[5399],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:119 */
  {
    "uminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv4si3 },
    &operand_data[5414],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:119 */
  {
    "uminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8hi3 },
    &operand_data[5408],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:119 */
  {
    "uminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16qi3 },
    &operand_data[5402],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:126 */
  {
    "smaxv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv2si3 },
    &operand_data[5411],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:126 */
  {
    "smaxv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4hi3 },
    &operand_data[5405],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:126 */
  {
    "smaxv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8qi3 },
    &operand_data[5399],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:126 */
  {
    "smaxv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv2sf3 },
    &operand_data[5423],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:126 */
  {
    "smaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4si3 },
    &operand_data[5414],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:126 */
  {
    "smaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8hi3 },
    &operand_data[5408],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:126 */
  {
    "smaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16qi3 },
    &operand_data[5402],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:126 */
  {
    "smaxv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4sf3 },
    &operand_data[5426],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:133 */
  {
    "umaxv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv2si3 },
    &operand_data[5411],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:133 */
  {
    "umaxv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv4hi3 },
    &operand_data[5405],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:133 */
  {
    "umaxv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8qi3 },
    &operand_data[5399],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:133 */
  {
    "umaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv4si3 },
    &operand_data[5414],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:133 */
  {
    "umaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8hi3 },
    &operand_data[5408],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:133 */
  {
    "umaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16qi3 },
    &operand_data[5402],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:140 */
  {
    "vec_permv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv8qi },
    &operand_data[5432],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:140 */
  {
    "vec_permv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv16qi },
    &operand_data[5436],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:151 */
  {
    "vec_extractv16qiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv16qiqi },
    &operand_data[5440],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:151 */
  {
    "vec_extractv8hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8hihi },
    &operand_data[5443],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:151 */
  {
    "vec_extractv8hfhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8hfhf },
    &operand_data[5446],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:151 */
  {
    "vec_extractv4sisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4sisi },
    &operand_data[5449],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:151 */
  {
    "vec_extractv4sfsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4sfsf },
    &operand_data[5452],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:151 */
  {
    "vec_extractv2didi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2didi },
    &operand_data[5455],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:168 */
  {
    "vec_setv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv16qi },
    &operand_data[5458],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:168 */
  {
    "vec_setv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8hi },
    &operand_data[5461],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:168 */
  {
    "vec_setv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8hf },
    &operand_data[5464],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:168 */
  {
    "vec_setv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4si },
    &operand_data[5467],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:168 */
  {
    "vec_setv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4sf },
    &operand_data[5470],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:168 */
  {
    "vec_setv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2di },
    &operand_data[5473],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:184 */
  {
    "andv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8qi3 },
    &operand_data[5476],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:184 */
  {
    "andv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16qi3 },
    &operand_data[5479],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:184 */
  {
    "andv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4hi3 },
    &operand_data[5482],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:184 */
  {
    "andv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8hi3 },
    &operand_data[5485],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:184 */
  {
    "andv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2si3 },
    &operand_data[5488],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:184 */
  {
    "andv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4si3 },
    &operand_data[5491],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:184 */
  {
    "andv4hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4hf3 },
    &operand_data[5494],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:184 */
  {
    "andv8hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8hf3 },
    &operand_data[5497],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:184 */
  {
    "andv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2sf3 },
    &operand_data[5500],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:184 */
  {
    "andv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4sf3 },
    &operand_data[5503],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:184 */
  {
    "andv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2di3 },
    &operand_data[5506],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:191 */
  {
    "iorv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8qi3 },
    &operand_data[5509],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:191 */
  {
    "iorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16qi3 },
    &operand_data[5512],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:191 */
  {
    "iorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4hi3 },
    &operand_data[5515],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:191 */
  {
    "iorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8hi3 },
    &operand_data[5518],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:191 */
  {
    "iorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2si3 },
    &operand_data[5521],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:191 */
  {
    "iorv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4si3 },
    &operand_data[5524],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:191 */
  {
    "iorv4hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4hf3 },
    &operand_data[5527],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:191 */
  {
    "iorv8hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8hf3 },
    &operand_data[5530],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:191 */
  {
    "iorv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2sf3 },
    &operand_data[5533],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:191 */
  {
    "iorv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4sf3 },
    &operand_data[5536],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:191 */
  {
    "iorv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2di3 },
    &operand_data[5539],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:198 */
  {
    "xorv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8qi3 },
    &operand_data[5399],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:198 */
  {
    "xorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16qi3 },
    &operand_data[5402],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:198 */
  {
    "xorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4hi3 },
    &operand_data[5405],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:198 */
  {
    "xorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8hi3 },
    &operand_data[5408],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:198 */
  {
    "xorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2si3 },
    &operand_data[5411],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:198 */
  {
    "xorv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4si3 },
    &operand_data[5414],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:198 */
  {
    "xorv4hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4hf3 },
    &operand_data[5417],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:198 */
  {
    "xorv8hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8hf3 },
    &operand_data[5420],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:198 */
  {
    "xorv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2sf3 },
    &operand_data[5423],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:198 */
  {
    "xorv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4sf3 },
    &operand_data[5426],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:198 */
  {
    "xorv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2di3 },
    &operand_data[5429],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:205 */
  {
    "one_cmplv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8qi2 },
    &operand_data[5399],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:205 */
  {
    "one_cmplv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv16qi2 },
    &operand_data[5402],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:205 */
  {
    "one_cmplv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4hi2 },
    &operand_data[5405],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:205 */
  {
    "one_cmplv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8hi2 },
    &operand_data[5408],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:205 */
  {
    "one_cmplv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv2si2 },
    &operand_data[5411],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:205 */
  {
    "one_cmplv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4si2 },
    &operand_data[5414],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:205 */
  {
    "one_cmplv4hf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4hf2 },
    &operand_data[5417],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:205 */
  {
    "one_cmplv8hf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8hf2 },
    &operand_data[5397],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:205 */
  {
    "one_cmplv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv2sf2 },
    &operand_data[5423],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:205 */
  {
    "one_cmplv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4sf2 },
    &operand_data[5426],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:205 */
  {
    "one_cmplv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv2di2 },
    &operand_data[5429],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:211 */
  {
    "negv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8qi2 },
    &operand_data[5399],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:211 */
  {
    "negv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv16qi2 },
    &operand_data[5402],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:211 */
  {
    "negv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4hi2 },
    &operand_data[5405],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:211 */
  {
    "negv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8hi2 },
    &operand_data[5408],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:211 */
  {
    "negv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv2si2 },
    &operand_data[5411],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:211 */
  {
    "negv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4si2 },
    &operand_data[5414],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:211 */
  {
    "negv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv2sf2 },
    &operand_data[5423],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:211 */
  {
    "negv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4sf2 },
    &operand_data[5426],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:211 */
  {
    "negv8hf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8hf2 },
    &operand_data[5397],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:211 */
  {
    "negv4hf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4hf2 },
    &operand_data[5417],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:217 */
  {
    "cadd90v4hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd90v4hf3 },
    &operand_data[5542],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:217 */
  {
    "cadd270v4hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd270v4hf3 },
    &operand_data[5542],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:217 */
  {
    "cadd90v8hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd90v8hf3 },
    &operand_data[5545],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:217 */
  {
    "cadd270v8hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd270v8hf3 },
    &operand_data[5545],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:217 */
  {
    "cadd90v2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd90v2sf3 },
    &operand_data[5548],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:217 */
  {
    "cadd270v2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd270v2sf3 },
    &operand_data[5548],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:217 */
  {
    "cadd90v4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd90v4sf3 },
    &operand_data[5551],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:217 */
  {
    "cadd270v4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd270v4sf3 },
    &operand_data[5551],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:229 */
  {
    "cmulv8hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmulv8hf3 },
    &operand_data[5545],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:229 */
  {
    "cmul_conjv8hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmul_conjv8hf3 },
    &operand_data[5545],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:229 */
  {
    "cmulv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmulv4sf3 },
    &operand_data[5551],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:229 */
  {
    "cmul_conjv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmul_conjv4sf3 },
    &operand_data[5551],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla0v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla0v4hf },
    &operand_data[5554],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla90v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla90v4hf },
    &operand_data[5554],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla180v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla180v4hf },
    &operand_data[5554],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla270v4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla270v4hf },
    &operand_data[5554],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla0v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla0v8hf },
    &operand_data[5558],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla90v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla90v8hf },
    &operand_data[5558],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla180v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla180v8hf },
    &operand_data[5558],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla270v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla270v8hf },
    &operand_data[5558],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla0v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla0v2sf },
    &operand_data[5562],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla90v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla90v2sf },
    &operand_data[5562],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla180v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla180v2sf },
    &operand_data[5562],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla270v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla270v2sf },
    &operand_data[5562],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla0v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla0v4sf },
    &operand_data[5566],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla90v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla90v4sf },
    &operand_data[5566],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla180v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla180v4sf },
    &operand_data[5566],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:253 */
  {
    "arm_vcmla270v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_arm_vcmla270v4sf },
    &operand_data[5566],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmlav4hf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmlav4hf4 },
    &operand_data[5554],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmla_conjv4hf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmla_conjv4hf4 },
    &operand_data[5554],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmlsv4hf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmlsv4hf4 },
    &operand_data[5554],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmls_conjv4hf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmls_conjv4hf4 },
    &operand_data[5554],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmlav8hf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmlav8hf4 },
    &operand_data[5558],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmla_conjv8hf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmla_conjv8hf4 },
    &operand_data[5558],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmlsv8hf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmlsv8hf4 },
    &operand_data[5558],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmls_conjv8hf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmls_conjv8hf4 },
    &operand_data[5558],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmlav2sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmlav2sf4 },
    &operand_data[5562],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmla_conjv2sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmla_conjv2sf4 },
    &operand_data[5562],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmlsv2sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmlsv2sf4 },
    &operand_data[5562],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmls_conjv2sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmls_conjv2sf4 },
    &operand_data[5562],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmlav4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmlav4sf4 },
    &operand_data[5566],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmla_conjv4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmla_conjv4sf4 },
    &operand_data[5566],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmlsv4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmlsv4sf4 },
    &operand_data[5566],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:266 */
  {
    "cmls_conjv4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmls_conjv4sf4 },
    &operand_data[5566],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisalignv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8qi },
    &operand_data[5393],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisalignv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv16qi },
    &operand_data[5379],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisalignv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4hi },
    &operand_data[5391],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisalignv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8hi },
    &operand_data[5381],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisalignv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2si },
    &operand_data[5389],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisalignv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4si },
    &operand_data[5383],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisalignv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4hf },
    &operand_data[5570],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisalignv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8hf },
    &operand_data[5572],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisalignv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4bf },
    &operand_data[5574],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisalignv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8bf },
    &operand_data[5576],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisalignv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2sf },
    &operand_data[5395],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisalignv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4sf },
    &operand_data[5385],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisaligndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisaligndi },
    &operand_data[5578],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:283 */
  {
    "movmisalignv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2di },
    &operand_data[5387],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:372 */
  {
    "vashlv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv8qi3 },
    &operand_data[5580],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:372 */
  {
    "vashlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv16qi3 },
    &operand_data[5583],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:372 */
  {
    "vashlv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv4hi3 },
    &operand_data[5586],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:372 */
  {
    "vashlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv8hi3 },
    &operand_data[5589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:372 */
  {
    "vashlv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv2si3 },
    &operand_data[5592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:372 */
  {
    "vashlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv4si3 },
    &operand_data[5595],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:385 */
  {
    "vashrv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8qi3 },
    &operand_data[5598],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:385 */
  {
    "vashrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv16qi3 },
    &operand_data[5601],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:385 */
  {
    "vashrv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv4hi3 },
    &operand_data[5604],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:385 */
  {
    "vashrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8hi3 },
    &operand_data[5607],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:385 */
  {
    "vashrv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv2si3 },
    &operand_data[5610],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:385 */
  {
    "vashrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv4si3 },
    &operand_data[5613],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:403 */
  {
    "vlshrv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8qi3 },
    &operand_data[5598],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:403 */
  {
    "vlshrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv16qi3 },
    &operand_data[5601],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:403 */
  {
    "vlshrv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv4hi3 },
    &operand_data[5604],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:403 */
  {
    "vlshrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8hi3 },
    &operand_data[5607],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:403 */
  {
    "vlshrv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv2si3 },
    &operand_data[5610],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vec-common.md:403 */
  {
    "vlshrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv4si3 },
    &operand_data[5613],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:248 */
  {
    "iwmmxt_setwcgr0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_setwcgr0 },
    &operand_data[806],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:255 */
  {
    "iwmmxt_setwcgr1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_setwcgr1 },
    &operand_data[806],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:262 */
  {
    "iwmmxt_setwcgr2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_setwcgr2 },
    &operand_data[806],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:269 */
  {
    "iwmmxt_setwcgr3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_setwcgr3 },
    &operand_data[806],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:276 */
  {
    "iwmmxt_getwcgr0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_getwcgr0 },
    &operand_data[806],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:283 */
  {
    "iwmmxt_getwcgr1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_getwcgr1 },
    &operand_data[806],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:290 */
  {
    "iwmmxt_getwcgr2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_getwcgr2 },
    &operand_data[806],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/iwmmxt.md:297 */
  {
    "iwmmxt_getwcgr3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iwmmxt_getwcgr3 },
    &operand_data[806],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vfp.md:945 */
  {
    "neon_vabshf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabshf },
    &operand_data[5322],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vfp.md:1338 */
  {
    "neon_vfmahf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmahf },
    &operand_data[5616],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vfp.md:1373 */
  {
    "neon_vfmshf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmshf },
    &operand_data[5616],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vfp.md:1941 */
  {
    "neon_vcvths_nhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvths_nhf },
    &operand_data[5619],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vfp.md:1941 */
  {
    "neon_vcvthu_nhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvthu_nhf },
    &operand_data[5619],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vfp.md:1982 */
  {
    "neon_vcvths_nsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvths_nsi },
    &operand_data[5622],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/vfp.md:1982 */
  {
    "neon_vcvthu_nsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcvthu_nsi },
    &operand_data[5622],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb1.md:839 */
  {
    "thumb_movhi_clobber",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb_movhi_clobber },
    &operand_data[5625],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb1.md:1040 */
  {
    "cbranchqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchqi4 },
    &operand_data[5628],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb1.md:1211 */
  {
    "cbranchsi4_neg_late",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchsi4_neg_late },
    &operand_data[5632],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb1.md:1695 */
  {
    "cstoresi_eq0_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresi_eq0_thumb1 },
    &operand_data[5097],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb1.md:1705 */
  {
    "cstoresi_ne0_thumb1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresi_ne0_thumb1 },
    &operand_data[5097],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb1.md:1918 */
  {
    "thumb1_casesi_internal_pic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb1_casesi_internal_pic },
    &operand_data[5637],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb1.md:1991 */
  {
    "tablejump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tablejump },
    &operand_data[5641],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb2.md:1130 */
  {
    "thumb2_casesi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb2_casesi_internal },
    &operand_data[5643],
    4,
    6,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb2.md:1168 */
  {
    "thumb2_casesi_internal_pic",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_thumb2_casesi_internal_pic },
    &operand_data[5643],
    4,
    7,
    1,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb2.md:1611 */
  {
    "doloop_end",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_doloop_end },
    &operand_data[504],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/thumb2.md:1751 */
  {
    "doloop_begin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_doloop_begin },
    &operand_data[504],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:135 */
  {
    "movti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movti },
    &operand_data[5650],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:149 */
  {
    "movei",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movei },
    &operand_data[5652],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:149 */
  {
    "movoi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movoi },
    &operand_data[5654],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:149 */
  {
    "movci",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movci },
    &operand_data[5656],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:149 */
  {
    "movxi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movxi },
    &operand_data[5658],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:167 */
  {
    "movv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4hf },
    &operand_data[5417],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:167 */
  {
    "movv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4bf },
    &operand_data[5660],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:167 */
  {
    "movv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8bf },
    &operand_data[5662],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:461 */
  {
    "vec_initv8qiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8qiqi },
    &operand_data[5664],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:461 */
  {
    "vec_initv16qiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv16qiqi },
    &operand_data[5666],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:461 */
  {
    "vec_initv4hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4hihi },
    &operand_data[5668],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:461 */
  {
    "vec_initv8hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8hihi },
    &operand_data[5670],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:461 */
  {
    "vec_initv2sisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2sisi },
    &operand_data[5672],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:461 */
  {
    "vec_initv4sisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4sisi },
    &operand_data[5674],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:461 */
  {
    "vec_initv4hfhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4hfhf },
    &operand_data[5676],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:461 */
  {
    "vec_initv8hfhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8hfhf },
    &operand_data[5678],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:461 */
  {
    "vec_initv2sfsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2sfsf },
    &operand_data[5680],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:461 */
  {
    "vec_initv4sfsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4sfsf },
    &operand_data[5682],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:461 */
  {
    "vec_initv2didi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2didi },
    &operand_data[5684],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:516 */
  {
    "divv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv2sf3 },
    &operand_data[5423],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:516 */
  {
    "divv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv4sf3 },
    &operand_data[5426],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:772 */
  {
    "neon_vabsv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv8hf },
    &operand_data[5397],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:772 */
  {
    "neon_vnegv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv8hf },
    &operand_data[5397],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:772 */
  {
    "neon_vabsv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv4hf },
    &operand_data[5417],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:772 */
  {
    "neon_vnegv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv4hf },
    &operand_data[5417],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:922 */
  {
    "widen_ssumv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_ssumv16qi3 },
    &operand_data[5686],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:922 */
  {
    "widen_ssumv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_ssumv8hi3 },
    &operand_data[5689],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:922 */
  {
    "widen_ssumv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_ssumv4si3 },
    &operand_data[5692],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:992 */
  {
    "widen_usumv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_usumv16qi3 },
    &operand_data[5686],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:992 */
  {
    "widen_usumv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_usumv8hi3 },
    &operand_data[5689],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:992 */
  {
    "widen_usumv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_widen_usumv4si3 },
    &operand_data[5692],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1127 */
  {
    "move_hi_quad_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_hi_quad_v2di },
    &operand_data[5473],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1127 */
  {
    "move_hi_quad_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_hi_quad_v2df },
    &operand_data[5695],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1127 */
  {
    "move_hi_quad_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_hi_quad_v16qi },
    &operand_data[5697],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1127 */
  {
    "move_hi_quad_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_hi_quad_v8hi },
    &operand_data[5699],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1127 */
  {
    "move_hi_quad_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_hi_quad_v4si },
    &operand_data[5701],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1127 */
  {
    "move_hi_quad_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_hi_quad_v4sf },
    &operand_data[5703],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1138 */
  {
    "move_lo_quad_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_lo_quad_v2di },
    &operand_data[5473],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1138 */
  {
    "move_lo_quad_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_lo_quad_v2df },
    &operand_data[5695],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1138 */
  {
    "move_lo_quad_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_lo_quad_v16qi },
    &operand_data[5697],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1138 */
  {
    "move_lo_quad_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_lo_quad_v8hi },
    &operand_data[5699],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1138 */
  {
    "move_lo_quad_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_lo_quad_v4si },
    &operand_data[5701],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1138 */
  {
    "move_lo_quad_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_lo_quad_v4sf },
    &operand_data[5703],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1151 */
  {
    "reduc_plus_scal_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v8qi },
    &operand_data[5705],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1151 */
  {
    "reduc_plus_scal_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v4hi },
    &operand_data[5707],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1151 */
  {
    "reduc_plus_scal_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v2si },
    &operand_data[5709],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1151 */
  {
    "reduc_plus_scal_v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v2sf },
    &operand_data[5711],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1164 */
  {
    "reduc_plus_scal_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v16qi },
    &operand_data[5440],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1164 */
  {
    "reduc_plus_scal_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v8hi },
    &operand_data[5443],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1164 */
  {
    "reduc_plus_scal_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v4si },
    &operand_data[5449],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1164 */
  {
    "reduc_plus_scal_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v4sf },
    &operand_data[5452],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1177 */
  {
    "reduc_plus_scal_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v2di },
    &operand_data[5455],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1199 */
  {
    "reduc_smin_scal_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v8qi },
    &operand_data[5705],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1199 */
  {
    "reduc_smin_scal_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v4hi },
    &operand_data[5707],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1199 */
  {
    "reduc_smin_scal_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v2si },
    &operand_data[5709],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1199 */
  {
    "reduc_smin_scal_v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v2sf },
    &operand_data[5711],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1213 */
  {
    "reduc_smin_scal_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v16qi },
    &operand_data[5440],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1213 */
  {
    "reduc_smin_scal_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v8hi },
    &operand_data[5443],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1213 */
  {
    "reduc_smin_scal_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v4si },
    &operand_data[5449],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1213 */
  {
    "reduc_smin_scal_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v4sf },
    &operand_data[5452],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1226 */
  {
    "reduc_smax_scal_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v8qi },
    &operand_data[5705],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1226 */
  {
    "reduc_smax_scal_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v4hi },
    &operand_data[5707],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1226 */
  {
    "reduc_smax_scal_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v2si },
    &operand_data[5709],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1226 */
  {
    "reduc_smax_scal_v2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v2sf },
    &operand_data[5711],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1239 */
  {
    "reduc_smax_scal_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v16qi },
    &operand_data[5440],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1239 */
  {
    "reduc_smax_scal_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v8hi },
    &operand_data[5443],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1239 */
  {
    "reduc_smax_scal_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v4si },
    &operand_data[5449],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1239 */
  {
    "reduc_smax_scal_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v4sf },
    &operand_data[5452],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1252 */
  {
    "reduc_umin_scal_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v8qi },
    &operand_data[5705],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1252 */
  {
    "reduc_umin_scal_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v4hi },
    &operand_data[5707],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1252 */
  {
    "reduc_umin_scal_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v2si },
    &operand_data[5709],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1265 */
  {
    "reduc_umin_scal_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v16qi },
    &operand_data[5440],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1265 */
  {
    "reduc_umin_scal_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v8hi },
    &operand_data[5443],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1265 */
  {
    "reduc_umin_scal_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v4si },
    &operand_data[5449],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1278 */
  {
    "reduc_umax_scal_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v8qi },
    &operand_data[5705],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1278 */
  {
    "reduc_umax_scal_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v4hi },
    &operand_data[5707],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1278 */
  {
    "reduc_umax_scal_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v2si },
    &operand_data[5709],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1291 */
  {
    "reduc_umax_scal_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v16qi },
    &operand_data[5440],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1291 */
  {
    "reduc_umax_scal_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v8hi },
    &operand_data[5443],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1291 */
  {
    "reduc_umax_scal_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v4si },
    &operand_data[5449],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1419 */
  {
    "vec_cmpv8qiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8qiv8qi },
    &operand_data[5713],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1419 */
  {
    "vec_cmpv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv16qiv16qi },
    &operand_data[5717],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1419 */
  {
    "vec_cmpv4hiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4hiv4hi },
    &operand_data[5721],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1419 */
  {
    "vec_cmpv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8hiv8hi },
    &operand_data[5725],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1419 */
  {
    "vec_cmpv2siv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv2siv2si },
    &operand_data[5729],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1419 */
  {
    "vec_cmpv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4siv4si },
    &operand_data[5733],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1419 */
  {
    "vec_cmpv2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv2sfv2si },
    &operand_data[5737],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1419 */
  {
    "vec_cmpv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4sfv4si },
    &operand_data[5741],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1431 */
  {
    "vec_cmpuv8qiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv8qiv8qi },
    &operand_data[5713],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1431 */
  {
    "vec_cmpuv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv16qiv16qi },
    &operand_data[5717],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1431 */
  {
    "vec_cmpuv4hiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv4hiv4hi },
    &operand_data[5721],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1431 */
  {
    "vec_cmpuv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv8hiv8hi },
    &operand_data[5725],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1431 */
  {
    "vec_cmpuv2siv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv2siv2si },
    &operand_data[5729],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1431 */
  {
    "vec_cmpuv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv4siv4si },
    &operand_data[5733],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1451 */
  {
    "vcondv8qiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8qiv8qi },
    &operand_data[5745],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1451 */
  {
    "vcondv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16qiv16qi },
    &operand_data[5751],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1451 */
  {
    "vcondv4hiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4hiv4hi },
    &operand_data[5757],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1451 */
  {
    "vcondv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8hiv8hi },
    &operand_data[5763],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1451 */
  {
    "vcondv2siv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2siv2si },
    &operand_data[5769],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1451 */
  {
    "vcondv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4siv4si },
    &operand_data[5775],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1451 */
  {
    "vcondv2sfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2sfv2sf },
    &operand_data[5781],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1451 */
  {
    "vcondv4sfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4sfv4sf },
    &operand_data[5787],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1465 */
  {
    "vcondv2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2sfv2si },
    &operand_data[5793],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1465 */
  {
    "vcondv2siv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2siv2sf },
    &operand_data[5799],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1465 */
  {
    "vcondv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4sfv4si },
    &operand_data[5805],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1465 */
  {
    "vcondv4siv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4siv4sf },
    &operand_data[5811],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1479 */
  {
    "vconduv8qiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8qiv8qi },
    &operand_data[5817],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1479 */
  {
    "vconduv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16qiv16qi },
    &operand_data[5823],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1479 */
  {
    "vconduv4hiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4hiv4hi },
    &operand_data[5829],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1479 */
  {
    "vconduv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8hiv8hi },
    &operand_data[5835],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1479 */
  {
    "vconduv2siv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2siv2si },
    &operand_data[5841],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1479 */
  {
    "vconduv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4siv4si },
    &operand_data[5847],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1479 */
  {
    "vconduv2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2sfv2si },
    &operand_data[5853],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1479 */
  {
    "vconduv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4sfv4si },
    &operand_data[5859],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1493 */
  {
    "vcond_mask_v8qiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8qiv8qi },
    &operand_data[5432],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1493 */
  {
    "vcond_mask_v16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v16qiv16qi },
    &operand_data[5436],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1493 */
  {
    "vcond_mask_v4hiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4hiv4hi },
    &operand_data[5865],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1493 */
  {
    "vcond_mask_v8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8hiv8hi },
    &operand_data[5869],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1493 */
  {
    "vcond_mask_v2siv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v2siv2si },
    &operand_data[5873],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1493 */
  {
    "vcond_mask_v4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4siv4si },
    &operand_data[5877],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1493 */
  {
    "vcond_mask_v2sfv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v2sfv2si },
    &operand_data[5881],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1493 */
  {
    "vcond_mask_v4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4sfv4si },
    &operand_data[5885],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1510 */
  {
    "neon_vaddv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddv2sf },
    &operand_data[5423],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1510 */
  {
    "neon_vaddv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddv4sf },
    &operand_data[5426],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1524 */
  {
    "neon_vaddv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddv8hf },
    &operand_data[5420],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1524 */
  {
    "neon_vaddv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vaddv4hf },
    &operand_data[5417],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1534 */
  {
    "neon_vsubv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubv8hf },
    &operand_data[5420],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1534 */
  {
    "neon_vsubv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubv4hf },
    &operand_data[5417],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1646 */
  {
    "neon_vmlav8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav8qi },
    &operand_data[5432],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1646 */
  {
    "neon_vmlav16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav16qi },
    &operand_data[5436],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1646 */
  {
    "neon_vmlav4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav4hi },
    &operand_data[5865],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1646 */
  {
    "neon_vmlav8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav8hi },
    &operand_data[5869],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1646 */
  {
    "neon_vmlav2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav2si },
    &operand_data[5873],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1646 */
  {
    "neon_vmlav4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav4si },
    &operand_data[5877],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1646 */
  {
    "neon_vmlav2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav2sf },
    &operand_data[5889],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1646 */
  {
    "neon_vmlav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlav4sf },
    &operand_data[5893],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1662 */
  {
    "neon_vfmav2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmav2sf },
    &operand_data[5889],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1662 */
  {
    "neon_vfmav4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmav4sf },
    &operand_data[5893],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1674 */
  {
    "neon_vfmav8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmav8hf },
    &operand_data[5897],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1674 */
  {
    "neon_vfmav4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmav4hf },
    &operand_data[5901],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1686 */
  {
    "neon_vfmsv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsv2sf },
    &operand_data[5889],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1686 */
  {
    "neon_vfmsv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsv4sf },
    &operand_data[5893],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1698 */
  {
    "neon_vfmsv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsv8hf },
    &operand_data[5897],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1698 */
  {
    "neon_vfmsv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsv4hf },
    &operand_data[5901],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1714 */
  {
    "neon_vfmal_lowv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmal_lowv2sf },
    &operand_data[5905],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1714 */
  {
    "neon_vfmal_highv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmal_highv2sf },
    &operand_data[5905],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1714 */
  {
    "neon_vfmsl_lowv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsl_lowv2sf },
    &operand_data[5905],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1714 */
  {
    "neon_vfmsl_highv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsl_highv2sf },
    &operand_data[5905],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1714 */
  {
    "neon_vfmal_lowv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmal_lowv4sf },
    &operand_data[5895],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1714 */
  {
    "neon_vfmal_highv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmal_highv4sf },
    &operand_data[5895],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1714 */
  {
    "neon_vfmsl_lowv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsl_lowv4sf },
    &operand_data[5895],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1714 */
  {
    "neon_vfmsl_highv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsl_highv4sf },
    &operand_data[5895],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1802 */
  {
    "neon_vfmal_lane_lowv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmal_lane_lowv2sf },
    &operand_data[5905],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1802 */
  {
    "neon_vfmal_lane_highv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmal_lane_highv2sf },
    &operand_data[5905],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1802 */
  {
    "neon_vfmsl_lane_lowv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsl_lane_lowv2sf },
    &operand_data[5905],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1802 */
  {
    "neon_vfmsl_lane_highv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsl_lane_highv2sf },
    &operand_data[5905],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1802 */
  {
    "neon_vfmal_lane_lowv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmal_lane_lowv4sf },
    &operand_data[5910],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1802 */
  {
    "neon_vfmal_lane_highv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmal_lane_highv4sf },
    &operand_data[5910],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1802 */
  {
    "neon_vfmsl_lane_lowv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsl_lane_lowv4sf },
    &operand_data[5910],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1802 */
  {
    "neon_vfmsl_lane_highv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsl_lane_highv4sf },
    &operand_data[5910],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1851 */
  {
    "neon_vfmal_lane_lowv8hfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmal_lane_lowv8hfv2sf },
    &operand_data[5915],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1851 */
  {
    "neon_vfmal_lane_highv8hfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmal_lane_highv8hfv2sf },
    &operand_data[5915],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1851 */
  {
    "neon_vfmsl_lane_lowv8hfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsl_lane_lowv8hfv2sf },
    &operand_data[5915],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1851 */
  {
    "neon_vfmsl_lane_highv8hfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsl_lane_highv8hfv2sf },
    &operand_data[5915],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1851 */
  {
    "neon_vfmal_lane_lowv4hfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmal_lane_lowv4hfv4sf },
    &operand_data[5920],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1851 */
  {
    "neon_vfmal_lane_highv4hfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmal_lane_highv4hfv4sf },
    &operand_data[5920],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1851 */
  {
    "neon_vfmsl_lane_lowv4hfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsl_lane_lowv4hfv4sf },
    &operand_data[5920],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:1851 */
  {
    "neon_vfmsl_lane_highv4hfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmsl_lane_highv4hfv4sf },
    &operand_data[5920],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2137 */
  {
    "neon_vmlsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv8qi },
    &operand_data[5432],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2137 */
  {
    "neon_vmlsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv16qi },
    &operand_data[5436],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2137 */
  {
    "neon_vmlsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv4hi },
    &operand_data[5865],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2137 */
  {
    "neon_vmlsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv8hi },
    &operand_data[5869],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2137 */
  {
    "neon_vmlsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv2si },
    &operand_data[5873],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2137 */
  {
    "neon_vmlsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv4si },
    &operand_data[5877],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2137 */
  {
    "neon_vmlsv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv2sf },
    &operand_data[5889],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2137 */
  {
    "neon_vmlsv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsv4sf },
    &operand_data[5893],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2245 */
  {
    "neon_vsubv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubv2sf },
    &operand_data[5423],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2245 */
  {
    "neon_vsubv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vsubv4sf },
    &operand_data[5426],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vceqv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv8qi },
    &operand_data[5925],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgtv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv8qi },
    &operand_data[5925],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev8qi },
    &operand_data[5925],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vclev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev8qi },
    &operand_data[5925],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcltv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv8qi },
    &operand_data[5925],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vceqv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv16qi },
    &operand_data[5928],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgtv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv16qi },
    &operand_data[5928],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev16qi },
    &operand_data[5928],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vclev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev16qi },
    &operand_data[5928],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcltv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv16qi },
    &operand_data[5928],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vceqv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4hi },
    &operand_data[5931],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgtv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4hi },
    &operand_data[5931],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4hi },
    &operand_data[5931],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vclev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4hi },
    &operand_data[5931],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcltv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4hi },
    &operand_data[5931],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vceqv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv8hi },
    &operand_data[5934],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgtv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv8hi },
    &operand_data[5934],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev8hi },
    &operand_data[5934],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vclev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev8hi },
    &operand_data[5934],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcltv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv8hi },
    &operand_data[5934],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vceqv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv2si },
    &operand_data[5937],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgtv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv2si },
    &operand_data[5937],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev2si },
    &operand_data[5937],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vclev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev2si },
    &operand_data[5937],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcltv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv2si },
    &operand_data[5937],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vceqv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4si },
    &operand_data[5940],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgtv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4si },
    &operand_data[5940],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4si },
    &operand_data[5940],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vclev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4si },
    &operand_data[5940],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcltv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4si },
    &operand_data[5940],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vceqv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv2sf },
    &operand_data[5943],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgtv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv2sf },
    &operand_data[5943],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev2sf },
    &operand_data[5943],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vclev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev2sf },
    &operand_data[5943],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcltv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv2sf },
    &operand_data[5943],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vceqv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4sf },
    &operand_data[5946],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgtv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4sf },
    &operand_data[5946],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcgev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4sf },
    &operand_data[5946],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vclev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4sf },
    &operand_data[5946],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2326 */
  {
    "neon_vcltv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4sf },
    &operand_data[5946],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2410 */
  {
    "neon_vceqv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv8hf },
    &operand_data[5949],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2410 */
  {
    "neon_vcgtv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv8hf },
    &operand_data[5949],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2410 */
  {
    "neon_vcgev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev8hf },
    &operand_data[5949],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2410 */
  {
    "neon_vclev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev8hf },
    &operand_data[5949],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2410 */
  {
    "neon_vcltv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv8hf },
    &operand_data[5949],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2410 */
  {
    "neon_vceqv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqv4hf },
    &operand_data[5952],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2410 */
  {
    "neon_vcgtv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtv4hf },
    &operand_data[5952],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2410 */
  {
    "neon_vcgev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgev4hf },
    &operand_data[5952],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2410 */
  {
    "neon_vclev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclev4hf },
    &operand_data[5952],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2410 */
  {
    "neon_vcltv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltv4hf },
    &operand_data[5952],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2487 */
  {
    "neon_vcagtv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv2sf },
    &operand_data[5955],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2487 */
  {
    "neon_vcagev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev2sf },
    &operand_data[5955],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2487 */
  {
    "neon_vcagtv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv4sf },
    &operand_data[5958],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2487 */
  {
    "neon_vcagev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev4sf },
    &operand_data[5958],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2527 */
  {
    "neon_vcagtv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv8hf },
    &operand_data[5961],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2527 */
  {
    "neon_vcagev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev8hf },
    &operand_data[5961],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2527 */
  {
    "neon_vcaltv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcaltv8hf },
    &operand_data[5961],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2527 */
  {
    "neon_vcalev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcalev8hf },
    &operand_data[5961],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2527 */
  {
    "neon_vcagtv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagtv4hf },
    &operand_data[5964],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2527 */
  {
    "neon_vcagev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcagev4hf },
    &operand_data[5964],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2527 */
  {
    "neon_vcaltv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcaltv4hf },
    &operand_data[5964],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2527 */
  {
    "neon_vcalev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcalev4hf },
    &operand_data[5964],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2568 */
  {
    "neon_vceqzv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqzv8hf },
    &operand_data[5949],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2568 */
  {
    "neon_vcgtzv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtzv8hf },
    &operand_data[5949],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2568 */
  {
    "neon_vcgezv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgezv8hf },
    &operand_data[5949],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2568 */
  {
    "neon_vclezv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclezv8hf },
    &operand_data[5949],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2568 */
  {
    "neon_vcltzv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltzv8hf },
    &operand_data[5949],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2568 */
  {
    "neon_vceqzv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vceqzv4hf },
    &operand_data[5952],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2568 */
  {
    "neon_vcgtzv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgtzv4hf },
    &operand_data[5952],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2568 */
  {
    "neon_vcgezv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcgezv4hf },
    &operand_data[5952],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2568 */
  {
    "neon_vclezv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclezv4hf },
    &operand_data[5952],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2568 */
  {
    "neon_vcltzv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcltzv4hf },
    &operand_data[5952],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2653 */
  {
    "ssadv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssadv16qi },
    &operand_data[5967],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2653 */
  {
    "usadv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usadv16qi },
    &operand_data[5967],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2755 */
  {
    "neon_vpaddv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddv8qi },
    &operand_data[5399],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2755 */
  {
    "neon_vpaddv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddv4hi },
    &operand_data[5405],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2755 */
  {
    "neon_vpaddv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddv2si },
    &operand_data[5411],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2755 */
  {
    "neon_vpaddv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vpaddv2sf },
    &operand_data[5423],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2847 */
  {
    "neon_vabsv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv8qi },
    &operand_data[5399],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2847 */
  {
    "neon_vabsv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv16qi },
    &operand_data[5402],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2847 */
  {
    "neon_vabsv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv4hi },
    &operand_data[5405],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2847 */
  {
    "neon_vabsv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv8hi },
    &operand_data[5408],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2847 */
  {
    "neon_vabsv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv2si },
    &operand_data[5411],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2847 */
  {
    "neon_vabsv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv4si },
    &operand_data[5414],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2847 */
  {
    "neon_vabsv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv2sf },
    &operand_data[5423],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2847 */
  {
    "neon_vabsv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vabsv4sf },
    &operand_data[5426],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2873 */
  {
    "neon_vnegv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv8qi },
    &operand_data[5399],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2873 */
  {
    "neon_vnegv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv16qi },
    &operand_data[5402],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2873 */
  {
    "neon_vnegv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv4hi },
    &operand_data[5405],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2873 */
  {
    "neon_vnegv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv8hi },
    &operand_data[5408],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2873 */
  {
    "neon_vnegv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv2si },
    &operand_data[5411],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2873 */
  {
    "neon_vnegv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv4si },
    &operand_data[5414],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2873 */
  {
    "neon_vnegv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv2sf },
    &operand_data[5423],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2873 */
  {
    "neon_vnegv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vnegv4sf },
    &operand_data[5426],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2958 */
  {
    "cmulv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmulv2sf3 },
    &operand_data[5548],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2958 */
  {
    "cmul_conjv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmul_conjv2sf3 },
    &operand_data[5548],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2958 */
  {
    "cmulv4hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmulv4hf3 },
    &operand_data[5542],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:2958 */
  {
    "cmul_conjv4hf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmul_conjv4hf3 },
    &operand_data[5542],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3008 */
  {
    "neon_sdotv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_sdotv8qi },
    &operand_data[5971],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:3008 */
  {
    "neon_udotv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_udotv8qi },
    &operand_data[5971],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:3008 */
  {
    "neon_sdotv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_sdotv16qi },
    &operand_data[5975],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:3008 */
  {
    "neon_udotv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_udotv16qi },
    &operand_data[5975],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:3117 */
  {
    "neon_copysignfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_copysignfv2sf },
    &operand_data[5548],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3117 */
  {
    "neon_copysignfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_copysignfv4sf },
    &operand_data[5551],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3165 */
  {
    "neon_vclzv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclzv8qi },
    &operand_data[5399],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3165 */
  {
    "neon_vclzv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclzv16qi },
    &operand_data[5402],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3165 */
  {
    "neon_vclzv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclzv4hi },
    &operand_data[5405],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3165 */
  {
    "neon_vclzv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclzv8hi },
    &operand_data[5408],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3165 */
  {
    "neon_vclzv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclzv2si },
    &operand_data[5411],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3165 */
  {
    "neon_vclzv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vclzv4si },
    &operand_data[5414],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3182 */
  {
    "neon_vcntv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcntv8qi },
    &operand_data[5399],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3182 */
  {
    "neon_vcntv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcntv16qi },
    &operand_data[5402],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3218 */
  {
    "neon_vmvnv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmvnv8qi },
    &operand_data[5399],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3218 */
  {
    "neon_vmvnv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmvnv16qi },
    &operand_data[5402],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3218 */
  {
    "neon_vmvnv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmvnv4hi },
    &operand_data[5405],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3218 */
  {
    "neon_vmvnv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmvnv8hi },
    &operand_data[5408],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3218 */
  {
    "neon_vmvnv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmvnv2si },
    &operand_data[5411],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3218 */
  {
    "neon_vmvnv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmvnv4si },
    &operand_data[5414],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3319 */
  {
    "neon_vget_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8qi },
    &operand_data[5979],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3319 */
  {
    "neon_vget_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev16qi },
    &operand_data[5982],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3319 */
  {
    "neon_vget_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4hi },
    &operand_data[5985],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3319 */
  {
    "neon_vget_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev8hi },
    &operand_data[5988],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3319 */
  {
    "neon_vget_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2si },
    &operand_data[5991],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3319 */
  {
    "neon_vget_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4si },
    &operand_data[5994],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3319 */
  {
    "neon_vget_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2sf },
    &operand_data[5997],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3319 */
  {
    "neon_vget_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev4sf },
    &operand_data[6000],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3349 */
  {
    "neon_vget_laneuv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_laneuv8qi },
    &operand_data[5979],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3349 */
  {
    "neon_vget_laneuv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_laneuv16qi },
    &operand_data[5982],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3349 */
  {
    "neon_vget_laneuv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_laneuv4hi },
    &operand_data[5985],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3349 */
  {
    "neon_vget_laneuv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_laneuv8hi },
    &operand_data[5988],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3349 */
  {
    "neon_vget_laneuv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_laneuv2si },
    &operand_data[5991],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3349 */
  {
    "neon_vget_laneuv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_laneuv4si },
    &operand_data[5994],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3379 */
  {
    "neon_vget_lanedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanedi },
    &operand_data[6003],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3389 */
  {
    "neon_vget_lanev2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lanev2di },
    &operand_data[6006],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3418 */
  {
    "neon_vset_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev8qi },
    &operand_data[6009],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3418 */
  {
    "neon_vset_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev16qi },
    &operand_data[6013],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3418 */
  {
    "neon_vset_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev4hi },
    &operand_data[6017],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3418 */
  {
    "neon_vset_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev8hi },
    &operand_data[6021],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3418 */
  {
    "neon_vset_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev2si },
    &operand_data[6025],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3418 */
  {
    "neon_vset_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev4si },
    &operand_data[6029],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3418 */
  {
    "neon_vset_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev4hf },
    &operand_data[6033],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3418 */
  {
    "neon_vset_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev8hf },
    &operand_data[6037],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3418 */
  {
    "neon_vset_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev2sf },
    &operand_data[6041],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3418 */
  {
    "neon_vset_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev4sf },
    &operand_data[6045],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3418 */
  {
    "neon_vset_lanev2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanev2di },
    &operand_data[6049],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3441 */
  {
    "neon_vset_lanedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vset_lanedi },
    &operand_data[6053],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3452 */
  {
    "neon_vcreatev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcreatev8qi },
    &operand_data[6057],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3452 */
  {
    "neon_vcreatev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcreatev4hi },
    &operand_data[6059],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3452 */
  {
    "neon_vcreatev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcreatev2si },
    &operand_data[6061],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3452 */
  {
    "neon_vcreatev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcreatev2sf },
    &operand_data[6063],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3452 */
  {
    "neon_vcreatedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vcreatedi },
    &operand_data[6065],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3512 */
  {
    "neon_vdup_ndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_ndi },
    &operand_data[5094],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3577 */
  {
    "neon_vdup_lanev8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev8qi },
    &operand_data[6067],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3577 */
  {
    "neon_vdup_lanev16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev16qi },
    &operand_data[6070],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3577 */
  {
    "neon_vdup_lanev4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4hi },
    &operand_data[6073],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3577 */
  {
    "neon_vdup_lanev8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev8hi },
    &operand_data[6076],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3577 */
  {
    "neon_vdup_lanev2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev2si },
    &operand_data[6079],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3577 */
  {
    "neon_vdup_lanev4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4si },
    &operand_data[6082],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3577 */
  {
    "neon_vdup_lanev2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev2sf },
    &operand_data[6085],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3577 */
  {
    "neon_vdup_lanev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4sf },
    &operand_data[6088],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3596 */
  {
    "neon_vdup_lanev8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev8hf },
    &operand_data[6091],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3596 */
  {
    "neon_vdup_lanev4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4hf },
    &operand_data[6094],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3596 */
  {
    "neon_vdup_lanev4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev4bf },
    &operand_data[6097],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3596 */
  {
    "neon_vdup_lanev8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev8bf },
    &operand_data[6100],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3616 */
  {
    "neon_vdup_lanedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanedi },
    &operand_data[6003],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3627 */
  {
    "neon_vdup_lanev2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vdup_lanev2di },
    &operand_data[5473],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3671 */
  {
    "neon_vget_highv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_highv16qi },
    &operand_data[5401],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3671 */
  {
    "neon_vget_highv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_highv8hi },
    &operand_data[5407],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3671 */
  {
    "neon_vget_highv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_highv8hf },
    &operand_data[5419],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3671 */
  {
    "neon_vget_highv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_highv8bf },
    &operand_data[5661],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3671 */
  {
    "neon_vget_highv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_highv4si },
    &operand_data[5413],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3671 */
  {
    "neon_vget_highv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_highv4sf },
    &operand_data[5425],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3671 */
  {
    "neon_vget_highv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_highv2di },
    &operand_data[6006],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3682 */
  {
    "neon_vget_lowv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lowv16qi },
    &operand_data[5401],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3682 */
  {
    "neon_vget_lowv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lowv8hi },
    &operand_data[5407],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3682 */
  {
    "neon_vget_lowv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lowv8hf },
    &operand_data[5419],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3682 */
  {
    "neon_vget_lowv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lowv8bf },
    &operand_data[5661],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3682 */
  {
    "neon_vget_lowv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lowv4si },
    &operand_data[5413],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3682 */
  {
    "neon_vget_lowv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lowv4sf },
    &operand_data[5425],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:3682 */
  {
    "neon_vget_lowv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vget_lowv2di },
    &operand_data[6006],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4158 */
  {
    "neon_vmul_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv4hi },
    &operand_data[6103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4158 */
  {
    "neon_vmul_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv2si },
    &operand_data[6106],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4158 */
  {
    "neon_vmul_nv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv2sf },
    &operand_data[6109],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4171 */
  {
    "neon_vmul_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv8hi },
    &operand_data[6112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4171 */
  {
    "neon_vmul_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv4si },
    &operand_data[6115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4171 */
  {
    "neon_vmul_nv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv4sf },
    &operand_data[6118],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4184 */
  {
    "neon_vmul_nv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv8hf },
    &operand_data[6121],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4184 */
  {
    "neon_vmul_nv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmul_nv4hf },
    &operand_data[6124],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4197 */
  {
    "neon_vmulls_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulls_nv4hi },
    &operand_data[6127],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4197 */
  {
    "neon_vmulls_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmulls_nv2si },
    &operand_data[6130],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4210 */
  {
    "neon_vmullu_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullu_nv4hi },
    &operand_data[6127],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4210 */
  {
    "neon_vmullu_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmullu_nv2si },
    &operand_data[6130],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4223 */
  {
    "neon_vqdmull_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmull_nv4hi },
    &operand_data[6127],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4223 */
  {
    "neon_vqdmull_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmull_nv2si },
    &operand_data[6130],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4236 */
  {
    "neon_vqdmulh_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_nv4hi },
    &operand_data[6103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4236 */
  {
    "neon_vqdmulh_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_nv2si },
    &operand_data[6106],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4249 */
  {
    "neon_vqrdmulh_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_nv4hi },
    &operand_data[6103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4249 */
  {
    "neon_vqrdmulh_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_nv2si },
    &operand_data[6106],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4262 */
  {
    "neon_vqdmulh_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_nv8hi },
    &operand_data[6112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4262 */
  {
    "neon_vqdmulh_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmulh_nv4si },
    &operand_data[6115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4275 */
  {
    "neon_vqrdmulh_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_nv8hi },
    &operand_data[6112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4275 */
  {
    "neon_vqrdmulh_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqrdmulh_nv4si },
    &operand_data[6115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4288 */
  {
    "neon_vmla_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_nv4hi },
    &operand_data[6133],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4288 */
  {
    "neon_vmla_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_nv2si },
    &operand_data[6137],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4288 */
  {
    "neon_vmla_nv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_nv2sf },
    &operand_data[6141],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4302 */
  {
    "neon_vmla_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_nv8hi },
    &operand_data[6145],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4302 */
  {
    "neon_vmla_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_nv4si },
    &operand_data[6149],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4302 */
  {
    "neon_vmla_nv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmla_nv4sf },
    &operand_data[6153],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4316 */
  {
    "neon_vmlals_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlals_nv4hi },
    &operand_data[6157],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4316 */
  {
    "neon_vmlals_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlals_nv2si },
    &operand_data[6161],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4330 */
  {
    "neon_vmlalu_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalu_nv4hi },
    &operand_data[6157],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4330 */
  {
    "neon_vmlalu_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlalu_nv2si },
    &operand_data[6161],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4344 */
  {
    "neon_vqdmlal_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlal_nv4hi },
    &operand_data[6157],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4344 */
  {
    "neon_vqdmlal_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlal_nv2si },
    &operand_data[6161],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4358 */
  {
    "neon_vmls_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_nv4hi },
    &operand_data[6133],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4358 */
  {
    "neon_vmls_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_nv2si },
    &operand_data[6137],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4358 */
  {
    "neon_vmls_nv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_nv2sf },
    &operand_data[6141],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4372 */
  {
    "neon_vmls_nv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_nv8hi },
    &operand_data[6145],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4372 */
  {
    "neon_vmls_nv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_nv4si },
    &operand_data[6149],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4372 */
  {
    "neon_vmls_nv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmls_nv4sf },
    &operand_data[6153],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4386 */
  {
    "neon_vmlsls_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsls_nv4hi },
    &operand_data[6157],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4386 */
  {
    "neon_vmlsls_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlsls_nv2si },
    &operand_data[6161],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4400 */
  {
    "neon_vmlslu_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslu_nv4hi },
    &operand_data[6157],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4400 */
  {
    "neon_vmlslu_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vmlslu_nv2si },
    &operand_data[6161],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4414 */
  {
    "neon_vqdmlsl_nv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlsl_nv4hi },
    &operand_data[6157],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4414 */
  {
    "neon_vqdmlsl_nv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vqdmlsl_nv2si },
    &operand_data[6161],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbslv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8qi },
    &operand_data[5432],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbslv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv16qi },
    &operand_data[5436],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbslv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4hi },
    &operand_data[5865],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbslv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8hi },
    &operand_data[5869],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbslv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv2si },
    &operand_data[5873],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbslv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4si },
    &operand_data[5877],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbslv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4hf },
    &operand_data[6165],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbslv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8hf },
    &operand_data[6169],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbslv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4bf },
    &operand_data[6173],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbslv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv8bf },
    &operand_data[6177],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbslv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv2sf },
    &operand_data[6181],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbslv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv4sf },
    &operand_data[6185],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbsldi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbsldi },
    &operand_data[6189],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4491 */
  {
    "neon_vbslv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbslv2di },
    &operand_data[6193],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4916 */
  {
    "neon_vtrnv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv8qi_internal },
    &operand_data[5432],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4916 */
  {
    "neon_vtrnv16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv16qi_internal },
    &operand_data[5436],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4916 */
  {
    "neon_vtrnv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv4hi_internal },
    &operand_data[5865],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4916 */
  {
    "neon_vtrnv8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv8hi_internal },
    &operand_data[5869],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4916 */
  {
    "neon_vtrnv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv2si_internal },
    &operand_data[5873],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4916 */
  {
    "neon_vtrnv4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv4si_internal },
    &operand_data[5877],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4916 */
  {
    "neon_vtrnv2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv2sf_internal },
    &operand_data[5889],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4916 */
  {
    "neon_vtrnv4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv4sf_internal },
    &operand_data[5893],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4916 */
  {
    "neon_vtrnv8hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv8hf_internal },
    &operand_data[5897],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4916 */
  {
    "neon_vtrnv4hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vtrnv4hf_internal },
    &operand_data[5901],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4942 */
  {
    "neon_vzipv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv8qi_internal },
    &operand_data[5432],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4942 */
  {
    "neon_vzipv16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv16qi_internal },
    &operand_data[5436],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4942 */
  {
    "neon_vzipv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv4hi_internal },
    &operand_data[5865],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4942 */
  {
    "neon_vzipv8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv8hi_internal },
    &operand_data[5869],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4942 */
  {
    "neon_vzipv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv2si_internal },
    &operand_data[5873],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4942 */
  {
    "neon_vzipv4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv4si_internal },
    &operand_data[5877],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4942 */
  {
    "neon_vzipv2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv2sf_internal },
    &operand_data[5889],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4942 */
  {
    "neon_vzipv4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv4sf_internal },
    &operand_data[5893],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4942 */
  {
    "neon_vzipv8hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv8hf_internal },
    &operand_data[5897],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4942 */
  {
    "neon_vzipv4hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vzipv4hf_internal },
    &operand_data[5901],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4968 */
  {
    "neon_vuzpv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv8qi_internal },
    &operand_data[5432],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4968 */
  {
    "neon_vuzpv16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv16qi_internal },
    &operand_data[5436],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4968 */
  {
    "neon_vuzpv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv4hi_internal },
    &operand_data[5865],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4968 */
  {
    "neon_vuzpv8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv8hi_internal },
    &operand_data[5869],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4968 */
  {
    "neon_vuzpv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv2si_internal },
    &operand_data[5873],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4968 */
  {
    "neon_vuzpv4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv4si_internal },
    &operand_data[5877],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4968 */
  {
    "neon_vuzpv2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv2sf_internal },
    &operand_data[5889],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4968 */
  {
    "neon_vuzpv4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv4sf_internal },
    &operand_data[5893],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4968 */
  {
    "neon_vuzpv8hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv8hf_internal },
    &operand_data[5897],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4968 */
  {
    "neon_vuzpv4hf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vuzpv4hf_internal },
    &operand_data[5901],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesv8qiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv8qiv8qi },
    &operand_data[6197],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv16qiv16qi },
    &operand_data[6199],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesv4hiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv4hiv4hi },
    &operand_data[6201],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv8hiv8hi },
    &operand_data[6203],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesv2siv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv2siv2si },
    &operand_data[6205],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv4siv4si },
    &operand_data[6207],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesv4hfv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv4hfv4hf },
    &operand_data[6209],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesv8hfv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv8hfv8hf },
    &operand_data[6211],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesv4bfv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv4bfv4bf },
    &operand_data[6213],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesv8bfv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv8bfv8bf },
    &operand_data[6215],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesv2sfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv2sfv2sf },
    &operand_data[6217],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesv4sfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv4sfv4sf },
    &operand_data[6219],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesdidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesdidi },
    &operand_data[6221],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:4994 */
  {
    "vec_load_lanesv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesv2div2di },
    &operand_data[6223],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5069 */
  {
    "neon_vld1_dupdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld1_dupdi },
    &operand_data[6221],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesv8qiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv8qiv8qi },
    &operand_data[6225],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv16qiv16qi },
    &operand_data[6227],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesv4hiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv4hiv4hi },
    &operand_data[6229],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv8hiv8hi },
    &operand_data[6231],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesv2siv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv2siv2si },
    &operand_data[6233],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv4siv4si },
    &operand_data[6235],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesv4hfv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv4hfv4hf },
    &operand_data[6237],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesv8hfv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv8hfv8hf },
    &operand_data[6239],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesv4bfv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv4bfv4bf },
    &operand_data[6241],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesv8bfv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv8bfv8bf },
    &operand_data[6243],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesv2sfv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv2sfv2sf },
    &operand_data[6245],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesv4sfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv4sfv4sf },
    &operand_data[6247],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesdidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesdidi },
    &operand_data[6249],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5104 */
  {
    "vec_store_lanesv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesv2div2di },
    &operand_data[6251],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5167 */
  {
    "vec_load_lanestiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanestiv8qi },
    &operand_data[6253],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5167 */
  {
    "vec_load_lanestiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanestiv4hi },
    &operand_data[6253],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5167 */
  {
    "vec_load_lanestiv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanestiv4hf },
    &operand_data[6253],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5167 */
  {
    "vec_load_lanestiv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanestiv4bf },
    &operand_data[6253],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5167 */
  {
    "vec_load_lanestiv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanestiv2si },
    &operand_data[6253],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5167 */
  {
    "vec_load_lanestiv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanestiv2sf },
    &operand_data[6253],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5167 */
  {
    "vec_load_lanestidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanestidi },
    &operand_data[6253],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5192 */
  {
    "vec_load_lanesoiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv16qi },
    &operand_data[6255],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5192 */
  {
    "vec_load_lanesoiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv8hi },
    &operand_data[6255],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5192 */
  {
    "vec_load_lanesoiv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv8hf },
    &operand_data[6255],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5192 */
  {
    "vec_load_lanesoiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv4si },
    &operand_data[6255],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5192 */
  {
    "vec_load_lanesoiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv4sf },
    &operand_data[6255],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5301 */
  {
    "vec_store_lanestiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanestiv8qi },
    &operand_data[6257],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5301 */
  {
    "vec_store_lanestiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanestiv4hi },
    &operand_data[6257],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5301 */
  {
    "vec_store_lanestiv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanestiv4hf },
    &operand_data[6257],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5301 */
  {
    "vec_store_lanestiv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanestiv4bf },
    &operand_data[6257],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5301 */
  {
    "vec_store_lanestiv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanestiv2si },
    &operand_data[6257],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5301 */
  {
    "vec_store_lanestiv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanestiv2sf },
    &operand_data[6257],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5301 */
  {
    "vec_store_lanestidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanestidi },
    &operand_data[6257],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5326 */
  {
    "vec_store_lanesoiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv16qi },
    &operand_data[6259],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5326 */
  {
    "vec_store_lanesoiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv8hi },
    &operand_data[6259],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5326 */
  {
    "vec_store_lanesoiv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv8hf },
    &operand_data[6259],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5326 */
  {
    "vec_store_lanesoiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv4si },
    &operand_data[6259],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5326 */
  {
    "vec_store_lanesoiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv4sf },
    &operand_data[6259],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5397 */
  {
    "vec_load_laneseiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_laneseiv8qi },
    &operand_data[6261],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5397 */
  {
    "vec_load_laneseiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_laneseiv4hi },
    &operand_data[6261],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5397 */
  {
    "vec_load_laneseiv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_laneseiv4hf },
    &operand_data[6261],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5397 */
  {
    "vec_load_laneseiv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_laneseiv4bf },
    &operand_data[6261],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5397 */
  {
    "vec_load_laneseiv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_laneseiv2si },
    &operand_data[6261],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5397 */
  {
    "vec_load_laneseiv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_laneseiv2sf },
    &operand_data[6261],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5397 */
  {
    "vec_load_laneseidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_laneseidi },
    &operand_data[6261],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5422 */
  {
    "vec_load_lanesciv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesciv16qi },
    &operand_data[6263],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5422 */
  {
    "vec_load_lanesciv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesciv8hi },
    &operand_data[6263],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5422 */
  {
    "vec_load_lanesciv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesciv8hf },
    &operand_data[6263],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5422 */
  {
    "vec_load_lanesciv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesciv4si },
    &operand_data[6263],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5422 */
  {
    "vec_load_lanesciv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesciv4sf },
    &operand_data[6263],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5432 */
  {
    "neon_vld3v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v16qi },
    &operand_data[6263],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5432 */
  {
    "neon_vld3v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v8hi },
    &operand_data[6263],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5432 */
  {
    "neon_vld3v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v8hf },
    &operand_data[6263],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5432 */
  {
    "neon_vld3v8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v8bf },
    &operand_data[6263],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5432 */
  {
    "neon_vld3v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v4si },
    &operand_data[6263],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5432 */
  {
    "neon_vld3v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld3v4sf },
    &operand_data[6263],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5590 */
  {
    "vec_store_laneseiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_laneseiv8qi },
    &operand_data[6265],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5590 */
  {
    "vec_store_laneseiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_laneseiv4hi },
    &operand_data[6265],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5590 */
  {
    "vec_store_laneseiv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_laneseiv4hf },
    &operand_data[6265],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5590 */
  {
    "vec_store_laneseiv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_laneseiv4bf },
    &operand_data[6265],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5590 */
  {
    "vec_store_laneseiv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_laneseiv2si },
    &operand_data[6265],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5590 */
  {
    "vec_store_laneseiv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_laneseiv2sf },
    &operand_data[6265],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5590 */
  {
    "vec_store_laneseidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_laneseidi },
    &operand_data[6265],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5614 */
  {
    "vec_store_lanesciv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesciv16qi },
    &operand_data[6267],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5614 */
  {
    "vec_store_lanesciv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesciv8hi },
    &operand_data[6267],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5614 */
  {
    "vec_store_lanesciv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesciv8hf },
    &operand_data[6267],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5614 */
  {
    "vec_store_lanesciv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesciv4si },
    &operand_data[6267],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5614 */
  {
    "vec_store_lanesciv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesciv4sf },
    &operand_data[6267],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5624 */
  {
    "neon_vst3v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v16qi },
    &operand_data[6267],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5624 */
  {
    "neon_vst3v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v8hi },
    &operand_data[6267],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5624 */
  {
    "neon_vst3v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v8hf },
    &operand_data[6267],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5624 */
  {
    "neon_vst3v8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v8bf },
    &operand_data[6267],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5624 */
  {
    "neon_vst3v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v4si },
    &operand_data[6267],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5624 */
  {
    "neon_vst3v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst3v4sf },
    &operand_data[6267],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5735 */
  {
    "vec_load_lanesoiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv8qi },
    &operand_data[6255],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5735 */
  {
    "vec_load_lanesoiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv4hi },
    &operand_data[6255],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5735 */
  {
    "vec_load_lanesoiv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv4hf },
    &operand_data[6255],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5735 */
  {
    "vec_load_lanesoiv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv4bf },
    &operand_data[6255],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5735 */
  {
    "vec_load_lanesoiv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv2si },
    &operand_data[6255],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5735 */
  {
    "vec_load_lanesoiv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoiv2sf },
    &operand_data[6255],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5735 */
  {
    "vec_load_lanesoidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesoidi },
    &operand_data[6255],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5760 */
  {
    "vec_load_lanesxiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesxiv16qi },
    &operand_data[6269],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5760 */
  {
    "vec_load_lanesxiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesxiv8hi },
    &operand_data[6269],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5760 */
  {
    "vec_load_lanesxiv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesxiv8hf },
    &operand_data[6269],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5760 */
  {
    "vec_load_lanesxiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesxiv4si },
    &operand_data[6269],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5760 */
  {
    "vec_load_lanesxiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_load_lanesxiv4sf },
    &operand_data[6269],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5770 */
  {
    "neon_vld4v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v16qi },
    &operand_data[6269],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5770 */
  {
    "neon_vld4v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v8hi },
    &operand_data[6269],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5770 */
  {
    "neon_vld4v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v8hf },
    &operand_data[6269],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5770 */
  {
    "neon_vld4v8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v8bf },
    &operand_data[6269],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5770 */
  {
    "neon_vld4v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v4si },
    &operand_data[6269],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5770 */
  {
    "neon_vld4v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vld4v4sf },
    &operand_data[6269],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5936 */
  {
    "vec_store_lanesoiv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv8qi },
    &operand_data[6259],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5936 */
  {
    "vec_store_lanesoiv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv4hi },
    &operand_data[6259],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5936 */
  {
    "vec_store_lanesoiv4hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv4hf },
    &operand_data[6259],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5936 */
  {
    "vec_store_lanesoiv4bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv4bf },
    &operand_data[6259],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5936 */
  {
    "vec_store_lanesoiv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv2si },
    &operand_data[6259],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5936 */
  {
    "vec_store_lanesoiv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoiv2sf },
    &operand_data[6259],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5936 */
  {
    "vec_store_lanesoidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesoidi },
    &operand_data[6259],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5961 */
  {
    "vec_store_lanesxiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesxiv16qi },
    &operand_data[6270],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5961 */
  {
    "vec_store_lanesxiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesxiv8hi },
    &operand_data[6270],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5961 */
  {
    "vec_store_lanesxiv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesxiv8hf },
    &operand_data[6270],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5961 */
  {
    "vec_store_lanesxiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesxiv4si },
    &operand_data[6270],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5961 */
  {
    "vec_store_lanesxiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_store_lanesxiv4sf },
    &operand_data[6270],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5971 */
  {
    "neon_vst4v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v16qi },
    &operand_data[6270],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5971 */
  {
    "neon_vst4v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v8hi },
    &operand_data[6270],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5971 */
  {
    "neon_vst4v8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v8hf },
    &operand_data[6270],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5971 */
  {
    "neon_vst4v8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v8bf },
    &operand_data[6270],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5971 */
  {
    "neon_vst4v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v4si },
    &operand_data[6270],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:5971 */
  {
    "neon_vst4v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vst4v4sf },
    &operand_data[6270],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6106 */
  {
    "vec_unpacks_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v16qi },
    &operand_data[6272],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6106 */
  {
    "vec_unpacku_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v16qi },
    &operand_data[6272],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6106 */
  {
    "vec_unpacks_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v8hi },
    &operand_data[6274],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6106 */
  {
    "vec_unpacku_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v8hi },
    &operand_data[6274],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6106 */
  {
    "vec_unpacks_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v4si },
    &operand_data[6276],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6106 */
  {
    "vec_unpacku_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v4si },
    &operand_data[6276],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6125 */
  {
    "vec_unpacks_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v16qi },
    &operand_data[6272],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6125 */
  {
    "vec_unpacku_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v16qi },
    &operand_data[6272],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6125 */
  {
    "vec_unpacks_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v8hi },
    &operand_data[6274],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6125 */
  {
    "vec_unpacku_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v8hi },
    &operand_data[6274],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6125 */
  {
    "vec_unpacks_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v4si },
    &operand_data[6276],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6125 */
  {
    "vec_unpacku_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v4si },
    &operand_data[6276],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6156 */
  {
    "vec_widen_smult_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v16qi },
    &operand_data[6278],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6156 */
  {
    "vec_widen_umult_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v16qi },
    &operand_data[6278],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6156 */
  {
    "vec_widen_smult_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v8hi },
    &operand_data[6281],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6156 */
  {
    "vec_widen_umult_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v8hi },
    &operand_data[6281],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6156 */
  {
    "vec_widen_smult_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v4si },
    &operand_data[6284],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6156 */
  {
    "vec_widen_umult_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v4si },
    &operand_data[6284],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6190 */
  {
    "vec_widen_smult_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v16qi },
    &operand_data[6278],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6190 */
  {
    "vec_widen_umult_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v16qi },
    &operand_data[6278],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6190 */
  {
    "vec_widen_smult_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v8hi },
    &operand_data[6281],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6190 */
  {
    "vec_widen_umult_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v8hi },
    &operand_data[6281],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6190 */
  {
    "vec_widen_smult_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v4si },
    &operand_data[6284],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6190 */
  {
    "vec_widen_umult_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v4si },
    &operand_data[6284],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6223 */
  {
    "vec_widen_sshiftl_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_lo_v16qi },
    &operand_data[6287],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6223 */
  {
    "vec_widen_ushiftl_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_lo_v16qi },
    &operand_data[6287],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6223 */
  {
    "vec_widen_sshiftl_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_lo_v8hi },
    &operand_data[6290],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6223 */
  {
    "vec_widen_ushiftl_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_lo_v8hi },
    &operand_data[6290],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6223 */
  {
    "vec_widen_sshiftl_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_lo_v4si },
    &operand_data[6293],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6223 */
  {
    "vec_widen_ushiftl_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_lo_v4si },
    &operand_data[6293],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6236 */
  {
    "vec_widen_sshiftl_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_hi_v16qi },
    &operand_data[6287],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6236 */
  {
    "vec_widen_ushiftl_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_hi_v16qi },
    &operand_data[6287],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6236 */
  {
    "vec_widen_sshiftl_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_hi_v8hi },
    &operand_data[6290],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6236 */
  {
    "vec_widen_ushiftl_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_hi_v8hi },
    &operand_data[6290],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6236 */
  {
    "vec_widen_sshiftl_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_hi_v4si },
    &operand_data[6293],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6236 */
  {
    "vec_widen_ushiftl_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_hi_v4si },
    &operand_data[6293],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6259 */
  {
    "vec_unpacks_lo_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v8qi },
    &operand_data[6296],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6259 */
  {
    "vec_unpacku_lo_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v8qi },
    &operand_data[6296],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6259 */
  {
    "vec_unpacks_lo_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v4hi },
    &operand_data[6298],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6259 */
  {
    "vec_unpacku_lo_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v4hi },
    &operand_data[6298],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6259 */
  {
    "vec_unpacks_lo_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v2si },
    &operand_data[6300],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6259 */
  {
    "vec_unpacku_lo_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v2si },
    &operand_data[6300],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6272 */
  {
    "vec_unpacks_hi_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v8qi },
    &operand_data[6296],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6272 */
  {
    "vec_unpacku_hi_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v8qi },
    &operand_data[6296],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6272 */
  {
    "vec_unpacks_hi_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v4hi },
    &operand_data[6298],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6272 */
  {
    "vec_unpacku_hi_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v4hi },
    &operand_data[6298],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6272 */
  {
    "vec_unpacks_hi_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v2si },
    &operand_data[6300],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6272 */
  {
    "vec_unpacku_hi_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v2si },
    &operand_data[6300],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6296 */
  {
    "vec_widen_smult_hi_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v8qi },
    &operand_data[6302],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6296 */
  {
    "vec_widen_umult_hi_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v8qi },
    &operand_data[6302],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6296 */
  {
    "vec_widen_smult_hi_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v4hi },
    &operand_data[6305],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6296 */
  {
    "vec_widen_umult_hi_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v4hi },
    &operand_data[6305],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6296 */
  {
    "vec_widen_smult_hi_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v2si },
    &operand_data[6308],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6296 */
  {
    "vec_widen_umult_hi_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v2si },
    &operand_data[6308],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6311 */
  {
    "vec_widen_smult_lo_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v8qi },
    &operand_data[6302],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6311 */
  {
    "vec_widen_umult_lo_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v8qi },
    &operand_data[6302],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6311 */
  {
    "vec_widen_smult_lo_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v4hi },
    &operand_data[6305],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6311 */
  {
    "vec_widen_umult_lo_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v4hi },
    &operand_data[6305],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6311 */
  {
    "vec_widen_smult_lo_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v2si },
    &operand_data[6308],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6311 */
  {
    "vec_widen_umult_lo_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v2si },
    &operand_data[6308],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6326 */
  {
    "vec_widen_sshiftl_hi_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_hi_v8qi },
    &operand_data[6311],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6326 */
  {
    "vec_widen_ushiftl_hi_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_hi_v8qi },
    &operand_data[6311],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6326 */
  {
    "vec_widen_sshiftl_hi_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_hi_v4hi },
    &operand_data[6314],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6326 */
  {
    "vec_widen_ushiftl_hi_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_hi_v4hi },
    &operand_data[6314],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6326 */
  {
    "vec_widen_sshiftl_hi_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_hi_v2si },
    &operand_data[6317],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6326 */
  {
    "vec_widen_ushiftl_hi_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_hi_v2si },
    &operand_data[6317],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6340 */
  {
    "vec_widen_sshiftl_lo_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_lo_v8qi },
    &operand_data[6311],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6340 */
  {
    "vec_widen_ushiftl_lo_v8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_lo_v8qi },
    &operand_data[6311],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6340 */
  {
    "vec_widen_sshiftl_lo_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_lo_v4hi },
    &operand_data[6314],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6340 */
  {
    "vec_widen_ushiftl_lo_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_lo_v4hi },
    &operand_data[6314],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6340 */
  {
    "vec_widen_sshiftl_lo_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_sshiftl_lo_v2si },
    &operand_data[6317],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6340 */
  {
    "vec_widen_ushiftl_lo_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_ushiftl_lo_v2si },
    &operand_data[6317],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6380 */
  {
    "vec_pack_trunc_v4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v4hi },
    &operand_data[6320],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6380 */
  {
    "vec_pack_trunc_v2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v2si },
    &operand_data[6322],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6380 */
  {
    "vec_pack_trunc_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_di },
    &operand_data[6324],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6522 */
  {
    "neon_vbfcvtbf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vbfcvtbf },
    &operand_data[6327],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/neon.md:6583 */
  {
    "neon_vfmab_laneqv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmab_laneqv8bf },
    &operand_data[6329],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/neon.md:6583 */
  {
    "neon_vfmat_laneqv8bf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neon_vfmat_laneqv8bf },
    &operand_data[6329],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/crypto.md:112 */
  {
    "crypto_sha1h",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1h },
    &operand_data[6285],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/crypto.md:148 */
  {
    "crypto_sha1c",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1c },
    &operand_data[6334],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/crypto.md:148 */
  {
    "crypto_sha1m",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1m },
    &operand_data[6334],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/crypto.md:148 */
  {
    "crypto_sha1p",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_crypto_sha1p },
    &operand_data[6334],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/sync.md:37 */
  {
    "memory_barrier",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_memory_barrier },
    &operand_data[0],
    0,
    0,
    2,
    0,
    0
  },
  /* ../../gcc/config/arm/sync.md:133 */
  {
    "atomic_loaddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loaddi },
    &operand_data[6338],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/sync.md:172 */
  {
    "atomic_compare_and_swapqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapqi },
    &operand_data[6341],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/sync.md:172 */
  {
    "atomic_compare_and_swaphi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swaphi },
    &operand_data[6349],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/sync.md:172 */
  {
    "atomic_compare_and_swapsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapsi },
    &operand_data[6357],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/sync.md:172 */
  {
    "atomic_compare_and_swapdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapdi },
    &operand_data[6365],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:31 */
  {
    "addv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4qq3 },
    &operand_data[6373],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:31 */
  {
    "addv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2hq3 },
    &operand_data[6376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:31 */
  {
    "addv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2ha3 },
    &operand_data[6379],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:60 */
  {
    "ssaddv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddv4qq3 },
    &operand_data[6373],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:60 */
  {
    "ssaddv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddv2hq3 },
    &operand_data[6376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:60 */
  {
    "ssaddqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddqq3 },
    &operand_data[6382],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:60 */
  {
    "ssaddhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddhq3 },
    &operand_data[6385],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:60 */
  {
    "ssaddv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddv2ha3 },
    &operand_data[6379],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:60 */
  {
    "ssaddha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddha3 },
    &operand_data[6388],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:60 */
  {
    "ssaddsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddsq3 },
    &operand_data[6391],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:60 */
  {
    "ssaddsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssaddsa3 },
    &operand_data[6394],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:90 */
  {
    "subv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4qq3 },
    &operand_data[6373],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:90 */
  {
    "subv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2hq3 },
    &operand_data[6376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:90 */
  {
    "subv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2ha3 },
    &operand_data[6379],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:120 */
  {
    "sssubv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubv4qq3 },
    &operand_data[6373],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:120 */
  {
    "sssubv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubv2hq3 },
    &operand_data[6376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:120 */
  {
    "sssubqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubqq3 },
    &operand_data[6382],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:120 */
  {
    "sssubhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubhq3 },
    &operand_data[6385],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:120 */
  {
    "sssubv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubv2ha3 },
    &operand_data[6379],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:120 */
  {
    "sssubha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubha3 },
    &operand_data[6388],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:120 */
  {
    "sssubsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubsq3 },
    &operand_data[6391],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:120 */
  {
    "sssubsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sssubsa3 },
    &operand_data[6394],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:144 */
  {
    "mulqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulqq3 },
    &operand_data[6382],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:162 */
  {
    "mulhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulhq3 },
    &operand_data[6385],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:180 */
  {
    "mulsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsq3 },
    &operand_data[6391],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:202 */
  {
    "mulsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsa3 },
    &operand_data[6394],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:221 */
  {
    "mulusa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulusa3 },
    &operand_data[6397],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:243 */
  {
    "ssmulsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssmulsa3 },
    &operand_data[6400],
    3,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:315 */
  {
    "usmulusa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usmulusa3 },
    &operand_data[6405],
    3,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:387 */
  {
    "mulha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulha3 },
    &operand_data[6388],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:403 */
  {
    "muluha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_muluha3 },
    &operand_data[6410],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:423 */
  {
    "ssmulha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssmulha3 },
    &operand_data[6388],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm-fixed.md:445 */
  {
    "usmuluha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usmuluha3 },
    &operand_data[6410],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:414 */
  {
    "mve_vmvnq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_sv16qi },
    &operand_data[5402],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:414 */
  {
    "mve_vmvnq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_sv8hi },
    &operand_data[5408],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:414 */
  {
    "mve_vmvnq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vmvnq_sv4si },
    &operand_data[5414],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:911 */
  {
    "mve_vandq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_sv16qi },
    &operand_data[5479],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:911 */
  {
    "mve_vandq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_sv8hi },
    &operand_data[5485],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:911 */
  {
    "mve_vandq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vandq_sv4si },
    &operand_data[5491],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:934 */
  {
    "mve_vbicq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_sv16qi },
    &operand_data[5402],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:934 */
  {
    "mve_vbicq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_sv8hi },
    &operand_data[5408],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:934 */
  {
    "mve_vbicq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vbicq_sv4si },
    &operand_data[5414],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:974 */
  {
    "cadd90v16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd90v16qi3 },
    &operand_data[6413],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:974 */
  {
    "cadd270v16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd270v16qi3 },
    &operand_data[6413],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:974 */
  {
    "cadd90v8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd90v8hi3 },
    &operand_data[6416],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:974 */
  {
    "cadd270v8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd270v8hi3 },
    &operand_data[6416],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:974 */
  {
    "cadd90v4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd90v4si3 },
    &operand_data[6334],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:974 */
  {
    "cadd270v4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cadd270v4si3 },
    &operand_data[6334],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:1220 */
  {
    "mve_veorq_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_sv16qi },
    &operand_data[5402],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:1220 */
  {
    "mve_veorq_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_sv8hi },
    &operand_data[5408],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:1220 */
  {
    "mve_veorq_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_veorq_sv4si },
    &operand_data[5414],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:1619 */
  {
    "mve_vornq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_uv16qi },
    &operand_data[5402],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:1619 */
  {
    "mve_vornq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_uv8hi },
    &operand_data[5408],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:1619 */
  {
    "mve_vornq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vornq_uv4si },
    &operand_data[5414],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:1647 */
  {
    "mve_vorrq_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_uv16qi },
    &operand_data[5512],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:1647 */
  {
    "mve_vorrq_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_uv8hi },
    &operand_data[5518],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:1647 */
  {
    "mve_vorrq_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vorrq_uv4si },
    &operand_data[5524],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:3028 */
  {
    "mve_vshlcq_vec_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_vec_sv16qi },
    &operand_data[6419],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:3028 */
  {
    "mve_vshlcq_vec_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_vec_uv16qi },
    &operand_data[6419],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:3028 */
  {
    "mve_vshlcq_vec_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_vec_sv8hi },
    &operand_data[6423],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:3028 */
  {
    "mve_vshlcq_vec_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_vec_uv8hi },
    &operand_data[6423],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:3028 */
  {
    "mve_vshlcq_vec_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_vec_sv4si },
    &operand_data[6427],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:3028 */
  {
    "mve_vshlcq_vec_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_vec_uv4si },
    &operand_data[6427],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:3042 */
  {
    "mve_vshlcq_carry_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_carry_sv16qi },
    &operand_data[6431],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:3042 */
  {
    "mve_vshlcq_carry_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_carry_uv16qi },
    &operand_data[6431],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:3042 */
  {
    "mve_vshlcq_carry_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_carry_sv8hi },
    &operand_data[6435],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:3042 */
  {
    "mve_vshlcq_carry_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_carry_uv8hi },
    &operand_data[6435],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:3042 */
  {
    "mve_vshlcq_carry_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_carry_sv4si },
    &operand_data[6439],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:3042 */
  {
    "mve_vshlcq_carry_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_carry_uv4si },
    &operand_data[6439],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7459 */
  {
    "mve_vstrbq_scatter_offset_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_sv16qi },
    &operand_data[6443],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7459 */
  {
    "mve_vstrbq_scatter_offset_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_uv16qi },
    &operand_data[6443],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7459 */
  {
    "mve_vstrbq_scatter_offset_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_sv8hi },
    &operand_data[6446],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7459 */
  {
    "mve_vstrbq_scatter_offset_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_uv8hi },
    &operand_data[6446],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7459 */
  {
    "mve_vstrbq_scatter_offset_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_sv4si },
    &operand_data[6449],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7459 */
  {
    "mve_vstrbq_scatter_offset_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_uv4si },
    &operand_data[6449],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7574 */
  {
    "mve_vstrbq_scatter_offset_p_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_p_sv16qi },
    &operand_data[6452],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/mve.md:7574 */
  {
    "mve_vstrbq_scatter_offset_p_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_p_uv16qi },
    &operand_data[6452],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/mve.md:7574 */
  {
    "mve_vstrbq_scatter_offset_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_p_sv8hi },
    &operand_data[6456],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/mve.md:7574 */
  {
    "mve_vstrbq_scatter_offset_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_p_uv8hi },
    &operand_data[6456],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/mve.md:7574 */
  {
    "mve_vstrbq_scatter_offset_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_p_sv4si },
    &operand_data[6460],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/mve.md:7574 */
  {
    "mve_vstrbq_scatter_offset_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrbq_scatter_offset_p_uv4si },
    &operand_data[6460],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/mve.md:7973 */
  {
    "mve_vld1q_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld1q_fv8hf },
    &operand_data[6464],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7973 */
  {
    "mve_vld1q_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld1q_fv4sf },
    &operand_data[6466],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7983 */
  {
    "mve_vld1q_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld1q_sv16qi },
    &operand_data[6468],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7983 */
  {
    "mve_vld1q_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld1q_uv16qi },
    &operand_data[6468],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7983 */
  {
    "mve_vld1q_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld1q_sv8hi },
    &operand_data[6470],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7983 */
  {
    "mve_vld1q_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld1q_uv8hi },
    &operand_data[6470],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7983 */
  {
    "mve_vld1q_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld1q_sv4si },
    &operand_data[6472],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:7983 */
  {
    "mve_vld1q_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vld1q_uv4si },
    &operand_data[6472],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8471 */
  {
    "mve_vstrhq_scatter_offset_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_p_sv8hi },
    &operand_data[6474],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8471 */
  {
    "mve_vstrhq_scatter_offset_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_p_uv8hi },
    &operand_data[6474],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8471 */
  {
    "mve_vstrhq_scatter_offset_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_p_sv4si },
    &operand_data[6478],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8471 */
  {
    "mve_vstrhq_scatter_offset_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_p_uv4si },
    &operand_data[6478],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8503 */
  {
    "mve_vstrhq_scatter_offset_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_sv8hi },
    &operand_data[6474],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8503 */
  {
    "mve_vstrhq_scatter_offset_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_uv8hi },
    &operand_data[6474],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8503 */
  {
    "mve_vstrhq_scatter_offset_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_sv4si },
    &operand_data[6478],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8503 */
  {
    "mve_vstrhq_scatter_offset_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_uv4si },
    &operand_data[6478],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8531 */
  {
    "mve_vstrhq_scatter_shifted_offset_p_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_p_sv8hi },
    &operand_data[6474],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8531 */
  {
    "mve_vstrhq_scatter_shifted_offset_p_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_p_uv8hi },
    &operand_data[6474],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8531 */
  {
    "mve_vstrhq_scatter_shifted_offset_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_p_sv4si },
    &operand_data[6478],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8531 */
  {
    "mve_vstrhq_scatter_shifted_offset_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_p_uv4si },
    &operand_data[6478],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8563 */
  {
    "mve_vstrhq_scatter_shifted_offset_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_sv8hi },
    &operand_data[6474],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8563 */
  {
    "mve_vstrhq_scatter_shifted_offset_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_uv8hi },
    &operand_data[6474],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8563 */
  {
    "mve_vstrhq_scatter_shifted_offset_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_sv4si },
    &operand_data[6478],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8563 */
  {
    "mve_vstrhq_scatter_shifted_offset_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_uv4si },
    &operand_data[6478],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8686 */
  {
    "mve_vst1q_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst1q_fv8hf },
    &operand_data[6482],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8686 */
  {
    "mve_vst1q_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst1q_fv4sf },
    &operand_data[6484],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8696 */
  {
    "mve_vst1q_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst1q_sv16qi },
    &operand_data[6486],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8696 */
  {
    "mve_vst1q_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst1q_uv16qi },
    &operand_data[6486],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8696 */
  {
    "mve_vst1q_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst1q_sv8hi },
    &operand_data[6488],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8696 */
  {
    "mve_vst1q_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst1q_uv8hi },
    &operand_data[6488],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8696 */
  {
    "mve_vst1q_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst1q_sv4si },
    &operand_data[6490],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8696 */
  {
    "mve_vst1q_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vst1q_uv4si },
    &operand_data[6490],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8754 */
  {
    "mve_vstrdq_scatter_offset_p_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_offset_p_sv2di },
    &operand_data[6492],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8754 */
  {
    "mve_vstrdq_scatter_offset_p_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_offset_p_uv2di },
    &operand_data[6492],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8785 */
  {
    "mve_vstrdq_scatter_offset_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_offset_sv2di },
    &operand_data[6492],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8785 */
  {
    "mve_vstrdq_scatter_offset_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_offset_uv2di },
    &operand_data[6492],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8813 */
  {
    "mve_vstrdq_scatter_shifted_offset_p_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_shifted_offset_p_sv2di },
    &operand_data[6492],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8813 */
  {
    "mve_vstrdq_scatter_shifted_offset_p_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_shifted_offset_p_uv2di },
    &operand_data[6492],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8845 */
  {
    "mve_vstrdq_scatter_shifted_offset_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_shifted_offset_sv2di },
    &operand_data[6492],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8845 */
  {
    "mve_vstrdq_scatter_shifted_offset_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrdq_scatter_shifted_offset_uv2di },
    &operand_data[6492],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8874 */
  {
    "mve_vstrhq_scatter_offset_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_fv8hf },
    &operand_data[6496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8902 */
  {
    "mve_vstrhq_scatter_offset_p_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_offset_p_fv8hf },
    &operand_data[6496],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:8933 */
  {
    "mve_vstrhq_scatter_shifted_offset_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_fv8hf },
    &operand_data[6500],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/mve.md:8961 */
  {
    "mve_vstrhq_scatter_shifted_offset_p_fv8hf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrhq_scatter_shifted_offset_p_fv8hf },
    &operand_data[6500],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../gcc/config/arm/mve.md:9038 */
  {
    "mve_vstrwq_scatter_offset_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_offset_fv4sf },
    &operand_data[6504],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9066 */
  {
    "mve_vstrwq_scatter_offset_p_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_offset_p_fv4sf },
    &operand_data[6504],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9097 */
  {
    "mve_vstrwq_scatter_offset_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_offset_p_sv4si },
    &operand_data[6508],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9097 */
  {
    "mve_vstrwq_scatter_offset_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_offset_p_uv4si },
    &operand_data[6508],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9128 */
  {
    "mve_vstrwq_scatter_offset_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_offset_sv4si },
    &operand_data[6508],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9128 */
  {
    "mve_vstrwq_scatter_offset_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_offset_uv4si },
    &operand_data[6508],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9156 */
  {
    "mve_vstrwq_scatter_shifted_offset_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_shifted_offset_fv4sf },
    &operand_data[6504],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9184 */
  {
    "mve_vstrwq_scatter_shifted_offset_p_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_shifted_offset_p_fv4sf },
    &operand_data[6504],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9216 */
  {
    "mve_vstrwq_scatter_shifted_offset_p_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_shifted_offset_p_sv4si },
    &operand_data[6508],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9216 */
  {
    "mve_vstrwq_scatter_shifted_offset_p_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_shifted_offset_p_uv4si },
    &operand_data[6508],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9248 */
  {
    "mve_vstrwq_scatter_shifted_offset_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_shifted_offset_sv4si },
    &operand_data[6508],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9248 */
  {
    "mve_vstrwq_scatter_shifted_offset_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vstrwq_scatter_shifted_offset_uv4si },
    &operand_data[6508],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9305 */
  {
    "mve_vidupq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vidupq_n_uv16qi },
    &operand_data[6512],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9305 */
  {
    "mve_vidupq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vidupq_n_uv8hi },
    &operand_data[6515],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9305 */
  {
    "mve_vidupq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vidupq_n_uv4si },
    &operand_data[6518],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9336 */
  {
    "mve_vidupq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vidupq_m_n_uv16qi },
    &operand_data[6521],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9336 */
  {
    "mve_vidupq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vidupq_m_n_uv8hi },
    &operand_data[6526],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9336 */
  {
    "mve_vidupq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vidupq_m_n_uv4si },
    &operand_data[6531],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9373 */
  {
    "mve_vddupq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vddupq_n_uv16qi },
    &operand_data[6512],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9373 */
  {
    "mve_vddupq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vddupq_n_uv8hi },
    &operand_data[6515],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9373 */
  {
    "mve_vddupq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vddupq_n_uv4si },
    &operand_data[6518],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9404 */
  {
    "mve_vddupq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vddupq_m_n_uv16qi },
    &operand_data[6521],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9404 */
  {
    "mve_vddupq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vddupq_m_n_uv8hi },
    &operand_data[6526],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9404 */
  {
    "mve_vddupq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vddupq_m_n_uv4si },
    &operand_data[6531],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9441 */
  {
    "mve_vdwdupq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_n_uv16qi },
    &operand_data[6536],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9441 */
  {
    "mve_vdwdupq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_n_uv8hi },
    &operand_data[6540],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9441 */
  {
    "mve_vdwdupq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_n_uv4si },
    &operand_data[6544],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9458 */
  {
    "mve_vdwdupq_wb_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_wb_uv16qi },
    &operand_data[6548],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9458 */
  {
    "mve_vdwdupq_wb_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_wb_uv8hi },
    &operand_data[6548],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9458 */
  {
    "mve_vdwdupq_wb_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_wb_uv4si },
    &operand_data[6548],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9494 */
  {
    "mve_vdwdupq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_m_n_uv16qi },
    &operand_data[6552],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9494 */
  {
    "mve_vdwdupq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_m_n_uv8hi },
    &operand_data[6558],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9494 */
  {
    "mve_vdwdupq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_m_n_uv4si },
    &operand_data[6564],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9514 */
  {
    "mve_vdwdupq_m_wb_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_m_wb_uv16qi },
    &operand_data[6570],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9514 */
  {
    "mve_vdwdupq_m_wb_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_m_wb_uv8hi },
    &operand_data[6576],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9514 */
  {
    "mve_vdwdupq_m_wb_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vdwdupq_m_wb_uv4si },
    &operand_data[6582],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9558 */
  {
    "mve_viwdupq_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_n_uv16qi },
    &operand_data[6536],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9558 */
  {
    "mve_viwdupq_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_n_uv8hi },
    &operand_data[6540],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9558 */
  {
    "mve_viwdupq_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_n_uv4si },
    &operand_data[6544],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9575 */
  {
    "mve_viwdupq_wb_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_wb_uv16qi },
    &operand_data[6548],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9575 */
  {
    "mve_viwdupq_wb_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_wb_uv8hi },
    &operand_data[6548],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9575 */
  {
    "mve_viwdupq_wb_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_wb_uv4si },
    &operand_data[6548],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9611 */
  {
    "mve_viwdupq_m_n_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_m_n_uv16qi },
    &operand_data[6552],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9611 */
  {
    "mve_viwdupq_m_n_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_m_n_uv8hi },
    &operand_data[6558],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9611 */
  {
    "mve_viwdupq_m_n_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_m_n_uv4si },
    &operand_data[6564],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9631 */
  {
    "mve_viwdupq_m_wb_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_m_wb_uv16qi },
    &operand_data[6570],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9631 */
  {
    "mve_viwdupq_m_wb_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_m_wb_uv8hi },
    &operand_data[6576],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9631 */
  {
    "mve_viwdupq_m_wb_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_viwdupq_m_wb_uv4si },
    &operand_data[6582],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9825 */
  {
    "mve_vldrwq_gather_base_wb_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_wb_sv4si },
    &operand_data[6588],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9825 */
  {
    "mve_vldrwq_gather_base_wb_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_wb_uv4si },
    &operand_data[6588],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9839 */
  {
    "mve_vldrwq_gather_base_nowb_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_nowb_sv4si },
    &operand_data[6588],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9839 */
  {
    "mve_vldrwq_gather_base_nowb_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_nowb_uv4si },
    &operand_data[6588],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9877 */
  {
    "mve_vldrwq_gather_base_wb_z_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_wb_z_sv4si },
    &operand_data[6588],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9877 */
  {
    "mve_vldrwq_gather_base_wb_z_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_wb_z_uv4si },
    &operand_data[6588],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9892 */
  {
    "mve_vldrwq_gather_base_nowb_z_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_nowb_z_sv4si },
    &operand_data[6588],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9892 */
  {
    "mve_vldrwq_gather_base_nowb_z_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_nowb_z_uv4si },
    &operand_data[6588],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9933 */
  {
    "mve_vldrwq_gather_base_wb_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_wb_fv4sf },
    &operand_data[6588],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9947 */
  {
    "mve_vldrwq_gather_base_nowb_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_nowb_fv4sf },
    &operand_data[6592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:9985 */
  {
    "mve_vldrwq_gather_base_wb_z_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_wb_z_fv4sf },
    &operand_data[6588],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10001 */
  {
    "mve_vldrwq_gather_base_nowb_z_fv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrwq_gather_base_nowb_z_fv4sf },
    &operand_data[6592],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10042 */
  {
    "mve_vldrdq_gather_base_wb_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_wb_sv2di },
    &operand_data[6596],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10042 */
  {
    "mve_vldrdq_gather_base_wb_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_wb_uv2di },
    &operand_data[6596],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10056 */
  {
    "mve_vldrdq_gather_base_nowb_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_nowb_sv2di },
    &operand_data[6596],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10056 */
  {
    "mve_vldrdq_gather_base_nowb_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_nowb_uv2di },
    &operand_data[6596],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10095 */
  {
    "mve_vldrdq_gather_base_wb_z_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_wb_z_sv2di },
    &operand_data[6596],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10095 */
  {
    "mve_vldrdq_gather_base_wb_z_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_wb_z_uv2di },
    &operand_data[6596],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10111 */
  {
    "mve_vldrdq_gather_base_nowb_z_sv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_nowb_z_sv2di },
    &operand_data[6596],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10111 */
  {
    "mve_vldrdq_gather_base_nowb_z_uv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vldrdq_gather_base_nowb_z_uv2di },
    &operand_data[6596],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10660 */
  {
    "mve_vshlcq_m_vec_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_vec_sv16qi },
    &operand_data[6600],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10660 */
  {
    "mve_vshlcq_m_vec_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_vec_uv16qi },
    &operand_data[6600],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10660 */
  {
    "mve_vshlcq_m_vec_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_vec_sv8hi },
    &operand_data[6605],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10660 */
  {
    "mve_vshlcq_m_vec_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_vec_uv8hi },
    &operand_data[6605],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10660 */
  {
    "mve_vshlcq_m_vec_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_vec_sv4si },
    &operand_data[6610],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10660 */
  {
    "mve_vshlcq_m_vec_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_vec_uv4si },
    &operand_data[6610],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10676 */
  {
    "mve_vshlcq_m_carry_sv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_carry_sv16qi },
    &operand_data[6615],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10676 */
  {
    "mve_vshlcq_m_carry_uv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_carry_uv16qi },
    &operand_data[6615],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10676 */
  {
    "mve_vshlcq_m_carry_sv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_carry_sv8hi },
    &operand_data[6620],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10676 */
  {
    "mve_vshlcq_m_carry_uv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_carry_uv8hi },
    &operand_data[6620],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10676 */
  {
    "mve_vshlcq_m_carry_sv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_carry_sv4si },
    &operand_data[6625],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/mve.md:10676 */
  {
    "mve_vshlcq_m_carry_uv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mve_vshlcq_m_carry_uv4si },
    &operand_data[6625],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc/config/arm/arm.md:925 */
  {
    "*p *arm_addsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6247 },
#else
    { 0, output_6247, 0 },
#endif
    { 0 },
    &operand_data[6630],
    5,
    5,
    0,
    16,
    2
  },
  /* ../../gcc/config/arm/arm.md:1121 */
  {
    "*p *addsi3_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6248 },
#else
    { 0, output_6248, 0 },
#endif
    { 0 },
    &operand_data[6635],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:1137 */
  {
    "*p *compare_negsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmn%?\t%1, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6639],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1272 */
  {
    "*p *compare_addsi2_op0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6250 },
#else
    { 0, output_6250, 0 },
#endif
    { 0 },
    &operand_data[6643],
    4,
    4,
    1,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:1295 */
  {
    "*p *compare_addsi2_op1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6251 },
#else
    { 0, output_6251, 0 },
#endif
    { 0 },
    &operand_data[6643],
    4,
    4,
    1,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:1318 */
  {
    "*p addsi3_carryin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6252 },
#else
    { 0, output_6252, 0 },
#endif
    { 0 },
    &operand_data[6647],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:1337 */
  {
    "*p add0si3_carryin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6653],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1349 */
  {
    "*p *addsi3_carryin_alt2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6254 },
#else
    { 0, output_6254, 0 },
#endif
    { 0 },
    &operand_data[6658],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:1367 */
  {
    "*p *addsi3_carryin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6664],
    8,
    8,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1677 */
  {
    "*p subsi3_carryin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6256 },
#else
    { 0, output_6256, 0 },
#endif
    { 0 },
    &operand_data[6672],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:1695 */
  {
    "*p rsbsi_carryin_reg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsc%?\t%0, %2, #1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6678],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:1708 */
  {
    "*p *add_not_cin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6258 },
#else
    { 0, output_6258, 0 },
#endif
    { 0 },
    &operand_data[6683],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:1726 */
  {
    "*p add_not_shift_cin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsc%?\t%0, %4, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6689],
    8,
    8,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1808 */
  {
    "*p *subsi3_carryin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6697],
    8,
    8,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1825 */
  {
    "*p *subsi3_carryin_shift_alt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6697],
    8,
    8,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1843 */
  {
    "*p *rsbsi3_carryin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6697],
    8,
    8,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:1858 */
  {
    "*p *rsbsi3_carryin_shift_alt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsc%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6697],
    8,
    8,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2001 */
  {
    "*p *arm_subsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6264 },
#else
    { 0, output_6264, 0 },
#endif
    { 0 },
    &operand_data[6705],
    5,
    5,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/arm.md:2242 */
  {
    "*p *mul",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6710],
    5,
    5,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:2258 */
  {
    "*p *mla",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mla%?\t%0, %3, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6715],
    6,
    6,
    0,
    4,
    1
  },
  /* ../../gcc/config/arm/arm.md:2271 */
  {
    "*p *mls",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mls%?\t%0, %3, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2419 */
  {
    "*p smull",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6727],
    6,
    6,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2419 */
  {
    "*p umull",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6727],
    6,
    6,
    2,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2454 */
  {
    "*p smlal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlal%?\t%0, %2, %4, %5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6733],
    8,
    8,
    3,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2454 */
  {
    "*p umlal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umlal%?\t%0, %2, %4, %5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6733],
    8,
    8,
    3,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:2491 */
  {
    "*p *smull_high",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6741],
    6,
    6,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:2491 */
  {
    "*p *umull_high",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "umull%?\t%3, %0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6741],
    6,
    6,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:2507 */
  {
    "*p mulhisi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smulbb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6747],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2519 */
  {
    "*p *mulhisi3tb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smultb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6752],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2532 */
  {
    "*p *mulhisi3bt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smulbt%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6757],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2545 */
  {
    "*p *mulhisi3tt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smultt%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2581 */
  {
    "*p *arm_maddhisi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlabb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6767],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2594 */
  {
    "*p arm_smlabb_setq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlabb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6767],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2627 */
  {
    "*p maddhisi4tb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlatb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6773],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2641 */
  {
    "*p arm_smlatb_setq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlatb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6773],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2675 */
  {
    "*p maddhisi4tt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlatt%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2690 */
  {
    "*p arm_smlatt_setq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlatt%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2724 */
  {
    "*p maddhidi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlalbb%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6779],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2738 */
  {
    "*p *maddhidi4tb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlaltb%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6785],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2753 */
  {
    "*p *maddhidi4tt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlaltt%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6791],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2770 */
  {
    "*p arm_smlawb_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlawb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2770 */
  {
    "*p arm_smlawb_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlawb%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2770 */
  {
    "*p arm_smlawt_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlawt%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:2770 */
  {
    "*p arm_smlawt_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlawt%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3004 */
  {
    "*p *arm_andsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6291 },
#else
    { 0, output_6291, 0 },
#endif
    { 0 },
    &operand_data[6797],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:3064 */
  {
    "*p *zeroextractsi_compare0_scratch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6292 },
#else
    { 0, 0, output_6292 },
#endif
    { 0 },
    &operand_data[6802],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:3474 */
  {
    "*p insv_zero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bfc%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6807],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3486 */
  {
    "*p insv_t2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bfi%?\t%0, %3, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6812],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3498 */
  {
    "*p andsi_notsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3508 */
  {
    "*p andsi_not_shiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6818],
    7,
    7,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3525 */
  {
    "*p andsi_not_shiftsi_si_scc_no_reuse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics%?\t%4, %3, %1%S0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6825],
    7,
    7,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3545 */
  {
    "*p andsi_not_shiftsi_si_scc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bics%?\t%4, %3, %1%S0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6832],
    7,
    7,
    4,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:3630 */
  {
    "*p *iorsi3_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6299 },
#else
    { 0, output_6299, 0 },
#endif
    { 0 },
    &operand_data[6797],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:3736 */
  {
    "*p *arm_xorsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6300 },
#else
    { 0, output_6300, 0 },
#endif
    { 0 },
    &operand_data[6839],
    5,
    5,
    0,
    4,
    2
  },
  /* ../../gcc/config/arm/arm.md:3802 */
  {
    "*p *andsi_iorsi3_notsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6844],
    6,
    6,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:3960 */
  {
    "*p *smax_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bic%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6850],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:3970 */
  {
    "*p *smax_m1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6850],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4020 */
  {
    "*p *smin_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %1, asr #31",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6850],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4253 */
  {
    "*p arm_qadd_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4253 */
  {
    "*p arm_qadd_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4253 */
  {
    "*p arm_qsub_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4253 */
  {
    "*p arm_qsub_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4313 */
  {
    "*p arm_get_apsr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mrs%?\t%0, APSR",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6854],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4322 */
  {
    "*p arm_set_apsr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "msr%?\tAPSR_nzcvq, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6680],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4369 */
  {
    "*p satsi_smin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6311 },
#else
    { 0, 0, output_6311 },
#endif
    { 0 },
    &operand_data[6857],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4369 */
  {
    "*p satsi_smin_setq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6312 },
#else
    { 0, 0, output_6312 },
#endif
    { 0 },
    &operand_data[6857],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4369 */
  {
    "*p satsi_smax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6313 },
#else
    { 0, 0, output_6313 },
#endif
    { 0 },
    &operand_data[6857],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4369 */
  {
    "*p satsi_smax_setq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6314 },
#else
    { 0, 0, output_6314 },
#endif
    { 0 },
    &operand_data[6857],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4393 */
  {
    "*p *satsi_smin_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6315 },
#else
    { 0, 0, output_6315 },
#endif
    { 0 },
    &operand_data[6863],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4393 */
  {
    "*p *satsi_smax_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6316 },
#else
    { 0, 0, output_6316 },
#endif
    { 0 },
    &operand_data[6863],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:4645 */
  {
    "*p *arm_shiftsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6317 },
#else
    { 0, 0, output_6317 },
#endif
    { 0 },
    &operand_data[6871],
    6,
    6,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/arm.md:4689 */
  {
    "*p *not_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%?\t%0, %1%S3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6877],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:4909 */
  {
    "*p unaligned_loadsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6319 },
#else
    { 0, output_6319, 0 },
#endif
    { 0 },
    &operand_data[6883],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:4928 */
  {
    "*p unaligned_loadhis",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrsh%?\t%0, %1\t@ unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6887],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:4938 */
  {
    "*p unaligned_loadhiu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6321 },
#else
    { 0, output_6321, 0 },
#endif
    { 0 },
    &operand_data[6891],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:4965 */
  {
    "*p unaligned_storesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6322 },
#else
    { 0, output_6322, 0 },
#endif
    { 0 },
    &operand_data[6895],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:4980 */
  {
    "*p unaligned_storehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6323 },
#else
    { 0, output_6323, 0 },
#endif
    { 0 },
    &operand_data[6899],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:4996 */
  {
    "*p *extv_reg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbfx%?\t%0, %1, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6903],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5010 */
  {
    "*p extzv_t2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ubfx%?\t%0, %1, %3, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6903],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5026 */
  {
    "*p divsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6326 },
#else
    { 0, output_6326, 0 },
#endif
    { 0 },
    &operand_data[6909],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5039 */
  {
    "*p udivsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6327 },
#else
    { 0, output_6327, 0 },
#endif
    { 0 },
    &operand_data[6909],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5073 */
  {
    "*p *arm_negsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6914],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:5148 */
  {
    "*p *arm_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6918],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:5212 */
  {
    "*p *arm_neg_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6918],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:5296 */
  {
    "*p *arm_one_cmplsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6914],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:5582 */
  {
    "*p *arm_zero_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6332 },
#else
    { 0, output_6332, 0 },
#endif
    { 0 },
    &operand_data[6922],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5593 */
  {
    "*p *arm_zero_extendhisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6333 },
#else
    { 0, output_6333, 0 },
#endif
    { 0 },
    &operand_data[6926],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5604 */
  {
    "*p *arm_zero_extendhisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtah%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6757],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5651 */
  {
    "*p *arm_zero_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6335 },
#else
    { 0, output_6335, 0 },
#endif
    { 0 },
    &operand_data[6930],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5663 */
  {
    "*p *arm_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6336 },
#else
    { 0, output_6336, 0 },
#endif
    { 0 },
    &operand_data[6934],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5674 */
  {
    "*p *arm_zero_extendqisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtab%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6938],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5725 */
  {
    "*p *compareqi_eq0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tst%?\t%0, #255",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6943],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5821 */
  {
    "*p *arm_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6339 },
#else
    { 0, output_6339, 0 },
#endif
    { 0 },
    &operand_data[6926],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5834 */
  {
    "*p *arm_extendhisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6340 },
#else
    { 0, output_6340, 0 },
#endif
    { 0 },
    &operand_data[6926],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5878 */
  {
    "*p *arm_extendqihi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6946],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5915 */
  {
    "*p *arm_extendqisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6342 },
#else
    { 0, output_6342, 0 },
#endif
    { 0 },
    &operand_data[6950],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5927 */
  {
    "*p *arm_extendqisi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6343 },
#else
    { 0, output_6343, 0 },
#endif
    { 0 },
    &operand_data[6950],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:5939 */
  {
    "*p *arm_extendqisi2addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sxtab%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6938],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5949 */
  {
    "*p arm_sxtb16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sxtb16%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6850],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5949 */
  {
    "*p arm_uxtb16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtb16%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6850],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_qadd8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_qsub8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_shadd8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_shsub8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_uhadd8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uhadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_uhsub8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uhsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_uqadd8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_uqsub8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_qadd16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_qasx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qasx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_qsax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsax%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_qsub16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_shadd16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_shasx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shasx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_shsax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shsax%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_shsub16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_uhadd16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uhadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_uhasx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uhasx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_uhsax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uhsax%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_uhsub16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uhsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_uqadd16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_uqasx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqasx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_uqsax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsax%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_uqsub16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_smusd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smusd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_smusdx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smusdx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_sxtab16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sxtab16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_uxtab16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uxtab16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5958 */
  {
    "*p arm_usad8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usad8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5968 */
  {
    "*p arm_usada8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usada8%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5979 */
  {
    "*p arm_smlald",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlald%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6791],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5979 */
  {
    "*p arm_smlaldx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlaldx%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6791],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5979 */
  {
    "*p arm_smlsld",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlsld%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6791],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5979 */
  {
    "*p arm_smlsldx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlsldx%?\t%Q0, %R0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6791],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "*p arm_sadd8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "*p arm_ssub8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "*p arm_uadd8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "*p arm_usub8",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "*p arm_sadd16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "*p arm_sasx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sasx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "*p arm_ssax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssax%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "*p arm_ssub16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "*p arm_uadd16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "*p arm_uasx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uasx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "*p arm_usax",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usax%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:5990 */
  {
    "*p arm_usub16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "*p arm_smlad_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlad%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "*p arm_smlad_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlad%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "*p arm_smladx_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smladx%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "*p arm_smladx_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smladx%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "*p arm_smlsd_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlsd%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "*p arm_smlsd_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlsd%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "*p arm_smlsdx_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlsdx%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6002 */
  {
    "*p arm_smlsdx_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smlsdx%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6721],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6031 */
  {
    "*p arm_smuad_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smuad%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6031 */
  {
    "*p arm_smuad_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smuad%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6031 */
  {
    "*p arm_smuadx_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smuadx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6031 */
  {
    "*p arm_smuadx_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "smuadx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6058 */
  {
    "*p arm_ssat16_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssat16%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6954],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6058 */
  {
    "*p arm_ssat16_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssat16%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6954],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6058 */
  {
    "*p arm_usat16_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usat16%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6959],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6058 */
  {
    "*p arm_usat16_setq_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usat16%?\t%0, %2, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6959],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6085 */
  {
    "*p arm_sel",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sel%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:6437 */
  {
    "*p *arm_movt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6410 },
#else
    { 0, output_6410, 0 },
#endif
    { 0 },
    &operand_data[6964],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:6451 */
  {
    "*p *arm_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6411 },
#else
    { 0, output_6411, 0 },
#endif
    { 0 },
    &operand_data[6969],
    4,
    4,
    0,
    6,
    2
  },
  /* ../../gcc/config/arm/arm.md:6646 */
  {
    "*p pic_add_dot_plus_eight",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6412 },
#else
    { 0, 0, output_6412 },
#endif
    { 0 },
    &operand_data[6973],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:6662 */
  {
    "*p tls_load_dot_plus_eight",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6413 },
#else
    { 0, 0, output_6413 },
#endif
    { 0 },
    &operand_data[6973],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:7106 */
  {
    "*p *movhi_insn_arch4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6414 },
#else
    { 0, output_6414, 0 },
#endif
    { 0 },
    &operand_data[6978],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:7133 */
  {
    "*p *movhi_bytes",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6415 },
#else
    { 0, output_6415, 0 },
#endif
    { 0 },
    &operand_data[6982],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:7250 */
  {
    "*p *arm_movqi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6416 },
#else
    { 0, output_6416, 0 },
#endif
    { 0 },
    &operand_data[6986],
    4,
    4,
    0,
    9,
    2
  },
  /* ../../gcc/config/arm/arm.md:7297 */
  {
    "*p *arm32_movhf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6417 },
#else
    { 0, 0, output_6417 },
#endif
    { 0 },
    &operand_data[6990],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/arm.md:7297 */
  {
    "*p *arm32_movbf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6418 },
#else
    { 0, 0, output_6418 },
#endif
    { 0 },
    &operand_data[6994],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../gcc/config/arm/arm.md:7396 */
  {
    "*p *arm_movsf_soft_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6419 },
#else
    { 0, 0, output_6419 },
#endif
    { 0 },
    &operand_data[6998],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/arm.md:7770 */
  {
    "*p *arm_cmpsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6420 },
#else
    { 0, output_6420, 0 },
#endif
    { 0 },
    &operand_data[7002],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc/config/arm/arm.md:7815 */
  {
    "*p *arm_cmpsi_negshiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmn%?\t%0, %2%S1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7006],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:8485 */
  {
    "*p *arm_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6422 },
#else
    { 0, 0, output_6422 },
#endif
    { 0 },
    &operand_data[465],
    3,
    3,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:8917 */
  {
    "*p *arm_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6423 },
#else
    { 0, 0, output_6423 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:8978 */
  {
    "*p *arm_simple_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6424 },
#else
    { 0, 0, output_6424 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/arm.md:9156 */
  {
    "*p probe_stack",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "str%?\tr0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7012],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9462 */
  {
    "*p *arm_indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%?\t%|pc, %0\t%@ indirect register jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6680],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9471 */
  {
    "*p *load_indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%|pc, %0\t%@ indirect memory jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7015],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:9516 */
  {
    "*p *add_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7018],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9516 */
  {
    "*p *rsb_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7024],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9516 */
  {
    "*p *orr_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7024],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9516 */
  {
    "*p *eor_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "eor%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7024],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9516 */
  {
    "*p *and_multsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %2, lsl %b3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7024],
    6,
    6,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:9529 */
  {
    "*p *add_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7030],
    7,
    7,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:9529 */
  {
    "*p *rsb_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7037],
    7,
    7,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:9529 */
  {
    "*p *orr_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orr%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7037],
    7,
    7,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:9529 */
  {
    "*p *eor_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "eor%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7037],
    7,
    7,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:9529 */
  {
    "*p *and_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7037],
    7,
    7,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/arm.md:9597 */
  {
    "*p *sub_shiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %3%S2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7044],
    7,
    7,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm.md:11302 */
  {
    "*p *arith_adjacentmem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6439 },
#else
    { 0, 0, output_6439 },
#endif
    { 0 },
    &operand_data[7051],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:11768 */
  {
    "*p *load_multiple_with_writeback",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6440 },
#else
    { 0, 0, output_6440 },
#endif
    { 0 },
    &operand_data[7058],
    6,
    6,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:11800 */
  {
    "*p *pop_multiple_with_writeback_and_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6441 },
#else
    { 0, 0, output_6441 },
#endif
    { 0 },
    &operand_data[7064],
    6,
    6,
    2,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:11826 */
  {
    "*p *pop_multiple_with_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6442 },
#else
    { 0, 0, output_6442 },
#endif
    { 0 },
    &operand_data[7070],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/arm.md:11850 */
  {
    "*p *ldr_with_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldr%?\t%|pc, [%0], #4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7075],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12028 */
  {
    "*p clzsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clz%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6850],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12036 */
  {
    "*p rbitsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rbit%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6850],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12127 */
  {
    "*p load_tp_hard",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mrc%?\tp15, 0, %0, c13, c0, 3\t@ load_tp_hard",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7078],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12195 */
  {
    "*p *arm_movtas_ze",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6447 },
#else
    { 0, output_6447, 0 },
#endif
    { 0 },
    &operand_data[7081],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm.md:12210 */
  {
    "*p *arm_rev",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6448 },
#else
    { 0, output_6448, 0 },
#endif
    { 0 },
    &operand_data[7085],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/arm.md:12454 */
  {
    "*p *thumb2_ldrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %3, [%1, %2]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7089],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12470 */
  {
    "*p *thumb2_ldrd_base",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %2, [%1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7096],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12483 */
  {
    "*p *thumb2_ldrd_base_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %2, [%1, #-4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7096],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12496 */
  {
    "*p *thumb2_strd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd%?\t%2, %4, [%0, %1]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7101],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12512 */
  {
    "*p *thumb2_strd_base",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd%?\t%1, %2, [%0]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7108],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12525 */
  {
    "*p *thumb2_strd_base_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "strd%?\t%1, %2, [%0, #-4]",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7108],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldrdstrd.md:159 */
  {
    "*p *arm_ldrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6455 },
#else
    { 0, 0, output_6455 },
#endif
    { 0 },
    &operand_data[7113],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/ldrdstrd.md:179 */
  {
    "*p *arm_strd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6456 },
#else
    { 0, 0, output_6456 },
#endif
    { 0 },
    &operand_data[7119],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/ldmstm.md:24 */
  {
    "*p *ldm4_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7125],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:59 */
  {
    "*p *ldm4_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7133],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:98 */
  {
    "*p *stm4_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7141],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:113 */
  {
    "*p *stm4_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7149],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:146 */
  {
    "*p *ldm4_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7125],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:165 */
  {
    "*p *ldm4_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7133],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:186 */
  {
    "*p *stm4_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7141],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:201 */
  {
    "*p *stm4_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7149],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:218 */
  {
    "*p *ldm4_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7125],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:236 */
  {
    "*p *ldm4_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7133],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:256 */
  {
    "*p *stm4_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7141],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:271 */
  {
    "*p *stm4_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7149],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:288 */
  {
    "*p *ldm4_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7125],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:307 */
  {
    "*p *ldm4_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7133],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:328 */
  {
    "*p *stm4_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%5, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7141],
    8,
    8,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:343 */
  {
    "*p *stm4_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%5!, {%1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7149],
    8,
    8,
    5,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:467 */
  {
    "*p *ldm3_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7157],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:496 */
  {
    "*p *ldm3_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7164],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:529 */
  {
    "*p *stm3_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7171],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:542 */
  {
    "*p *stm3_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7178],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:571 */
  {
    "*p *ldm3_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7157],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:587 */
  {
    "*p *ldm3_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7164],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:605 */
  {
    "*p *stm3_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7171],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:618 */
  {
    "*p *stm3_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7178],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:633 */
  {
    "*p *ldm3_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7157],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:648 */
  {
    "*p *ldm3_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7164],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:665 */
  {
    "*p *stm3_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7171],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:678 */
  {
    "*p *stm3_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7178],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:693 */
  {
    "*p *ldm3_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7157],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:709 */
  {
    "*p *ldm3_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7164],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:727 */
  {
    "*p *stm3_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%4, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7171],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:740 */
  {
    "*p *stm3_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%4!, {%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7178],
    7,
    7,
    4,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:848 */
  {
    "*p *ldm2_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldm%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7185],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:871 */
  {
    "*p *ldm2_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmia%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7191],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:898 */
  {
    "*p *stm2_",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stm%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7197],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:909 */
  {
    "*p *stm2_ia_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmia%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7203],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:934 */
  {
    "*p *ldm2_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7185],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:947 */
  {
    "*p *ldm2_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmib%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7191],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:962 */
  {
    "*p *stm2_ib",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7197],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:973 */
  {
    "*p *stm2_ib_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmib%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7203],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:986 */
  {
    "*p *ldm2_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7185],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:998 */
  {
    "*p *ldm2_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmda%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7191],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1012 */
  {
    "*p *stm2_da",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7197],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1023 */
  {
    "*p *stm2_da_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmda%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7203],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1036 */
  {
    "*p *ldm2_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7185],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1049 */
  {
    "*p *ldm2_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldmdb%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7191],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1064 */
  {
    "*p *stm2_db",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%3, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7197],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/ldmstm.md:1075 */
  {
    "*p *stm2_db_update",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "stmdb%?\t%3!, {%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7203],
    6,
    6,
    3,
    1,
    1
  },
  /* ../../gcc/config/arm/arm.md:12561 */
  {
    "*p *load_multiple",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6505 },
#else
    { 0, 0, output_6505 },
#endif
    { 0 },
    &operand_data[7209],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:30 */
  {
    "*p tbcstv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcstb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7214],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:39 */
  {
    "*p tbcstv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcsth%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7218],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:48 */
  {
    "*p tbcstv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tbcstw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7222],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:57 */
  {
    "*p iwmmxt_iordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7226],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:68 */
  {
    "*p iwmmxt_xordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7226],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:79 */
  {
    "*p iwmmxt_anddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7226],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:90 */
  {
    "*p iwmmxt_nanddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wandn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7231],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:226 */
  {
    "*p movv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6513 },
#else
    { 0, 0, output_6513 },
#endif
    { 0 },
    &operand_data[7236],
    4,
    4,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:226 */
  {
    "*p movv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6514 },
#else
    { 0, 0, output_6514 },
#endif
    { 0 },
    &operand_data[7240],
    4,
    4,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:226 */
  {
    "*p movv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6515 },
#else
    { 0, 0, output_6515 },
#endif
    { 0 },
    &operand_data[7244],
    4,
    4,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:304 */
  {
    "*p *andv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:304 */
  {
    "*p *andv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:304 */
  {
    "*p *andv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wand\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:314 */
  {
    "*p *iorv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:314 */
  {
    "*p *iorv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:314 */
  {
    "*p *iorv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:324 */
  {
    "*p *xorv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:324 */
  {
    "*p *xorv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:324 */
  {
    "*p *xorv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:337 */
  {
    "*p *addv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:337 */
  {
    "*p *addv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:337 */
  {
    "*p *addv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:347 */
  {
    "*p ssaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:357 */
  {
    "*p ssaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:367 */
  {
    "*p ssaddv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:377 */
  {
    "*p usaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:387 */
  {
    "*p usaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:397 */
  {
    "*p usaddv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:407 */
  {
    "*p *subv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:407 */
  {
    "*p *subv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:407 */
  {
    "*p *subv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:417 */
  {
    "*p sssubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubbss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:427 */
  {
    "*p sssubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:437 */
  {
    "*p sssubv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:447 */
  {
    "*p ussubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubbus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:457 */
  {
    "*p ussubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:467 */
  {
    "*p ussubv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:477 */
  {
    "*p *mulv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulul%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:487 */
  {
    "*p smulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulsm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:500 */
  {
    "*p umulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulum%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:513 */
  {
    "*p iwmmxt_wmacs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacs%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7263],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:524 */
  {
    "*p iwmmxt_wmacsz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacsz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7269],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:534 */
  {
    "*p iwmmxt_wmacu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacu%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7263],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:545 */
  {
    "*p iwmmxt_wmacuz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmacuz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7269],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:557 */
  {
    "*p iwmmxt_clrdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7274],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:568 */
  {
    "*p iwmmxt_clrv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7277],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:580 */
  {
    "*p iwmmxt_clrv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7280],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:590 */
  {
    "*p iwmmxt_clrv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wxor%?\t%0, %0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7283],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:601 */
  {
    "*p iwmmxt_uavgrndv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2br%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:623 */
  {
    "*p iwmmxt_uavgrndv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2hr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:641 */
  {
    "*p iwmmxt_uavgv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2b%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:654 */
  {
    "*p iwmmxt_uavgv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg2h%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:669 */
  {
    "*p iwmmxt_tinsrb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6558 },
#else
    { 0, 0, output_6558 },
#endif
    { 0 },
    &operand_data[7286],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:686 */
  {
    "*p iwmmxt_tinsrh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6559 },
#else
    { 0, 0, output_6559 },
#endif
    { 0 },
    &operand_data[7292],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:703 */
  {
    "*p iwmmxt_tinsrw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6560 },
#else
    { 0, 0, output_6560 },
#endif
    { 0 },
    &operand_data[7298],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:720 */
  {
    "*p iwmmxt_textrmub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7304],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:731 */
  {
    "*p iwmmxt_textrmsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7304],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:742 */
  {
    "*p iwmmxt_textrmuh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7309],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:753 */
  {
    "*p iwmmxt_textrmsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7309],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:766 */
  {
    "*p iwmmxt_textrmw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrmsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7314],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:776 */
  {
    "*p iwmmxt_wshufh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wshufh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7319],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:797 */
  {
    "*p eqv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:808 */
  {
    "*p eqv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:819 */
  {
    "*p eqv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpeqw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:831 */
  {
    "*p gtuv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:842 */
  {
    "*p gtuv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:853 */
  {
    "*p gtuv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:864 */
  {
    "*p gtv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:875 */
  {
    "*p gtv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:886 */
  {
    "*p gtv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wcmpgtsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:899 */
  {
    "*p *smaxv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:899 */
  {
    "*p *smaxv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:899 */
  {
    "*p *smaxv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:909 */
  {
    "*p *umaxv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:909 */
  {
    "*p *umaxv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:909 */
  {
    "*p *umaxv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaxub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:919 */
  {
    "*p *sminv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:919 */
  {
    "*p *sminv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:919 */
  {
    "*p *sminv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminsb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:929 */
  {
    "*p *uminv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminuw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:929 */
  {
    "*p *uminv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminuh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:929 */
  {
    "*p *uminv8qi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wminub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:941 */
  {
    "*p iwmmxt_wpackhss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackhss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7324],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:952 */
  {
    "*p iwmmxt_wpackwss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackwss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7329],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:963 */
  {
    "*p iwmmxt_wpackdss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackdss%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7334],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:974 */
  {
    "*p iwmmxt_wpackhus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackhus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7324],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:985 */
  {
    "*p iwmmxt_wpackwus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackwus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7329],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:996 */
  {
    "*p iwmmxt_wpackdus",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wpackdus%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7334],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1007 */
  {
    "*p iwmmxt_wunpckihb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1035 */
  {
    "*p iwmmxt_wunpckihh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1055 */
  {
    "*p iwmmxt_wunpckihw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckihw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1071 */
  {
    "*p iwmmxt_wunpckilb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1099 */
  {
    "*p iwmmxt_wunpckilh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1119 */
  {
    "*p iwmmxt_wunpckilw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckilw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1135 */
  {
    "*p iwmmxt_wunpckehub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehub%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7339],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1147 */
  {
    "*p iwmmxt_wunpckehuh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehuh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7343],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1158 */
  {
    "*p iwmmxt_wunpckehuw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehuw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7347],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1169 */
  {
    "*p iwmmxt_wunpckehsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7339],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1181 */
  {
    "*p iwmmxt_wunpckehsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7343],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1192 */
  {
    "*p iwmmxt_wunpckehsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckehsw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7347],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1203 */
  {
    "*p iwmmxt_wunpckelub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelub%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7339],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1215 */
  {
    "*p iwmmxt_wunpckeluh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckeluh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7343],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1226 */
  {
    "*p iwmmxt_wunpckeluw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckeluw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7347],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1237 */
  {
    "*p iwmmxt_wunpckelsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7339],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1249 */
  {
    "*p iwmmxt_wunpckelsh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7343],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1260 */
  {
    "*p iwmmxt_wunpckelsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wunpckelsw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7347],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1273 */
  {
    "*p rorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6612 },
#else
    { 0, 0, output_6612 },
#endif
    { 0 },
    &operand_data[7351],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1273 */
  {
    "*p rorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6613 },
#else
    { 0, 0, output_6613 },
#endif
    { 0 },
    &operand_data[7356],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1273 */
  {
    "*p rordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6614 },
#else
    { 0, 0, output_6614 },
#endif
    { 0 },
    &operand_data[7361],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1294 */
  {
    "*p ashrv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6615 },
#else
    { 0, 0, output_6615 },
#endif
    { 0 },
    &operand_data[7351],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1294 */
  {
    "*p ashrv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6616 },
#else
    { 0, 0, output_6616 },
#endif
    { 0 },
    &operand_data[7356],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1294 */
  {
    "*p ashrdi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6617 },
#else
    { 0, 0, output_6617 },
#endif
    { 0 },
    &operand_data[7361],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1315 */
  {
    "*p lshrv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6618 },
#else
    { 0, 0, output_6618 },
#endif
    { 0 },
    &operand_data[7351],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1315 */
  {
    "*p lshrv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6619 },
#else
    { 0, 0, output_6619 },
#endif
    { 0 },
    &operand_data[7356],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1315 */
  {
    "*p lshrdi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6620 },
#else
    { 0, 0, output_6620 },
#endif
    { 0 },
    &operand_data[7361],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1336 */
  {
    "*p ashlv4hi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6621 },
#else
    { 0, 0, output_6621 },
#endif
    { 0 },
    &operand_data[7351],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1336 */
  {
    "*p ashlv2si3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6622 },
#else
    { 0, 0, output_6622 },
#endif
    { 0 },
    &operand_data[7356],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1336 */
  {
    "*p ashldi3_iwmmxt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6623 },
#else
    { 0, 0, output_6623 },
#endif
    { 0 },
    &operand_data[7361],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1357 */
  {
    "*p rorv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6624 },
#else
    { 0, 0, output_6624 },
#endif
    { 0 },
    &operand_data[7366],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1357 */
  {
    "*p rorv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6625 },
#else
    { 0, 0, output_6625 },
#endif
    { 0 },
    &operand_data[7371],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1357 */
  {
    "*p rordi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6626 },
#else
    { 0, 0, output_6626 },
#endif
    { 0 },
    &operand_data[7376],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1378 */
  {
    "*p ashrv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6627 },
#else
    { 0, 0, output_6627 },
#endif
    { 0 },
    &operand_data[7366],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1378 */
  {
    "*p ashrv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6628 },
#else
    { 0, 0, output_6628 },
#endif
    { 0 },
    &operand_data[7371],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1378 */
  {
    "*p ashrdi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6629 },
#else
    { 0, 0, output_6629 },
#endif
    { 0 },
    &operand_data[7376],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1399 */
  {
    "*p lshrv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6630 },
#else
    { 0, 0, output_6630 },
#endif
    { 0 },
    &operand_data[7381],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1399 */
  {
    "*p lshrv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6631 },
#else
    { 0, 0, output_6631 },
#endif
    { 0 },
    &operand_data[7386],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1399 */
  {
    "*p lshrdi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6632 },
#else
    { 0, 0, output_6632 },
#endif
    { 0 },
    &operand_data[7391],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1420 */
  {
    "*p ashlv4hi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6633 },
#else
    { 0, 0, output_6633 },
#endif
    { 0 },
    &operand_data[7366],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1420 */
  {
    "*p ashlv2si3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6634 },
#else
    { 0, 0, output_6634 },
#endif
    { 0 },
    &operand_data[7371],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1420 */
  {
    "*p ashldi3_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6635 },
#else
    { 0, 0, output_6635 },
#endif
    { 0 },
    &operand_data[7376],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/iwmmxt.md:1441 */
  {
    "*p iwmmxt_wmadds",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmadds%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7396],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1460 */
  {
    "*p iwmmxt_wmaddu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddu%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7396],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1479 */
  {
    "*p iwmmxt_tmia",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmia%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7401],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1492 */
  {
    "*p iwmmxt_tmiaph",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiaph%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7401],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1510 */
  {
    "*p iwmmxt_tmiabb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7401],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1523 */
  {
    "*p iwmmxt_tmiatb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7401],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1540 */
  {
    "*p iwmmxt_tmiabt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7401],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1557 */
  {
    "*p iwmmxt_tmiatt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7401],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1576 */
  {
    "*p iwmmxt_tmovmskb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7407],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1585 */
  {
    "*p iwmmxt_tmovmskh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7411],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1594 */
  {
    "*p iwmmxt_tmovmskw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tmovmskw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7415],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1603 */
  {
    "*p iwmmxt_waccb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waccb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7419],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1612 */
  {
    "*p iwmmxt_wacch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wacch%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7423],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1621 */
  {
    "*p iwmmxt_waccw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waccw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7347],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1631 */
  {
    "*p iwmmxt_waligni",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waligni%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7427],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1647 */
  {
    "*p iwmmxt_walignr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr%U3%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7433],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1662 */
  {
    "*p iwmmxt_walignr0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr0%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1677 */
  {
    "*p iwmmxt_walignr1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr1%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1692 */
  {
    "*p iwmmxt_walignr2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr2%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1707 */
  {
    "*p iwmmxt_walignr3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "walignr3%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1722 */
  {
    "*p iwmmxt_wsadb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7439],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1734 */
  {
    "*p iwmmxt_wsadh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadh%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7445],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1746 */
  {
    "*p iwmmxt_wsadbz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadbz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7451],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt.md:1756 */
  {
    "*p iwmmxt_wsadhz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsadhz%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7396],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:21 */
  {
    "*p iwmmxt_wabsv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsw%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7456],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:21 */
  {
    "*p iwmmxt_wabsv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsh%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7460],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:21 */
  {
    "*p iwmmxt_wabsv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsb%?\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7464],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:30 */
  {
    "*p iwmmxt_wabsdiffb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsdiffb%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:43 */
  {
    "*p iwmmxt_wabsdiffh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsdiffh%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:56 */
  {
    "*p iwmmxt_wabsdiffw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wabsdiffw%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:69 */
  {
    "*p iwmmxt_waddsubhx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddsubhx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:87 */
  {
    "*p iwmmxt_wsubaddhx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wsubaddhx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:105 */
  {
    "*p addcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddhc%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:105 */
  {
    "*p addcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddwc%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:117 */
  {
    "*p iwmmxt_avg4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg4%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:149 */
  {
    "*p iwmmxt_avg4r",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wavg4r%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:181 */
  {
    "*p iwmmxt_wmaddsx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddsx%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7396],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:200 */
  {
    "*p iwmmxt_wmaddux",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddux%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7396],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:219 */
  {
    "*p iwmmxt_wmaddsn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddsn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7396],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:238 */
  {
    "*p iwmmxt_wmaddun",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmaddun%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7396],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:257 */
  {
    "*p iwmmxt_wmulwsm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwsm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:271 */
  {
    "*p iwmmxt_wmulwum",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwum%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:285 */
  {
    "*p iwmmxt_wmulsmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulsmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:303 */
  {
    "*p iwmmxt_wmulumr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulumr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:322 */
  {
    "*p iwmmxt_wmulwsmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwsmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:339 */
  {
    "*p iwmmxt_wmulwumr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwumr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:356 */
  {
    "*p iwmmxt_wmulwl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmulwl%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:367 */
  {
    "*p iwmmxt_wqmulm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:377 */
  {
    "*p iwmmxt_wqmulwm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulwm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:387 */
  {
    "*p iwmmxt_wqmulmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7253],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:397 */
  {
    "*p iwmmxt_wqmulwmr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmulwmr%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7248],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:407 */
  {
    "*p iwmmxt_waddbhusm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbhusm%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:423 */
  {
    "*p iwmmxt_waddbhusl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "waddbhusl%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7468],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:439 */
  {
    "*p iwmmxt_wqmiabb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7445],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:452 */
  {
    "*p iwmmxt_wqmiabt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7445],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:465 */
  {
    "*p iwmmxt_wqmiatb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7445],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:478 */
  {
    "*p iwmmxt_wqmiatt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7445],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:491 */
  {
    "*p iwmmxt_wqmiabbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7445],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:504 */
  {
    "*p iwmmxt_wqmiabtn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiabtn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7445],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:517 */
  {
    "*p iwmmxt_wqmiatbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiatbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7445],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:530 */
  {
    "*p iwmmxt_wqmiattn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wqmiattn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7445],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:543 */
  {
    "*p iwmmxt_wmiabb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7263],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:567 */
  {
    "*p iwmmxt_wmiabt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7263],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:591 */
  {
    "*p iwmmxt_wmiatb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiatb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7263],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:615 */
  {
    "*p iwmmxt_wmiatt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiatt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7263],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:639 */
  {
    "*p iwmmxt_wmiabbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7263],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:663 */
  {
    "*p iwmmxt_wmiabtn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiabtn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7263],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:687 */
  {
    "*p iwmmxt_wmiatbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiatbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7263],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:711 */
  {
    "*p iwmmxt_wmiattn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiattn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7263],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:735 */
  {
    "*p iwmmxt_wmiawbb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7473],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:748 */
  {
    "*p iwmmxt_wmiawbt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7473],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:761 */
  {
    "*p iwmmxt_wmiawtb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawtb%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7473],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:774 */
  {
    "*p iwmmxt_wmiawtt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawtt%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7473],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:787 */
  {
    "*p iwmmxt_wmiawbbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7473],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:800 */
  {
    "*p iwmmxt_wmiawbtn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawbtn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7473],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:813 */
  {
    "*p iwmmxt_wmiawtbn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawtbn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7473],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:826 */
  {
    "*p iwmmxt_wmiawttn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmiawttn%?\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7473],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:839 */
  {
    "*p iwmmxt_wmerge",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wmerge%?\t%0, %1, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7479],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:864 */
  {
    "*p iwmmxt_tandcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tandcw%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:864 */
  {
    "*p iwmmxt_tandcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tandch%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:864 */
  {
    "*p iwmmxt_tandcv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tandcb%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:874 */
  {
    "*p iwmmxt_torcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torcw%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:874 */
  {
    "*p iwmmxt_torcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torch%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:874 */
  {
    "*p iwmmxt_torcv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torcb%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:884 */
  {
    "*p iwmmxt_torvscv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torvscw%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:884 */
  {
    "*p iwmmxt_torvscv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torvsch%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:884 */
  {
    "*p iwmmxt_torvscv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "torvscb%?\t r15",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:894 */
  {
    "*p iwmmxt_textrcv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrcw%?\t r15, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7289],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:894 */
  {
    "*p iwmmxt_textrcv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrch%?\t r15, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7289],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/iwmmxt2.md:894 */
  {
    "*p iwmmxt_textrcv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "textrcb%?\t r15, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7289],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:23 */
  {
    "*p *arm_movhi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6726 },
#else
    { 0, 0, output_6726 },
#endif
    { 0 },
    &operand_data[7485],
    4,
    4,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/vfp.md:74 */
  {
    "*p *thumb2_movhi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6727 },
#else
    { 0, 0, output_6727 },
#endif
    { 0 },
    &operand_data[7489],
    4,
    4,
    0,
    11,
    3
  },
  /* ../../gcc/config/arm/vfp.md:124 */
  {
    "*p *arm_movhi_fp16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6728 },
#else
    { 0, 0, output_6728 },
#endif
    { 0 },
    &operand_data[7493],
    4,
    4,
    0,
    8,
    3
  },
  /* ../../gcc/config/arm/vfp.md:174 */
  {
    "*p *thumb2_movhi_fp16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6729 },
#else
    { 0, 0, output_6729 },
#endif
    { 0 },
    &operand_data[7489],
    4,
    4,
    0,
    11,
    3
  },
  /* ../../gcc/config/arm/vfp.md:225 */
  {
    "*p *arm_movsi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6730 },
#else
    { 0, 0, output_6730 },
#endif
    { 0 },
    &operand_data[7497],
    4,
    4,
    0,
    11,
    3
  },
  /* ../../gcc/config/arm/vfp.md:268 */
  {
    "*p *thumb2_movsi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6731 },
#else
    { 0, 0, output_6731 },
#endif
    { 0 },
    &operand_data[7501],
    4,
    4,
    0,
    18,
    3
  },
  /* ../../gcc/config/arm/vfp.md:331 */
  {
    "*p *movdi_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6732 },
#else
    { 0, 0, output_6732 },
#endif
    { 0 },
    &operand_data[7505],
    4,
    4,
    0,
    12,
    3
  },
  /* ../../gcc/config/arm/vfp.md:392 */
  {
    "*p *movhf_vfp_hf16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6733 },
#else
    { 0, 0, output_6733 },
#endif
    { 0 },
    &operand_data[7509],
    4,
    4,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/vfp.md:392 */
  {
    "*p *movbf_vfp_bf16",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6734 },
#else
    { 0, 0, output_6734 },
#endif
    { 0 },
    &operand_data[7513],
    4,
    4,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/vfp.md:587 */
  {
    "*p *movsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6735 },
#else
    { 0, 0, output_6735 },
#endif
    { 0 },
    &operand_data[7517],
    4,
    4,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:623 */
  {
    "*p *thumb2_movsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6736 },
#else
    { 0, 0, output_6736 },
#endif
    { 0 },
    &operand_data[7521],
    4,
    4,
    0,
    9,
    3
  },
  /* ../../gcc/config/arm/vfp.md:661 */
  {
    "*p *movdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6737 },
#else
    { 0, 0, output_6737 },
#endif
    { 0 },
    &operand_data[7525],
    4,
    4,
    0,
    10,
    3
  },
  /* ../../gcc/config/arm/vfp.md:859 */
  {
    "*p *abssf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7529],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:868 */
  {
    "*p *absdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vabs%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7533],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:877 */
  {
    "*p *negsf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6740 },
#else
    { 0, output_6740, 0 },
#endif
    { 0 },
    &operand_data[7537],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:888 */
  {
    "*p *negdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6741 },
#else
    { 0, output_6741, 0 },
#endif
    { 0 },
    &operand_data[7541],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/vfp.md:992 */
  {
    "*p *addsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7545],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1002 */
  {
    "*p *adddf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vadd%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7550],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1024 */
  {
    "*p *subsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7545],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1034 */
  {
    "*p *subdf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsub%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7550],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1063 */
  {
    "*p *divsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdiv%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7555],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1074 */
  {
    "*p *divdf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdiv%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7560],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1099 */
  {
    "*p *mulsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7545],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1109 */
  {
    "*p *muldf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmul%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7550],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1139 */
  {
    "*p *mulsf3negsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7545],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1149 */
  {
    "*p *negmulsf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7545],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1159 */
  {
    "*p *muldf3negdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7550],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1170 */
  {
    "*p *negmuldf3_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmul%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7550],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1196 */
  {
    "*p *mulsf3addsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7565],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1207 */
  {
    "*p *muldf3adddf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmla%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7571],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1230 */
  {
    "*p *mulsf3subsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmls%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7565],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1241 */
  {
    "*p *muldf3subdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmls%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7571],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1264 */
  {
    "*p *mulsf3negsfaddsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7565],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1275 */
  {
    "*p *fmuldf3negdfadddf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmls%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7571],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1300 */
  {
    "*p *mulsf3negsfsubsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmla%?.f32\t%0, %2, %3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7565],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1312 */
  {
    "*p *muldf3negdfsubdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vnmla%?.f64\t%P0, %P2, %P3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7571],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1350 */
  {
    "*p fmasf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7577],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1350 */
  {
    "*p fmadf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfma%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7583],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1385 */
  {
    "*p *fmsubsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7577],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1385 */
  {
    "*p *fmsubdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfms%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7583],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1408 */
  {
    "*p *fnmsubsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnms%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7577],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1408 */
  {
    "*p *fnmsubdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnms%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7583],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1430 */
  {
    "*p *fnmaddsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnma%?.f32\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7577],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1430 */
  {
    "*p *fnmadddf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnma%?.f64\t%P0, %P1, %P2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7583],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1445 */
  {
    "*p *extendsfdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f64.f32\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7589],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1454 */
  {
    "*p *truncdfsf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7593],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1463 */
  {
    "*p extendhfsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f32.f16\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7597],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1472 */
  {
    "*p *truncdfhf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f16.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7601],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1481 */
  {
    "*p *extendhfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f64.f16\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7605],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1490 */
  {
    "*p truncsfhf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtb%?.f16.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7609],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1499 */
  {
    "*p *truncsisf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.s32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7613],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1508 */
  {
    "*p *truncsidf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.s32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7617],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1518 */
  {
    "*p fixuns_truncsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.u32.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7613],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1527 */
  {
    "*p fixuns_truncdfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.u32.f64\t%0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7621],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1537 */
  {
    "*p *floatsisf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.s32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7625],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1546 */
  {
    "*p *floatsidf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f64.s32\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7629],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1556 */
  {
    "*p floatunssisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.u32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7625],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1565 */
  {
    "*p floatunssidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f64.u32\t%P0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7629],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1601 */
  {
    "*p *sqrtsf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsqrt%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7633],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1611 */
  {
    "*p *sqrtdf2_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vsqrt%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7637],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1633 */
  {
    "*p push_fpsysreg_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6786 },
#else
    { 0, 0, output_6786 },
#endif
    { 0 },
    &operand_data[7641],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/vfp.md:1652 */
  {
    "*p pop_fpsysreg_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6787 },
#else
    { 0, 0, output_6787 },
#endif
    { 0 },
    &operand_data[7641],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/vfp.md:1674 */
  {
    "*p *clear_vfp_multiple",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6788 },
#else
    { 0, 0, output_6788 },
#endif
    { 0 },
    &operand_data[7645],
    3,
    3,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/vfp.md:1711 */
  {
    "*p lazy_store_multiple_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vlstm%?\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7130],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1801 */
  {
    "*p *cmpsf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6790 },
#else
    { 0, output_6790, 0 },
#endif
    { 0 },
    &operand_data[7648],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1813 */
  {
    "*p *cmpsf_trap_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6791 },
#else
    { 0, output_6791, 0 },
#endif
    { 0 },
    &operand_data[7648],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1825 */
  {
    "*p *cmpdf_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6792 },
#else
    { 0, output_6792, 0 },
#endif
    { 0 },
    &operand_data[7652],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1837 */
  {
    "*p *cmpdf_trap_vfp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6793 },
#else
    { 0, output_6793, 0 },
#endif
    { 0 },
    &operand_data[7652],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1850 */
  {
    "*p *combine_vcvt_f32_u32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.u32\t%0, %1, %v2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7656],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1850 */
  {
    "*p *combine_vcvt_f32_s32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.f32.s32\t%0, %1, %v2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7656],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:1863 */
  {
    "*p *combine_vcvt_f64_u32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6796 },
#else
    { 0, output_6796, 0 },
#endif
    { 0 },
    &operand_data[7661],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1863 */
  {
    "*p *combine_vcvt_f64_s32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6797 },
#else
    { 0, output_6797, 0 },
#endif
    { 0 },
    &operand_data[7661],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc/config/arm/vfp.md:1880 */
  {
    "*p *combine_vcvtf2i",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvt%?.s32.f32\t%0, %1, %v2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7666],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "*p btruncsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7671],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "*p nearbyintsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintr%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7671],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "*p rintsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx%?.f32\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7671],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "*p btruncdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintz%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7675],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "*p nearbyintdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintr%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7675],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/vfp.md:2025 */
  {
    "*p rintdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrintx%?.f64\t%P0, %P1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7675],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:113 */
  {
    "*p *thumb2_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7679],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:166 */
  {
    "*p *thumb2_neg_abssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7679],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:220 */
  {
    "*p *thumb2_pop_single",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pop\t{%0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7683],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:235 */
  {
    "*p *thumb2_movsi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6808 },
#else
    { 0, 0, output_6808 },
#endif
    { 0 },
    &operand_data[7686],
    4,
    4,
    0,
    7,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:286 */
  {
    "*p *thumb2_movhi_insn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6809 },
#else
    { 0, output_6809, 0 },
#endif
    { 0 },
    &operand_data[7690],
    4,
    4,
    0,
    6,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1091 */
  {
    "*p *thumb2_extendqisi_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6810 },
#else
    { 0, output_6810, 0 },
#endif
    { 0 },
    &operand_data[6930],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1104 */
  {
    "*p *thumb2_zero_extendhisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6811 },
#else
    { 0, output_6811, 0 },
#endif
    { 0 },
    &operand_data[6922],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1117 */
  {
    "*p thumb2_zero_extendqisi2_v6",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6812 },
#else
    { 0, output_6812, 0 },
#endif
    { 0 },
    &operand_data[6930],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/thumb2.md:1250 */
  {
    "*p *thumb2_alusi3_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%I3%!\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7694],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1265 */
  {
    "*p *thumb2_shiftsi3_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6814 },
#else
    { 0, 0, output_6814 },
#endif
    { 0 },
    &operand_data[7700],
    6,
    6,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1285 */
  {
    "*p *thumb2_movqi_shortim",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7706],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1285 */
  {
    "*p *thumb2_movhi_shortim",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7710],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1285 */
  {
    "*p *thumb2_movsi_shortim",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7714],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1296 */
  {
    "*p *thumb2_addsi_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6818 },
#else
    { 0, 0, output_6818 },
#endif
    { 0 },
    &operand_data[7718],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1325 */
  {
    "*p *thumb2_subsi_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%!\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7723],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1424 */
  {
    "*p *thumb2_mulsi_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul%!\t%0, %2, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7728],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1508 */
  {
    "*p *thumb2_one_cmplsi2_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mvn%!\t%0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7733],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1519 */
  {
    "*p *thumb2_negsi2_short",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rsb%!\t%0, %1, #0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7733],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1530 */
  {
    "*p *orsi_notsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orn%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6762],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1540 */
  {
    "*p *orsi_not_shiftsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "orn%?\t%0, %1, %2%S4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7737],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1662 */
  {
    "*p *clear_apsr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clrm%?\t{APSR}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[466],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1673 */
  {
    "*p *clear_multiple",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6826 },
#else
    { 0, 0, output_6826 },
#endif
    { 0 },
    &operand_data[7744],
    4,
    4,
    0,
    0,
    3
  },
  /* ../../gcc/config/arm/thumb2.md:1703 */
  {
    "*p thumb2_asrl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "asrl%?\t%Q0, %R0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7748],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1711 */
  {
    "*p thumb2_lsll",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lsll%?\t%Q0, %R0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7748],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/thumb2.md:1719 */
  {
    "*p thumb2_lsrl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lsrl%?\t%Q0, %R0, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7752],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:65 */
  {
    "*p atomic_loadqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6830 },
#else
    { 0, 0, output_6830 },
#endif
    { 0 },
    &operand_data[7756],
    5,
    5,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/sync.md:65 */
  {
    "*p atomic_loadhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6831 },
#else
    { 0, 0, output_6831 },
#endif
    { 0 },
    &operand_data[7761],
    5,
    5,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/sync.md:65 */
  {
    "*p atomic_loadsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6832 },
#else
    { 0, 0, output_6832 },
#endif
    { 0 },
    &operand_data[7766],
    5,
    5,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/sync.md:91 */
  {
    "*p atomic_storeqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6833 },
#else
    { 0, 0, output_6833 },
#endif
    { 0 },
    &operand_data[7771],
    5,
    5,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/sync.md:91 */
  {
    "*p atomic_storehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6834 },
#else
    { 0, 0, output_6834 },
#endif
    { 0 },
    &operand_data[7776],
    5,
    5,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/sync.md:91 */
  {
    "*p atomic_storesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6835 },
#else
    { 0, 0, output_6835 },
#endif
    { 0 },
    &operand_data[7781],
    5,
    5,
    0,
    3,
    3
  },
  /* ../../gcc/config/arm/sync.md:119 */
  {
    "*p arm_atomic_loaddi2_ldrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrd%?\t%0, %H0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7786],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:448 */
  {
    "*p arm_load_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6837 },
#else
    { 0, output_6837, 0 },
#endif
    { 0 },
    &operand_data[7790],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:448 */
  {
    "*p arm_load_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6838 },
#else
    { 0, output_6838, 0 },
#endif
    { 0 },
    &operand_data[7794],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:461 */
  {
    "*p arm_load_acquire_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6839 },
#else
    { 0, output_6839, 0 },
#endif
    { 0 },
    &operand_data[7790],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:461 */
  {
    "*p arm_load_acquire_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6840 },
#else
    { 0, output_6840, 0 },
#endif
    { 0 },
    &operand_data[7794],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:474 */
  {
    "*p arm_load_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6841 },
#else
    { 0, output_6841, 0 },
#endif
    { 0 },
    &operand_data[7798],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:486 */
  {
    "*p arm_load_acquire_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6842 },
#else
    { 0, output_6842, 0 },
#endif
    { 0 },
    &operand_data[7798],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:498 */
  {
    "*p arm_load_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldrexd%?\t%0, %H0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7802],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:507 */
  {
    "*p arm_load_acquire_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ldaexd%?\t%0, %H0, %C1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7802],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/sync.md:516 */
  {
    "*p arm_store_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6845 },
#else
    { 0, 0, output_6845 },
#endif
    { 0 },
    &operand_data[7806],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:516 */
  {
    "*p arm_store_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6846 },
#else
    { 0, 0, output_6846 },
#endif
    { 0 },
    &operand_data[7811],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:516 */
  {
    "*p arm_store_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6847 },
#else
    { 0, 0, output_6847 },
#endif
    { 0 },
    &operand_data[7816],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:516 */
  {
    "*p arm_store_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6848 },
#else
    { 0, 0, output_6848 },
#endif
    { 0 },
    &operand_data[7821],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:542 */
  {
    "*p arm_store_release_exclusivedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_6849 },
#else
    { 0, 0, output_6849 },
#endif
    { 0 },
    &operand_data[7821],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc/config/arm/sync.md:557 */
  {
    "*p arm_store_release_exclusiveqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6850 },
#else
    { 0, output_6850, 0 },
#endif
    { 0 },
    &operand_data[7826],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:557 */
  {
    "*p arm_store_release_exclusivehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6851 },
#else
    { 0, output_6851, 0 },
#endif
    { 0 },
    &operand_data[7831],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/sync.md:557 */
  {
    "*p arm_store_release_exclusivesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_6852 },
#else
    { 0, output_6852, 0 },
#endif
    { 0 },
    &operand_data[7836],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7841],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7846],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7851],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p adduqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7856],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p adduhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7861],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addusq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7866],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7871],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7876],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p adduha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7881],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:21 */
  {
    "*p addusa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7886],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:42 */
  {
    "*p *arm_addv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7891],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:42 */
  {
    "*p *arm_addv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7896],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:42 */
  {
    "*p *arm_addv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7901],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p usaddv4uqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7906],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p usaddv2uhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7911],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p usadduqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7916],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p usadduhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7921],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p usaddv2uha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7926],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:51 */
  {
    "*p usadduha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7931],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*p *arm_ssaddv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7891],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*p *arm_ssaddv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7896],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*p *arm_ssaddqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7936],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*p *arm_ssaddhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7941],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*p *arm_ssaddv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7901],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*p *arm_ssaddha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7946],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*p *arm_ssaddsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7951],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:71 */
  {
    "*p *arm_ssaddsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qadd%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7956],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "*p subqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7841],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "*p subhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7846],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "*p subsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7851],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "*p subuqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7856],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "*p subuhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7861],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "*p subusq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7866],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "*p subha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7871],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "*p subsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7876],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "*p subuha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7881],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:80 */
  {
    "*p subusa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7886],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:101 */
  {
    "*p *arm_subv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7891],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:101 */
  {
    "*p *arm_subv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7896],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:101 */
  {
    "*p *arm_subv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7901],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:110 */
  {
    "*p ussubv4uqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7906],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:110 */
  {
    "*p ussubv2uhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7911],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:110 */
  {
    "*p ussubuqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7916],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:110 */
  {
    "*p ussubuhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7921],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:110 */
  {
    "*p ussubv2uha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7926],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:110 */
  {
    "*p ussubuha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7931],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*p *arm_sssubv4qq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7891],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*p *arm_sssubv2hq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7896],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*p *arm_sssubqq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub8%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7936],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*p *arm_sssubhq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7941],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*p *arm_sssubv2ha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7901],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*p *arm_sssubha3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub16%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7946],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*p *arm_sssubsq3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7951],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:131 */
  {
    "*p *arm_sssubsa3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "qsub%?\t%0, %1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7956],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:476 */
  {
    "*p arm_ssatsihi_shift",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ssat%?\t%0, #16, %2%S1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7961],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/arm-fixed.md:487 */
  {
    "*p arm_usatsihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "usat%?\t%0, #16, %1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7967],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10520 */
  {
    "*p mve_uqrshll_sat64_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqrshll%?\t%Q1, %R1, #64, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7971],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10520 */
  {
    "*p mve_uqrshll_sat48_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqrshll%?\t%Q1, %R1, #48, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7971],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10532 */
  {
    "*p mve_sqrshrl_sat64_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqrshrl%?\t%Q1, %R1, #64, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7971],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10532 */
  {
    "*p mve_sqrshrl_sat48_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqrshrl%?\t%Q1, %R1, #48, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7971],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10544 */
  {
    "*p mve_uqrshl_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqrshl%?\t%1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7976],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10556 */
  {
    "*p mve_sqrshr_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqrshr%?\t%1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7976],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10568 */
  {
    "*p mve_uqshll_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqshll%?\t%Q1, %R1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7981],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10579 */
  {
    "*p mve_urshrl_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "urshrl%?\t%Q1, %R1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7981],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10591 */
  {
    "*p mve_uqshl_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "uqshl%?\t%1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7986],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10602 */
  {
    "*p mve_urshr_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "urshr%?\t%1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7986],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10614 */
  {
    "*p mve_sqshl_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqshl%?\t%1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7991],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10625 */
  {
    "*p mve_srshr_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "srshr%?\t%1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7991],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10637 */
  {
    "*p mve_srshrl_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "srshrl%?\t%Q1, %R1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7981],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc/config/arm/mve.md:10649 */
  {
    "*p mve_sqshll_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sqshll%?\t%Q1, %R1, %2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7981],
    5,
    5,
    0,
    1,
    1
  },
};


const char *
get_insn_name (int code)
{
  if (code == NOOP_MOVE_INSN_CODE)
    return "NOOP_MOVE";
  else
    return insn_data[code].name;
}
