

================================================================
== Vivado HLS Report for 'dut_matmul'
================================================================
* Date:           Tue Dec  6 06:53:42 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.83|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  128009|  128009|  128009|  128009|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                   |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- LOOP_ROW_LOOP_COL_LOOP_DOT_PROD  |  128007|  128007|        13|          5|          1|  25600|    yes   |
        +-----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    103|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    122|
|Register         |        -|      -|     196|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     544|    937|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U6  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U7   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    | Memory|    Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    |A_U    |dut_matmul_A  |        1|  0|   0|   100|   32|     1|         3200|
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    |Total  |              |        1|  0|   0|   100|   32|     1|         3200|
    +-------+--------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next1_fu_217_p2  |     +    |      0|  0|  15|          15|           1|
    |indvar_flatten_op_fu_309_p2     |     +    |      0|  0|  12|          12|           1|
    |j_1_fu_267_p2                   |     +    |      0|  0|   5|           5|           1|
    |k_1_fu_341_p2                   |     +    |      0|  0|   7|           7|           1|
    |ap_sig_102                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_127                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_394                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_396                      |    and   |      0|  0|   1|           1|           1|
    |exitcond_mid_fu_261_p2          |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten1_fu_211_p2     |   icmp   |      0|  0|   6|          15|          14|
    |exitcond_flatten_fu_223_p2      |   icmp   |      0|  0|   5|          12|          11|
    |exitcond_fu_255_p2              |   icmp   |      0|  0|   3|           7|           6|
    |tmp20_fu_237_p2                 |   icmp   |      0|  0|   2|           5|           1|
    |tmp_3_fu_336_p2                 |   icmp   |      0|  0|   3|           7|           6|
    |tmp_8_fu_327_p2                 |   icmp   |      0|  0|   3|           7|           1|
    |tmp_mid1_fu_287_p2              |   icmp   |      0|  0|   2|           5|           1|
    |ap_sig_98                       |    or    |      0|  0|   1|           1|           1|
    |tmp_10_fu_273_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_mid_fu_243_p2               |    or    |      0|  0|   1|           1|           1|
    |indvar_flatten_next_fu_315_p3   |  select  |      0|  0|  12|           1|           1|
    |j_mid2_fu_301_p3                |  select  |      0|  0|   5|           1|           5|
    |j_mid_fu_229_p3                 |  select  |      0|  0|   5|           1|           1|
    |k_mid2_fu_279_p3                |  select  |      0|  0|   7|           1|           1|
    |tmp_mid2_fu_293_p3              |  select  |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_249_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 103|         111|          63|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |A_address0                     |   7|          4|    7|         28|
    |ap_NS_fsm                      |   2|          8|    1|          8|
    |ap_reg_ppiten_pp0_it2          |   1|          2|    1|          2|
    |indvar_flatten1_phi_fu_142_p4  |  15|          2|   15|         30|
    |indvar_flatten1_reg_138        |  15|          2|   15|         30|
    |indvar_flatten_phi_fu_153_p4   |  12|          2|   12|         24|
    |indvar_flatten_reg_149         |  12|          2|   12|         24|
    |j_phi_fu_164_p4                |   5|          2|    5|         10|
    |j_reg_160                      |   5|          2|    5|         10|
    |k_phi_fu_175_p4                |   7|          2|    7|         14|
    |k_reg_171                      |   7|          2|    7|         14|
    |strm_in_V_blk_n                |   1|          2|    1|          2|
    |strm_out_V_blk_n               |   1|          2|    1|          2|
    |tmp_fu_90                      |  32|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 122|         37|  121|        294|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   7|   0|    7|          0|
    |ap_reg_ppiten_pp0_it0                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                 |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_3_reg_419_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_flatten1_reg_378             |   1|   0|    1|          0|
    |indvar_flatten1_reg_138               |  15|   0|   15|          0|
    |indvar_flatten_next1_reg_382          |  15|   0|   15|          0|
    |indvar_flatten_next_reg_405           |  12|   0|   12|          0|
    |indvar_flatten_reg_149                |  12|   0|   12|          0|
    |j_mid2_reg_400                        |   5|   0|    5|          0|
    |j_reg_160                             |   5|   0|    5|          0|
    |k_1_reg_423                           |   7|   0|    7|          0|
    |k_mid2_reg_387                        |   7|   0|    7|          0|
    |k_reg_171                             |   7|   0|    7|          0|
    |reg_191                               |  32|   0|   32|          0|
    |reg_201                               |  32|   0|   32|          0|
    |tmp_3_reg_419                         |   1|   0|    1|          0|
    |tmp_8_reg_410                         |   1|   0|    1|          0|
    |tmp_fu_90                             |  32|   0|   32|          0|
    |tmp_mid2_reg_396                      |   1|   0|    1|          0|
    |tmp_8_reg_410                         |   0|   1|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 196|   1|  197|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  dut_matmul  | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

