Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Oct 14 14:46:38 2023
| Host         : BOOK-22PN8T4506 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              13 |            4 |
| Yes          | No                    | No                     |              33 |            9 |
| Yes          | No                    | Yes                    |             122 |           32 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+-----------------------+------------------+----------------+--------------+
|        Clock Signal        | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------+-----------------------+------------------+----------------+--------------+
|  clk_manager/inst/clk_out1 |               |                       |                1 |              1 |         1.00 |
|  clk_manager/inst/clk_out1 |               | btn0_IBUF             |                3 |              4 |         1.33 |
|  clk_manager/inst/clk_out1 |               | SSDcounter[0]_i_1_n_0 |                4 |             13 |         3.25 |
|  clk_manager/inst/clk_out1 | oneScounter   | btn0_IBUF             |                6 |             27 |         4.50 |
|  clk_manager/inst/clk_out1 | tenScounter   | btn0_IBUF             |               13 |             31 |         2.38 |
|  clk_manager/inst/clk_out1 | currSeg1      | btn0_IBUF             |                6 |             32 |         5.33 |
|  clk_manager/inst/clk_out1 | currSeg2      | btn0_IBUF             |                7 |             32 |         4.57 |
|  clk_manager/inst/clk_out1 | state         |                       |                9 |             33 |         3.67 |
+----------------------------+---------------+-----------------------+------------------+----------------+--------------+


