
*** Running vivado
    with args -log design_1_encoder_counter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_encoder_counter_0_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_encoder_counter_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1498.734 ; gain = 198.102
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA_Projects/GroundHog/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA_Projects/ip_repo_lux'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_encoder_counter_0_0
Command: synth_design -top design_1_encoder_counter_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27972
WARNING: [Synth 8-10929] literal value 'd10000000 truncated to fit in 16 bits [C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.srcs/sources_1/new/encoder_counter.v:48]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2327.219 ; gain = 411.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_encoder_counter_0_0' [c:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.gen/sources_1/bd/design_1/ip/design_1_encoder_counter_0_0/synth/design_1_encoder_counter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'encoder_counter' [C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.srcs/sources_1/new/encoder_counter.v:1]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.srcs/sources_1/new/encoder_counter.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.srcs/sources_1/new/encoder_counter.v:68]
INFO: [Synth 8-6155] done synthesizing module 'encoder_counter' (0#1) [C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.srcs/sources_1/new/encoder_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_encoder_counter_0_0' (0#1) [c:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.gen/sources_1/bd/design_1/ip/design_1_encoder_counter_0_0/synth/design_1_encoder_counter_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element debounce_counter_four_reg was removed.  [C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.srcs/sources_1/new/encoder_counter.v:42]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.srcs/sources_1/new/encoder_counter.v:65]
WARNING: [Synth 8-7137] Register counter_div_by_4_reg in module encoder_counter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.srcs/sources_1/new/encoder_counter.v:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2420.172 ; gain = 504.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2438.090 ; gain = 522.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2438.090 ; gain = 522.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2438.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2538.676 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	  16 Input    3 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_encoder_counter_0_0 has port counter_div_by_4[16] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     2|
|5     |LUT4   |     5|
|6     |LUT5   |    16|
|7     |LUT6   |    20|
|8     |FDCE   |    36|
|9     |FDRE   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2538.676 ; gain = 623.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2538.676 ; gain = 522.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2538.676 ; gain = 623.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2538.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b4f1486a
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2538.676 ; gain = 997.477
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/design_1_encoder_counter_0_0_synth_1/design_1_encoder_counter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_encoder_counter_0_0, cache-ID = 676ae5298d9d5dea
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/design_1_encoder_counter_0_0_synth_1/design_1_encoder_counter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_encoder_counter_0_0_utilization_synth.rpt -pb design_1_encoder_counter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 21:07:29 2024...
