{:input (genetic.crossover/dumb-crossover 306270514 (genetic.mutation/change-names-remove-clause 1407173735 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 1494995738 (genetic.mutation/change-names-remove-clause 920358216 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_12 , \\wire1_:missing , \\wire2_:missing_12 , wire3_17, wire4_8, wire5_21, \\wire25_34_:missing , \\wire26_35_:missing , wire27_40, wire28_8);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  wire wire10_18;\n  wire wire18;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire20;\n  wire wire24;\n  input \\wire25_34_:missing ;\n  wire \\wire25_34_:missing ;\n  input \\wire26_35_:missing ;\n  wire \\wire26_35_:missing ;\n  input wire27_40;\n  wire wire27_40;\n  output wire28_8;\n  wire wire28_8;\n  wire wire29_42_45_47_48;\n  input \\wire2_:missing_12 ;\n  wire \\wire2_:missing_12 ;\n  wire wire30;\n  wire wire31_8;\n  wire \\wire32_:missing ;\n  wire wire33_49;\n  wire wire33_8_50;\n  wire wire34_35;\n  wire \\wire38_:missing_31 ;\n  wire wire39_13;\n  wire wire39_15;\n  wire wire39_16;\n  wire \\wire39_34_:missing ;\n  wire wire39_36;\n  wire wire39_38;\n  wire wire39_41;\n  wire \\wire39_:missing_44 ;\n  input wire3_17;\n  wire wire3_17;\n  wire wire41;\n  wire wire43_50;\n  wire wire46_51;\n  wire wire47;\n  output wire4_8;\n  wire wire4_8;\n  output wire5_21;\n  wire wire5_21;\n  wire \\wire7_20_:missing_24 ;\n  wire wire9_8;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_14_16 ;\n  wire \\wire:missing_14_17 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_15_31 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_36_51 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_37_39_35 ;\n  wire \\wire:missing_37_39_40 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_edge ;\n  assign \\wire9_:missing  = 2'h1 >> wire9_8;\n  assign wire18 = 2'hx >> wire10_18;\n  assign wire24 = 2'hx >> \\wire7_20_:missing_24 ;\n  assign \\wire:missing_15_31  = 2'h1 >> wire31_8;\n  assign \\wire32_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire33_49 = 2'h1 >> wire33_8_50;\n  assign wire10_18 = 2'h1 >> \\wire:missing_edge ;\n  assign wire34_35 = 4'h6 >> { \\wire25_34_:missing , \\wire39_34_:missing  };\n  assign \\wire:missing_37_39_35  = 4'h6 >> { \\wire26_35_:missing , wire34_35 };\n  assign \\wire:missing_36_51  = 4'h8 >> { wire39_36, wire39_36 };\n  assign \\wire:missing_37  = 4'h8 >> { \\wire:missing_37_39_40 , \\wire:missing_37_39_35  };\n  assign \\wire:missing_38  = 4'h6 >> { wire39_38, \\wire38_:missing_31  };\n  assign wire39_13 = 4'h8 >> { \\wire:missing_37_39_40 , \\wire:missing_37_39_35  };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire47 = 2'hx >> wire29_42_45_47_48;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire2_:missing_12 , \\wire0_:missing_12  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire39_13, wire39_13 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_14_17 , \\wire:missing_14_16  };\n  assign \\wire:missing_15  = 4'h8 >> { \\wire:missing_15_31 , wire39_15 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire7_20_:missing_24  = 1'h1;\n  assign wire4_8 = 1'h0;\n  assign wire29_42_45_47_48 = 1'h1;\n  assign wire30 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire46_51 = \\wire:missing_36_51 ;\n  assign wire43_50 = wire33_8_50;\n  assign \\wire:missing_edge  = wire33_49;\n  assign \\wire:missing_edge  = wire29_42_45_47_48;\n  assign \\wire:missing_edge  = wire46_51;\n  assign \\wire:missing_edge  = wire29_42_45_47_48;\n  assign \\wire:missing_edge  = \\wire39_:missing_44 ;\n  assign \\wire:missing_43  = wire43_50;\n  assign \\wire:missing_edge  = wire29_42_45_47_48;\n  assign wire41 = wire39_41;\n  assign \\wire:missing_37_39_40  = wire27_40;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_22  = \\wire:missing_edge ;\n  assign wire5_21 = \\wire:missing_edge ;\n  assign wire20 = \\wire7_20_:missing_24 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_14_17  = wire3_17;\n  assign \\wire:missing_14_16  = wire39_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:3.1-107.10\" *)\nmodule postsynth(\\wire0_:missing_12 , \\wire1_:missing , \\wire2_:missing_12 , wire3_17, wire4_8, wire5_21, \\wire25_34_:missing , \\wire26_35_:missing , wire27_40, wire28_8);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:5.9-5.27\" *)\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:7.8-7.17\" *)\n  wire wire10_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:8.8-8.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:9.9-9.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:11.8-11.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:12.8-12.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:13.9-13.28\" *)\n  input \\wire25_34_:missing ;\n  wire \\wire25_34_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:15.9-15.28\" *)\n  input \\wire26_35_:missing ;\n  wire \\wire26_35_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:17.9-17.18\" *)\n  input wire27_40;\n  wire wire27_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:19.10-19.18\" *)\n  output wire28_8;\n  wire wire28_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:21.8-21.26\" *)\n  wire wire29_42_45_47_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:22.9-22.27\" *)\n  input \\wire2_:missing_12 ;\n  wire \\wire2_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:24.8-24.14\" *)\n  wire wire30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:26.8-26.24\" *)\n  wire \\wire32_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:27.8-27.17\" *)\n  wire wire33_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:38.8-38.27\" *)\n  wire \\wire39_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:39.9-39.17\" *)\n  input wire3_17;\n  wire wire3_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:43.8-43.17\" *)\n  wire wire46_51;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:44.8-44.14\" *)\n  wire wire47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:45.10-45.17\" *)\n  output wire4_8;\n  wire wire4_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:47.10-47.18\" *)\n  output wire5_21;\n  wire wire5_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:49.8-49.29\" *)\n  wire \\wire7_20_:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:53.8-53.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_14_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:56.8-56.24\" *)\n  wire \\wire:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:57.8-57.27\" *)\n  wire \\wire:missing_36_51 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:60.8-60.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_37_39_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BEC0F040.v:63.8-63.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_18 = 1'h1;\n  assign wire18 = 1'hx;\n  assign wire20 = 1'h1;\n  assign wire24 = 1'hx;\n  assign wire28_8 = 1'hx;\n  assign wire29_42_45_47_48 = 1'h1;\n  assign wire30 = 1'h0;\n  assign \\wire32_:missing  = 1'h1;\n  assign wire33_49 = 1'h0;\n  assign \\wire39_:missing_44  = 1'h0;\n  assign wire46_51 = 1'h0;\n  assign wire47 = 1'hx;\n  assign wire4_8 = 1'h0;\n  assign wire5_21 = 1'h0;\n  assign \\wire7_20_:missing_24  = 1'h1;\n  assign \\wire:missing_14_17  = wire3_17;\n  assign \\wire:missing_22  = 1'h0;\n  assign \\wire:missing_36_51  = 1'h0;\n  assign \\wire:missing_37_39_40  = wire27_40;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:51:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik/src/top.v'.\nSBY  2:51:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] Copy '/tmp/fuzzmount2DDF5D8C/BEC0F040.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik/src/BEC0F040.v'.\nSBY  2:51:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] Copy '/tmp/fuzzmount2DDF5D8C/BEC0F040.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik/src/BEC0F040.post.v'.\nSBY  2:51:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] engine_0: abc pdr\nSBY  2:51:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:51:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BEC0F040.v:73$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BEC0F040.v:73$32.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:51:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BEC0F040.v:69$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BEC0F040.v:69$28.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:51:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BEC0F040.v:80$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BEC0F040.v:80$39.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:51:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BEC0F040.v:81$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BEC0F040.v:81$40.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:51:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BEC0F040.v:79$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BEC0F040.v:79$38.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:51:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] base: Warning: Wire presynth.\\wire28_8 is used but has no driver.\nSBY  2:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] base: finished (returncode=0)\nSBY  2:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:51:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] aig: Warning: Wire presynth.\\wire28_8 is used but has no driver.\nSBY  2:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] aig: finished (returncode=0)\nSBY  2:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] engine_0: Warning: The network has no constraints.\nSBY  2:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] engine_0: Output 2 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] engine_0: finished (returncode=0)\nSBY  2:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] engine_0: Status returned by engine: FAIL\nSBY  2:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik'.\nSBY  2:51:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp38g57zik] DONE (FAIL, rc=2)\n", :err ""}}}