===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 25.6361 seconds

  ----Wall Time----  ----Name----
    3.2725 ( 12.8%)  FIR Parser
   11.8858 ( 46.4%)  'firrtl.circuit' Pipeline
    1.0577 (  4.1%)    'firrtl.module' Pipeline
    0.9352 (  3.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1225 (  0.5%)      LowerCHIRRTLPass
    0.0892 (  0.3%)    InferWidths
    0.5458 (  2.1%)    InferResets
    0.0180 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0716 (  0.3%)    WireDFT
    0.0187 (  0.1%)    PrefixModules
    0.5474 (  2.1%)    LowerFIRRTLTypes
    4.8832 ( 19.0%)    'firrtl.module' Pipeline
    0.6359 (  2.5%)      ExpandWhens
    0.0186 (  0.1%)      RemoveResets
    3.9519 ( 15.4%)      Canonicalizer
    0.2769 (  1.1%)      InferReadWrite
    0.3288 (  1.3%)    Inliner
    0.8507 (  3.3%)    IMConstProp
    0.0255 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    2.9713 ( 11.6%)    'firrtl.module' Pipeline
    2.9713 ( 11.6%)      Canonicalizer
    0.2603 (  1.0%)    RemoveUnusedPorts
    0.0245 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.2609 (  1.0%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    2.8016 ( 10.9%)  LowerFIRRTLToHW
    0.0243 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    5.1459 ( 20.1%)  'hw.module' Pipeline
    0.6036 (  2.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    3.4823 ( 13.6%)    Canonicalizer
    0.4737 (  1.8%)    HWCleanup
    0.0645 (  0.3%)    HWLegalizeModules
    0.5217 (  2.0%)    PrettifyVerilog
    2.5274 (  9.9%)  ExportVerilog
    0.0017 (  0.0%)  Rest
   25.6361 (100.0%)  Total

{
  totalTime: 25.662,
  maxMemory: 702144512
}
