Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun 16 15:27:40 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HTDI20_timing_summary_routed.rpt -pb HTDI20_timing_summary_routed.pb -rpx HTDI20_timing_summary_routed.rpx -warn_on_violation
| Design       : HTDI20
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     257         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   43          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (269)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (281)
5. checking no_input_delay (12)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (269)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: LCB_IN[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (281)
--------------------------------------------------
 There are 281 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.263        0.000                      0                 2542        0.097        0.000                      0                 2542       41.160        0.000                       0                   968  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        32.263        0.000                      0                 2532        0.097        0.000                      0                 2532       41.160        0.000                       0                   968  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             32.697        0.000                      0                   10        0.520        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       32.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.263ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        10.027ns  (logic 1.045ns (10.422%)  route 8.982ns (89.578%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 88.351 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.732    47.884    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.299    48.183 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.428    48.612    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124    48.736 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          6.821    55.557    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y42         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.657    88.351    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.422    
                         clock uncertainty           -0.035    88.386    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    87.820    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.820    
                         arrival time                         -55.557    
  -------------------------------------------------------------------
                         slack                                 32.263    

Slack (MET) :             32.602ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        9.689ns  (logic 1.045ns (10.785%)  route 8.644ns (89.215%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 88.352 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.732    47.884    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.299    48.183 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.428    48.612    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124    48.736 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          6.483    55.219    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y40         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.658    88.352    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.423    
                         clock uncertainty           -0.035    88.387    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    87.821    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.821    
                         arrival time                         -55.219    
  -------------------------------------------------------------------
                         slack                                 32.602    

Slack (MET) :             33.103ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        9.013ns  (logic 1.045ns (11.594%)  route 7.968ns (88.406%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.177 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.732    47.884    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.299    48.183 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.428    48.612    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124    48.736 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          5.807    54.543    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.482    88.177    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB18_X0Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.247    
                         clock uncertainty           -0.035    88.212    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    87.646    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.646    
                         arrival time                         -54.543    
  -------------------------------------------------------------------
                         slack                                 33.103    

Slack (MET) :             33.146ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        9.144ns  (logic 0.921ns (10.072%)  route 8.223ns (89.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 88.351 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 f  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.166    47.318    UC/SUC/Q[1]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.299    47.617 r  UC/SUC/UC_ROM_i_10/O
                         net (fo=96, routed)          7.057    54.674    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[12]
    RAMB18_X0Y42         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.657    88.351    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.422    
                         clock uncertainty           -0.035    88.386    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    87.820    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.820    
                         arrival time                         -54.674    
  -------------------------------------------------------------------
                         slack                                 33.146    

Slack (MET) :             33.287ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.779ns  (logic 0.947ns (10.787%)  route 7.832ns (89.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 88.351 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 f  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.163    47.315    UC/SUC/Q[1]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.325    47.640 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          6.669    54.309    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y42         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.657    88.351    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.422    
                         clock uncertainty           -0.035    88.386    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790    87.596    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.596    
                         arrival time                         -54.309    
  -------------------------------------------------------------------
                         slack                                 33.287    

Slack (MET) :             33.403ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.887ns  (logic 0.921ns (10.363%)  route 7.966ns (89.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 88.351 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 f  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          0.844    46.996    UC/SUC/Q[1]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.299    47.295 r  UC/SUC/UC_ROM_i_13/O
                         net (fo=96, routed)          7.122    54.417    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y42         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.657    88.351    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.422    
                         clock uncertainty           -0.035    88.386    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    87.820    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.820    
                         arrival time                         -54.417    
  -------------------------------------------------------------------
                         slack                                 33.403    

Slack (MET) :             33.408ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.680ns  (logic 0.949ns (10.933%)  route 7.731ns (89.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 88.351 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 f  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.235    47.387    UC/SUC/Q[1]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.327    47.714 r  UC/SUC/UC_ROM_i_12/O
                         net (fo=96, routed)          6.496    54.210    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y42         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.657    88.351    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.422    
                         clock uncertainty           -0.035    88.386    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.768    87.618    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.618    
                         arrival time                         -54.210    
  -------------------------------------------------------------------
                         slack                                 33.408    

Slack (MET) :             33.421ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.869ns  (logic 0.921ns (10.384%)  route 7.948ns (89.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 88.351 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 f  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.235    47.387    UC/SUC/Q[1]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.299    47.686 r  UC/SUC/UC_ROM_i_11/O
                         net (fo=96, routed)          6.713    54.399    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y42         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.657    88.351    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.422    
                         clock uncertainty           -0.035    88.386    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    87.820    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.820    
                         arrival time                         -54.399    
  -------------------------------------------------------------------
                         slack                                 33.421    

Slack (MET) :             33.438ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.675ns  (logic 1.045ns (12.046%)  route 7.630ns (87.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 88.174 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.732    47.884    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.299    48.183 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.428    48.612    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124    48.736 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          5.469    54.205    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y35         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.479    88.174    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.244    
                         clock uncertainty           -0.035    88.209    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    87.643    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.643    
                         arrival time                         -54.205    
  -------------------------------------------------------------------
                         slack                                 33.438    

Slack (MET) :             33.438ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.675ns  (logic 1.045ns (12.046%)  route 7.630ns (87.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 88.174 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.732    47.884    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.299    48.183 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.428    48.612    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124    48.736 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          5.469    54.205    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.479    88.174    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.244    
                         clock uncertainty           -0.035    88.209    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    87.643    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.643    
                         arrival time                         -54.205    
  -------------------------------------------------------------------
                         slack                                 33.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.367ns (18.501%)  route 1.617ns (81.499%))
  Logic Levels:           0  
  Clock Path Skew:        1.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.755     3.161    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.100     3.261 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.291     3.552    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.367     3.919 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/Q
                         net (fo=98, routed)          1.617     5.535    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.605     5.148    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     5.078    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.360     5.438    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.438    
                         arrival time                           5.535    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.367ns (18.501%)  route 1.617ns (81.499%))
  Logic Levels:           0  
  Clock Path Skew:        1.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.755     3.161    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.100     3.261 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.291     3.552    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.367     3.919 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/Q
                         net (fo=98, routed)          1.617     5.535    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.605     5.148    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     5.078    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.360     5.438    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.438    
                         arrival time                           5.535    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.sn_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/RST_SINC/n_RST_SINC_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.030%)  route 0.303ns (61.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.557     1.461    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  UART_CONTROLLER/MAIN.sn_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  UART_CONTROLLER/MAIN.sn_RST_reg/Q
                         net (fo=3, routed)           0.303     1.905    UART_CONTROLLER/sn_RST_UART
    SLICE_X42Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.950 r  UART_CONTROLLER/n_RST_SINC_i_1/O
                         net (fo=1, routed)           0.000     1.950    UC/RST_SINC/p_3_out[0]
    SLICE_X42Y33         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.826     1.975    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
                         clock pessimism             -0.250     1.725    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     1.845    UC/RST_SINC/n_RST_SINC_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.367ns (18.496%)  route 1.617ns (81.504%))
  Logic Levels:           0  
  Clock Path Skew:        1.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.755     3.161    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.100     3.261 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.291     3.552    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.367     3.919 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/Q
                         net (fo=100, routed)         1.617     5.536    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y9          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.594     5.137    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     5.067    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.360     5.427    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.427    
                         arrival time                           5.536    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.367ns (18.496%)  route 1.617ns (81.504%))
  Logic Levels:           0  
  Clock Path Skew:        1.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.755     3.161    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.100     3.261 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.291     3.552    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.367     3.919 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/Q
                         net (fo=100, routed)         1.617     5.536    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y8          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.594     5.137    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     5.067    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.360     5.427    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.427    
                         arrival time                           5.536    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 UC/Control_INT/s_QB2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB3_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.553     1.457    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X39Y28         FDPE                                         r  UC/Control_INT/s_QB2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.598 r  UC/Control_INT/s_QB2_reg/Q
                         net (fo=1, routed)           0.056     1.654    UC/Control_INT/s_QB2
    SLICE_X39Y28         FDPE                                         r  UC/Control_INT/s_QB3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.820     1.969    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X39Y28         FDPE                                         r  UC/Control_INT/s_QB3_reg/C
                         clock pessimism             -0.512     1.457    
    SLICE_X39Y28         FDPE (Hold_fdpe_C_D)         0.075     1.532    UC/Control_INT/s_QB3_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DATA_REG_reg[9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.554     1.458    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  UART_CONTROLLER/MAIN.DATA_REG_reg[9][2]/Q
                         net (fo=2, routed)           0.091     1.690    UART_CONTROLLER/MAIN.DATA_REG_reg[9]_29[2]
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.735 r  UART_CONTROLLER/MAIN.DATA_REG[8][2]_i_1/O
                         net (fo=1, routed)           0.000     1.735    UART_CONTROLLER/MAIN.DATA_REG[8][2]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.822     1.971    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[8][2]/C
                         clock pessimism             -0.500     1.471    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.121     1.592    UART_CONTROLLER/MAIN.DATA_REG_reg[8][2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DATA_REG_reg[7][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.094%)  route 0.065ns (25.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.557     1.461    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  UART_CONTROLLER/MAIN.DATA_REG_reg[7][6]/Q
                         net (fo=2, routed)           0.065     1.667    UART_CONTROLLER/MAIN.DATA_REG_reg[7]_31[6]
    SLICE_X45Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.712 r  UART_CONTROLLER/MAIN.DATA_REG[6][6]_i_1/O
                         net (fo=1, routed)           0.000     1.712    UART_CONTROLLER/MAIN.DATA_REG[6][6]_i_1_n_0
    SLICE_X45Y31         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.825     1.974    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X45Y31         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[6][6]/C
                         clock pessimism             -0.500     1.474    
    SLICE_X45Y31         FDRE (Hold_fdre_C_D)         0.092     1.566    UART_CONTROLLER/MAIN.DATA_REG_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DIR_REG_reg[13][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[12][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.562     1.466    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[13][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  UART_CONTROLLER/MAIN.DIR_REG_reg[13][10]/Q
                         net (fo=2, routed)           0.068     1.675    UART_CONTROLLER/MAIN.DIR_REG_reg[13]_6[10]
    SLICE_X48Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.720 r  UART_CONTROLLER/MAIN.DIR_REG[12][10]_i_1/O
                         net (fo=1, routed)           0.000     1.720    UART_CONTROLLER/MAIN.DIR_REG[12][10]_i_1_n_0
    SLICE_X48Y36         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[12][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.831     1.980    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[12][10]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.092     1.571    UART_CONTROLLER/MAIN.DIR_REG_reg[12][10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DATA_REG_reg[13][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.556     1.460    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[13][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  UART_CONTROLLER/MAIN.DATA_REG_reg[13][5]/Q
                         net (fo=2, routed)           0.098     1.699    UART_CONTROLLER/MAIN.DATA_REG_reg[13]_25[5]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.744 r  UART_CONTROLLER/MAIN.DATA_REG[12][5]_i_1/O
                         net (fo=1, routed)           0.000     1.744    UART_CONTROLLER/MAIN.DATA_REG[12][5]_i_1_n_0
    SLICE_X50Y28         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.825     1.974    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[12][5]/C
                         clock pessimism             -0.501     1.473    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.120     1.593    UART_CONTROLLER/MAIN.DATA_REG_reg[12][5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CK_BASE }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y33  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y33  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X1Y10  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X1Y10  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X1Y15  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X1Y15  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y36  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y36  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y37  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y37  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X39Y29  UC/SUC/FSM_sequential_s_estado_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X39Y29  UC/SUC/FSM_sequential_s_estado_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X39Y29  UC/SUC/FSM_sequential_s_estado_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X39Y29  UC/SUC/FSM_sequential_s_estado_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X43Y30  UART_CONTROLLER/MAIN.DATA_REG_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X43Y30  UART_CONTROLLER/MAIN.DATA_REG_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X48Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X48Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X48Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X48Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X43Y30  UART_CONTROLLER/MAIN.DATA_REG_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X43Y30  UART_CONTROLLER/MAIN.DATA_REG_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X48Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X48Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X48Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X48Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X43Y30  UART_CONTROLLER/MAIN.DATA_REG_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X43Y30  UART_CONTROLLER/MAIN.DATA_REG_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X48Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X48Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       32.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.697ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.285ns  (logic 1.541ns (18.600%)  route 6.744ns (81.400%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 86.882 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.732    47.884    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.299    48.183 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.428    48.612    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124    48.736 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.420    50.156    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.124    50.280 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.680    50.960    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124    51.084 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.303    51.387    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.124    51.511 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.836    52.348    UC/SUC/ICB__0[94]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124    52.472 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.343    53.815    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X40Y28         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.755    86.491    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.100    86.591 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.291    86.882    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
                         clock pessimism              0.071    86.952    
                         clock uncertainty           -0.035    86.917    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    86.512    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]
  -------------------------------------------------------------------
                         required time                         86.512    
                         arrival time                         -53.815    
  -------------------------------------------------------------------
                         slack                                 32.697    

Slack (MET) :             32.697ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.285ns  (logic 1.541ns (18.600%)  route 6.744ns (81.400%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 86.882 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.732    47.884    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.299    48.183 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.428    48.612    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124    48.736 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.420    50.156    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.124    50.280 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.680    50.960    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124    51.084 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.303    51.387    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.124    51.511 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.836    52.348    UC/SUC/ICB__0[94]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124    52.472 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.343    53.815    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X40Y28         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.755    86.491    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.100    86.591 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.291    86.882    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
                         clock pessimism              0.071    86.952    
                         clock uncertainty           -0.035    86.917    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    86.512    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]
  -------------------------------------------------------------------
                         required time                         86.512    
                         arrival time                         -53.815    
  -------------------------------------------------------------------
                         slack                                 32.697    

Slack (MET) :             32.697ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.285ns  (logic 1.541ns (18.600%)  route 6.744ns (81.400%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 86.882 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.732    47.884    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.299    48.183 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.428    48.612    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124    48.736 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.420    50.156    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.124    50.280 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.680    50.960    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124    51.084 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.303    51.387    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.124    51.511 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.836    52.348    UC/SUC/ICB__0[94]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124    52.472 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.343    53.815    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X40Y28         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.755    86.491    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.100    86.591 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.291    86.882    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C
                         clock pessimism              0.071    86.952    
                         clock uncertainty           -0.035    86.917    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    86.512    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]
  -------------------------------------------------------------------
                         required time                         86.512    
                         arrival time                         -53.815    
  -------------------------------------------------------------------
                         slack                                 32.697    

Slack (MET) :             32.697ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.285ns  (logic 1.541ns (18.600%)  route 6.744ns (81.400%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 86.882 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.732    47.884    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.299    48.183 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.428    48.612    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124    48.736 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.420    50.156    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.124    50.280 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.680    50.960    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124    51.084 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.303    51.387    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.124    51.511 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.836    52.348    UC/SUC/ICB__0[94]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124    52.472 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.343    53.815    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X40Y28         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.755    86.491    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.100    86.591 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.291    86.882    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
                         clock pessimism              0.071    86.952    
                         clock uncertainty           -0.035    86.917    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    86.512    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]
  -------------------------------------------------------------------
                         required time                         86.512    
                         arrival time                         -53.815    
  -------------------------------------------------------------------
                         slack                                 32.697    

Slack (MET) :             32.697ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.285ns  (logic 1.541ns (18.600%)  route 6.744ns (81.400%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 86.882 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.732    47.884    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.299    48.183 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.428    48.612    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124    48.736 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.420    50.156    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.124    50.280 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.680    50.960    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124    51.084 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.303    51.387    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.124    51.511 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.836    52.348    UC/SUC/ICB__0[94]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124    52.472 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.343    53.815    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X40Y28         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.755    86.491    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.100    86.591 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.291    86.882    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/C
                         clock pessimism              0.071    86.952    
                         clock uncertainty           -0.035    86.917    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    86.512    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]
  -------------------------------------------------------------------
                         required time                         86.512    
                         arrival time                         -53.815    
  -------------------------------------------------------------------
                         slack                                 32.697    

Slack (MET) :             32.697ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.285ns  (logic 1.541ns (18.600%)  route 6.744ns (81.400%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 86.882 - 83.330 ) 
    Source Clock Delay      (SCD):    3.870ns = ( 45.530 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.732    47.884    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.299    48.183 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.428    48.612    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124    48.736 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.420    50.156    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.124    50.280 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.680    50.960    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124    51.084 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.303    51.387    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.124    51.511 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.836    52.348    UC/SUC/ICB__0[94]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124    52.472 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.343    53.815    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X40Y28         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.755    86.491    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.100    86.591 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.291    86.882    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
                         clock pessimism              0.071    86.952    
                         clock uncertainty           -0.035    86.917    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    86.512    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]
  -------------------------------------------------------------------
                         required time                         86.512    
                         arrival time                         -53.815    
  -------------------------------------------------------------------
                         slack                                 32.697    

Slack (MET) :             37.779ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/FSM_sequential_s_estado_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.642ns (31.588%)  route 1.390ns (68.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 45.118 - 41.660 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.558     5.102    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           1.016     6.636    UC/RST_SINC/n_RST_SINC
    SLICE_X39Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.760 f  UC/RST_SINC/FSM_sequential_s_estado[1]_i_3/O
                         net (fo=9, routed)           0.374     7.134    UC/SUC/p_0_in
    SLICE_X39Y29         FDCE                                         f  UC/SUC/FSM_sequential_s_estado_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.648    44.714    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.097    44.811 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.308    45.118    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[0]/C
                         clock pessimism              0.071    45.189    
                         clock uncertainty           -0.035    45.154    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.240    44.914    UC/SUC/FSM_sequential_s_estado_reg[0]
  -------------------------------------------------------------------
                         required time                         44.914    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                 37.779    

Slack (MET) :             37.779ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/FSM_sequential_s_estado_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.642ns (31.588%)  route 1.390ns (68.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 45.118 - 41.660 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.558     5.102    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           1.016     6.636    UC/RST_SINC/n_RST_SINC
    SLICE_X39Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.760 f  UC/RST_SINC/FSM_sequential_s_estado[1]_i_3/O
                         net (fo=9, routed)           0.374     7.134    UC/SUC/p_0_in
    SLICE_X39Y29         FDCE                                         f  UC/SUC/FSM_sequential_s_estado_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.648    44.714    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.097    44.811 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.308    45.118    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
                         clock pessimism              0.071    45.189    
                         clock uncertainty           -0.035    45.154    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.240    44.914    UC/SUC/FSM_sequential_s_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         44.914    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                 37.779    

Slack (MET) :             80.574ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB2_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.642ns (27.710%)  route 1.675ns (72.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.558     5.102    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           1.016     6.636    UC/RST_SINC/n_RST_SINC
    SLICE_X39Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.760 f  UC/RST_SINC/FSM_sequential_s_estado[1]_i_3/O
                         net (fo=9, routed)           0.659     7.419    UC/Control_INT/p_0_in
    SLICE_X39Y28         FDPE                                         f  UC/Control_INT/s_QB2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.433    88.128    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X39Y28         FDPE                                         r  UC/Control_INT/s_QB2_reg/C
                         clock pessimism              0.259    88.387    
                         clock uncertainty           -0.035    88.352    
    SLICE_X39Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    87.993    UC/Control_INT/s_QB2_reg
  -------------------------------------------------------------------
                         required time                         87.993    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 80.574    

Slack (MET) :             80.574ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB3_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.642ns (27.710%)  route 1.675ns (72.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.558     5.102    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           1.016     6.636    UC/RST_SINC/n_RST_SINC
    SLICE_X39Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.760 f  UC/RST_SINC/FSM_sequential_s_estado[1]_i_3/O
                         net (fo=9, routed)           0.659     7.419    UC/Control_INT/p_0_in
    SLICE_X39Y28         FDPE                                         f  UC/Control_INT/s_QB3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.433    88.128    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X39Y28         FDPE                                         r  UC/Control_INT/s_QB3_reg/C
                         clock pessimism              0.259    88.387    
                         clock uncertainty           -0.035    88.352    
    SLICE_X39Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    87.993    UC/Control_INT/s_QB3_reg
  -------------------------------------------------------------------
                         required time                         87.993    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 80.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.289ns (13.608%)  route 1.834ns (86.392%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.312     1.556    UC/SUC/CK32MHz_OBUF
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.601 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.522     2.123    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X40Y28         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.016     1.448    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.056     1.504 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.156     1.660    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
                         clock pessimism              0.000     1.660    
                         clock uncertainty            0.035     1.695    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.289ns (13.608%)  route 1.834ns (86.392%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.312     1.556    UC/SUC/CK32MHz_OBUF
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.601 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.522     2.123    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X40Y28         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.016     1.448    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.056     1.504 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.156     1.660    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
                         clock pessimism              0.000     1.660    
                         clock uncertainty            0.035     1.695    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.289ns (13.608%)  route 1.834ns (86.392%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.312     1.556    UC/SUC/CK32MHz_OBUF
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.601 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.522     2.123    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X40Y28         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.016     1.448    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.056     1.504 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.156     1.660    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C
                         clock pessimism              0.000     1.660    
                         clock uncertainty            0.035     1.695    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.289ns (13.608%)  route 1.834ns (86.392%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.312     1.556    UC/SUC/CK32MHz_OBUF
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.601 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.522     2.123    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X40Y28         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.016     1.448    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.056     1.504 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.156     1.660    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
                         clock pessimism              0.000     1.660    
                         clock uncertainty            0.035     1.695    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.289ns (13.608%)  route 1.834ns (86.392%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.312     1.556    UC/SUC/CK32MHz_OBUF
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.601 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.522     2.123    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X40Y28         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.016     1.448    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.056     1.504 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.156     1.660    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/C
                         clock pessimism              0.000     1.660    
                         clock uncertainty            0.035     1.695    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.289ns (13.608%)  route 1.834ns (86.392%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.312     1.556    UC/SUC/CK32MHz_OBUF
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.601 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.522     2.123    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X40Y28         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.016     1.448    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT5 (Prop_lut5_I4_O)        0.056     1.504 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.156     1.660    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X40Y28         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
                         clock pessimism              0.000     1.660    
                         clock uncertainty            0.035     1.695    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB2_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.363%)  route 0.649ns (75.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.558     1.462    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.381     2.007    UC/RST_SINC/n_RST_SINC
    SLICE_X39Y28         LUT1 (Prop_lut1_I0_O)        0.045     2.052 f  UC/RST_SINC/FSM_sequential_s_estado[1]_i_3/O
                         net (fo=9, routed)           0.268     2.319    UC/Control_INT/p_0_in
    SLICE_X39Y28         FDPE                                         f  UC/Control_INT/s_QB2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.820     1.969    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X39Y28         FDPE                                         r  UC/Control_INT/s_QB2_reg/C
                         clock pessimism             -0.479     1.490    
    SLICE_X39Y28         FDPE (Remov_fdpe_C_PRE)     -0.095     1.395    UC/Control_INT/s_QB2_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB3_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.363%)  route 0.649ns (75.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.558     1.462    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.381     2.007    UC/RST_SINC/n_RST_SINC
    SLICE_X39Y28         LUT1 (Prop_lut1_I0_O)        0.045     2.052 f  UC/RST_SINC/FSM_sequential_s_estado[1]_i_3/O
                         net (fo=9, routed)           0.268     2.319    UC/Control_INT/p_0_in
    SLICE_X39Y28         FDPE                                         f  UC/Control_INT/s_QB3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.820     1.969    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X39Y28         FDPE                                         r  UC/Control_INT/s_QB3_reg/C
                         clock pessimism             -0.479     1.490    
    SLICE_X39Y28         FDPE (Remov_fdpe_C_PRE)     -0.095     1.395    UC/Control_INT/s_QB3_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             42.420ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/FSM_sequential_s_estado_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -41.670ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        0.740ns  (logic 0.209ns (28.228%)  route 0.531ns (71.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 43.276 - 41.660 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 84.792 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244    83.574 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634    84.208    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    84.234 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.558    84.792    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    84.956 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.381    85.337    UC/RST_SINC/n_RST_SINC
    SLICE_X39Y28         LUT1 (Prop_lut1_I0_O)        0.045    85.382 f  UC/RST_SINC/FSM_sequential_s_estado[1]_i_3/O
                         net (fo=9, routed)           0.150    85.532    UC/SUC/p_0_in
    SLICE_X39Y29         FDCE                                         f  UC/SUC/FSM_sequential_s_estado_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.955    43.047    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.063    43.110 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.166    43.276    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[0]/C
                         clock pessimism             -0.188    43.088    
                         clock uncertainty            0.035    43.123    
    SLICE_X39Y29         FDCE (Remov_fdce_C_CLR)     -0.011    43.112    UC/SUC/FSM_sequential_s_estado_reg[0]
  -------------------------------------------------------------------
                         required time                        -43.112    
                         arrival time                          85.532    
  -------------------------------------------------------------------
                         slack                                 42.420    

Slack (MET) :             42.420ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/FSM_sequential_s_estado_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -41.670ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        0.740ns  (logic 0.209ns (28.228%)  route 0.531ns (71.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 43.276 - 41.660 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 84.792 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244    83.574 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634    84.208    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    84.234 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.558    84.792    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    84.956 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.381    85.337    UC/RST_SINC/n_RST_SINC
    SLICE_X39Y28         LUT1 (Prop_lut1_I0_O)        0.045    85.382 f  UC/RST_SINC/FSM_sequential_s_estado[1]_i_3/O
                         net (fo=9, routed)           0.150    85.532    UC/SUC/p_0_in
    SLICE_X39Y29         FDCE                                         f  UC/SUC/FSM_sequential_s_estado_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.955    43.047    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.063    43.110 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.166    43.276    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
                         clock pessimism             -0.188    43.088    
                         clock uncertainty            0.035    43.123    
    SLICE_X39Y29         FDCE (Remov_fdce_C_CLR)     -0.011    43.112    UC/SUC/FSM_sequential_s_estado_reg[1]
  -------------------------------------------------------------------
                         required time                        -43.112    
                         arrival time                          85.532    
  -------------------------------------------------------------------
                         slack                                 42.420    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           281 Endpoints
Min Delay           281 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.145ns  (logic 5.017ns (41.312%)  route 7.128ns (58.688%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE                         0.000     0.000 r  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_C/C
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_C/Q
                         net (fo=2, routed)           0.734     1.252    Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_C_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I2_O)        0.124     1.376 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.428     1.805    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.929 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.420     3.349    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.473 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.680     4.153    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.277 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.303     4.580    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.704 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.836     5.540    UC/SUC/ICB__0[94]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.152     5.692 r  UC/SUC/RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.725     8.418    RXD_OUT_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.727    12.145 r  RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    12.145    RXD_OUT
    H19                                                               r  RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[6]
                            (input port)
  Destination:            Arq_Fisica/PSW_FINAL/IF_FLAG/Q_reg_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.493ns  (logic 1.944ns (16.917%)  route 9.549ns (83.083%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  LDB[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[6]_inst/IO
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  LDB_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           4.544     5.992    UC/Uni_Micropro/UCROM/LDB_IBUF[6]
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.116 r  UC/Uni_Micropro/UCROM/VECTOR[7]_i_17/O
                         net (fo=1, routed)           0.479     6.595    UC/Uni_Micropro/UCROM/VECTOR[7]_i_17_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.719 r  UC/Uni_Micropro/UCROM/VECTOR[7]_i_15/O
                         net (fo=1, routed)           0.776     7.495    UC/Uni_Micropro/UCROM/VECTOR[7]_i_15_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.619 r  UC/Uni_Micropro/UCROM/VECTOR[7]_i_6/O
                         net (fo=1, routed)           0.813     8.431    UC/Uni_Micropro/UCROM/VECTOR[7]_i_6_n_0
    SLICE_X44Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.555 r  UC/Uni_Micropro/UCROM/VECTOR[7]_i_1/O
                         net (fo=24, routed)          2.937    11.493    Arq_Fisica/PSW_FINAL/IF_FLAG/IDB[0]
    SLICE_X49Y23         FDPE                                         r  Arq_Fisica/PSW_FINAL/IF_FLAG/Q_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[6]
                            (input port)
  Destination:            Arq_Fisica/PSW_FINAL/IF_FLAG/Q_reg_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.342ns  (logic 1.944ns (17.141%)  route 9.398ns (82.859%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  LDB[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[6]_inst/IO
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  LDB_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           4.544     5.992    UC/Uni_Micropro/UCROM/LDB_IBUF[6]
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.116 r  UC/Uni_Micropro/UCROM/VECTOR[7]_i_17/O
                         net (fo=1, routed)           0.479     6.595    UC/Uni_Micropro/UCROM/VECTOR[7]_i_17_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.719 r  UC/Uni_Micropro/UCROM/VECTOR[7]_i_15/O
                         net (fo=1, routed)           0.776     7.495    UC/Uni_Micropro/UCROM/VECTOR[7]_i_15_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.619 r  UC/Uni_Micropro/UCROM/VECTOR[7]_i_6/O
                         net (fo=1, routed)           0.813     8.431    UC/Uni_Micropro/UCROM/VECTOR[7]_i_6_n_0
    SLICE_X44Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.555 r  UC/Uni_Micropro/UCROM/VECTOR[7]_i_1/O
                         net (fo=24, routed)          2.787    11.342    Arq_Fisica/PSW_FINAL/IF_FLAG/IDB[0]
    SLICE_X50Y23         FDCE                                         r  Arq_Fisica/PSW_FINAL/IF_FLAG/Q_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX3/S_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.157ns  (logic 2.119ns (18.992%)  route 9.038ns (81.008%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           4.757     6.227    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.351 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           0.312     6.663    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.976     7.763    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.433     8.321    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.445 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.035    10.479    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.153    10.632 r  UC/Uni_Micropro/UCROM/S[7]_i_1__2/O
                         net (fo=1, routed)           0.525    11.157    Arq_Fisica/AUX3/S_reg[7]_2[7]
    SLICE_X47Y58         FDRE                                         r  Arq_Fisica/AUX3/S_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[5]
                            (input port)
  Destination:            Arq_Fisica/AUX3/S_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.148ns  (logic 2.095ns (18.789%)  route 9.054ns (81.211%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  LDB[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[5]_inst/IO
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  LDB_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           2.989     4.438    UC/Uni_Micropro/UCROM/LDB_IBUF[5]
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     4.562 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_10/O
                         net (fo=1, routed)           0.871     5.433    UC/Uni_Micropro/UCROM/VECTOR[6]_i_10_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     5.557 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_8/O
                         net (fo=1, routed)           1.096     6.653    UC/Uni_Micropro/UCROM/VECTOR[6]_i_8_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.777 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_6/O
                         net (fo=1, routed)           0.829     7.606    UC/Uni_Micropro/UCROM/VECTOR[6]_i_6_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.730 r  UC/Uni_Micropro/UCROM/VECTOR[6]_i_1/O
                         net (fo=23, routed)          2.934    10.664    UC/Uni_Micropro/UCROM/VECTOR_reg[5]
    SLICE_X47Y57         LUT3 (Prop_lut3_I0_O)        0.149    10.813 r  UC/Uni_Micropro/UCROM/S[5]_i_1__2/O
                         net (fo=1, routed)           0.335    11.148    Arq_Fisica/AUX3/S_reg[7]_2[5]
    SLICE_X47Y58         FDRE                                         r  Arq_Fisica/AUX3/S_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.115ns  (logic 2.906ns (26.143%)  route 8.209ns (73.857%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           4.757     6.227    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.351 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           0.312     6.663    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.976     7.763    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.433     8.321    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.445 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          1.731    10.175    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X42Y57         LUT4 (Prop_lut4_I3_O)        0.124    10.299 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    10.299    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.675 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.675    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.792    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.115 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    11.115    Arq_Fisica/AUX6/CUENTA_reg[15]_0[1]
    SLICE_X42Y59         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.107ns  (logic 2.898ns (26.090%)  route 8.209ns (73.910%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           4.757     6.227    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.351 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           0.312     6.663    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.976     7.763    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.433     8.321    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.445 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          1.731    10.175    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X42Y57         LUT4 (Prop_lut4_I3_O)        0.124    10.299 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    10.299    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.675 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.675    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.792    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.107 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    11.107    Arq_Fisica/AUX6/CUENTA_reg[15]_0[3]
    SLICE_X42Y59         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/SP/CUENTA_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.066ns  (logic 2.906ns (26.260%)  route 8.160ns (73.740%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           4.757     6.227    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.351 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           0.312     6.663    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.976     7.763    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.433     8.321    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.445 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          1.681    10.126    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X12Y53         LUT4 (Prop_lut4_I3_O)        0.124    10.250 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__0/O
                         net (fo=1, routed)           0.000    10.250    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__0_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.626 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.626    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.743 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.743    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.066 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    11.066    Arq_Fisica/SP/CUENTA_reg[15]_0[1]
    SLICE_X12Y55         FDRE                                         r  Arq_Fisica/SP/CUENTA_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/SP/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.058ns  (logic 2.898ns (26.207%)  route 8.160ns (73.793%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           4.757     6.227    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.351 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           0.312     6.663    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.976     7.763    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.433     8.321    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.445 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          1.681    10.126    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X12Y53         LUT4 (Prop_lut4_I3_O)        0.124    10.250 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__0/O
                         net (fo=1, routed)           0.000    10.250    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__0_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.626 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.626    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.743 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.743    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__1_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.058 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    11.058    Arq_Fisica/SP/CUENTA_reg[15]_0[3]
    SLICE_X12Y55         FDRE                                         r  Arq_Fisica/SP/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.031ns  (logic 2.822ns (25.581%)  route 8.209ns (74.419%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           4.757     6.227    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.351 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           0.312     6.663    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.976     7.763    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.433     8.321    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.445 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          1.731    10.175    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X42Y57         LUT4 (Prop_lut4_I3_O)        0.124    10.299 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    10.299    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.675 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.675    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.792 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.792    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.031 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    11.031    Arq_Fisica/AUX6/CUENTA_reg[15]_0[2]
    SLICE_X42Y59         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Arq_Fisica/IX/CUENTA_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/IX/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE                         0.000     0.000 r  Arq_Fisica/IX/CUENTA_reg[15]/C
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/IX/CUENTA_reg[15]/Q
                         net (fo=2, routed)           0.169     0.310    UC/Uni_Micropro/UCROM/CUENTA_reg_0[15]
    SLICE_X37Y54         LUT4 (Prop_lut4_I1_O)        0.045     0.355 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__0/O
                         net (fo=1, routed)           0.000     0.355    UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__0_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.418    Arq_Fisica/IX/CUENTA_reg[15]_0[3]
    SLICE_X37Y54         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/IX/CUENTA_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/IX/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE                         0.000     0.000 r  Arq_Fisica/IX/CUENTA_reg[11]/C
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/IX/CUENTA_reg[11]/Q
                         net (fo=2, routed)           0.170     0.311    UC/Uni_Micropro/UCROM/CUENTA_reg_0[11]
    SLICE_X37Y53         LUT4 (Prop_lut4_I1_O)        0.045     0.356 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_6/O
                         net (fo=1, routed)           0.000     0.356    UC/Uni_Micropro/UCROM/CUENTA[8]_i_6_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.419    Arq_Fisica/IX/CUENTA_reg[11]_0[3]
    SLICE_X37Y53         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/IX/CUENTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/IX/CUENTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE                         0.000     0.000 r  Arq_Fisica/IX/CUENTA_reg[3]/C
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/IX/CUENTA_reg[3]/Q
                         net (fo=2, routed)           0.170     0.311    UC/Uni_Micropro/UCROM/CUENTA_reg_0[3]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.356 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_6/O
                         net (fo=1, routed)           0.000     0.356    UC/Uni_Micropro/UCROM/CUENTA[0]_i_6_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.419    Arq_Fisica/IX/CUENTA_reg[3]_0[3]
    SLICE_X37Y51         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/IX/CUENTA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/IX/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE                         0.000     0.000 r  Arq_Fisica/IX/CUENTA_reg[7]/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/IX/CUENTA_reg[7]/Q
                         net (fo=2, routed)           0.170     0.311    UC/Uni_Micropro/UCROM/CUENTA_reg_0[7]
    SLICE_X37Y52         LUT4 (Prop_lut4_I1_O)        0.045     0.356 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6/O
                         net (fo=1, routed)           0.000     0.356    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.419    Arq_Fisica/IX/CUENTA_reg[7]_0[3]
    SLICE_X37Y52         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX7/CUENTA_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE                         0.000     0.000 r  Arq_Fisica/AUX7/CUENTA_reg[15]/C
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX7/CUENTA_reg[15]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg_3[15]
    SLICE_X48Y55         LUT4 (Prop_lut4_I1_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__3/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__3_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/AUX7/CUENTA_reg[15]_0[3]
    SLICE_X48Y55         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[3]/C
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/PC/CUENTA_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg[3]
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_3/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[0]_i_3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/PC/O[3]
    SLICE_X36Y50         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX7/CUENTA_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE                         0.000     0.000 r  Arq_Fisica/AUX7/CUENTA_reg[11]/C
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX7/CUENTA_reg[11]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg_3[11]
    SLICE_X48Y54         LUT4 (Prop_lut4_I1_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__2/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__2_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/AUX7/CUENTA_reg[11]_0[3]
    SLICE_X48Y54         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX7/CUENTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE                         0.000     0.000 r  Arq_Fisica/AUX7/CUENTA_reg[3]/C
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX7/CUENTA_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg_3[3]
    SLICE_X48Y52         LUT4 (Prop_lut4_I1_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_6__2/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[0]_i_6__2_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/AUX7/CUENTA_reg[3]_0[3]
    SLICE_X48Y52         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[11]/C
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/PC/CUENTA_reg[11]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg[11]
    SLICE_X36Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_2/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[8]_i_2_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/PC/CUENTA_reg[11]_0[3]
    SLICE_X36Y52         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[15]/C
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/PC/CUENTA_reg[15]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg[15]
    SLICE_X36Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_2/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[12]_i_2_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/PC/CUENTA_reg[15]_0[3]
    SLICE_X36Y53         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.422ns  (logic 5.296ns (39.460%)  route 8.126ns (60.540%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          1.732    47.884    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.299    48.183 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.428    48.612    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124    48.736 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.420    50.156    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.124    50.280 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.680    50.960    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124    51.084 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.303    51.387    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.124    51.511 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.836    52.348    UC/SUC/ICB__0[94]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.152    52.500 r  UC/SUC/RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.725    55.225    RXD_OUT_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.727    58.952 r  RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    58.952    RXD_OUT
    H19                                                               r  RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            n_OE_INI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.527ns  (logic 4.684ns (54.930%)  route 3.843ns (45.070%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          0.758    46.910    UC/SUC/Q[1]
    SLICE_X39Y28         LUT2 (Prop_lut2_I1_O)        0.325    47.235 r  UC/SUC/n_OE_INI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.085    50.320    n_OE_INI_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.737    54.057 r  n_OE_INI_OBUF_inst/O
                         net (fo=0)                   0.000    54.057    n_OE_INI
    G17                                                               r  n_OE_INI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            n_OE_BUSQ
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.208ns  (logic 4.307ns (52.468%)  route 3.902ns (47.532%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.659    46.189 f  UC/SUC/FSM_sequential_s_estado_reg[0]/Q
                         net (fo=14, routed)          0.906    47.095    UC/SUC/Q[0]
    SLICE_X46Y31         LUT2 (Prop_lut2_I1_O)        0.124    47.219 r  UC/SUC/n_OE_BUSQ_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.995    50.215    n_OE_BUSQ_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524    53.738 r  n_OE_BUSQ_OBUF_inst/O
                         net (fo=0)                   0.000    53.738    n_OE_BUSQ
    G19                                                               r  n_OE_BUSQ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK32MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 5.096ns (50.919%)  route 4.912ns (49.081%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         2.940    48.144    CK32MHz_OBUF_BUFG
    W2                   OBUF (Prop_obuf_I_O)         3.523    51.667 f  CK32MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.667    CK32MHz
    W2                                                                f  CK32MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK8MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.999ns  (logic 5.085ns (50.850%)  route 4.915ns (49.150%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         2.943    48.147    CK32MHz_OBUF_BUFG
    T2                   OBUF (Prop_obuf_I_O)         3.513    51.659 f  CK8MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.659    CK8MHz
    T2                                                                f  CK8MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK4MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 5.082ns (50.842%)  route 4.914ns (49.158%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         2.942    48.146    CK32MHz_OBUF_BUFG
    T1                   OBUF (Prop_obuf_I_O)         3.510    51.656 f  CK4MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.656    CK4MHz
    T1                                                                f  CK4MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK16MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 5.080ns (50.831%)  route 4.914ns (49.169%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         2.942    48.146    CK32MHz_OBUF_BUFG
    U1                   OBUF (Prop_obuf_I_O)         3.508    51.653 f  CK16MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.653    CK16MHz
    U1                                                                f  CK16MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB1_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.334ns  (logic 0.921ns (39.459%)  route 1.413ns (60.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.923    45.059    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X40Y29         LUT4 (Prop_lut4_I2_O)        0.120    45.179 r  UC/Sinc_BREQ/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.351    45.530    UC/SUC/CLK
    SLICE_X39Y29         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.622    46.152 f  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=14, routed)          0.758    46.910    UC/SUC/Q[1]
    SLICE_X39Y28         LUT3 (Prop_lut3_I1_O)        0.299    47.209 f  UC/SUC/s_QB1_i_1__0/O
                         net (fo=1, routed)           0.655    47.864    UC/Control_INT/s_QB1_reg_0
    SLICE_X38Y28         FDPE                                         f  UC/Control_INT/s_QB1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LDB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.566ns  (logic 6.682ns (42.929%)  route 8.883ns (57.071%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.604     5.147    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X0Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.601 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.955     9.557    UC/Uni_Micropro/UCROM/douta[3]
    SLICE_X40Y29         LUT5 (Prop_lut5_I2_O)        0.152     9.709 r  UC/Uni_Micropro/UCROM/LDB_IOBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.168    10.877    UC/Sinc_BREQ/LDB_IOBUF[0]_inst
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.354    11.231 f  UC/Sinc_BREQ/LDB_IOBUF[6]_inst_i_2/O
                         net (fo=1, routed)           5.760    16.991    LDB_IOBUF[6]_inst/T
    A15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.722    20.713 r  LDB_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.713    LDB[6]
    A15                                                               r  LDB[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LDB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.401ns  (logic 6.695ns (43.471%)  route 8.706ns (56.529%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.604     5.147    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X0Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.601 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.955     9.557    UC/Uni_Micropro/UCROM/douta[3]
    SLICE_X40Y29         LUT5 (Prop_lut5_I2_O)        0.152     9.709 r  UC/Uni_Micropro/UCROM/LDB_IOBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.212    10.921    UC/Sinc_BREQ/LDB_IOBUF[0]_inst
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.360    11.281 f  UC/Sinc_BREQ/LDB_IOBUF[2]_inst_i_2/O
                         net (fo=1, routed)           5.538    16.820    LDB_IOBUF[2]_inst/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.729    20.549 r  LDB_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.549    LDB[2]
    A16                                                               r  LDB[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/Sinc_BREQ/s_QB2_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Sinc_BREQ/sn_FIN_CM_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.141ns (30.864%)  route 0.316ns (69.136%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.558     1.462    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X36Y33         FDSE                                         r  UC/Sinc_BREQ/s_QB2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDSE (Prop_fdse_C_Q)         0.141     1.603 f  UC/Sinc_BREQ/s_QB2_reg/Q
                         net (fo=7, routed)           0.316     1.918    UC/Sinc_BREQ/n_BREQS
    SLICE_X40Y29         FDPE                                         f  UC/Sinc_BREQ/sn_FIN_CM_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB1_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.209ns (25.306%)  route 0.617ns (74.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.558     1.462    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.380     2.006    UC/SUC/n_RST_SINC
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.045     2.051 f  UC/SUC/s_QB1_i_1__0/O
                         net (fo=1, routed)           0.237     2.288    UC/Control_INT/s_QB1_reg_0
    SLICE_X38Y28         FDPE                                         f  UC/Control_INT/s_QB1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/PSW_FINAL/IF_FLAG/Q_reg_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.147ns  (logic 0.630ns (54.902%)  route 0.517ns (45.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.598     1.502    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.087 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           0.398     2.485    Arq_Fisica/PSW_FINAL/IF_FLAG/douta[1]
    SLICE_X49Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.530 f  Arq_Fisica/PSW_FINAL/IF_FLAG/Q_reg_LDC_i_1/O
                         net (fo=1, routed)           0.119     2.650    Arq_Fisica/PSW_FINAL/IF_FLAG/Q_reg_LDC_i_1_n_0
    SLICE_X49Y23         FDPE                                         f  Arq_Fisica/PSW_FINAL/IF_FLAG/Q_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/PSW_FINAL/F0_FLAG/Q_reg_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 0.630ns (54.895%)  route 0.518ns (45.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.601     1.505    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.090 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           0.399     2.489    Arq_Fisica/PSW_FINAL/F0_FLAG/douta[1]
    SLICE_X15Y25         LUT1 (Prop_lut1_I0_O)        0.045     2.534 f  Arq_Fisica/PSW_FINAL/F0_FLAG/Q_reg_LDC_i_1/O
                         net (fo=1, routed)           0.119     2.653    Arq_Fisica/PSW_FINAL/F0_FLAG/Q_reg_LDC_i_1_n_0
    SLICE_X15Y25         FDPE                                         f  Arq_Fisica/PSW_FINAL/F0_FLAG/Q_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/PSW_FINAL/F2_FLAG/Q_reg_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.202ns  (logic 0.630ns (52.416%)  route 0.572ns (47.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.596     1.500    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/clka
    RAMB18_X1Y9          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.085 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           0.395     2.480    Arq_Fisica/PSW_FINAL/F2_FLAG/douta[1]
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.525 f  Arq_Fisica/PSW_FINAL/F2_FLAG/Q_reg_LDC_i_1/O
                         net (fo=1, routed)           0.177     2.702    Arq_Fisica/PSW_FINAL/F2_FLAG/Q_reg_LDC_i_1_n_0
    SLICE_X40Y23         FDPE                                         f  Arq_Fisica/PSW_FINAL/F2_FLAG/Q_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/IX/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.196ns  (logic 0.693ns (57.921%)  route 0.503ns (42.079%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.606     1.510    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB18_X0Y21         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=31, routed)          0.503     2.599    UC/Uni_Micropro/UCROM/ICB[14]
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.045     2.644 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6/O
                         net (fo=1, routed)           0.000     2.644    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.707 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.707    Arq_Fisica/IX/CUENTA_reg[7]_0[3]
    SLICE_X37Y52         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/PSW_FINAL/ZERO_FLAG/Q_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.216ns  (logic 0.630ns (51.792%)  route 0.586ns (48.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.598     1.502    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.087 f  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           0.403     2.490    UC/Uni_Micropro/UCROM/ICB[62]
    SLICE_X8Y26          LUT2 (Prop_lut2_I0_O)        0.045     2.535 f  UC/Uni_Micropro/UCROM/Q_reg_LDC_i_2/O
                         net (fo=2, routed)           0.184     2.719    Arq_Fisica/PSW_FINAL/ZERO_FLAG/Q_reg_C_0
    SLICE_X9Y26          LDCE                                         f  Arq_Fisica/PSW_FINAL/ZERO_FLAG/Q_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/PSW_FINAL/ZERO_FLAG/Q_reg_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.216ns  (logic 0.631ns (51.871%)  route 0.585ns (48.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.598     1.502    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.087 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           0.403     2.490    UC/Uni_Micropro/UCROM/ICB[62]
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.046     2.536 f  UC/Uni_Micropro/UCROM/Q_reg_LDC_i_1/O
                         net (fo=1, routed)           0.183     2.719    Arq_Fisica/PSW_FINAL/ZERO_FLAG/lopt
    SLICE_X8Y26          FDPE                                         f  Arq_Fisica/PSW_FINAL/ZERO_FLAG/Q_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.249ns  (logic 0.629ns (50.342%)  route 0.620ns (49.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.606     1.510    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.428     2.523    UC/Uni_Micropro/UCROM/ICB[59]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.044     2.567 f  UC/Uni_Micropro/UCROM/Q_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.192     2.760    Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_C_0
    SLICE_X11Y38         FDCE                                         f  Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.249ns  (logic 0.629ns (50.342%)  route 0.620ns (49.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.606     1.510    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.428     2.523    UC/Uni_Micropro/UCROM/ICB[59]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.044     2.567 f  UC/Uni_Micropro/UCROM/Q_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.192     2.760    Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_C_0
    SLICE_X10Y38         LDCE                                         f  Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1421 Endpoints
Min Delay          1421 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[7][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.697ns  (logic 2.041ns (19.082%)  route 8.656ns (80.918%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.362     3.828    UART_CONTROLLER/RXD_IBUF
    SLICE_X32Y32         LUT2 (Prop_lut2_I0_O)        0.119     3.947 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          1.645     5.593    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.332     5.925 r  UART_CONTROLLER/MAIN.DIR_REG[8][15]_i_2/O
                         net (fo=48, routed)          4.648    10.573    UART_CONTROLLER/MAIN.DIR_REG[8][15]_i_2_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.697 r  UART_CONTROLLER/MAIN.DIR_REG[7][8]_i_1/O
                         net (fo=1, routed)           0.000    10.697    UART_CONTROLLER/MAIN.DIR_REG[7][8]_i_1_n_0
    SLICE_X47Y34         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.442     4.807    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[7][8]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.508ns  (logic 2.041ns (19.424%)  route 8.467ns (80.576%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.362     3.828    UART_CONTROLLER/RXD_IBUF
    SLICE_X32Y32         LUT2 (Prop_lut2_I0_O)        0.119     3.947 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          1.645     5.593    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.332     5.925 r  UART_CONTROLLER/MAIN.DIR_REG[8][15]_i_2/O
                         net (fo=48, routed)          4.459    10.384    UART_CONTROLLER/MAIN.DIR_REG[8][15]_i_2_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.508 r  UART_CONTROLLER/MAIN.DIR_REG[7][11]_i_1/O
                         net (fo=1, routed)           0.000    10.508    UART_CONTROLLER/MAIN.DIR_REG[7][11]_i_1_n_0
    SLICE_X46Y33         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.441     4.806    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[7][11]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.439ns  (logic 2.041ns (19.553%)  route 8.398ns (80.447%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.362     3.828    UART_CONTROLLER/RXD_IBUF
    SLICE_X32Y32         LUT2 (Prop_lut2_I0_O)        0.119     3.947 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          1.787     5.735    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.332     6.067 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          4.248    10.315    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.439 r  UART_CONTROLLER/MAIN.DATA_REG[1][6]_i_1/O
                         net (fo=1, routed)           0.000    10.439    UART_CONTROLLER/MAIN.DATA_REG[1][6]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.437     4.802    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[1][6]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[8][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.363ns  (logic 2.041ns (19.695%)  route 8.322ns (80.305%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.362     3.828    UART_CONTROLLER/RXD_IBUF
    SLICE_X32Y32         LUT2 (Prop_lut2_I0_O)        0.119     3.947 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          1.645     5.593    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.332     5.925 r  UART_CONTROLLER/MAIN.DIR_REG[8][15]_i_2/O
                         net (fo=48, routed)          4.315    10.239    UART_CONTROLLER/MAIN.DIR_REG[8][15]_i_2_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.363 r  UART_CONTROLLER/MAIN.DIR_REG[8][8]_i_1/O
                         net (fo=1, routed)           0.000    10.363    UART_CONTROLLER/MAIN.DIR_REG[8][8]_i_1_n_0
    SLICE_X45Y34         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[8][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.442     4.807    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[8][8]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.298ns  (logic 2.041ns (19.820%)  route 8.257ns (80.180%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.362     3.828    UART_CONTROLLER/RXD_IBUF
    SLICE_X32Y32         LUT2 (Prop_lut2_I0_O)        0.119     3.947 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          1.787     5.735    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.332     6.067 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          4.107    10.174    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.298 r  UART_CONTROLLER/MAIN.DATA_REG[0][3]_i_1/O
                         net (fo=1, routed)           0.000    10.298    UART_CONTROLLER/MAIN.DATA_REG[0][3]_i_1_n_0
    SLICE_X43Y30         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.436     4.801    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[0][3]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.296ns  (logic 2.041ns (19.824%)  route 8.255ns (80.176%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.362     3.828    UART_CONTROLLER/RXD_IBUF
    SLICE_X32Y32         LUT2 (Prop_lut2_I0_O)        0.119     3.947 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          1.787     5.735    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.332     6.067 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          4.105    10.172    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.296 r  UART_CONTROLLER/MAIN.DATA_REG[0][6]_i_1/O
                         net (fo=1, routed)           0.000    10.296    UART_CONTROLLER/MAIN.DATA_REG[0][6]_i_1_n_0
    SLICE_X43Y30         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.436     4.801    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[0][6]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[8][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.275ns  (logic 2.041ns (19.865%)  route 8.234ns (80.135%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.362     3.828    UART_CONTROLLER/RXD_IBUF
    SLICE_X32Y32         LUT2 (Prop_lut2_I0_O)        0.119     3.947 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          1.645     5.593    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.332     5.925 r  UART_CONTROLLER/MAIN.DIR_REG[8][15]_i_2/O
                         net (fo=48, routed)          4.226    10.151    UART_CONTROLLER/MAIN.DIR_REG[8][15]_i_2_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.275 r  UART_CONTROLLER/MAIN.DATA_REG[8][6]_i_1/O
                         net (fo=1, routed)           0.000    10.275    UART_CONTROLLER/MAIN.DATA_REG[8][6]_i_1_n_0
    SLICE_X44Y31         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[8][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.438     4.803    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[8][6]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.156ns  (logic 2.041ns (20.098%)  route 8.115ns (79.902%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.362     3.828    UART_CONTROLLER/RXD_IBUF
    SLICE_X32Y32         LUT2 (Prop_lut2_I0_O)        0.119     3.947 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          1.787     5.735    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.332     6.067 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          3.965    10.032    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.156 r  UART_CONTROLLER/MAIN.DIR_REG[1][2]_i_1/O
                         net (fo=1, routed)           0.000    10.156    UART_CONTROLLER/MAIN.DIR_REG[1][2]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.436     4.801    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[1][2]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[8][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.131ns  (logic 2.041ns (20.147%)  route 8.090ns (79.853%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.362     3.828    UART_CONTROLLER/RXD_IBUF
    SLICE_X32Y32         LUT2 (Prop_lut2_I0_O)        0.119     3.947 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          1.645     5.593    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.332     5.925 r  UART_CONTROLLER/MAIN.DIR_REG[8][15]_i_2/O
                         net (fo=48, routed)          4.082    10.007    UART_CONTROLLER/MAIN.DIR_REG[8][15]_i_2_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.131 r  UART_CONTROLLER/MAIN.DIR_REG[8][11]_i_1/O
                         net (fo=1, routed)           0.000    10.131    UART_CONTROLLER/MAIN.DIR_REG[8][11]_i_1_n_0
    SLICE_X46Y33         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[8][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.441     4.806    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[8][11]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.119ns  (logic 2.041ns (20.171%)  route 8.078ns (79.829%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.362     3.828    UART_CONTROLLER/RXD_IBUF
    SLICE_X32Y32         LUT2 (Prop_lut2_I0_O)        0.119     3.947 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          1.787     5.735    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.332     6.067 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          3.928     9.995    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.119 r  UART_CONTROLLER/MAIN.DIR_REG[0][0]_i_1/O
                         net (fo=1, routed)           0.000    10.119    UART_CONTROLLER/MAIN.DIR_REG[0][0]_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.434     4.799    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/Control_INT/s_QB1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/Control_INT/s_QB2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.212ns (61.077%)  route 0.135ns (38.923%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDPE                         0.000     0.000 r  UC/Control_INT/s_QB1_reg/C
    SLICE_X38Y28         FDPE (Prop_fdpe_C_Q)         0.167     0.167 r  UC/Control_INT/s_QB1_reg/Q
                         net (fo=1, routed)           0.135     0.302    UC/Control_INT/s_QB1
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.347 r  UC/Control_INT/s_QB2_i_1/O
                         net (fo=1, routed)           0.000     0.347    UC/Control_INT/s_QB2_i_1_n_0
    SLICE_X39Y28         FDPE                                         r  UC/Control_INT/s_QB2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.820     1.969    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X39Y28         FDPE                                         r  UC/Control_INT/s_QB2_reg/C

Slack:                    inf
  Source:                 UC/Sinc_BREQ/sn_FIN_CM_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/Sinc_BREQ/s_QB3_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.183ns (28.981%)  route 0.448ns (71.019%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDPE                         0.000     0.000 r  UC/Sinc_BREQ/sn_FIN_CM_reg/C
    SLICE_X40Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  UC/Sinc_BREQ/sn_FIN_CM_reg/Q
                         net (fo=2, routed)           0.173     0.314    UC/Sinc_BREQ/sn_FIN_CM
    SLICE_X40Y29         LUT2 (Prop_lut2_I1_O)        0.042     0.356 r  UC/Sinc_BREQ/s_QB3_i_1/O
                         net (fo=2, routed)           0.276     0.631    UC/Sinc_BREQ/s_QB30
    SLICE_X39Y33         FDSE                                         r  UC/Sinc_BREQ/s_QB3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.825     1.974    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X39Y33         FDSE                                         r  UC/Sinc_BREQ/s_QB3_reg/C

Slack:                    inf
  Source:                 UC/Sinc_BREQ/sn_FIN_CM_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/Sinc_BREQ/s_QB3_reg_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.183ns (25.578%)  route 0.532ns (74.422%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDPE                         0.000     0.000 r  UC/Sinc_BREQ/sn_FIN_CM_reg/C
    SLICE_X40Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  UC/Sinc_BREQ/sn_FIN_CM_reg/Q
                         net (fo=2, routed)           0.173     0.314    UC/Sinc_BREQ/sn_FIN_CM
    SLICE_X40Y29         LUT2 (Prop_lut2_I1_O)        0.042     0.356 r  UC/Sinc_BREQ/s_QB3_i_1/O
                         net (fo=2, routed)           0.360     0.715    UC/Sinc_BREQ/s_QB30
    SLICE_X39Y33         FDSE                                         r  UC/Sinc_BREQ/s_QB3_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.825     1.974    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X39Y33         FDSE                                         r  UC/Sinc_BREQ/s_QB3_reg_lopt_replica/C

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.183ns (25.143%)  route 0.545ns (74.857%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/Q
                         net (fo=1, routed)           0.213     0.354    UC/SUC/UC_ROM_i_1_0[4]
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.042     0.396 r  UC/SUC/UC_ROM_i_12/O
                         net (fo=96, routed)          0.332     0.728    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.183ns (25.143%)  route 0.545ns (74.857%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/Q
                         net (fo=1, routed)           0.213     0.354    UC/SUC/UC_ROM_i_1_0[4]
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.042     0.396 r  UC/SUC/UC_ROM_i_12/O
                         net (fo=96, routed)          0.332     0.728    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.113%)  route 0.555ns (74.887%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/Q
                         net (fo=1, routed)           0.219     0.360    UC/SUC/UC_ROM_i_1_0[3]
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.405 r  UC/SUC/UC_ROM_i_13/O
                         net (fo=96, routed)          0.336     0.741    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.113%)  route 0.555ns (74.887%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/Q
                         net (fo=1, routed)           0.219     0.360    UC/SUC/UC_ROM_i_1_0[3]
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.405 r  UC/SUC/UC_ROM_i_13/O
                         net (fo=96, routed)          0.336     0.741    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.372%)  route 0.577ns (75.628%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[5]/C
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[5]/Q
                         net (fo=1, routed)           0.191     0.332    UC/SUC/UC_ROM_i_1_0[5]
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.377 r  UC/SUC/UC_ROM_i_11/O
                         net (fo=96, routed)          0.386     0.763    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.372%)  route 0.577ns (75.628%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[5]/C
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[5]/Q
                         net (fo=1, routed)           0.191     0.332    UC/SUC/UC_ROM_i_1_0[5]
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.377 r  UC/SUC/UC_ROM_i_11/O
                         net (fo=96, routed)          0.386     0.763    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[11]
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.209ns (25.201%)  route 0.620ns (74.799%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[6]/C
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[6]/Q
                         net (fo=1, routed)           0.223     0.387    UC/SUC/UC_ROM_i_1_0[6]
    SLICE_X46Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.432 r  UC/SUC/UC_ROM_i_10/O
                         net (fo=96, routed)          0.397     0.829    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





