Fitter report for top
Wed Dec 19 18:03:05 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Dec 19 18:03:05 2018       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top_czcjj                                   ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6F17C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,180 / 6,272 ( 19 % )                      ;
;     Total combinational functions  ; 1,170 / 6,272 ( 19 % )                      ;
;     Dedicated logic registers      ; 114 / 6,272 ( 2 % )                         ;
; Total registers                    ; 114                                         ;
; Total pins                         ; 19 / 180 ( 11 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE6F17C8         ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL         ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.38        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  12.5%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------+
; I/O Assignment Warnings              ;
+-------------+------------------------+
; Pin Name    ; Reason                 ;
+-------------+------------------------+
; test_led[0] ; Missing drive strength ;
; test_led[1] ; Missing drive strength ;
; seg_sel[0]  ; Missing drive strength ;
; seg_sel[1]  ; Missing drive strength ;
; seg_sel[2]  ; Missing drive strength ;
; seg_sel[3]  ; Missing drive strength ;
; seg_led[0]  ; Missing drive strength ;
; seg_led[1]  ; Missing drive strength ;
; seg_led[2]  ; Missing drive strength ;
; seg_led[3]  ; Missing drive strength ;
; seg_led[4]  ; Missing drive strength ;
; seg_led[5]  ; Missing drive strength ;
; seg_led[6]  ; Missing drive strength ;
; seg_led[7]  ; Missing drive strength ;
+-------------+------------------------+


+-----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                     ;
+----------+----------------+--------------+-------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To  ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-------------+---------------+----------------+
; Location ;                ;              ; test_led[2] ; PIN_C9        ; QSF Assignment ;
+----------+----------------+--------------+-------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1328 ) ; 0.00 % ( 0 / 1328 )        ; 0.00 % ( 0 / 1328 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1328 ) ; 0.00 % ( 0 / 1328 )        ; 0.00 % ( 0 / 1328 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1328 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/czcjj/output_files/top.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 1,180 / 6,272 ( 19 % ) ;
;     -- Combinational with no register       ; 1066                   ;
;     -- Register only                        ; 10                     ;
;     -- Combinational with a register        ; 104                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 211                    ;
;     -- 3 input functions                    ; 329                    ;
;     -- <=2 input functions                  ; 630                    ;
;     -- Register only                        ; 10                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 796                    ;
;     -- arithmetic mode                      ; 374                    ;
;                                             ;                        ;
; Total registers*                            ; 114 / 7,124 ( 2 % )    ;
;     -- Dedicated logic registers            ; 114 / 6,272 ( 2 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )        ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 94 / 392 ( 24 % )      ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 19 / 180 ( 11 % )      ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )        ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )          ;
;                                             ;                        ;
; Global signals                              ; 5                      ;
; M9Ks                                        ; 0 / 30 ( 0 % )         ;
; Total block memory bits                     ; 0 / 276,480 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 276,480 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )         ;
; PLLs                                        ; 0 / 2 ( 0 % )          ;
; Global clocks                               ; 5 / 10 ( 50 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 2%           ;
; Peak interconnect usage (total/H/V)         ; 4% / 4% / 5%           ;
; Maximum fan-out                             ; 102                    ;
; Highest non-global fan-out                  ; 102                    ;
; Total fan-out                               ; 3378                   ;
; Average fan-out                             ; 2.53                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1180 / 6272 ( 19 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1066                 ; 0                              ;
;     -- Register only                        ; 10                   ; 0                              ;
;     -- Combinational with a register        ; 104                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 211                  ; 0                              ;
;     -- 3 input functions                    ; 329                  ; 0                              ;
;     -- <=2 input functions                  ; 630                  ; 0                              ;
;     -- Register only                        ; 10                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 796                  ; 0                              ;
;     -- arithmetic mode                      ; 374                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 114                  ; 0                              ;
;     -- Dedicated logic registers            ; 114 / 6272 ( 2 % )   ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 94 / 392 ( 24 % )    ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 19                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; Clock control block                         ; 5 / 12 ( 41 % )      ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 3378                 ; 0                              ;
;     -- Registered Connections               ; 338                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 5                    ; 0                              ;
;     -- Output Ports                         ; 14                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; key[0]  ; E16   ; 6        ; 34           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; key[1]  ; M16   ; 5        ; 34           ; 12           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; key[2]  ; M15   ; 5        ; 34           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; reset_n ; N13   ; 5        ; 34           ; 2            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; sys_clk ; E1    ; 1        ; 0            ; 11           ; 7            ; 46                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; seg_led[0]  ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[1]  ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[2]  ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[3]  ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[4]  ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[5]  ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[6]  ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[7]  ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_sel[0]  ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_sel[1]  ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_sel[2]  ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_sel[3]  ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; test_led[0] ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; test_led[1] ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                   ;
+----------+-----------+-------------+------------------+---------------------------+
; Location ; Pin Name  ; Reserved As ; User Signal Name ; Pin Type                  ;
+----------+-----------+-------------+------------------+---------------------------+
; F4       ; nSTATUS   ; -           ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG   ; -           ; -                ; Dedicated Programming Pin ;
; J3       ; nCE       ; -           ; -                ; Dedicated Programming Pin ;
; H14      ; CONF_DONE ; -           ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0     ; -           ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3     ; -           ; -                ; Dedicated Programming Pin ;
+----------+-----------+-------------+------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 1 / 17 ( 6 % )  ; 3.3V          ; --           ;
; 2        ; 0 / 19 ( 0 % )  ; 3.3V          ; --           ;
; 3        ; 0 / 26 ( 0 % )  ; 3.3V          ; --           ;
; 4        ; 7 / 27 ( 26 % ) ; 3.3V          ; --           ;
; 5        ; 8 / 25 ( 32 % ) ; 3.3V          ; --           ;
; 6        ; 1 / 14 ( 7 % )  ; 3.3V          ; --           ;
; 7        ; 2 / 26 ( 8 % )  ; 3.3V          ; --           ;
; 8        ; 0 / 26 ( 0 % )  ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 200        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 196        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 192        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 188        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 183        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 177        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 175        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 168        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 161        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 159        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 155        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 167        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 197        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 195        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 189        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 184        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 178        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 176        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 169        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 162        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 160        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 156        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 4          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 147        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 146        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 7          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 203        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ; 0          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 198        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 199        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 144        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 143        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 24         ; 1        ; sys_clk        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 190        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 174        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 158        ; 7        ; test_led[0]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ;            ;          ; GNDA2          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; key[0]         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 11         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 6          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ; 185        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 186        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 182        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 165        ; 7        ; test_led[1]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 166        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F14      ; 142        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 139        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G16      ; 136        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 15         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; H2       ; 16         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 19         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J12      ; 123        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J13      ; 124        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J14      ; 122        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J15      ; 121        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ; 120        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 32         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 30         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K9       ; 76         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ; 87         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K11      ; 110        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K12      ; 105        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 118        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 34         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 65         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 68         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ; 77         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L10      ; 88         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L11      ; 99         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L12      ; 104        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L13      ; 114        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L14      ; 113        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 115        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M7       ; 59         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M9       ; 78         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M10      ; 93         ; 4        ; seg_sel[3]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; seg_sel[0]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; key[2]         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; key[1]         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 37         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N6       ; 56         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N9       ; 79         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; seg_sel[2]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; seg_led[5]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; reset_n        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 112        ; 5        ; seg_led[6]     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; seg_led[1]     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 89         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; seg_sel[1]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P15      ; 107        ; 5        ; seg_led[4]     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; seg_led[2]     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 53         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 61         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 63         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R7       ; 66         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 72         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R9       ; 74         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 80         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 83         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 85         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 91         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 97         ; 4        ; seg_led[0]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; seg_led[7]     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 54         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 62         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 64         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T7       ; 67         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 73         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 75         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ; 81         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 84         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 86         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 92         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 95         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 96         ; 4        ; seg_led[3]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                  ; Library Name ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; |top_czcjj                                  ; 1180 (28)   ; 114 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 19   ; 0            ; 1066 (28)    ; 10 (0)            ; 104 (0)          ; |top_czcjj                                                                                                           ; work         ;
;    |count_1s:u_count_1|                     ; 62 (62)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 1 (1)             ; 45 (45)          ; |top_czcjj|count_1s:u_count_1                                                                                        ; work         ;
;    |key:u_key|                              ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 6 (6)             ; 6 (6)            ; |top_czcjj|key:u_key                                                                                                 ; work         ;
;    |lpm_mult:Mult0|                         ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |top_czcjj|lpm_mult:Mult0                                                                                            ; work         ;
;       |multcore:mult_core|                  ; 21 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (12)      ; 0 (0)             ; 0 (0)            ; |top_czcjj|lpm_mult:Mult0|multcore:mult_core                                                                         ; work         ;
;          |mpar_add:padder|                  ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_czcjj|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                         ; work         ;
;             |lpm_add_sub:adder[0]|          ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_czcjj|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                    ; work         ;
;                |add_sub_kgh:auto_generated| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_czcjj|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated         ; work         ;
;    |mux:u_mux|                              ; 25 (25)     ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 2 (2)             ; 1 (1)            ; |top_czcjj|mux:u_mux                                                                                                 ; work         ;
;    |seg:u_seg|                              ; 1031 (65)   ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 977 (11)     ; 1 (1)             ; 53 (39)          ; |top_czcjj|seg:u_seg                                                                                                 ; work         ;
;       |lpm_divide:Div0|                     ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_2jm:auto_generated|    ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_qlh:divider|   ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                       ; work         ;
;                |alt_u_div_87f:divider|      ; 160 (160)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (160)    ; 0 (0)             ; 0 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; work         ;
;       |lpm_divide:Div1|                     ; 201 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (0)      ; 0 (0)             ; 0 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_5jm:auto_generated|    ; 201 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (0)      ; 0 (0)             ; 0 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider|   ; 201 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (0)      ; 0 (0)             ; 0 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_e7f:divider|      ; 201 (201)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (201)    ; 0 (0)             ; 0 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider ; work         ;
;       |lpm_divide:Div2|                     ; 185 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (0)      ; 0 (0)             ; 0 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_fkm:auto_generated|    ; 185 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (0)      ; 0 (0)             ; 0 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_7nh:divider|   ; 185 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (0)      ; 0 (0)             ; 0 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                       ; work         ;
;                |alt_u_div_2af:divider|      ; 185 (185)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (185)    ; 0 (0)             ; 0 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider ; work         ;
;       |lpm_divide:Mod0|                     ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 3 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_5bm:auto_generated|    ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 3 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_qlh:divider|   ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 3 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; work         ;
;                |alt_u_div_87f:divider|      ; 163 (163)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (160)    ; 0 (0)             ; 3 (3)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; work         ;
;       |lpm_divide:Mod1|                     ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 3 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_5bm:auto_generated|    ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 3 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_qlh:divider|   ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 3 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; work         ;
;                |alt_u_div_87f:divider|      ; 125 (125)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (122)    ; 0 (0)             ; 3 (3)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; work         ;
;       |lpm_divide:Mod2|                     ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod2                                                                                 ; work         ;
;          |lpm_divide_5bm:auto_generated|    ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_qlh:divider|   ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; work         ;
;                |alt_u_div_87f:divider|      ; 94 (94)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (90)      ; 0 (0)             ; 4 (4)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; work         ;
;       |lpm_divide:Mod3|                     ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 4 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod3                                                                                 ; work         ;
;          |lpm_divide_5bm:auto_generated|    ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 4 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_qlh:divider|   ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 4 (0)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; work         ;
;                |alt_u_div_87f:divider|      ; 52 (52)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 4 (4)            ; |top_czcjj|seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; work         ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; test_led[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; test_led[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_sel[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_sel[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_sel[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_sel[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sys_clk     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key[0]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key[1]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset_n     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; key[2]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                  ;
+-----------------------------------+-------------------+---------+
; Source Pin / Fanout               ; Pad To Core Index ; Setting ;
+-----------------------------------+-------------------+---------+
; sys_clk                           ;                   ;         ;
; key[0]                            ;                   ;         ;
; key[1]                            ;                   ;         ;
; reset_n                           ;                   ;         ;
;      - key:u_key|D_ff_1_reset_n~0 ; 0                 ; 6       ;
; key[2]                            ;                   ;         ;
+-----------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                             ;
+--------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                           ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; count_1s:u_count_1|LessThan0~9 ; LCCOMB_X30_Y11_N28 ; 29      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; count_1s:u_count_1|LessThan1~2 ; LCCOMB_X24_Y11_N10 ; 9       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; count_1s:u_count_1|LessThan2~1 ; LCCOMB_X25_Y12_N22 ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; count_1s:u_count_1|clk_1s      ; FF_X30_Y11_N17     ; 9       ; Clock        ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; count_1s:u_count_1|flag_1m     ; FF_X24_Y11_N9      ; 8       ; Clock        ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; key:u_key|control[2]           ; LCCOMB_X21_Y14_N20 ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; key:u_key|sys_reset_n~0        ; LCCOMB_X25_Y11_N30 ; 102     ; Async. clear ; no     ; --                   ; --               ; --                        ;
; mux:u_mux|Mux20~0              ; LCCOMB_X24_Y14_N18 ; 18      ; Latch enable ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; mux:u_mux|cnt[1]               ; FF_X22_Y14_N11     ; 20      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; seg:u_seg|LessThan0~3          ; LCCOMB_X26_Y15_N26 ; 14      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; seg:u_seg|dri_clk              ; FF_X25_Y11_N21     ; 49      ; Clock        ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; seg:u_seg|flag                 ; FF_X25_Y15_N1      ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; seg:u_seg|seg_led[1]~0         ; LCCOMB_X25_Y10_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sys_clk                        ; PIN_E1             ; 3       ; Clock        ; no     ; --                   ; --               ; --                        ;
; sys_clk                        ; PIN_E1             ; 44      ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+--------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                            ;
+----------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                       ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; count_1s:u_count_1|clk_1s  ; FF_X30_Y11_N17     ; 9       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; count_1s:u_count_1|flag_1m ; FF_X24_Y11_N9      ; 8       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; mux:u_mux|Mux20~0          ; LCCOMB_X24_Y14_N18 ; 18      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; seg:u_seg|dri_clk          ; FF_X25_Y11_N21     ; 49      ; 26                                   ; Global Clock         ; GCLK8            ; --                        ;
; sys_clk                    ; PIN_E1             ; 44      ; 5                                    ; Global Clock         ; GCLK2            ; --                        ;
+----------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                   ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; key:u_key|sys_reset_n~0                                                                                                                ; 102     ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[11]~16 ; 31      ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[11]~16 ; 31      ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[11]~16 ; 31      ;
; count_1s:u_count_1|LessThan0~9                                                                                                         ; 29      ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[11]~16 ; 29      ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_9_result_int[10]~14  ; 28      ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~12  ; 22      ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[8]~12  ; 22      ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[8]~12  ; 22      ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[8]~12  ; 22      ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[8]~12   ; 22      ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_8_result_int[8]~12   ; 22      ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_7_result_int[8]~12   ; 22      ;
; mux:u_mux|cnt[0]                                                                                                                       ; 21      ;
; mux:u_mux|cnt[1]                                                                                                                       ; 20      ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_6_result_int[7]~10   ; 20      ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_14_result_int[11]~16 ; 18      ;
; mux:u_mux|dis_data[3]                                                                                                                  ; 17      ;
; mux:u_mux|dis_data[4]                                                                                                                  ; 17      ;
; mux:u_mux|dis_data[5]                                                                                                                  ; 17      ;
; mux:u_mux|dis_data[6]                                                                                                                  ; 17      ;
; mux:u_mux|dis_data[7]                                                                                                                  ; 17      ;
; mux:u_mux|dis_data[8]                                                                                                                  ; 17      ;
; mux:u_mux|dis_data[9]                                                                                                                  ; 16      ;
; mux:u_mux|dis_data[10]                                                                                                                 ; 16      ;
; mux:u_mux|dis_data[11]                                                                                                                 ; 15      ;
; mux:u_mux|dis_data[12]                                                                                                                 ; 15      ;
; seg:u_seg|LessThan0~3                                                                                                                  ; 14      ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~12  ; 14      ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8   ; 14      ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8   ; 14      ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8   ; 14      ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8    ; 14      ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8    ; 14      ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8    ; 14      ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8    ; 14      ;
; mux:u_mux|dis_data[13]                                                                                                                 ; 13      ;
; mux:u_mux|dis_data[14]                                                                                                                 ; 13      ;
; seg:u_seg|cnt_sel[0]                                                                                                                   ; 13      ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8   ; 13      ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[5]~8    ; 13      ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[5]~8    ; 13      ;
; seg:u_seg|cnt_sel[1]                                                                                                                   ; 12      ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_3_result_int[4]~6    ; 12      ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8   ; 11      ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8   ; 11      ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8   ; 11      ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8   ; 11      ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8   ; 11      ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8   ; 11      ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8    ; 11      ;
; mux:u_mux|dis_data[2]                                                                                                                  ; 10      ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8   ; 10      ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8   ; 10      ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8   ; 10      ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8   ; 10      ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8    ; 10      ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8    ; 10      ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8    ; 10      ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8    ; 10      ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[5]~8    ; 10      ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[5]~8    ; 10      ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_3_result_int[4]~6    ; 10      ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8   ; 10      ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8   ; 10      ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8   ; 10      ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8   ; 10      ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8   ; 10      ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8    ; 10      ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8    ; 10      ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8    ; 10      ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8    ; 10      ;
; mux:u_mux|dis_data[15]                                                                                                                 ; 9       ;
; count_1s:u_count_1|LessThan1~2                                                                                                         ; 9       ;
; count_1s:u_count_1|data_m[4]                                                                                                           ; 9       ;
; count_1s:u_count_1|LessThan2~1                                                                                                         ; 8       ;
; seg:u_seg|seg_led[1]~0                                                                                                                 ; 8       ;
; seg:u_seg|num_disp[1]                                                                                                                  ; 8       ;
; seg:u_seg|num_disp[3]                                                                                                                  ; 8       ;
; seg:u_seg|num_disp[2]                                                                                                                  ; 8       ;
; count_1s:u_count_1|data_m[0]                                                                                                           ; 8       ;
; count_1s:u_count_1|data_m[5]                                                                                                           ; 8       ;
; count_1s:u_count_1|data_m[7]                                                                                                           ; 8       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8   ; 8       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8   ; 8       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8   ; 8       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8   ; 8       ;
; seg:u_seg|num_disp[0]                                                                                                                  ; 7       ;
; count_1s:u_count_1|data_m[1]                                                                                                           ; 7       ;
; count_1s:u_count_1|data_m[3]                                                                                                           ; 7       ;
; count_1s:u_count_1|data_m[6]                                                                                                           ; 7       ;
; mux:u_mux|dis_data[1]                                                                                                                  ; 6       ;
; count_1s:u_count_1|data_m[2]                                                                                                           ; 6       ;
; seg:u_seg|clk_cnt[0]                                                                                                                   ; 5       ;
; seg:u_seg|clk_cnt[1]                                                                                                                   ; 5       ;
; seg:u_seg|clk_cnt[3]                                                                                                                   ; 4       ;
; seg:u_seg|clk_cnt[2]                                                                                                                   ; 4       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8   ; 4       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8   ; 4       ;
; count_1s:u_count_1|data_s[0]                                                                                                           ; 3       ;
; count_1s:u_count_1|data_s[1]                                                                                                           ; 3       ;
; count_1s:u_count_1|data_s[2]                                                                                                           ; 3       ;
; count_1s:u_count_1|data_s[3]                                                                                                           ; 3       ;
; count_1s:u_count_1|data_s[4]                                                                                                           ; 3       ;
; count_1s:u_count_1|data_s[5]                                                                                                           ; 3       ;
; count_1s:u_count_1|data_s[6]                                                                                                           ; 3       ;
; count_1s:u_count_1|data_s[7]                                                                                                           ; 3       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8   ; 3       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8   ; 3       ;
; sys_clk~input                                                                                                                          ; 2       ;
; mux:u_mux|dis_data[0]                                                                                                                  ; 2       ;
; mux:u_mux|dis_point[1]                                                                                                                 ; 2       ;
; mux:u_mux|dis_point[2]                                                                                                                 ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~196             ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~195             ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~194             ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~193             ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~192             ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~191             ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~190             ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[145]~260            ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~63              ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[134]~259            ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~62              ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~61              ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[123]~258            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[124]~257            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[125]~256            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[114]~255            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[115]~254            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[116]~253            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[117]~252            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[118]~251            ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~214             ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~213             ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~212             ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~211             ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~210             ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~209             ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~208             ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~207             ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~206             ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[27]~205             ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[22]~204             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[106]~272            ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~123             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[98]~271             ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~122             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[90]~270             ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~121             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[82]~269             ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~120             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[74]~268             ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[51]~119             ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~118             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[66]~267             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[67]~266             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[59]~265             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[60]~264             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[61]~263             ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~210             ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~189             ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~209             ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~208             ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~207             ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~206             ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~205             ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~204             ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~203             ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~181             ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[27]~202             ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[22]~201             ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~59              ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[146]~242            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[147]~241            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[148]~240            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[149]~239            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[150]~238            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[151]~237            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[135]~235            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[136]~234            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[137]~233            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[138]~232            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[139]~231            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[140]~230            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[126]~228            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[127]~227            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[128]~226            ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[129]~225            ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~116             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[107]~257            ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[108]~256            ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[109]~255            ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[99]~253             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[100]~252            ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[101]~251            ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~114             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[91]~249             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[92]~248             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[93]~247             ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~112             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[83]~245             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[84]~244             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[85]~243             ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~110             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[75]~241             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[76]~240             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[77]~239             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[68]~237             ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[69]~236             ; 2       ;
; key:u_key|control[2]                                                                                                                   ; 2       ;
; key:u_key|D_ff_1[2]                                                                                                                    ; 2       ;
; key:u_key|D_ff_2[2]                                                                                                                    ; 2       ;
; count_1s:u_count_1|LessThan2~0                                                                                                         ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~53              ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[70]~51              ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[70]~50              ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~49              ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~189             ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~185             ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~184             ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~104             ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[70]~102             ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[70]~101             ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~100             ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~169             ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[70]~167             ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[70]~166             ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~165             ; 2       ;
; seg:u_seg|flag                                                                                                                         ; 2       ;
; key:u_key|D_ff_2_reset_n                                                                                                               ; 2       ;
; key:u_key|D_ff_1_reset_n                                                                                                               ; 2       ;
; seg:u_seg|seg_led[7]                                                                                                                   ; 2       ;
; key:u_key|D_ff_1[1]                                                                                                                    ; 2       ;
; key:u_key|D_ff_2[1]                                                                                                                    ; 2       ;
; key:u_key|D_ff_1[0]                                                                                                                    ; 2       ;
; key:u_key|D_ff_2[0]                                                                                                                    ; 2       ;
; count_1s:u_count_1|cnt[24]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[23]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[22]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[17]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[16]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[15]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[14]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[13]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[12]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[11]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[10]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[5]                                                                                                              ; 2       ;
; count_1s:u_count_1|cnt[4]                                                                                                              ; 2       ;
; count_1s:u_count_1|cnt[3]                                                                                                              ; 2       ;
; count_1s:u_count_1|cnt[2]                                                                                                              ; 2       ;
; count_1s:u_count_1|cnt[1]                                                                                                              ; 2       ;
; count_1s:u_count_1|cnt[0]                                                                                                              ; 2       ;
; count_1s:u_count_1|cnt[9]                                                                                                              ; 2       ;
; count_1s:u_count_1|cnt[8]                                                                                                              ; 2       ;
; count_1s:u_count_1|cnt[7]                                                                                                              ; 2       ;
; count_1s:u_count_1|cnt[6]                                                                                                              ; 2       ;
; count_1s:u_count_1|cnt[21]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[20]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[19]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[18]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[27]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[26]                                                                                                             ; 2       ;
; count_1s:u_count_1|cnt[25]                                                                                                             ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_15_result_int[11]~16 ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[1]~20  ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_15_result_int[8]~12  ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[2]~18  ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[1]~20  ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10  ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[8]~10  ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[7]~8   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[6]~6   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[5]~4   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[4]~2   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[3]~0   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[2]~18  ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[1]~20  ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10  ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[8]~10  ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[7]~8   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[6]~6   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[5]~4   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[4]~2   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[3]~0   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[2]~18  ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[1]~20  ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[8]~10  ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[7]~8   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[6]~6   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[5]~4   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[4]~2   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[3]~0   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[2]~18  ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[8]~10  ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[7]~8   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[6]~6   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[5]~4   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[4]~2   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[3]~0   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_9_result_int[8]~10   ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_9_result_int[7]~8    ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_9_result_int[6]~6    ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_9_result_int[5]~4    ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_9_result_int[4]~2    ; 2       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_9_result_int[3]~0    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_3_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_3_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[1]~14  ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10  ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[5]~6   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[4]~4   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[3]~2   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[2]~0   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[1]~14  ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10  ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[5]~6   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[4]~4   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[3]~2   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[2]~0   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[1]~14  ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10  ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[5]~6   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[4]~4   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[3]~2   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[2]~0   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[1]~14  ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10  ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[5]~6   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[4]~4   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[3]~2   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[2]~0   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[1]~14   ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[5]~6    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[4]~4    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[3]~2    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[2]~0    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_8_result_int[1]~14   ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_8_result_int[5]~6    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_8_result_int[4]~4    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_8_result_int[3]~2    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_8_result_int[2]~0    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_7_result_int[1]~14   ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_7_result_int[5]~6    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_7_result_int[4]~4    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_7_result_int[3]~2    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_7_result_int[2]~0    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_6_result_int[5]~6    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_6_result_int[4]~4    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_6_result_int[3]~2    ; 2       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_6_result_int[2]~0    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[2]~2   ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[1]~0   ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[1]~0    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_3_result_int[2]~2    ; 2       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_3_result_int[1]~0    ; 2       ;
; seg:u_seg|cnt0[3]                                                                                                                      ; 2       ;
; seg:u_seg|cnt0[2]                                                                                                                      ; 2       ;
; seg:u_seg|cnt0[1]                                                                                                                      ; 2       ;
; seg:u_seg|cnt0[0]                                                                                                                      ; 2       ;
; seg:u_seg|cnt0[6]                                                                                                                      ; 2       ;
; seg:u_seg|cnt0[5]                                                                                                                      ; 2       ;
; seg:u_seg|cnt0[4]                                                                                                                      ; 2       ;
; seg:u_seg|cnt0[9]                                                                                                                      ; 2       ;
; seg:u_seg|cnt0[8]                                                                                                                      ; 2       ;
; seg:u_seg|cnt0[7]                                                                                                                      ; 2       ;
; seg:u_seg|cnt0[12]                                                                                                                     ; 2       ;
; seg:u_seg|cnt0[11]                                                                                                                     ; 2       ;
; seg:u_seg|cnt0[10]                                                                                                                     ; 2       ;
; key[2]~input                                                                                                                           ; 1       ;
; reset_n~input                                                                                                                          ; 1       ;
; key[1]~input                                                                                                                           ; 1       ;
; key[0]~input                                                                                                                           ; 1       ;
; key:u_key|D_ff_1[2]~2                                                                                                                  ; 1       ;
; count_1s:u_count_1|flag_1m~0                                                                                                           ; 1       ;
; seg:u_seg|num[4]~0                                                                                                                     ; 1       ;
; seg:u_seg|flag~0                                                                                                                       ; 1       ;
; key:u_key|D_ff_1_reset_n~0                                                                                                             ; 1       ;
; seg:u_seg|cnt_sel[0]~0                                                                                                                 ; 1       ;
; key:u_key|D_ff_1[1]~1                                                                                                                  ; 1       ;
; key:u_key|D_ff_1[0]~0                                                                                                                  ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[156]~261            ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~211             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[114]~273            ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[68]~60              ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[119]~250            ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[23]~203             ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[53]~117             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[62]~262             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~188             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~187             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~186             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[51]~185             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[46]~184             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[41]~183             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[36]~182             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[38]~180             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[23]~200             ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[157]~249            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[158]~248            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[159]~247            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[160]~246            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[161]~245            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[162]~244            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[163]~243            ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[73]~199             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[115]~261            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[116]~260            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[117]~259            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[118]~258            ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[73]~58              ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[152]~236            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[141]~229            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[130]~224            ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[73]~202             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[68]~201             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[63]~200             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[58]~199             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[53]~198             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[48]~197             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[43]~196             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[38]~195             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[33]~194             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[28]~193             ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[73]~115             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[110]~254            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[102]~250            ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[68]~113             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[94]~246             ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[63]~111             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[86]~242             ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[58]~109             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[78]~238             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[70]~235             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[73]~179             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[68]~198             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[63]~197             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[68]~178             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[58]~196             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[63]~177             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[53]~195             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[58]~176             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[48]~194             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[53]~175             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[43]~193             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[48]~174             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[38]~192             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[43]~173             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[33]~191             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[28]~190             ; 1       ;
; count_1s:u_count_1|clk_1s~0                                                                                                            ; 1       ;
; count_1s:u_count_1|LessThan0~8                                                                                                         ; 1       ;
; count_1s:u_count_1|LessThan0~7                                                                                                         ; 1       ;
; count_1s:u_count_1|LessThan0~6                                                                                                         ; 1       ;
; count_1s:u_count_1|LessThan0~5                                                                                                         ; 1       ;
; count_1s:u_count_1|LessThan0~4                                                                                                         ; 1       ;
; count_1s:u_count_1|LessThan0~3                                                                                                         ; 1       ;
; count_1s:u_count_1|LessThan0~2                                                                                                         ; 1       ;
; count_1s:u_count_1|LessThan0~1                                                                                                         ; 1       ;
; count_1s:u_count_1|LessThan0~0                                                                                                         ; 1       ;
; key:u_key|D_ff_3[2]                                                                                                                    ; 1       ;
; count_1s:u_count_1|LessThan1~1                                                                                                         ; 1       ;
; count_1s:u_count_1|LessThan1~0                                                                                                         ; 1       ;
; count_1s:u_count_1|clk_1s                                                                                                              ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|_~0                                                                                                  ; 1       ;
; mux:u_mux|Add0~0                                                                                                                       ; 1       ;
; mux:u_mux|Mux20~1                                                                                                                      ; 1       ;
; mux:u_mux|Mux4~0                                                                                                                       ; 1       ;
; mux:u_mux|Mux5~0                                                                                                                       ; 1       ;
; Add0~41                                                                                                                                ; 1       ;
; Add0~40                                                                                                                                ; 1       ;
; Add0~39                                                                                                                                ; 1       ;
; Add0~38                                                                                                                                ; 1       ;
; Add0~37                                                                                                                                ; 1       ;
; Add0~36                                                                                                                                ; 1       ;
; Add0~35                                                                                                                                ; 1       ;
; Add0~34                                                                                                                                ; 1       ;
; Add0~33                                                                                                                                ; 1       ;
; Add0~32                                                                                                                                ; 1       ;
; Add0~31                                                                                                                                ; 1       ;
; Add0~30                                                                                                                                ; 1       ;
; Add0~29                                                                                                                                ; 1       ;
; Add0~28                                                                                                                                ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][5]~9                                                                                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][6]~8                                                                                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][7]~7                                                                                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][8]~6                                                                                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][9]~5                                                                                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][5]~4                                                                                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][6]~3                                                                                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][7]~2                                                                                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][8]~1                                                                                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][9]~0                                                                                       ; 1       ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][10]                                                                                        ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[76]~57              ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[76]~192             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[76]~172             ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[76]~108             ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[78]~56              ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[78]~191             ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[78]~107             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[78]~171             ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[75]~55              ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[156]~223            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[144]~222            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[132]~221            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[132]~220            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[144]~219            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[157]~218            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[158]~217            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[159]~216            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[160]~215            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[161]~214            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[162]~213            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[163]~212            ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[70]~189             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[70]~188             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~187             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~186             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~185             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[73]~184             ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[75]~106             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[113]~234            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[104]~233            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[104]~232            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[113]~231            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[114]~230            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[115]~229            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[116]~228            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[117]~227            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[118]~226            ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[77]~54              ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[73]~52              ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[145]~211            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[133]~210            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[121]~209            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[121]~208            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[133]~207            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[146]~206            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[147]~205            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[148]~204            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[149]~203            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[150]~202            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[151]~201            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[152]~200            ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[65]~48              ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[65]~47              ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[134]~199            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[122]~198            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[110]~197            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[110]~196            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[122]~195            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[135]~194            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[136]~193            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[137]~192            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[138]~191            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[139]~190            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[140]~189            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[141]~188            ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~46              ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~45              ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[68]~44              ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[60]~43              ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[60]~42              ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[123]~187            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[111]~186            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[99]~185             ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[99]~184             ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[111]~183            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[124]~182            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[125]~181            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[126]~180            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[127]~179            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[128]~178            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[129]~177            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[130]~176            ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~41              ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~40              ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~39              ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~38              ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[63]~37              ; 1       ;
; seg:u_seg|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[63]~36              ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[112]~175            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[100]~174            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[100]~173            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[112]~172            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[113]~171            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[113]~170            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[114]~169            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[115]~168            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[116]~167            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[117]~166            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[118]~165            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[119]~164            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[101]~163            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[101]~162            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[102]~161            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[102]~160            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[103]~159            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[103]~158            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[104]~157            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[104]~156            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[105]~155            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[105]~154            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[106]~153            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[106]~152            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[107]~151            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[107]~150            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[108]~149            ; 1       ;
; seg:u_seg|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[108]~148            ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[77]~190             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[73]~188             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[70]~187             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[70]~186             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[65]~183             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[65]~182             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~181             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~180             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~179             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[68]~178             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[60]~177             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[60]~176             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~175             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~174             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~173             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[63]~172             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[55]~171             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[55]~170             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~169             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~168             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~167             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[58]~166             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[50]~165             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[50]~164             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[51]~163             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[51]~162             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~161             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[53]~160             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[45]~159             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[45]~158             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[46]~157             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[46]~156             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~155             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[48]~154             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[40]~153             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[40]~152             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[41]~151             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[41]~150             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~149             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[43]~148             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[35]~147             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[35]~146             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[36]~145             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[36]~144             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~143             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[38]~142             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[30]~141             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[30]~140             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[31]~139             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[31]~138             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~137             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[33]~136             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[25]~135             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[25]~134             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[26]~133             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[26]~132             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[27]~131             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[28]~130             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[20]~129             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[20]~128             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[21]~127             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[21]~126             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[22]~125             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[23]~124             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[15]~123             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[15]~122             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[16]~121             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[16]~120             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[17]~119             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[17]~118             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[18]~117             ; 1       ;
; seg:u_seg|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[18]~116             ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[77]~105             ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[73]~103             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[105]~225            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[96]~224             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[96]~223             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[105]~222            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[106]~221            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[107]~220            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[108]~219            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[109]~218            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[110]~217            ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[65]~99              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[65]~98              ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[97]~216             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[88]~215             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[88]~214             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[97]~213             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[98]~212             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[99]~211             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[100]~210            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[101]~209            ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[102]~208            ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~97              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~96              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[68]~95              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[60]~94              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[60]~93              ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[89]~207             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[80]~206             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[80]~205             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[89]~204             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[90]~203             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[91]~202             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[92]~201             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[93]~200             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[94]~199             ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~92              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~91              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[63]~90              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[55]~89              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[55]~88              ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[81]~198             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[72]~197             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[72]~196             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[81]~195             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[82]~194             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[83]~193             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[84]~192             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[85]~191             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[86]~190             ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~87              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~86              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[58]~85              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[50]~84              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[50]~83              ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[73]~189             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[64]~188             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[64]~187             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[73]~186             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[74]~185             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[75]~184             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[76]~183             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[77]~182             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[78]~181             ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[51]~82              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~81              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[53]~80              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[45]~79              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[45]~78              ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[65]~180             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[56]~179             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[56]~178             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[65]~177             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[66]~176             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[67]~175             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[68]~174             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[69]~173             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[70]~172             ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[46]~77              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[46]~76              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~75              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~74              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[48]~73              ; 1       ;
; seg:u_seg|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[48]~72              ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[57]~171             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[48]~170             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[48]~169             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[57]~168             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[58]~167             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[58]~166             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[59]~165             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[60]~164             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[61]~163             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[62]~162             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[49]~161             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[49]~160             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[50]~159             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[50]~158             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[51]~157             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[51]~156             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[52]~155             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[52]~154             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[53]~153             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[53]~152             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[54]~151             ; 1       ;
; seg:u_seg|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[54]~150             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[77]~170             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[73]~168             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[65]~183             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[65]~182             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~181             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~180             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~179             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[68]~178             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[65]~164             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[65]~163             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[60]~177             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[60]~176             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~175             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~174             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~173             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[63]~172             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~162             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~161             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[68]~160             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[60]~159             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[60]~158             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[55]~171             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[55]~170             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~169             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~168             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~167             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[58]~166             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~157             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~156             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[63]~155             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[55]~154             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[55]~153             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[50]~165             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[50]~164             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[51]~163             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[51]~162             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~161             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[53]~160             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~152             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~151             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[58]~150             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[50]~149             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[50]~148             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[45]~159             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[45]~158             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[46]~157             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[46]~156             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~155             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[48]~154             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[51]~147             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~146             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[53]~145             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[45]~144             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[45]~143             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[40]~153             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[40]~152             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[41]~151             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[41]~150             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~149             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[43]~148             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[46]~142             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~141             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[48]~140             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[40]~139             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[40]~138             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[35]~147             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[35]~146             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[36]~145             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[36]~144             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~143             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[38]~142             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[41]~137             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~136             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[43]~135             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[35]~134             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[35]~133             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[30]~141             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[30]~140             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[31]~139             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[31]~138             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~137             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[33]~136             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[36]~132             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~131             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[38]~130             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[30]~129             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[30]~128             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[25]~135             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[25]~134             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[26]~133             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[26]~132             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[27]~131             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[28]~130             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[31]~127             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[31]~126             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~125             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~124             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[33]~123             ; 1       ;
; seg:u_seg|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[33]~122             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[20]~129             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[20]~128             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[21]~127             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[21]~126             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[22]~125             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[23]~124             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[15]~123             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[15]~122             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[16]~121             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[16]~120             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[17]~119             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[17]~118             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[18]~117             ; 1       ;
; seg:u_seg|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[18]~116             ; 1       ;
; seg:u_seg|clk_cnt~3                                                                                                                    ; 1       ;
; seg:u_seg|clk_cnt[3]~2                                                                                                                 ; 1       ;
; seg:u_seg|clk_cnt~1                                                                                                                    ; 1       ;
; seg:u_seg|clk_cnt[1]~0                                                                                                                 ; 1       ;
; seg:u_seg|LessThan0~2                                                                                                                  ; 1       ;
; seg:u_seg|LessThan0~1                                                                                                                  ; 1       ;
; seg:u_seg|LessThan0~0                                                                                                                  ; 1       ;
; seg:u_seg|Mux4~0                                                                                                                       ; 1       ;
; seg:u_seg|Mux2~1                                                                                                                       ; 1       ;
; seg:u_seg|num[13]                                                                                                                      ; 1       ;
; seg:u_seg|Mux2~0                                                                                                                       ; 1       ;
; seg:u_seg|num[1]                                                                                                                       ; 1       ;
; seg:u_seg|num[5]                                                                                                                       ; 1       ;
; seg:u_seg|num[9]                                                                                                                       ; 1       ;
; seg:u_seg|Mux0~1                                                                                                                       ; 1       ;
; seg:u_seg|num[15]                                                                                                                      ; 1       ;
; seg:u_seg|Mux0~0                                                                                                                       ; 1       ;
; seg:u_seg|num[3]                                                                                                                       ; 1       ;
; seg:u_seg|num[11]                                                                                                                      ; 1       ;
; seg:u_seg|num[7]                                                                                                                       ; 1       ;
; seg:u_seg|Mux3~1                                                                                                                       ; 1       ;
; seg:u_seg|num[12]                                                                                                                      ; 1       ;
; seg:u_seg|Mux3~0                                                                                                                       ; 1       ;
; seg:u_seg|num[0]                                                                                                                       ; 1       ;
; seg:u_seg|num[4]                                                                                                                       ; 1       ;
; seg:u_seg|num[8]                                                                                                                       ; 1       ;
; seg:u_seg|Mux1~1                                                                                                                       ; 1       ;
; seg:u_seg|num[14]                                                                                                                      ; 1       ;
; seg:u_seg|Mux1~0                                                                                                                       ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,165 / 32,401 ( 4 % ) ;
; C16 interconnects     ; 11 / 1,326 ( < 1 % )   ;
; C4 interconnects      ; 457 / 21,816 ( 2 % )   ;
; Direct links          ; 381 / 32,401 ( 1 % )   ;
; Global clocks         ; 5 / 10 ( 50 % )        ;
; Local interconnects   ; 616 / 10,320 ( 6 % )   ;
; R24 interconnects     ; 11 / 1,289 ( < 1 % )   ;
; R4 interconnects      ; 463 / 28,186 ( 2 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.55) ; Number of LABs  (Total = 94) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 6                            ;
; 3                                           ; 4                            ;
; 4                                           ; 1                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 2                            ;
; 8                                           ; 5                            ;
; 9                                           ; 2                            ;
; 10                                          ; 2                            ;
; 11                                          ; 2                            ;
; 12                                          ; 3                            ;
; 13                                          ; 2                            ;
; 14                                          ; 3                            ;
; 15                                          ; 2                            ;
; 16                                          ; 56                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.44) ; Number of LABs  (Total = 94) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 17                           ;
; 1 Clock                            ; 19                           ;
; 1 Clock enable                     ; 1                            ;
; 1 Sync. clear                      ; 2                            ;
; 2 Clocks                           ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 12.96) ; Number of LABs  (Total = 94) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 4                            ;
; 3                                            ; 4                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 5                            ;
; 9                                            ; 3                            ;
; 10                                           ; 2                            ;
; 11                                           ; 2                            ;
; 12                                           ; 4                            ;
; 13                                           ; 2                            ;
; 14                                           ; 9                            ;
; 15                                           ; 34                           ;
; 16                                           ; 6                            ;
; 17                                           ; 1                            ;
; 18                                           ; 4                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 2                            ;
; 30                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.98) ; Number of LABs  (Total = 94) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 8                            ;
; 2                                               ; 9                            ;
; 3                                               ; 7                            ;
; 4                                               ; 3                            ;
; 5                                               ; 5                            ;
; 6                                               ; 4                            ;
; 7                                               ; 11                           ;
; 8                                               ; 13                           ;
; 9                                               ; 6                            ;
; 10                                              ; 15                           ;
; 11                                              ; 5                            ;
; 12                                              ; 2                            ;
; 13                                              ; 1                            ;
; 14                                              ; 4                            ;
; 15                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 10.95) ; Number of LABs  (Total = 94) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 7                            ;
; 3                                            ; 3                            ;
; 4                                            ; 5                            ;
; 5                                            ; 6                            ;
; 6                                            ; 4                            ;
; 7                                            ; 4                            ;
; 8                                            ; 3                            ;
; 9                                            ; 3                            ;
; 10                                           ; 3                            ;
; 11                                           ; 5                            ;
; 12                                           ; 8                            ;
; 13                                           ; 8                            ;
; 14                                           ; 5                            ;
; 15                                           ; 3                            ;
; 16                                           ; 8                            ;
; 17                                           ; 8                            ;
; 18                                           ; 5                            ;
; 19                                           ; 3                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 19        ; 0            ; 19        ; 0            ; 0            ; 19        ; 19        ; 0            ; 19        ; 19        ; 0            ; 0            ; 0            ; 0            ; 5            ; 0            ; 0            ; 5            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 19        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 19           ; 0         ; 19           ; 19           ; 0         ; 0         ; 19           ; 0         ; 0         ; 19           ; 19           ; 19           ; 19           ; 14           ; 19           ; 19           ; 14           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 0         ; 19           ; 19           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; test_led[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; test_led[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_sel[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_sel[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_sel[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_sel[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_n            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                       ;
+--------------------------------------------------------------------------+----------------------+-------------------+
; Source Clock(s)                                                          ; Destination Clock(s) ; Delay Added in ns ;
+--------------------------------------------------------------------------+----------------------+-------------------+
; key:u_key|D_ff_1[2]                                                      ; mux:u_mux|cnt[0]     ; 35.7              ;
; sys_clk                                                                  ; sys_clk              ; 6.8               ;
; key:u_key|D_ff_1[2],count_1s:u_count_1|flag_1m,count_1s:u_count_1|clk_1s ; mux:u_mux|cnt[0]     ; 3.7               ;
; key:u_key|D_ff_1[2],count_1s:u_count_1|clk_1s                            ; mux:u_mux|cnt[0]     ; 1.5               ;
+--------------------------------------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                ;
+------------------------------+---------------------------+-------------------+
; Source Register              ; Destination Register      ; Delay Added in ns ;
+------------------------------+---------------------------+-------------------+
; key:u_key|D_ff_1[2]          ; key:u_key|D_ff_2[2]       ; 2.565             ;
; mux:u_mux|cnt[0]             ; mux:u_mux|dis_point[2]    ; 2.550             ;
; seg:u_seg|dri_clk            ; seg:u_seg|dri_clk         ; 2.109             ;
; count_1s:u_count_1|clk_1s    ; count_1s:u_count_1|clk_1s ; 2.102             ;
; mux:u_mux|cnt[1]             ; mux:u_mux|dis_data[0]     ; 1.558             ;
; seg:u_seg|clk_cnt[2]         ; seg:u_seg|dri_clk         ; 1.054             ;
; seg:u_seg|clk_cnt[3]         ; seg:u_seg|dri_clk         ; 1.054             ;
; seg:u_seg|clk_cnt[1]         ; seg:u_seg|dri_clk         ; 1.054             ;
; seg:u_seg|clk_cnt[0]         ; seg:u_seg|dri_clk         ; 1.054             ;
; count_1s:u_count_1|data_s[1] ; mux:u_mux|dis_data[1]     ; 0.743             ;
; count_1s:u_count_1|data_s[0] ; mux:u_mux|dis_data[0]     ; 0.714             ;
; count_1s:u_count_1|data_m[2] ; mux:u_mux|dis_data[4]     ; 0.564             ;
; count_1s:u_count_1|data_s[4] ; mux:u_mux|dis_data[4]     ; 0.564             ;
; count_1s:u_count_1|data_s[3] ; mux:u_mux|dis_data[4]     ; 0.564             ;
; count_1s:u_count_1|data_s[2] ; mux:u_mux|dis_data[4]     ; 0.564             ;
; count_1s:u_count_1|data_m[1] ; mux:u_mux|dis_data[4]     ; 0.564             ;
; count_1s:u_count_1|data_m[0] ; mux:u_mux|dis_data[4]     ; 0.564             ;
; count_1s:u_count_1|cnt[26]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[25]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[27]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[23]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[22]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[21]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[20]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[19]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[18]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[17]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[16]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[15]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[14]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[13]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[12]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[11]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[10]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[9]    ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[8]    ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[7]    ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[6]    ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[5]    ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[4]    ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[3]    ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[2]    ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[1]    ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[0]    ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|cnt[24]   ; count_1s:u_count_1|clk_1s ; 0.370             ;
; count_1s:u_count_1|data_m[5] ; mux:u_mux|dis_data[7]     ; 0.320             ;
; count_1s:u_count_1|data_m[4] ; mux:u_mux|dis_data[6]     ; 0.320             ;
; count_1s:u_count_1|data_m[3] ; mux:u_mux|dis_data[5]     ; 0.320             ;
; count_1s:u_count_1|data_s[7] ; mux:u_mux|dis_data[7]     ; 0.320             ;
; count_1s:u_count_1|data_s[5] ; mux:u_mux|dis_data[5]     ; 0.320             ;
; count_1s:u_count_1|data_s[6] ; mux:u_mux|dis_data[6]     ; 0.320             ;
; count_1s:u_count_1|data_m[7] ; mux:u_mux|dis_data[9]     ; 0.315             ;
; count_1s:u_count_1|data_m[6] ; mux:u_mux|dis_data[9]     ; 0.315             ;
; seg:u_seg|cnt_sel[1]         ; seg:u_seg|num_disp[0]     ; 0.092             ;
; seg:u_seg|cnt_sel[0]         ; seg:u_seg|seg_sel[3]      ; 0.091             ;
+------------------------------+---------------------------+-------------------+
Note: This table only shows the top 55 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE6F17C8 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (335093): TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node key:u_key|D_ff_3[2]
        Info (176357): Destination node key:u_key|D_ff_2[2]
Info (176353): Automatically promoted node seg:u_seg|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node seg:u_seg|dri_clk~1
Info (176353): Automatically promoted node mux:u_mux|Mux20~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node count_1s:u_count_1|clk_1s 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node count_1s:u_count_1|clk_1s~0
Info (176353): Automatically promoted node count_1s:u_count_1|flag_1m 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "test_led[2]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 4.86 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin sys_clk uses I/O standard 3.3-V LVTTL at E1
    Info (169178): Pin key[0] uses I/O standard 3.3-V LVTTL at E16
    Info (169178): Pin key[1] uses I/O standard 3.3-V LVTTL at M16
    Info (169178): Pin reset_n uses I/O standard 3.3-V LVTTL at N13
    Info (169178): Pin key[2] uses I/O standard 3.3-V LVTTL at M15
Info (144001): Generated suppressed messages file F:/czcjj/output_files/top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5429 megabytes
    Info: Processing ended: Wed Dec 19 18:03:07 2018
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:47


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/czcjj/output_files/top.fit.smsg.


