ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_TIM6_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM6_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM6_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM6 init function */
  30:Core/Src/tim.c **** void MX_TIM6_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s 			page 2


  28              		.loc 1 31 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              		.cfi_def_cfa_offset 24
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  37              		.loc 1 37 3 view .LVU1
  38              		.loc 1 37 27 is_stmt 0 view .LVU2
  39 0004 0023     		movs	r3, #0
  40 0006 0193     		str	r3, [sp, #4]
  41 0008 0293     		str	r3, [sp, #8]
  42 000a 0393     		str	r3, [sp, #12]
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
  42:Core/Src/tim.c ****   htim6.Instance = TIM6;
  43              		.loc 1 42 3 is_stmt 1 view .LVU3
  44              		.loc 1 42 18 is_stmt 0 view .LVU4
  45 000c 0F48     		ldr	r0, .L7
  46 000e 104A     		ldr	r2, .L7+4
  47 0010 0260     		str	r2, [r0]
  43:Core/Src/tim.c ****   htim6.Init.Prescaler = 240-1;
  48              		.loc 1 43 3 is_stmt 1 view .LVU5
  49              		.loc 1 43 24 is_stmt 0 view .LVU6
  50 0012 EF22     		movs	r2, #239
  51 0014 4260     		str	r2, [r0, #4]
  44:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  52              		.loc 1 44 3 is_stmt 1 view .LVU7
  53              		.loc 1 44 26 is_stmt 0 view .LVU8
  54 0016 8360     		str	r3, [r0, #8]
  45:Core/Src/tim.c ****   htim6.Init.Period = 65535;
  55              		.loc 1 45 3 is_stmt 1 view .LVU9
  56              		.loc 1 45 21 is_stmt 0 view .LVU10
  57 0018 4FF6FF73 		movw	r3, #65535
  58 001c C360     		str	r3, [r0, #12]
  46:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  59              		.loc 1 46 3 is_stmt 1 view .LVU11
  60              		.loc 1 46 32 is_stmt 0 view .LVU12
  61 001e 8023     		movs	r3, #128
  62 0020 8361     		str	r3, [r0, #24]
  47:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  63              		.loc 1 47 3 is_stmt 1 view .LVU13
  64              		.loc 1 47 7 is_stmt 0 view .LVU14
  65 0022 FFF7FEFF 		bl	HAL_TIM_Base_Init
  66              	.LVL0:
  67              		.loc 1 47 6 view .LVU15
  68 0026 50B9     		cbnz	r0, .L5
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s 			page 3


  69              	.L2:
  48:Core/Src/tim.c ****   {
  49:Core/Src/tim.c ****     Error_Handler();
  50:Core/Src/tim.c ****   }
  51:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  70              		.loc 1 51 3 is_stmt 1 view .LVU16
  71              		.loc 1 51 37 is_stmt 0 view .LVU17
  72 0028 0023     		movs	r3, #0
  73 002a 0193     		str	r3, [sp, #4]
  52:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  74              		.loc 1 52 3 is_stmt 1 view .LVU18
  75              		.loc 1 52 33 is_stmt 0 view .LVU19
  76 002c 0393     		str	r3, [sp, #12]
  53:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  77              		.loc 1 53 3 is_stmt 1 view .LVU20
  78              		.loc 1 53 7 is_stmt 0 view .LVU21
  79 002e 01A9     		add	r1, sp, #4
  80 0030 0648     		ldr	r0, .L7
  81 0032 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  82              	.LVL1:
  83              		.loc 1 53 6 view .LVU22
  84 0036 28B9     		cbnz	r0, .L6
  85              	.L1:
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
  58:Core/Src/tim.c **** 
  59:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
  60:Core/Src/tim.c **** 
  61:Core/Src/tim.c **** }
  86              		.loc 1 61 1 view .LVU23
  87 0038 05B0     		add	sp, sp, #20
  88              		.cfi_remember_state
  89              		.cfi_def_cfa_offset 4
  90              		@ sp needed
  91 003a 5DF804FB 		ldr	pc, [sp], #4
  92              	.L5:
  93              		.cfi_restore_state
  49:Core/Src/tim.c ****   }
  94              		.loc 1 49 5 is_stmt 1 view .LVU24
  95 003e FFF7FEFF 		bl	Error_Handler
  96              	.LVL2:
  97 0042 F1E7     		b	.L2
  98              	.L6:
  55:Core/Src/tim.c ****   }
  99              		.loc 1 55 5 view .LVU25
 100 0044 FFF7FEFF 		bl	Error_Handler
 101              	.LVL3:
 102              		.loc 1 61 1 is_stmt 0 view .LVU26
 103 0048 F6E7     		b	.L1
 104              	.L8:
 105 004a 00BF     		.align	2
 106              	.L7:
 107 004c 00000000 		.word	.LANCHOR0
 108 0050 00100040 		.word	1073745920
 109              		.cfi_endproc
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s 			page 4


 110              	.LFE144:
 112              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 113              		.align	1
 114              		.global	HAL_TIM_Base_MspInit
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 119              	HAL_TIM_Base_MspInit:
 120              	.LVL4:
 121              	.LFB145:
  62:Core/Src/tim.c **** 
  63:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  64:Core/Src/tim.c **** {
 122              		.loc 1 64 1 is_stmt 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 8
 125              		@ frame_needed = 0, uses_anonymous_args = 0
  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 126              		.loc 1 66 3 view .LVU28
 127              		.loc 1 66 20 is_stmt 0 view .LVU29
 128 0000 0268     		ldr	r2, [r0]
 129              		.loc 1 66 5 view .LVU30
 130 0002 0F4B     		ldr	r3, .L16
 131 0004 9A42     		cmp	r2, r3
 132 0006 00D0     		beq	.L15
 133 0008 7047     		bx	lr
 134              	.L15:
  64:Core/Src/tim.c **** 
 135              		.loc 1 64 1 view .LVU31
 136 000a 00B5     		push	{lr}
 137              		.cfi_def_cfa_offset 4
 138              		.cfi_offset 14, -4
 139 000c 83B0     		sub	sp, sp, #12
 140              		.cfi_def_cfa_offset 16
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
  71:Core/Src/tim.c ****     /* TIM6 clock enable */
  72:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 141              		.loc 1 72 5 is_stmt 1 view .LVU32
 142              	.LBB2:
 143              		.loc 1 72 5 view .LVU33
 144              		.loc 1 72 5 view .LVU34
 145 000e 0D4B     		ldr	r3, .L16+4
 146 0010 D3F8E820 		ldr	r2, [r3, #232]
 147 0014 42F01002 		orr	r2, r2, #16
 148 0018 C3F8E820 		str	r2, [r3, #232]
 149              		.loc 1 72 5 view .LVU35
 150 001c D3F8E830 		ldr	r3, [r3, #232]
 151 0020 03F01003 		and	r3, r3, #16
 152 0024 0193     		str	r3, [sp, #4]
 153              		.loc 1 72 5 view .LVU36
 154 0026 019B     		ldr	r3, [sp, #4]
 155              	.LBE2:
 156              		.loc 1 72 5 view .LVU37
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s 			page 5


  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****     /* TIM6 interrupt Init */
  75:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 157              		.loc 1 75 5 view .LVU38
 158 0028 0022     		movs	r2, #0
 159 002a 0521     		movs	r1, #5
 160 002c 3620     		movs	r0, #54
 161              	.LVL5:
 162              		.loc 1 75 5 is_stmt 0 view .LVU39
 163 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 164              	.LVL6:
  76:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 165              		.loc 1 76 5 is_stmt 1 view .LVU40
 166 0032 3620     		movs	r0, #54
 167 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 168              	.LVL7:
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
  80:Core/Src/tim.c ****   }
  81:Core/Src/tim.c **** }
 169              		.loc 1 81 1 is_stmt 0 view .LVU41
 170 0038 03B0     		add	sp, sp, #12
 171              		.cfi_def_cfa_offset 4
 172              		@ sp needed
 173 003a 5DF804FB 		ldr	pc, [sp], #4
 174              	.L17:
 175 003e 00BF     		.align	2
 176              	.L16:
 177 0040 00100040 		.word	1073745920
 178 0044 00440258 		.word	1476543488
 179              		.cfi_endproc
 180              	.LFE145:
 182              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 183              		.align	1
 184              		.global	HAL_TIM_Base_MspDeInit
 185              		.syntax unified
 186              		.thumb
 187              		.thumb_func
 189              	HAL_TIM_Base_MspDeInit:
 190              	.LVL8:
 191              	.LFB146:
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  84:Core/Src/tim.c **** {
 192              		.loc 1 84 1 is_stmt 1 view -0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 0
 195              		@ frame_needed = 0, uses_anonymous_args = 0
 196              		.loc 1 84 1 is_stmt 0 view .LVU43
 197 0000 08B5     		push	{r3, lr}
 198              		.cfi_def_cfa_offset 8
 199              		.cfi_offset 3, -8
 200              		.cfi_offset 14, -4
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 201              		.loc 1 86 3 is_stmt 1 view .LVU44
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s 			page 6


 202              		.loc 1 86 20 is_stmt 0 view .LVU45
 203 0002 0268     		ldr	r2, [r0]
 204              		.loc 1 86 5 view .LVU46
 205 0004 074B     		ldr	r3, .L22
 206 0006 9A42     		cmp	r2, r3
 207 0008 00D0     		beq	.L21
 208              	.LVL9:
 209              	.L18:
  87:Core/Src/tim.c ****   {
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
  91:Core/Src/tim.c ****     /* Peripheral clock disable */
  92:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
  95:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c **** }
 210              		.loc 1 100 1 view .LVU47
 211 000a 08BD     		pop	{r3, pc}
 212              	.LVL10:
 213              	.L21:
  92:Core/Src/tim.c **** 
 214              		.loc 1 92 5 is_stmt 1 view .LVU48
 215 000c 064A     		ldr	r2, .L22+4
 216 000e D2F8E830 		ldr	r3, [r2, #232]
 217 0012 23F01003 		bic	r3, r3, #16
 218 0016 C2F8E830 		str	r3, [r2, #232]
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 219              		.loc 1 95 5 view .LVU49
 220 001a 3620     		movs	r0, #54
 221              	.LVL11:
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 222              		.loc 1 95 5 is_stmt 0 view .LVU50
 223 001c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 224              	.LVL12:
 225              		.loc 1 100 1 view .LVU51
 226 0020 F3E7     		b	.L18
 227              	.L23:
 228 0022 00BF     		.align	2
 229              	.L22:
 230 0024 00100040 		.word	1073745920
 231 0028 00440258 		.word	1476543488
 232              		.cfi_endproc
 233              	.LFE146:
 235              		.section	.text.delay_us,"ax",%progbits
 236              		.align	1
 237              		.global	delay_us
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 242              	delay_us:
 243              	.LVL13:
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s 			page 7


 244              	.LFB147:
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c **** /* USER CODE BEGIN 1 */
 103:Core/Src/tim.c **** void delay_us(uint16_t us) {
 245              		.loc 1 103 28 is_stmt 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		.loc 1 103 28 is_stmt 0 view .LVU53
 250 0000 10B5     		push	{r4, lr}
 251              		.cfi_def_cfa_offset 8
 252              		.cfi_offset 4, -8
 253              		.cfi_offset 14, -4
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****     uint16_t differ = 0xffff - us - 5;                    //ÁíÅÊÉßÁïæÔøΩ?ÔøΩÊ∞≠Ê§ÇÈç£„Ñ®ÓÖ∏ÈèÅÊùøÊ´
 254              		.loc 1 105 5 is_stmt 1 view .LVU54
 255              		.loc 1 105 14 is_stmt 0 view .LVU55
 256 0002 4FF6FA74 		movw	r4, #65530
 257 0006 241A     		subs	r4, r4, r0
 258 0008 A4B2     		uxth	r4, r4
 259              	.LVL14:
 106:Core/Src/tim.c ****     __HAL_TIM_SET_COUNTER(&htim6, differ);
 260              		.loc 1 106 5 is_stmt 1 view .LVU56
 261 000a 0948     		ldr	r0, .L28
 262              	.LVL15:
 263              		.loc 1 106 5 is_stmt 0 view .LVU57
 264 000c 0368     		ldr	r3, [r0]
 265 000e 5C62     		str	r4, [r3, #36]
 107:Core/Src/tim.c ****     HAL_TIM_Base_Start(&htim6);                    //ÈçöÓàöÂß©ÔøΩ?ÔøΩÊ∞≠Ê§ÇÈç£?
 266              		.loc 1 107 5 is_stmt 1 view .LVU58
 267 0010 FFF7FEFF 		bl	HAL_TIM_Base_Start
 268              	.LVL16:
 108:Core/Src/tim.c ****     while (differ < 0xffff - 6)                            //Áêõ„É•‰º©ÈîõÂ±ΩÂûΩÔø???
 269              		.loc 1 108 5 view .LVU59
 270              		.loc 1 108 11 is_stmt 0 view .LVU60
 271 0014 03E0     		b	.L25
 272              	.L26:
 109:Core/Src/tim.c ****     {
 110:Core/Src/tim.c ****         differ = __HAL_TIM_GET_COUNTER(&htim6);            //Èèå„É®ÓáóÁíÅ‚ÑÉÊöüÈç£„ÑßÊÆëÁíÅ‚ÑÉÊöüÔø
 273              		.loc 1 110 9 is_stmt 1 view .LVU61
 274              		.loc 1 110 18 is_stmt 0 view .LVU62
 275 0016 064B     		ldr	r3, .L28
 276 0018 1B68     		ldr	r3, [r3]
 277 001a 5C6A     		ldr	r4, [r3, #36]
 278              	.LVL17:
 279              		.loc 1 110 16 view .LVU63
 280 001c A4B2     		uxth	r4, r4
 281              	.LVL18:
 282              	.L25:
 108:Core/Src/tim.c ****     while (differ < 0xffff - 6)                            //Áêõ„É•‰º©ÈîõÂ±ΩÂûΩÔø???
 283              		.loc 1 108 11 is_stmt 1 view .LVU64
 284 001e 4FF6F873 		movw	r3, #65528
 285 0022 9C42     		cmp	r4, r3
 286 0024 F7D9     		bls	.L26
 111:Core/Src/tim.c ****     }
 112:Core/Src/tim.c ****     HAL_TIM_Base_Stop(&htim6);
 287              		.loc 1 112 5 view .LVU65
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s 			page 8


 288 0026 0248     		ldr	r0, .L28
 289 0028 FFF7FEFF 		bl	HAL_TIM_Base_Stop
 290              	.LVL19:
 113:Core/Src/tim.c **** }
 291              		.loc 1 113 1 is_stmt 0 view .LVU66
 292 002c 10BD     		pop	{r4, pc}
 293              	.LVL20:
 294              	.L29:
 295              		.loc 1 113 1 view .LVU67
 296 002e 00BF     		.align	2
 297              	.L28:
 298 0030 00000000 		.word	.LANCHOR0
 299              		.cfi_endproc
 300              	.LFE147:
 302              		.global	htim6
 303              		.section	.bss.htim6,"aw",%nobits
 304              		.align	2
 305              		.set	.LANCHOR0,. + 0
 308              	htim6:
 309 0000 00000000 		.space	76
 309      00000000 
 309      00000000 
 309      00000000 
 309      00000000 
 310              		.text
 311              	.Letext0:
 312              		.file 2 "d:\\tool\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_default_types.h"
 313              		.file 3 "d:\\tool\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 314              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 315              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 316              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 317              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 318              		.file 8 "Core/Inc/tim.h"
 319              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 320              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 321              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:19     .text.MX_TIM6_Init:00000000 $t
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:25     .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:107    .text.MX_TIM6_Init:0000004c $d
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:113    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:119    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:177    .text.HAL_TIM_Base_MspInit:00000040 $d
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:183    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:189    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:230    .text.HAL_TIM_Base_MspDeInit:00000024 $d
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:236    .text.delay_us:00000000 $t
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:242    .text.delay_us:00000000 delay_us
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:298    .text.delay_us:00000030 $d
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:308    .bss.htim6:00000000 htim6
C:\Users\MSI_NB\AppData\Local\Temp\cc08epJm.s:304    .bss.htim6:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_TIM_Base_Start
HAL_TIM_Base_Stop
