{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733561309727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733561309727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 15:48:29 2024 " "Processing started: Sat Dec 07 15:48:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733561309727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733561309727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off factorial -c factorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off factorial -c factorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733561309727 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733561309989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "Mux21.v" "" { Text "C:/CE118/BTL_factorial/Mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310022 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(17) " "Verilog HDL warning at RegisterFile.v(17): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733561310040 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(18) " "Verilog HDL warning at RegisterFile.v(18): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733561310040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/CE118/BTL_factorial/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "C:/CE118/BTL_factorial/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factorial.v 1 1 " "Found 1 design units, including 1 entities, in source file factorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 factorial " "Found entity 1: factorial" {  } { { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register8Bit " "Found entity 1: Register8Bit" {  } { { "Register8Bit.v" "" { Text "C:/CE118/BTL_factorial/Register8Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.v" "" { Text "C:/CE118/BTL_factorial/Data_Path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add16bit " "Found entity 1: add16bit" {  } { { "add16bit.v" "" { Text "C:/CE118/BTL_factorial/add16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file multi16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi16bit " "Found entity 1: multi16bit" {  } { { "multi16bit.v" "" { Text "C:/CE118/BTL_factorial/multi16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310098 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Register16.v(21) " "Verilog HDL warning at Register16.v(21): extended using \"x\" or \"z\"" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733561310105 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Register16.v(22) " "Verilog HDL warning at Register16.v(22): extended using \"x\" or \"z\"" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733561310105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.v 1 1 " "Found 1 design units, including 1 entities, in source file register16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.v" "" { Text "C:/CE118/BTL_factorial/mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_ss.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_ss.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_ss " "Found entity 1: datapath_ss" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310121 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAA1 datapath_ss.v(35) " "Verilog HDL Implicit Net warning at datapath_ss.v(35): created implicit net for \"RAA1\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310121 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAA2 datapath_ss.v(36) " "Verilog HDL Implicit Net warning at datapath_ss.v(36): created implicit net for \"RAA2\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath_ss " "Elaborating entity \"datapath_ss\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733561310220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Register16:REG_FILE " "Elaborating entity \"Register16\" for hierarchy \"Register16:REG_FILE\"" {  } { { "datapath_ss.v" "REG_FILE" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733561310228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi16bit multi16bit:MUL1 " "Elaborating entity \"multi16bit\" for hierarchy \"multi16bit:MUL1\"" {  } { { "datapath_ss.v" "MUL1" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733561310253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add16bit add16bit:ADD1 " "Elaborating entity \"add16bit\" for hierarchy \"add16bit:ADD1\"" {  } { { "datapath_ss.v" "ADD1" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733561310277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 mux3to1:MUX1 " "Elaborating entity \"mux3to1\" for hierarchy \"mux3to1:MUX1\"" {  } { { "datapath_ss.v" "MUX1" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733561310302 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[0\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[0\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[1\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[1\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[2\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[2\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[3\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[3\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[4\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[4\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[5\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[5\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[6\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[6\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[7\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[7\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[8\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[8\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[9\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[9\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[10\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[10\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[11\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[11\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[12\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[12\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[13\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[13\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[14\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[14\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA2\[15\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA2\[15\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[0\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[0\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[1\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[1\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[2\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[2\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[3\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[3\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[4\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[4\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[5\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[5\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[6\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[6\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[7\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[7\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[8\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[8\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[9\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[9\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[10\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[10\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[11\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[11\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[12\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[12\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[13\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[13\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[14\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[14\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Register16:REG_FILE\|RDA1\[15\] " "Converted tri-state buffer \"Register16:REG_FILE\|RDA1\[15\]\" feeding internal logic into a wire" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733561310393 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1733561310393 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "multi16bit:MUL1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multi16bit:MUL1\|Mult0\"" {  } { { "multi16bit.v" "Mult0" { Text "C:/CE118/BTL_factorial/multi16bit.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310442 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1733561310442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multi16bit:MUL1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multi16bit:MUL1\|lpm_mult:Mult0\"" {  } { { "multi16bit.v" "" { Text "C:/CE118/BTL_factorial/multi16bit.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multi16bit:MUL1\|lpm_mult:Mult0 " "Instantiated megafunction \"multi16bit:MUL1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733561310483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733561310483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733561310483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733561310483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733561310483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733561310483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733561310483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733561310483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733561310483 ""}  } { { "multi16bit.v" "" { Text "C:/CE118/BTL_factorial/multi16bit.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733561310483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/CE118/BTL_factorial/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733561310533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733561310533 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1733561310667 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MUL\[1\] GND " "Pin \"MUL\[1\]\" is stuck at GND" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733561310691 "|datapath_ss|MUL[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733561310691 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1733561310708 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CE118/BTL_factorial/output_files/factorial.map.smsg " "Generated suppressed messages file C:/CE118/BTL_factorial/output_files/factorial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733561310741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733561310957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310957 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WA2\[0\] " "No output dependent on input pin \"WA2\[0\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|WA2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[0\] " "No output dependent on input pin \"DATA_IN1\[0\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[1\] " "No output dependent on input pin \"DATA_IN1\[1\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[2\] " "No output dependent on input pin \"DATA_IN1\[2\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[3\] " "No output dependent on input pin \"DATA_IN1\[3\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[4\] " "No output dependent on input pin \"DATA_IN1\[4\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[5\] " "No output dependent on input pin \"DATA_IN1\[5\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[6\] " "No output dependent on input pin \"DATA_IN1\[6\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[7\] " "No output dependent on input pin \"DATA_IN1\[7\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[8\] " "No output dependent on input pin \"DATA_IN1\[8\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[9\] " "No output dependent on input pin \"DATA_IN1\[9\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[10\] " "No output dependent on input pin \"DATA_IN1\[10\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[11\] " "No output dependent on input pin \"DATA_IN1\[11\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[12\] " "No output dependent on input pin \"DATA_IN1\[12\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[13\] " "No output dependent on input pin \"DATA_IN1\[13\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[14\] " "No output dependent on input pin \"DATA_IN1\[14\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN1\[15\] " "No output dependent on input pin \"DATA_IN1\[15\]\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|DATA_IN1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REA1 " "No output dependent on input pin \"REA1\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|REA1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REA2 " "No output dependent on input pin \"REA2\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733561310991 "|datapath_ss|REA2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1733561310991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733561310991 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733561310991 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733561310991 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1733561310991 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733561310991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733561311015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 15:48:31 2024 " "Processing ended: Sat Dec 07 15:48:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733561311015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733561311015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733561311015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733561311015 ""}
