#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x138f3a880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x139861260 .scope module, "tb_top" "tb_top" 3 6;
 .timescale -9 -12;
P_0x138e26130 .param/l "ADDR_CTRL" 1 3 95, C4<000000000000>;
P_0x138e26170 .param/l "ADDR_IRQ_EN" 1 3 97, C4<000000001000>;
P_0x138e261b0 .param/l "ADDR_IRQ_STATUS" 1 3 98, C4<000000001100>;
P_0x138e261f0 .param/l "ADDR_STATUS" 1 3 96, C4<000000000100>;
P_0x138e26230 .param/l "CLK" 0 3 8, +C4<00000000000000000000000000001010>;
P_0x138e26270 .param/l "NUM_TPCS" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x138e262b0 .param/l "OP_HALT" 1 3 101, C4<11111111>;
v0x6000012add40_0 .var "clk", 0 0;
v0x6000012addd0_0 .var/i "errors", 31 0;
v0x6000012ade60_0 .net "irq", 0 0, L_0x600000ab7100;  1 drivers
v0x6000012adef0_0 .net "m_axi_araddr", 39 0, L_0x600000ab7790;  1 drivers
L_0x1400dbf08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000012adf80_0 .net "m_axi_arburst", 1 0, L_0x1400dbf08;  1 drivers
v0x6000012ae010_0 .net "m_axi_arid", 3 0, L_0x6000010c8640;  1 drivers
v0x6000012ae0a0_0 .net "m_axi_arlen", 7 0, L_0x600000ab7800;  1 drivers
v0x6000012ae130_0 .var "m_axi_arready", 0 0;
L_0x1400dbec0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000012ae1c0_0 .net "m_axi_arsize", 2 0, L_0x1400dbec0;  1 drivers
v0x6000012ae250_0 .net "m_axi_arvalid", 0 0, L_0x600000ab7720;  1 drivers
v0x6000012ae2e0_0 .net "m_axi_awaddr", 39 0, L_0x600000ab7480;  1 drivers
L_0x1400dbd10 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000012ae370_0 .net "m_axi_awburst", 1 0, L_0x1400dbd10;  1 drivers
v0x6000012ae400_0 .net "m_axi_awid", 3 0, L_0x6000010b7f20;  1 drivers
v0x6000012ae490_0 .net "m_axi_awlen", 7 0, L_0x600000ab74f0;  1 drivers
v0x6000012ae520_0 .var "m_axi_awready", 0 0;
L_0x1400dbcc8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000012ae5b0_0 .net "m_axi_awsize", 2 0, L_0x1400dbcc8;  1 drivers
v0x6000012ae640_0 .net "m_axi_awvalid", 0 0, L_0x600000ab7560;  1 drivers
v0x6000012ae6d0_0 .var "m_axi_bid", 3 0;
v0x6000012ae760_0 .net "m_axi_bready", 0 0, L_0x600000ab76b0;  1 drivers
v0x6000012ae7f0_0 .var "m_axi_bresp", 1 0;
v0x6000012ae880_0 .var "m_axi_bvalid", 0 0;
v0x6000012ae910_0 .var "m_axi_rdata", 255 0;
v0x6000012ae9a0_0 .var "m_axi_rid", 3 0;
v0x6000012aea30_0 .var "m_axi_rlast", 0 0;
v0x6000012aeac0_0 .net "m_axi_rready", 0 0, L_0x600000ab7870;  1 drivers
v0x6000012aeb50_0 .var "m_axi_rresp", 1 0;
v0x6000012aebe0_0 .var "m_axi_rvalid", 0 0;
v0x6000012aec70_0 .net "m_axi_wdata", 255 0, L_0x600000ab75d0;  1 drivers
v0x6000012aed00_0 .net "m_axi_wlast", 0 0, L_0x6000010c8460;  1 drivers
v0x6000012aed90_0 .var "m_axi_wready", 0 0;
L_0x1400dbda0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000012aee20_0 .net "m_axi_wstrb", 31 0, L_0x1400dbda0;  1 drivers
v0x6000012aeeb0_0 .net "m_axi_wvalid", 0 0, L_0x600000ab7640;  1 drivers
v0x6000012aef40_0 .var "rdata", 31 0;
v0x6000012aefd0_0 .var "rst_n", 0 0;
v0x6000012af060_0 .var "s_axi_ctrl_araddr", 11 0;
v0x6000012af0f0_0 .net "s_axi_ctrl_arready", 0 0, L_0x600000ab6ed0;  1 drivers
v0x6000012af180_0 .var "s_axi_ctrl_arvalid", 0 0;
v0x6000012af210_0 .var "s_axi_ctrl_awaddr", 11 0;
v0x6000012af2a0_0 .net "s_axi_ctrl_awready", 0 0, L_0x600000ab6d80;  1 drivers
v0x6000012af330_0 .var "s_axi_ctrl_awvalid", 0 0;
v0x6000012af3c0_0 .var "s_axi_ctrl_bready", 0 0;
L_0x1400dbb60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000012af450_0 .net "s_axi_ctrl_bresp", 1 0, L_0x1400dbb60;  1 drivers
v0x6000012af4e0_0 .net "s_axi_ctrl_bvalid", 0 0, L_0x600000ab6e60;  1 drivers
v0x6000012af570_0 .net "s_axi_ctrl_rdata", 31 0, L_0x600000ab6f40;  1 drivers
v0x6000012af600_0 .var "s_axi_ctrl_rready", 0 0;
L_0x1400dbba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000012af690_0 .net "s_axi_ctrl_rresp", 1 0, L_0x1400dbba8;  1 drivers
v0x6000012af720_0 .net "s_axi_ctrl_rvalid", 0 0, L_0x600000ab6fb0;  1 drivers
v0x6000012af7b0_0 .var "s_axi_ctrl_wdata", 31 0;
v0x6000012af840_0 .net "s_axi_ctrl_wready", 0 0, L_0x600000ab6df0;  1 drivers
v0x6000012af8d0_0 .var "s_axi_ctrl_wstrb", 3 0;
v0x6000012af960_0 .var "s_axi_ctrl_wvalid", 0 0;
v0x6000012af9f0_0 .var "success", 0 0;
v0x6000012afa80_0 .var/i "timeout", 31 0;
S_0x138ff8b30 .scope task, "axi_read" "axi_read" 3 125, 3 125 0, S_0x139861260;
 .timescale -9 -12;
v0x6000013f33c0_0 .var "addr", 11 0;
E_0x600003bccb40 .event posedge, v0x600001308a20_0;
E_0x600003bccb80 .event negedge, v0x600001308a20_0;
TD_tb_top.axi_read ;
    %wait E_0x600003bccb80;
    %load/vec4 v0x6000013f33c0_0;
    %store/vec4 v0x6000012af060_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012af180_0, 0, 1;
    %wait E_0x600003bccb40;
T_0.0 ;
    %load/vec4 v0x6000012af0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x600003bccb40;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x600003bccb80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012af180_0, 0, 1;
T_0.2 ;
    %load/vec4 v0x6000012af720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.3, 8;
    %wait E_0x600003bccb40;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x6000012af570_0;
    %store/vec4 v0x6000012aef40_0, 0, 32;
    %wait E_0x600003bccb40;
    %end;
S_0x138fb46f0 .scope task, "axi_write" "axi_write" 3 106, 3 106 0, S_0x139861260;
 .timescale -9 -12;
v0x6000013f3450_0 .var "addr", 11 0;
v0x6000013f34e0_0 .var "data", 31 0;
TD_tb_top.axi_write ;
    %wait E_0x600003bccb80;
    %load/vec4 v0x6000013f3450_0;
    %store/vec4 v0x6000012af210_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012af330_0, 0, 1;
    %load/vec4 v0x6000013f34e0_0;
    %store/vec4 v0x6000012af7b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012af960_0, 0, 1;
    %wait E_0x600003bccb40;
T_1.4 ;
    %load/vec4 v0x6000012af2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_1.6, 8;
    %load/vec4 v0x6000012af840_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.6;
    %jmp/0xz T_1.5, 8;
    %wait E_0x600003bccb40;
    %jmp T_1.4;
T_1.5 ;
    %wait E_0x600003bccb80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012af330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012af960_0, 0, 1;
T_1.7 ;
    %load/vec4 v0x6000012af4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.8, 8;
    %wait E_0x600003bccb40;
    %jmp T_1.7;
T_1.8 ;
    %wait E_0x600003bccb40;
    %end;
S_0x138f702b0 .scope module, "dut" "tensor_accelerator_top" 3 73, 4 12 0, S_0x139861260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "s_axi_ctrl_awaddr";
    .port_info 3 /INPUT 1 "s_axi_ctrl_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_ctrl_awready";
    .port_info 5 /INPUT 32 "s_axi_ctrl_wdata";
    .port_info 6 /INPUT 4 "s_axi_ctrl_wstrb";
    .port_info 7 /INPUT 1 "s_axi_ctrl_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_ctrl_wready";
    .port_info 9 /OUTPUT 2 "s_axi_ctrl_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_ctrl_bvalid";
    .port_info 11 /INPUT 1 "s_axi_ctrl_bready";
    .port_info 12 /INPUT 12 "s_axi_ctrl_araddr";
    .port_info 13 /INPUT 1 "s_axi_ctrl_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_ctrl_arready";
    .port_info 15 /OUTPUT 32 "s_axi_ctrl_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_ctrl_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_ctrl_rvalid";
    .port_info 18 /INPUT 1 "s_axi_ctrl_rready";
    .port_info 19 /OUTPUT 4 "m_axi_awid";
    .port_info 20 /OUTPUT 40 "m_axi_awaddr";
    .port_info 21 /OUTPUT 8 "m_axi_awlen";
    .port_info 22 /OUTPUT 3 "m_axi_awsize";
    .port_info 23 /OUTPUT 2 "m_axi_awburst";
    .port_info 24 /OUTPUT 1 "m_axi_awvalid";
    .port_info 25 /INPUT 1 "m_axi_awready";
    .port_info 26 /OUTPUT 256 "m_axi_wdata";
    .port_info 27 /OUTPUT 32 "m_axi_wstrb";
    .port_info 28 /OUTPUT 1 "m_axi_wlast";
    .port_info 29 /OUTPUT 1 "m_axi_wvalid";
    .port_info 30 /INPUT 1 "m_axi_wready";
    .port_info 31 /INPUT 4 "m_axi_bid";
    .port_info 32 /INPUT 2 "m_axi_bresp";
    .port_info 33 /INPUT 1 "m_axi_bvalid";
    .port_info 34 /OUTPUT 1 "m_axi_bready";
    .port_info 35 /OUTPUT 4 "m_axi_arid";
    .port_info 36 /OUTPUT 40 "m_axi_araddr";
    .port_info 37 /OUTPUT 8 "m_axi_arlen";
    .port_info 38 /OUTPUT 3 "m_axi_arsize";
    .port_info 39 /OUTPUT 2 "m_axi_arburst";
    .port_info 40 /OUTPUT 1 "m_axi_arvalid";
    .port_info 41 /INPUT 1 "m_axi_arready";
    .port_info 42 /INPUT 4 "m_axi_rid";
    .port_info 43 /INPUT 256 "m_axi_rdata";
    .port_info 44 /INPUT 2 "m_axi_rresp";
    .port_info 45 /INPUT 1 "m_axi_rlast";
    .port_info 46 /INPUT 1 "m_axi_rvalid";
    .port_info 47 /OUTPUT 1 "m_axi_rready";
    .port_info 48 /OUTPUT 1 "irq";
P_0x139032a00 .param/l "ACC_WIDTH" 0 4 21, +C4<00000000000000000000000000100000>;
P_0x139032a40 .param/l "ARRAY_SIZE" 0 4 19, +C4<00000000000000000000000000000100>;
P_0x139032a80 .param/l "AXI_ADDR_W" 0 4 34, +C4<00000000000000000000000000101000>;
P_0x139032ac0 .param/l "AXI_DATA_W" 0 4 35, +C4<00000000000000000000000100000000>;
P_0x139032b00 .param/l "AXI_ID_W" 0 4 36, +C4<00000000000000000000000000000100>;
P_0x139032b40 .param/l "CTRL_ADDR_W" 0 4 39, +C4<00000000000000000000000000001100>;
P_0x139032b80 .param/l "CTRL_DATA_W" 0 4 40, +C4<00000000000000000000000000100000>;
P_0x139032bc0 .param/l "DATA_WIDTH" 0 4 20, +C4<00000000000000000000000000001000>;
P_0x139032c00 .param/l "GRID_X" 0 4 14, +C4<00000000000000000000000000000010>;
P_0x139032c40 .param/l "GRID_Y" 0 4 15, +C4<00000000000000000000000000000010>;
P_0x139032c80 .param/l "NUM_TPCS" 0 4 16, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x139032cc0 .param/l "SRAM_ADDR_W" 0 4 31, +C4<00000000000000000000000000010100>;
P_0x139032d00 .param/l "SRAM_BANKS" 0 4 28, +C4<00000000000000000000000000000100>;
P_0x139032d40 .param/l "SRAM_DEPTH" 0 4 29, +C4<00000000000000000000000100000000>;
P_0x139032d80 .param/l "SRAM_WIDTH" 0 4 30, +C4<00000000000000000000000100000000>;
P_0x139032dc0 .param/l "VPU_DATA_W" 0 4 25, +C4<00000000000000000000000000010000>;
P_0x139032e00 .param/l "VPU_LANES" 0 4 24, +C4<00000000000000000000000000010000>;
v0x600001309e60_0 .array/port v0x600001309e60, 0;
L_0x600000ab7170 .functor BUFZ 20, v0x600001309e60_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x600001309e60_1 .array/port v0x600001309e60, 1;
L_0x600000ab71e0 .functor BUFZ 20, v0x600001309e60_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x600001309e60_2 .array/port v0x600001309e60, 2;
L_0x600000ab7250 .functor BUFZ 20, v0x600001309e60_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x600001309e60_3 .array/port v0x600001309e60, 3;
L_0x600000ab72c0 .functor BUFZ 20, v0x600001309e60_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000ab7330 .functor BUFZ 4, L_0x6000010b54a0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000ab73a0 .functor BUFZ 4, L_0x6000010b5040, C4<0000>, C4<0000>, C4<0000>;
L_0x600000ab7410 .functor OR 4, L_0x600000ab7330, L_0x600000ab73a0, C4<0000>, C4<0000>;
L_0x600000ab7480 .functor BUFZ 40, L_0x6000010c8000, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000ab74f0 .functor BUFZ 8, L_0x6000010c8140, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000ab7560 .functor AND 1, v0x6000012aab50_0, L_0x6000010c8280, C4<1>, C4<1>;
L_0x600000ab75d0 .functor BUFZ 256, L_0x6000010c8320, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab7640 .functor AND 1, v0x6000012aab50_0, L_0x6000010c8500, C4<1>, C4<1>;
L_0x600000ab76b0 .functor AND 1, v0x6000012aab50_0, L_0x6000010c85a0, C4<1>, C4<1>;
L_0x600000ab7790 .functor BUFZ 40, L_0x6000010c86e0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000ab7800 .functor BUFZ 8, L_0x6000010c8820, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000ab7720 .functor AND 1, v0x6000012aab50_0, L_0x6000010c8960, C4<1>, C4<1>;
L_0x600000ab7870 .functor AND 1, v0x6000012aab50_0, L_0x6000010c8a00, C4<1>, C4<1>;
L_0x1400dbbf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000012a9dd0_0 .net *"_ivl_226", 1 0, L_0x1400dbbf0;  1 drivers
v0x6000012a9e60_0 .net *"_ivl_227", 39 0, L_0x6000010c8000;  1 drivers
v0x6000012a9ef0_0 .net *"_ivl_229", 3 0, L_0x6000010c80a0;  1 drivers
L_0x1400dbc38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000012a9f80_0 .net *"_ivl_232", 1 0, L_0x1400dbc38;  1 drivers
v0x6000012aa010_0 .net *"_ivl_235", 7 0, L_0x6000010c8140;  1 drivers
v0x6000012aa0a0_0 .net *"_ivl_237", 3 0, L_0x6000010c81e0;  1 drivers
L_0x1400dbc80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000012aa130_0 .net *"_ivl_240", 1 0, L_0x1400dbc80;  1 drivers
v0x6000012aa1c0_0 .net *"_ivl_248", 0 0, L_0x6000010c8280;  1 drivers
v0x6000012aa250_0 .net *"_ivl_251", 255 0, L_0x6000010c8320;  1 drivers
v0x6000012aa2e0_0 .net *"_ivl_253", 3 0, L_0x6000010c83c0;  1 drivers
L_0x1400dbd58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000012aa370_0 .net *"_ivl_256", 1 0, L_0x1400dbd58;  1 drivers
v0x6000012aa400_0 .net *"_ivl_264", 0 0, L_0x6000010c8500;  1 drivers
v0x6000012aa490_0 .net *"_ivl_268", 0 0, L_0x6000010c85a0;  1 drivers
L_0x1400dbde8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000012aa520_0 .net *"_ivl_274", 1 0, L_0x1400dbde8;  1 drivers
v0x6000012aa5b0_0 .net *"_ivl_275", 39 0, L_0x6000010c86e0;  1 drivers
v0x6000012aa640_0 .net *"_ivl_277", 3 0, L_0x6000010c8780;  1 drivers
L_0x1400dbe30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000012aa6d0_0 .net *"_ivl_280", 1 0, L_0x1400dbe30;  1 drivers
v0x6000012aa760_0 .net *"_ivl_283", 7 0, L_0x6000010c8820;  1 drivers
v0x6000012aa7f0_0 .net *"_ivl_285", 3 0, L_0x6000010c88c0;  1 drivers
L_0x1400dbe78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000012aa880_0 .net *"_ivl_288", 1 0, L_0x1400dbe78;  1 drivers
v0x6000012aa910_0 .net *"_ivl_296", 0 0, L_0x6000010c8960;  1 drivers
v0x6000012aa9a0_0 .net *"_ivl_300", 0 0, L_0x6000010c8a00;  1 drivers
v0x6000012aaa30_0 .var "active_tpc", 1 0;
v0x6000012aaac0_0 .net "any_pending", 0 0, L_0x6000010b7e80;  1 drivers
v0x6000012aab50_0 .var "axi_transaction_active", 0 0;
v0x6000012aabe0_0 .net "clk", 0 0, v0x6000012add40_0;  1 drivers
v0x6000012aac70_0 .net "global_sync", 0 0, L_0x600000ab7020;  1 drivers
v0x6000012aad00_0 .net "irq", 0 0, L_0x600000ab7100;  alias, 1 drivers
v0x6000012aad90_0 .net "m_axi_araddr", 39 0, L_0x600000ab7790;  alias, 1 drivers
v0x6000012aae20_0 .net "m_axi_arburst", 1 0, L_0x1400dbf08;  alias, 1 drivers
v0x6000012aaeb0_0 .net "m_axi_arid", 3 0, L_0x6000010c8640;  alias, 1 drivers
v0x6000012aaf40_0 .net "m_axi_arlen", 7 0, L_0x600000ab7800;  alias, 1 drivers
v0x6000012aafd0_0 .net "m_axi_arready", 0 0, v0x6000012ae130_0;  1 drivers
v0x6000012ab060_0 .net "m_axi_arsize", 2 0, L_0x1400dbec0;  alias, 1 drivers
v0x6000012ab0f0_0 .net "m_axi_arvalid", 0 0, L_0x600000ab7720;  alias, 1 drivers
v0x6000012ab180_0 .net "m_axi_awaddr", 39 0, L_0x600000ab7480;  alias, 1 drivers
v0x6000012ab210_0 .net "m_axi_awburst", 1 0, L_0x1400dbd10;  alias, 1 drivers
v0x6000012ab2a0_0 .net "m_axi_awid", 3 0, L_0x6000010b7f20;  alias, 1 drivers
v0x6000012ab330_0 .net "m_axi_awlen", 7 0, L_0x600000ab74f0;  alias, 1 drivers
v0x6000012ab3c0_0 .net "m_axi_awready", 0 0, v0x6000012ae520_0;  1 drivers
v0x6000012ab450_0 .net "m_axi_awsize", 2 0, L_0x1400dbcc8;  alias, 1 drivers
v0x6000012ab4e0_0 .net "m_axi_awvalid", 0 0, L_0x600000ab7560;  alias, 1 drivers
v0x6000012ab570_0 .net "m_axi_bid", 3 0, v0x6000012ae6d0_0;  1 drivers
v0x6000012ab600_0 .net "m_axi_bready", 0 0, L_0x600000ab76b0;  alias, 1 drivers
v0x6000012ab690_0 .net "m_axi_bresp", 1 0, v0x6000012ae7f0_0;  1 drivers
v0x6000012ab720_0 .net "m_axi_bvalid", 0 0, v0x6000012ae880_0;  1 drivers
v0x6000012ab7b0_0 .net "m_axi_rdata", 255 0, v0x6000012ae910_0;  1 drivers
v0x6000012ab840_0 .net "m_axi_rid", 3 0, v0x6000012ae9a0_0;  1 drivers
v0x6000012ab8d0_0 .net "m_axi_rlast", 0 0, v0x6000012aea30_0;  1 drivers
v0x6000012ab960_0 .net "m_axi_rready", 0 0, L_0x600000ab7870;  alias, 1 drivers
v0x6000012ab9f0_0 .net "m_axi_rresp", 1 0, v0x6000012aeb50_0;  1 drivers
v0x6000012aba80_0 .net "m_axi_rvalid", 0 0, v0x6000012aebe0_0;  1 drivers
v0x6000012abb10_0 .net "m_axi_wdata", 255 0, L_0x600000ab75d0;  alias, 1 drivers
v0x6000012abba0_0 .net "m_axi_wlast", 0 0, L_0x6000010c8460;  alias, 1 drivers
v0x6000012abc30_0 .net "m_axi_wready", 0 0, v0x6000012aed90_0;  1 drivers
v0x6000012abcc0_0 .net "m_axi_wstrb", 31 0, L_0x1400dbda0;  alias, 1 drivers
v0x6000012abd50_0 .net "m_axi_wvalid", 0 0, L_0x600000ab7640;  alias, 1 drivers
v0x6000012abde0_0 .var "next_tpc", 1 0;
L_0x1400d2b18 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012abe70 .array "noc_rx_addr", 3 0;
v0x6000012abe70_0 .net v0x6000012abe70 0, 19 0, L_0x1400d2b18; 1 drivers
L_0x1400d56f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012abe70_1 .net v0x6000012abe70 1, 19 0, L_0x1400d56f8; 1 drivers
L_0x1400d82d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012abe70_2 .net v0x6000012abe70 2, 19 0, L_0x1400d82d8; 1 drivers
L_0x1400daeb8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012abe70_3 .net v0x6000012abe70 3, 19 0, L_0x1400daeb8; 1 drivers
L_0x1400d2ad0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012abf00 .array "noc_rx_data", 3 0;
v0x6000012abf00_0 .net v0x6000012abf00 0, 255 0, L_0x1400d2ad0; 1 drivers
L_0x1400d56b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012abf00_1 .net v0x6000012abf00 1, 255 0, L_0x1400d56b0; 1 drivers
L_0x1400d8290 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012abf00_2 .net v0x6000012abf00 2, 255 0, L_0x1400d8290; 1 drivers
L_0x1400dae70 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012abf00_3 .net v0x6000012abf00 3, 255 0, L_0x1400dae70; 1 drivers
v0x6000012ac000_0 .net "noc_rx_is_instr", 3 0, L_0x6000010b5860;  1 drivers
v0x6000012ac090_0 .net "noc_rx_ready", 3 0, L_0x6000010b4f00;  1 drivers
v0x6000012ac120_0 .net "noc_rx_valid", 3 0, L_0x6000010b57c0;  1 drivers
v0x6000012ac1b0_0 .net "pending", 3 0, L_0x600000ab7410;  1 drivers
v0x6000012ac240_0 .net "pending_read", 3 0, L_0x600000ab7330;  1 drivers
v0x6000012ac2d0_0 .net "pending_write", 3 0, L_0x600000ab73a0;  1 drivers
v0x6000012ac360_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  1 drivers
v0x6000012ac3f0_0 .net "s_axi_ctrl_araddr", 11 0, v0x6000012af060_0;  1 drivers
v0x6000012ac480_0 .net "s_axi_ctrl_arready", 0 0, L_0x600000ab6ed0;  alias, 1 drivers
v0x6000012ac510_0 .net "s_axi_ctrl_arvalid", 0 0, v0x6000012af180_0;  1 drivers
v0x6000012ac5a0_0 .net "s_axi_ctrl_awaddr", 11 0, v0x6000012af210_0;  1 drivers
v0x6000012ac630_0 .net "s_axi_ctrl_awready", 0 0, L_0x600000ab6d80;  alias, 1 drivers
v0x6000012ac6c0_0 .net "s_axi_ctrl_awvalid", 0 0, v0x6000012af330_0;  1 drivers
v0x6000012ac750_0 .net "s_axi_ctrl_bready", 0 0, v0x6000012af3c0_0;  1 drivers
v0x6000012ac7e0_0 .net "s_axi_ctrl_bresp", 1 0, L_0x1400dbb60;  alias, 1 drivers
v0x6000012ac870_0 .net "s_axi_ctrl_bvalid", 0 0, L_0x600000ab6e60;  alias, 1 drivers
v0x6000012ac900_0 .net "s_axi_ctrl_rdata", 31 0, L_0x600000ab6f40;  alias, 1 drivers
v0x6000012ac990_0 .net "s_axi_ctrl_rready", 0 0, v0x6000012af600_0;  1 drivers
v0x6000012aca20_0 .net "s_axi_ctrl_rresp", 1 0, L_0x1400dbba8;  alias, 1 drivers
v0x6000012acab0_0 .net "s_axi_ctrl_rvalid", 0 0, L_0x600000ab6fb0;  alias, 1 drivers
v0x6000012acb40_0 .net "s_axi_ctrl_wdata", 31 0, v0x6000012af7b0_0;  1 drivers
v0x6000012acbd0_0 .net "s_axi_ctrl_wready", 0 0, L_0x600000ab6df0;  alias, 1 drivers
v0x6000012acc60_0 .net "s_axi_ctrl_wstrb", 3 0, v0x6000012af8d0_0;  1 drivers
v0x6000012accf0_0 .net "s_axi_ctrl_wvalid", 0 0, v0x6000012af960_0;  1 drivers
v0x6000012acd80_0 .net "sync_grant", 3 0, L_0x6000010b7ac0;  1 drivers
v0x6000012ace10_0 .net "sync_request", 3 0, L_0x6000010b4d20;  1 drivers
v0x6000012acea0 .array "tpc_axi_araddr", 3 0;
v0x6000012acea0_0 .net v0x6000012acea0 0, 39 0, L_0x600000a9eed0; 1 drivers
v0x6000012acea0_1 .net v0x6000012acea0 1, 39 0, L_0x600000aba290; 1 drivers
v0x6000012acea0_2 .net v0x6000012acea0 2, 39 0, L_0x600000abf5d0; 1 drivers
v0x6000012acea0_3 .net v0x6000012acea0 3, 39 0, L_0x600000ab4850; 1 drivers
v0x6000012acf30 .array "tpc_axi_arlen", 3 0;
v0x6000012acf30_0 .net v0x6000012acf30 0, 7 0, L_0x600000a9ef40; 1 drivers
v0x6000012acf30_1 .net v0x6000012acf30 1, 7 0, L_0x600000aba300; 1 drivers
v0x6000012acf30_2 .net v0x6000012acf30 2, 7 0, L_0x600000abf640; 1 drivers
v0x6000012acf30_3 .net v0x6000012acf30 3, 7 0, L_0x600000ab48c0; 1 drivers
v0x6000012acfc0_0 .net "tpc_axi_arready", 3 0, L_0x6000010b7160;  1 drivers
v0x6000012ad050_0 .net "tpc_axi_arvalid", 3 0, L_0x6000010b54a0;  1 drivers
v0x6000012ad0e0 .array "tpc_axi_awaddr", 3 0;
v0x6000012ad0e0_0 .net v0x6000012ad0e0 0, 39 0, L_0x600000a9f170; 1 drivers
v0x6000012ad0e0_1 .net v0x6000012ad0e0 1, 39 0, L_0x600000ab9ff0; 1 drivers
v0x6000012ad0e0_2 .net v0x6000012ad0e0 2, 39 0, L_0x600000abf330; 1 drivers
v0x6000012ad0e0_3 .net v0x6000012ad0e0 3, 39 0, L_0x600000ab45b0; 1 drivers
v0x6000012ad170 .array "tpc_axi_awlen", 3 0;
v0x6000012ad170_0 .net v0x6000012ad170 0, 7 0, L_0x600000a9f1e0; 1 drivers
v0x6000012ad170_1 .net v0x6000012ad170 1, 7 0, L_0x600000aba060; 1 drivers
v0x6000012ad170_2 .net v0x6000012ad170 2, 7 0, L_0x600000abf3a0; 1 drivers
v0x6000012ad170_3 .net v0x6000012ad170 3, 7 0, L_0x600000ab4620; 1 drivers
v0x6000012ad200_0 .net "tpc_axi_awready", 3 0, L_0x6000010b6bc0;  1 drivers
v0x6000012ad290_0 .net "tpc_axi_awvalid", 3 0, L_0x6000010b5040;  1 drivers
v0x6000012ad320_0 .net "tpc_axi_bready", 3 0, L_0x6000010b5400;  1 drivers
v0x6000012ad3b0 .array "tpc_axi_bresp", 3 0;
v0x6000012ad3b0_0 .net v0x6000012ad3b0 0, 1 0, L_0x600000ab4e70; 1 drivers
v0x6000012ad3b0_1 .net v0x6000012ad3b0 1, 1 0, L_0x600000ab5490; 1 drivers
v0x6000012ad3b0_2 .net v0x6000012ad3b0 2, 1 0, L_0x600000ab5ab0; 1 drivers
v0x6000012ad3b0_3 .net v0x6000012ad3b0 3, 1 0, L_0x600000ab60d0; 1 drivers
v0x6000012ad440_0 .net "tpc_axi_bvalid", 3 0, L_0x6000010b6f80;  1 drivers
v0x6000012ad4d0 .array "tpc_axi_rdata", 3 0;
v0x6000012ad4d0_0 .net v0x6000012ad4d0 0, 255 0, L_0x600000ab50a0; 1 drivers
v0x6000012ad4d0_1 .net v0x6000012ad4d0 1, 255 0, L_0x600000ab56c0; 1 drivers
v0x6000012ad4d0_2 .net v0x6000012ad4d0 2, 255 0, L_0x600000ab5ce0; 1 drivers
v0x6000012ad4d0_3 .net v0x6000012ad4d0 3, 255 0, L_0x600000ab6300; 1 drivers
v0x6000012ad560_0 .net "tpc_axi_rlast", 3 0, L_0x6000010b7340;  1 drivers
v0x6000012ad5f0_0 .net "tpc_axi_rready", 3 0, L_0x6000010b5720;  1 drivers
v0x6000012ad680_0 .net "tpc_axi_rvalid", 3 0, L_0x6000010b73e0;  1 drivers
v0x6000012ad710 .array "tpc_axi_wdata", 3 0;
v0x6000012ad710_0 .net v0x6000012ad710 0, 255 0, L_0x600000a9f100; 1 drivers
v0x6000012ad710_1 .net v0x6000012ad710 1, 255 0, L_0x600000aba140; 1 drivers
v0x6000012ad710_2 .net v0x6000012ad710 2, 255 0, L_0x600000abf480; 1 drivers
v0x6000012ad710_3 .net v0x6000012ad710 3, 255 0, L_0x600000ab4700; 1 drivers
v0x6000012ad7a0_0 .net "tpc_axi_wlast", 3 0, L_0x6000010b5180;  1 drivers
v0x6000012ad830_0 .net "tpc_axi_wready", 3 0, L_0x6000010b6da0;  1 drivers
v0x6000012ad8c0_0 .net "tpc_axi_wvalid", 3 0, L_0x6000010b5220;  1 drivers
v0x6000012ad950_0 .net "tpc_busy", 3 0, L_0x6000010b4b40;  1 drivers
v0x6000012ad9e0_0 .net "tpc_done", 3 0, L_0x6000010b4be0;  1 drivers
v0x6000012ada70_0 .net "tpc_error", 3 0, L_0x6000010b4c80;  1 drivers
v0x6000012adb00_0 .net "tpc_start", 3 0, L_0x6000010b7980;  1 drivers
v0x6000012adb90 .array "tpc_start_pc", 3 0;
v0x6000012adb90_0 .net v0x6000012adb90 0, 19 0, L_0x600000ab7170; 1 drivers
v0x6000012adb90_1 .net v0x6000012adb90 1, 19 0, L_0x600000ab71e0; 1 drivers
v0x6000012adb90_2 .net v0x6000012adb90 2, 19 0, L_0x600000ab7250; 1 drivers
v0x6000012adb90_3 .net v0x6000012adb90 3, 19 0, L_0x600000ab72c0; 1 drivers
E_0x600003bcd040 .event anyedge, v0x6000012ac1b0_0;
L_0x600001085f40 .part L_0x6000010b7980, 0, 1;
L_0x600001086620 .part L_0x6000010b7ac0, 0, 1;
L_0x600001085e00 .part L_0x6000010b57c0, 0, 1;
L_0x6000010864e0 .part L_0x6000010b5860, 0, 1;
L_0x600001085ae0 .part L_0x6000010b6bc0, 0, 1;
L_0x6000010863a0 .part L_0x6000010b6da0, 0, 1;
L_0x600001085b80 .part L_0x6000010b6f80, 0, 1;
L_0x600001086260 .part L_0x6000010b7160, 0, 1;
L_0x600001085c20 .part L_0x6000010b7340, 0, 1;
L_0x600001086120 .part L_0x6000010b73e0, 0, 1;
L_0x6000010a85a0 .part L_0x6000010b7980, 1, 1;
L_0x6000010a8640 .part L_0x6000010b7ac0, 1, 1;
L_0x6000010a86e0 .part L_0x6000010b57c0, 1, 1;
L_0x6000010a8780 .part L_0x6000010b5860, 1, 1;
L_0x6000010a8820 .part L_0x6000010b6bc0, 1, 1;
L_0x6000010a88c0 .part L_0x6000010b6da0, 1, 1;
L_0x6000010a8960 .part L_0x6000010b6f80, 1, 1;
L_0x6000010a8a00 .part L_0x6000010b7160, 1, 1;
L_0x6000010a8aa0 .part L_0x6000010b7340, 1, 1;
L_0x6000010a8be0 .part L_0x6000010b73e0, 1, 1;
L_0x6000010a68a0 .part L_0x6000010b7980, 2, 1;
L_0x6000010a6940 .part L_0x6000010b7ac0, 2, 1;
L_0x6000010a69e0 .part L_0x6000010b57c0, 2, 1;
L_0x6000010a6a80 .part L_0x6000010b5860, 2, 1;
L_0x6000010a6b20 .part L_0x6000010b6bc0, 2, 1;
L_0x6000010a6bc0 .part L_0x6000010b6da0, 2, 1;
L_0x6000010a6c60 .part L_0x6000010b6f80, 2, 1;
L_0x6000010a6d00 .part L_0x6000010b7160, 2, 1;
L_0x6000010a6da0 .part L_0x6000010b7340, 2, 1;
L_0x6000010a6e40 .part L_0x6000010b73e0, 2, 1;
L_0x6000010b4aa0 .part L_0x6000010b7980, 3, 1;
L_0x6000010b4b40 .concat8 [ 1 1 1 1], L_0x600000aa4690, L_0x600000a9e680, L_0x600000abaca0, L_0x600000abbe90;
L_0x6000010b4be0 .concat8 [ 1 1 1 1], v0x60000130de60_0, v0x600001325dd0_0, v0x60000135dd40_0, v0x600001375cb0_0;
L_0x6000010b4c80 .concat8 [ 1 1 1 1], v0x60000130df80_0, v0x600001325ef0_0, v0x60000135de60_0, v0x600001375dd0_0;
L_0x6000010b4d20 .concat8 [ 1 1 1 1], v0x60000130f210_0, v0x600001327180_0, v0x60000135f0f0_0, v0x600001377060_0;
L_0x6000010b4dc0 .part L_0x6000010b7ac0, 3, 1;
L_0x6000010b4e60 .part L_0x6000010b57c0, 3, 1;
L_0x6000010b4f00 .concat8 [ 1 1 1 1], L_0x600001086080, L_0x6000010a8460, L_0x6000010a6760, L_0x6000010b4960;
L_0x6000010b4fa0 .part L_0x6000010b5860, 3, 1;
L_0x6000010b5040 .concat8 [ 1 1 1 1], v0x60000130a7f0_0, v0x600001322760_0, v0x60000135a6d0_0, v0x600001372640_0;
L_0x6000010b50e0 .part L_0x6000010b6bc0, 3, 1;
L_0x6000010b5180 .concat8 [ 1 1 1 1], v0x60000130aeb0_0, v0x600001322e20_0, v0x60000135ad90_0, v0x600001372d00_0;
L_0x6000010b5220 .concat8 [ 1 1 1 1], v0x60000130b060_0, v0x600001322fd0_0, v0x60000135af40_0, v0x600001372eb0_0;
L_0x6000010b52c0 .part L_0x6000010b6da0, 3, 1;
L_0x6000010b5360 .part L_0x6000010b6f80, 3, 1;
L_0x1400d2968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400d5548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400d8128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400dad08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000010b5400 .concat8 [ 1 1 1 1], L_0x1400d2968, L_0x1400d5548, L_0x1400d8128, L_0x1400dad08;
L_0x6000010b54a0 .concat8 [ 1 1 1 1], v0x60000130a400_0, v0x600001322370_0, v0x60000135a2e0_0, v0x600001372250_0;
L_0x6000010b5540 .part L_0x6000010b7160, 3, 1;
L_0x6000010b55e0 .part L_0x6000010b7340, 3, 1;
L_0x6000010b5680 .part L_0x6000010b73e0, 3, 1;
L_0x6000010b5720 .concat8 [ 1 1 1 1], v0x60000130abe0_0, v0x600001322b50_0, v0x60000135aac0_0, v0x600001372a30_0;
L_0x1400d2b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400d5740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400d8320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400daf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000010b57c0 .concat8 [ 1 1 1 1], L_0x1400d2b60, L_0x1400d5740, L_0x1400d8320, L_0x1400daf00;
L_0x1400d2ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400d5788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400d8368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400daf48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000010b5860 .concat8 [ 1 1 1 1], L_0x1400d2ba8, L_0x1400d5788, L_0x1400d8368, L_0x1400daf48;
L_0x6000010b6bc0 .concat8 [ 1 1 1 1], L_0x600000ab4d20, L_0x600000ab5340, L_0x600000ab5960, L_0x600000ab5f80;
L_0x6000010b6da0 .concat8 [ 1 1 1 1], L_0x600000ab4e00, L_0x600000ab5420, L_0x600000ab5a40, L_0x600000ab6060;
L_0x6000010b6f80 .concat8 [ 1 1 1 1], L_0x600000ab4f50, L_0x600000ab5570, L_0x600000ab5b90, L_0x600000ab61b0;
L_0x6000010b7160 .concat8 [ 1 1 1 1], L_0x600000ab5030, L_0x600000ab5650, L_0x600000ab5c70, L_0x600000ab6290;
L_0x6000010b7340 .concat8 [ 1 1 1 1], L_0x600000ab5110, L_0x600000ab5730, L_0x600000ab5d50, L_0x600000ab6370;
L_0x6000010b73e0 .concat8 [ 1 1 1 1], L_0x600000ab51f0, L_0x600000ab5810, L_0x600000ab5e30, L_0x600000ab6450;
L_0x6000010b7e80 .reduce/or L_0x600000ab7410;
L_0x6000010b7f20 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400dbbf0;
L_0x6000010c8000 .array/port v0x6000012ad0e0, L_0x6000010c80a0;
L_0x6000010c80a0 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400dbc38;
L_0x6000010c8140 .array/port v0x6000012ad170, L_0x6000010c81e0;
L_0x6000010c81e0 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400dbc80;
L_0x6000010c8280 .part/v L_0x6000010b5040, v0x6000012aaa30_0, 1;
L_0x6000010c8320 .array/port v0x6000012ad710, L_0x6000010c83c0;
L_0x6000010c83c0 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400dbd58;
L_0x6000010c8460 .part/v L_0x6000010b5180, v0x6000012aaa30_0, 1;
L_0x6000010c8500 .part/v L_0x6000010b5220, v0x6000012aaa30_0, 1;
L_0x6000010c85a0 .part/v L_0x6000010b5400, v0x6000012aaa30_0, 1;
L_0x6000010c8640 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400dbde8;
L_0x6000010c86e0 .array/port v0x6000012acea0, L_0x6000010c8780;
L_0x6000010c8780 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400dbe30;
L_0x6000010c8820 .array/port v0x6000012acf30, L_0x6000010c88c0;
L_0x6000010c88c0 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400dbe78;
L_0x6000010c8960 .part/v L_0x6000010b54a0, v0x6000012aaa30_0, 1;
L_0x6000010c8a00 .part/v L_0x6000010b5720, v0x6000012aaa30_0, 1;
S_0x138fffe00 .scope generate, "axi_demux_gen[0]" "axi_demux_gen[0]" 4 356, 4 356 0, S_0x138f702b0;
 .timescale 0 0;
P_0x600003bcd080 .param/l "t" 1 4 356, +C4<00>;
L_0x600000ab4cb0 .functor AND 1, L_0x6000010b59a0, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab4d20 .functor AND 1, L_0x600000ab4cb0, v0x6000012ae520_0, C4<1>, C4<1>;
L_0x600000ab4d90 .functor AND 1, L_0x6000010b5ae0, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab4e00 .functor AND 1, L_0x600000ab4d90, v0x6000012aed90_0, C4<1>, C4<1>;
L_0x600000ab4e70 .functor BUFZ 2, v0x6000012ae7f0_0, C4<00>, C4<00>, C4<00>;
L_0x600000ab4ee0 .functor AND 1, L_0x6000010b5c20, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab4f50 .functor AND 1, L_0x600000ab4ee0, v0x6000012ae880_0, C4<1>, C4<1>;
L_0x600000ab4fc0 .functor AND 1, L_0x6000010b5d60, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab5030 .functor AND 1, L_0x600000ab4fc0, v0x6000012ae130_0, C4<1>, C4<1>;
L_0x600000ab50a0 .functor BUFZ 256, v0x6000012ae910_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab5110 .functor BUFZ 1, v0x6000012aea30_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab5180 .functor AND 1, L_0x6000010b5ea0, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab51f0 .functor AND 1, L_0x600000ab5180, v0x6000012aebe0_0, C4<1>, C4<1>;
v0x6000013f3570_0 .net *"_ivl_0", 2 0, L_0x6000010b5900;  1 drivers
v0x6000013f3600_0 .net *"_ivl_11", 0 0, L_0x600000ab4d20;  1 drivers
v0x6000013f3690_0 .net *"_ivl_12", 2 0, L_0x6000010b5a40;  1 drivers
L_0x1400db020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013f3720_0 .net *"_ivl_15", 0 0, L_0x1400db020;  1 drivers
L_0x1400db068 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013f37b0_0 .net/2u *"_ivl_16", 2 0, L_0x1400db068;  1 drivers
v0x6000013f3840_0 .net *"_ivl_18", 0 0, L_0x6000010b5ae0;  1 drivers
v0x6000013f38d0_0 .net *"_ivl_21", 0 0, L_0x600000ab4d90;  1 drivers
v0x6000013f3960_0 .net *"_ivl_23", 0 0, L_0x600000ab4e00;  1 drivers
v0x6000013f39f0_0 .net *"_ivl_27", 2 0, L_0x6000010b5b80;  1 drivers
L_0x1400daf90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013f3a80_0 .net *"_ivl_3", 0 0, L_0x1400daf90;  1 drivers
L_0x1400db0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013f3b10_0 .net *"_ivl_30", 0 0, L_0x1400db0b0;  1 drivers
L_0x1400db0f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013f3ba0_0 .net/2u *"_ivl_31", 2 0, L_0x1400db0f8;  1 drivers
v0x6000013f3c30_0 .net *"_ivl_33", 0 0, L_0x6000010b5c20;  1 drivers
v0x6000013f3cc0_0 .net *"_ivl_36", 0 0, L_0x600000ab4ee0;  1 drivers
v0x6000013f3d50_0 .net *"_ivl_38", 0 0, L_0x600000ab4f50;  1 drivers
v0x6000013f3de0_0 .net *"_ivl_39", 2 0, L_0x6000010b5cc0;  1 drivers
L_0x1400dafd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013f3e70_0 .net/2u *"_ivl_4", 2 0, L_0x1400dafd8;  1 drivers
L_0x1400db140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013f3f00_0 .net *"_ivl_42", 0 0, L_0x1400db140;  1 drivers
L_0x1400db188 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013ffe70_0 .net/2u *"_ivl_43", 2 0, L_0x1400db188;  1 drivers
v0x6000013e4bd0_0 .net *"_ivl_45", 0 0, L_0x6000010b5d60;  1 drivers
v0x6000013e4b40_0 .net *"_ivl_48", 0 0, L_0x600000ab4fc0;  1 drivers
v0x6000013d98c0_0 .net *"_ivl_50", 0 0, L_0x600000ab5030;  1 drivers
v0x6000013d9830_0 .net *"_ivl_55", 0 0, L_0x600000ab5110;  1 drivers
v0x6000013be520_0 .net *"_ivl_56", 2 0, L_0x6000010b5e00;  1 drivers
L_0x1400db1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013be490_0 .net *"_ivl_59", 0 0, L_0x1400db1d0;  1 drivers
v0x6000013a9a70_0 .net *"_ivl_6", 0 0, L_0x6000010b59a0;  1 drivers
L_0x1400db218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013933c0_0 .net/2u *"_ivl_60", 2 0, L_0x1400db218;  1 drivers
v0x600001393330_0 .net *"_ivl_62", 0 0, L_0x6000010b5ea0;  1 drivers
v0x6000013f4000_0 .net *"_ivl_65", 0 0, L_0x600000ab5180;  1 drivers
v0x6000013f4090_0 .net *"_ivl_67", 0 0, L_0x600000ab51f0;  1 drivers
v0x6000013f4120_0 .net *"_ivl_9", 0 0, L_0x600000ab4cb0;  1 drivers
L_0x6000010b5900 .concat [ 2 1 0 0], v0x6000012aaa30_0, L_0x1400daf90;
L_0x6000010b59a0 .cmp/eq 3, L_0x6000010b5900, L_0x1400dafd8;
L_0x6000010b5a40 .concat [ 2 1 0 0], v0x6000012aaa30_0, L_0x1400db020;
L_0x6000010b5ae0 .cmp/eq 3, L_0x6000010b5a40, L_0x1400db068;
L_0x6000010b5b80 .concat [ 2 1 0 0], v0x6000012aaa30_0, L_0x1400db0b0;
L_0x6000010b5c20 .cmp/eq 3, L_0x6000010b5b80, L_0x1400db0f8;
L_0x6000010b5cc0 .concat [ 2 1 0 0], v0x6000012aaa30_0, L_0x1400db140;
L_0x6000010b5d60 .cmp/eq 3, L_0x6000010b5cc0, L_0x1400db188;
L_0x6000010b5e00 .concat [ 2 1 0 0], v0x6000012aaa30_0, L_0x1400db1d0;
L_0x6000010b5ea0 .cmp/eq 3, L_0x6000010b5e00, L_0x1400db218;
S_0x138fc9ae0 .scope generate, "axi_demux_gen[1]" "axi_demux_gen[1]" 4 356, 4 356 0, S_0x138f702b0;
 .timescale 0 0;
P_0x600003bcd100 .param/l "t" 1 4 356, +C4<01>;
L_0x600000ab52d0 .functor AND 1, L_0x6000010b5fe0, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab5340 .functor AND 1, L_0x600000ab52d0, v0x6000012ae520_0, C4<1>, C4<1>;
L_0x600000ab53b0 .functor AND 1, L_0x6000010b6120, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab5420 .functor AND 1, L_0x600000ab53b0, v0x6000012aed90_0, C4<1>, C4<1>;
L_0x600000ab5490 .functor BUFZ 2, v0x6000012ae7f0_0, C4<00>, C4<00>, C4<00>;
L_0x600000ab5500 .functor AND 1, L_0x6000010b6260, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab5570 .functor AND 1, L_0x600000ab5500, v0x6000012ae880_0, C4<1>, C4<1>;
L_0x600000ab55e0 .functor AND 1, L_0x6000010b63a0, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab5650 .functor AND 1, L_0x600000ab55e0, v0x6000012ae130_0, C4<1>, C4<1>;
L_0x600000ab56c0 .functor BUFZ 256, v0x6000012ae910_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab5730 .functor BUFZ 1, v0x6000012aea30_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab57a0 .functor AND 1, L_0x6000010b64e0, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab5810 .functor AND 1, L_0x600000ab57a0, v0x6000012aebe0_0, C4<1>, C4<1>;
v0x6000013f41b0_0 .net *"_ivl_0", 2 0, L_0x6000010b5f40;  1 drivers
v0x6000013f4240_0 .net *"_ivl_11", 0 0, L_0x600000ab5340;  1 drivers
v0x6000013f42d0_0 .net *"_ivl_12", 2 0, L_0x6000010b6080;  1 drivers
L_0x1400db2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013f4360_0 .net *"_ivl_15", 0 0, L_0x1400db2f0;  1 drivers
L_0x1400db338 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000013f43f0_0 .net/2u *"_ivl_16", 2 0, L_0x1400db338;  1 drivers
v0x6000013f4480_0 .net *"_ivl_18", 0 0, L_0x6000010b6120;  1 drivers
v0x6000013f4510_0 .net *"_ivl_21", 0 0, L_0x600000ab53b0;  1 drivers
v0x6000013f45a0_0 .net *"_ivl_23", 0 0, L_0x600000ab5420;  1 drivers
v0x6000013f4630_0 .net *"_ivl_27", 2 0, L_0x6000010b61c0;  1 drivers
L_0x1400db260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013f46c0_0 .net *"_ivl_3", 0 0, L_0x1400db260;  1 drivers
L_0x1400db380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013f4750_0 .net *"_ivl_30", 0 0, L_0x1400db380;  1 drivers
L_0x1400db3c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000013f47e0_0 .net/2u *"_ivl_31", 2 0, L_0x1400db3c8;  1 drivers
v0x6000013f4870_0 .net *"_ivl_33", 0 0, L_0x6000010b6260;  1 drivers
v0x6000013f4900_0 .net *"_ivl_36", 0 0, L_0x600000ab5500;  1 drivers
v0x6000013f4990_0 .net *"_ivl_38", 0 0, L_0x600000ab5570;  1 drivers
v0x6000013f4a20_0 .net *"_ivl_39", 2 0, L_0x6000010b6300;  1 drivers
L_0x1400db2a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000013f4ab0_0 .net/2u *"_ivl_4", 2 0, L_0x1400db2a8;  1 drivers
L_0x1400db410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013f4b40_0 .net *"_ivl_42", 0 0, L_0x1400db410;  1 drivers
L_0x1400db458 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000013f4bd0_0 .net/2u *"_ivl_43", 2 0, L_0x1400db458;  1 drivers
v0x6000013f4c60_0 .net *"_ivl_45", 0 0, L_0x6000010b63a0;  1 drivers
v0x6000013f4cf0_0 .net *"_ivl_48", 0 0, L_0x600000ab55e0;  1 drivers
v0x6000013f4d80_0 .net *"_ivl_50", 0 0, L_0x600000ab5650;  1 drivers
v0x6000013f4e10_0 .net *"_ivl_55", 0 0, L_0x600000ab5730;  1 drivers
v0x6000013f4ea0_0 .net *"_ivl_56", 2 0, L_0x6000010b6440;  1 drivers
L_0x1400db4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013f4f30_0 .net *"_ivl_59", 0 0, L_0x1400db4a0;  1 drivers
v0x6000013f4fc0_0 .net *"_ivl_6", 0 0, L_0x6000010b5fe0;  1 drivers
L_0x1400db4e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000013f5050_0 .net/2u *"_ivl_60", 2 0, L_0x1400db4e8;  1 drivers
v0x6000013f50e0_0 .net *"_ivl_62", 0 0, L_0x6000010b64e0;  1 drivers
v0x6000013f5170_0 .net *"_ivl_65", 0 0, L_0x600000ab57a0;  1 drivers
v0x6000013f5200_0 .net *"_ivl_67", 0 0, L_0x600000ab5810;  1 drivers
v0x6000013f5290_0 .net *"_ivl_9", 0 0, L_0x600000ab52d0;  1 drivers
L_0x6000010b5f40 .concat [ 2 1 0 0], v0x6000012aaa30_0, L_0x1400db260;
L_0x6000010b5fe0 .cmp/eq 3, L_0x6000010b5f40, L_0x1400db2a8;
L_0x6000010b6080 .concat [ 2 1 0 0], v0x6000012aaa30_0, L_0x1400db2f0;
L_0x6000010b6120 .cmp/eq 3, L_0x6000010b6080, L_0x1400db338;
L_0x6000010b61c0 .concat [ 2 1 0 0], v0x6000012aaa30_0, L_0x1400db380;
L_0x6000010b6260 .cmp/eq 3, L_0x6000010b61c0, L_0x1400db3c8;
L_0x6000010b6300 .concat [ 2 1 0 0], v0x6000012aaa30_0, L_0x1400db410;
L_0x6000010b63a0 .cmp/eq 3, L_0x6000010b6300, L_0x1400db458;
L_0x6000010b6440 .concat [ 2 1 0 0], v0x6000012aaa30_0, L_0x1400db4a0;
L_0x6000010b64e0 .cmp/eq 3, L_0x6000010b6440, L_0x1400db4e8;
S_0x138ff3940 .scope generate, "axi_demux_gen[2]" "axi_demux_gen[2]" 4 356, 4 356 0, S_0x138f702b0;
 .timescale 0 0;
P_0x600003bcd180 .param/l "t" 1 4 356, +C4<010>;
L_0x600000ab58f0 .functor AND 1, L_0x6000010b6620, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab5960 .functor AND 1, L_0x600000ab58f0, v0x6000012ae520_0, C4<1>, C4<1>;
L_0x600000ab59d0 .functor AND 1, L_0x6000010b6760, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab5a40 .functor AND 1, L_0x600000ab59d0, v0x6000012aed90_0, C4<1>, C4<1>;
L_0x600000ab5ab0 .functor BUFZ 2, v0x6000012ae7f0_0, C4<00>, C4<00>, C4<00>;
L_0x600000ab5b20 .functor AND 1, L_0x6000010b68a0, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab5b90 .functor AND 1, L_0x600000ab5b20, v0x6000012ae880_0, C4<1>, C4<1>;
L_0x600000ab5c00 .functor AND 1, L_0x6000010b69e0, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab5c70 .functor AND 1, L_0x600000ab5c00, v0x6000012ae130_0, C4<1>, C4<1>;
L_0x600000ab5ce0 .functor BUFZ 256, v0x6000012ae910_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab5d50 .functor BUFZ 1, v0x6000012aea30_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab5dc0 .functor AND 1, L_0x6000010b6b20, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab5e30 .functor AND 1, L_0x600000ab5dc0, v0x6000012aebe0_0, C4<1>, C4<1>;
v0x6000013f5320_0 .net *"_ivl_0", 3 0, L_0x6000010b6580;  1 drivers
v0x6000013f53b0_0 .net *"_ivl_11", 0 0, L_0x600000ab5960;  1 drivers
v0x6000013f5440_0 .net *"_ivl_12", 3 0, L_0x6000010b66c0;  1 drivers
L_0x1400db5c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013f54d0_0 .net *"_ivl_15", 1 0, L_0x1400db5c0;  1 drivers
L_0x1400db608 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000013f5560_0 .net/2u *"_ivl_16", 3 0, L_0x1400db608;  1 drivers
v0x6000013f55f0_0 .net *"_ivl_18", 0 0, L_0x6000010b6760;  1 drivers
v0x6000013f5680_0 .net *"_ivl_21", 0 0, L_0x600000ab59d0;  1 drivers
v0x6000013f5710_0 .net *"_ivl_23", 0 0, L_0x600000ab5a40;  1 drivers
v0x6000013f57a0_0 .net *"_ivl_27", 3 0, L_0x6000010b6800;  1 drivers
L_0x1400db530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013f5830_0 .net *"_ivl_3", 1 0, L_0x1400db530;  1 drivers
L_0x1400db650 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013f58c0_0 .net *"_ivl_30", 1 0, L_0x1400db650;  1 drivers
L_0x1400db698 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000013f5950_0 .net/2u *"_ivl_31", 3 0, L_0x1400db698;  1 drivers
v0x6000013f59e0_0 .net *"_ivl_33", 0 0, L_0x6000010b68a0;  1 drivers
v0x6000013f5a70_0 .net *"_ivl_36", 0 0, L_0x600000ab5b20;  1 drivers
v0x6000013f5b00_0 .net *"_ivl_38", 0 0, L_0x600000ab5b90;  1 drivers
v0x6000013f5b90_0 .net *"_ivl_39", 3 0, L_0x6000010b6940;  1 drivers
L_0x1400db578 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000013f5c20_0 .net/2u *"_ivl_4", 3 0, L_0x1400db578;  1 drivers
L_0x1400db6e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013f5cb0_0 .net *"_ivl_42", 1 0, L_0x1400db6e0;  1 drivers
L_0x1400db728 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000013f5d40_0 .net/2u *"_ivl_43", 3 0, L_0x1400db728;  1 drivers
v0x6000013f5dd0_0 .net *"_ivl_45", 0 0, L_0x6000010b69e0;  1 drivers
v0x6000013f5e60_0 .net *"_ivl_48", 0 0, L_0x600000ab5c00;  1 drivers
v0x6000013f5ef0_0 .net *"_ivl_50", 0 0, L_0x600000ab5c70;  1 drivers
v0x6000013f5f80_0 .net *"_ivl_55", 0 0, L_0x600000ab5d50;  1 drivers
v0x6000013f6010_0 .net *"_ivl_56", 3 0, L_0x6000010b6a80;  1 drivers
L_0x1400db770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013f60a0_0 .net *"_ivl_59", 1 0, L_0x1400db770;  1 drivers
v0x6000013f6130_0 .net *"_ivl_6", 0 0, L_0x6000010b6620;  1 drivers
L_0x1400db7b8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000013f61c0_0 .net/2u *"_ivl_60", 3 0, L_0x1400db7b8;  1 drivers
v0x6000013f6250_0 .net *"_ivl_62", 0 0, L_0x6000010b6b20;  1 drivers
v0x6000013f62e0_0 .net *"_ivl_65", 0 0, L_0x600000ab5dc0;  1 drivers
v0x6000013f6370_0 .net *"_ivl_67", 0 0, L_0x600000ab5e30;  1 drivers
v0x6000013f6400_0 .net *"_ivl_9", 0 0, L_0x600000ab58f0;  1 drivers
L_0x6000010b6580 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400db530;
L_0x6000010b6620 .cmp/eq 4, L_0x6000010b6580, L_0x1400db578;
L_0x6000010b66c0 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400db5c0;
L_0x6000010b6760 .cmp/eq 4, L_0x6000010b66c0, L_0x1400db608;
L_0x6000010b6800 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400db650;
L_0x6000010b68a0 .cmp/eq 4, L_0x6000010b6800, L_0x1400db698;
L_0x6000010b6940 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400db6e0;
L_0x6000010b69e0 .cmp/eq 4, L_0x6000010b6940, L_0x1400db728;
L_0x6000010b6a80 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400db770;
L_0x6000010b6b20 .cmp/eq 4, L_0x6000010b6a80, L_0x1400db7b8;
S_0x138fc96a0 .scope generate, "axi_demux_gen[3]" "axi_demux_gen[3]" 4 356, 4 356 0, S_0x138f702b0;
 .timescale 0 0;
P_0x600003bcd200 .param/l "t" 1 4 356, +C4<011>;
L_0x600000ab5f10 .functor AND 1, L_0x6000010b6d00, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab5f80 .functor AND 1, L_0x600000ab5f10, v0x6000012ae520_0, C4<1>, C4<1>;
L_0x600000ab5ff0 .functor AND 1, L_0x6000010b6ee0, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab6060 .functor AND 1, L_0x600000ab5ff0, v0x6000012aed90_0, C4<1>, C4<1>;
L_0x600000ab60d0 .functor BUFZ 2, v0x6000012ae7f0_0, C4<00>, C4<00>, C4<00>;
L_0x600000ab6140 .functor AND 1, L_0x6000010b70c0, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab61b0 .functor AND 1, L_0x600000ab6140, v0x6000012ae880_0, C4<1>, C4<1>;
L_0x600000ab6220 .functor AND 1, L_0x6000010b72a0, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab6290 .functor AND 1, L_0x600000ab6220, v0x6000012ae130_0, C4<1>, C4<1>;
L_0x600000ab6300 .functor BUFZ 256, v0x6000012ae910_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab6370 .functor BUFZ 1, v0x6000012aea30_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab63e0 .functor AND 1, L_0x6000010b7520, v0x6000012aab50_0, C4<1>, C4<1>;
L_0x600000ab6450 .functor AND 1, L_0x600000ab63e0, v0x6000012aebe0_0, C4<1>, C4<1>;
v0x6000013f6490_0 .net *"_ivl_0", 3 0, L_0x6000010b6c60;  1 drivers
v0x6000013f6520_0 .net *"_ivl_11", 0 0, L_0x600000ab5f80;  1 drivers
v0x6000013f65b0_0 .net *"_ivl_12", 3 0, L_0x6000010b6e40;  1 drivers
L_0x1400db890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013f6640_0 .net *"_ivl_15", 1 0, L_0x1400db890;  1 drivers
L_0x1400db8d8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013f66d0_0 .net/2u *"_ivl_16", 3 0, L_0x1400db8d8;  1 drivers
v0x6000013f6760_0 .net *"_ivl_18", 0 0, L_0x6000010b6ee0;  1 drivers
v0x6000013f67f0_0 .net *"_ivl_21", 0 0, L_0x600000ab5ff0;  1 drivers
v0x6000013f6880_0 .net *"_ivl_23", 0 0, L_0x600000ab6060;  1 drivers
v0x6000013f6910_0 .net *"_ivl_27", 3 0, L_0x6000010b7020;  1 drivers
L_0x1400db800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013f69a0_0 .net *"_ivl_3", 1 0, L_0x1400db800;  1 drivers
L_0x1400db920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013f6a30_0 .net *"_ivl_30", 1 0, L_0x1400db920;  1 drivers
L_0x1400db968 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013f6ac0_0 .net/2u *"_ivl_31", 3 0, L_0x1400db968;  1 drivers
v0x6000013f6b50_0 .net *"_ivl_33", 0 0, L_0x6000010b70c0;  1 drivers
v0x6000013f6be0_0 .net *"_ivl_36", 0 0, L_0x600000ab6140;  1 drivers
v0x6000013f6c70_0 .net *"_ivl_38", 0 0, L_0x600000ab61b0;  1 drivers
v0x6000013f6d00_0 .net *"_ivl_39", 3 0, L_0x6000010b7200;  1 drivers
L_0x1400db848 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013f6d90_0 .net/2u *"_ivl_4", 3 0, L_0x1400db848;  1 drivers
L_0x1400db9b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013f6e20_0 .net *"_ivl_42", 1 0, L_0x1400db9b0;  1 drivers
L_0x1400db9f8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013f6eb0_0 .net/2u *"_ivl_43", 3 0, L_0x1400db9f8;  1 drivers
v0x6000013f6f40_0 .net *"_ivl_45", 0 0, L_0x6000010b72a0;  1 drivers
v0x6000013f6fd0_0 .net *"_ivl_48", 0 0, L_0x600000ab6220;  1 drivers
v0x6000013f7060_0 .net *"_ivl_50", 0 0, L_0x600000ab6290;  1 drivers
v0x6000013f70f0_0 .net *"_ivl_55", 0 0, L_0x600000ab6370;  1 drivers
v0x6000013f7180_0 .net *"_ivl_56", 3 0, L_0x6000010b7480;  1 drivers
L_0x1400dba40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013f7210_0 .net *"_ivl_59", 1 0, L_0x1400dba40;  1 drivers
v0x6000013f72a0_0 .net *"_ivl_6", 0 0, L_0x6000010b6d00;  1 drivers
L_0x1400dba88 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013f7330_0 .net/2u *"_ivl_60", 3 0, L_0x1400dba88;  1 drivers
v0x6000013f73c0_0 .net *"_ivl_62", 0 0, L_0x6000010b7520;  1 drivers
v0x6000013f7450_0 .net *"_ivl_65", 0 0, L_0x600000ab63e0;  1 drivers
v0x6000013f74e0_0 .net *"_ivl_67", 0 0, L_0x600000ab6450;  1 drivers
v0x6000013f7570_0 .net *"_ivl_9", 0 0, L_0x600000ab5f10;  1 drivers
L_0x6000010b6c60 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400db800;
L_0x6000010b6d00 .cmp/eq 4, L_0x6000010b6c60, L_0x1400db848;
L_0x6000010b6e40 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400db890;
L_0x6000010b6ee0 .cmp/eq 4, L_0x6000010b6e40, L_0x1400db8d8;
L_0x6000010b7020 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400db920;
L_0x6000010b70c0 .cmp/eq 4, L_0x6000010b7020, L_0x1400db968;
L_0x6000010b7200 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400db9b0;
L_0x6000010b72a0 .cmp/eq 4, L_0x6000010b7200, L_0x1400db9f8;
L_0x6000010b7480 .concat [ 2 2 0 0], v0x6000012aaa30_0, L_0x1400dba40;
L_0x6000010b7520 .cmp/eq 4, L_0x6000010b7480, L_0x1400dba88;
S_0x138fc9260 .scope module, "gcp_inst" "global_cmd_processor" 4 167, 5 13 0, S_0x138f702b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "s_axi_awaddr";
    .port_info 3 /INPUT 1 "s_axi_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_awready";
    .port_info 5 /INPUT 32 "s_axi_wdata";
    .port_info 6 /INPUT 4 "s_axi_wstrb";
    .port_info 7 /INPUT 1 "s_axi_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_wready";
    .port_info 9 /OUTPUT 2 "s_axi_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_bvalid";
    .port_info 11 /INPUT 1 "s_axi_bready";
    .port_info 12 /INPUT 12 "s_axi_araddr";
    .port_info 13 /INPUT 1 "s_axi_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_arready";
    .port_info 15 /OUTPUT 32 "s_axi_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_rvalid";
    .port_info 18 /INPUT 1 "s_axi_rready";
    .port_info 19 /OUTPUT 4 "tpc_start";
    .port_info 20 /OUTPUT 80 "tpc_start_pc";
    .port_info 21 /INPUT 4 "tpc_busy";
    .port_info 22 /INPUT 4 "tpc_done";
    .port_info 23 /INPUT 4 "tpc_error";
    .port_info 24 /OUTPUT 1 "global_sync_out";
    .port_info 25 /INPUT 4 "sync_request";
    .port_info 26 /OUTPUT 4 "sync_grant";
    .port_info 27 /OUTPUT 1 "irq";
P_0x139863bc0 .param/l "ADDR_CTRL" 1 5 97, C4<000000000000>;
P_0x139863c00 .param/l "ADDR_IRQ_EN" 1 5 99, C4<000000001000>;
P_0x139863c40 .param/l "ADDR_IRQ_STATUS" 1 5 100, C4<000000001100>;
P_0x139863c80 .param/l "ADDR_STATUS" 1 5 98, C4<000000000100>;
P_0x139863cc0 .param/l "ADDR_TPC_BASE" 1 5 101, C4<000100000000>;
P_0x139863d00 .param/l "ADDR_TPC_STRIDE" 1 5 102, C4<000000010000>;
P_0x139863d40 .param/l "AXI_ADDR_W" 0 5 16, +C4<00000000000000000000000000001100>;
P_0x139863d80 .param/l "AXI_DATA_W" 0 5 17, +C4<00000000000000000000000000100000>;
P_0x139863dc0 .param/l "AXI_IDLE" 1 5 115, C4<000>;
P_0x139863e00 .param/l "AXI_READ_DATA" 1 5 117, C4<010>;
P_0x139863e40 .param/l "AXI_WRITE_RESP" 1 5 116, C4<001>;
P_0x139863e80 .param/l "NUM_TPCS" 0 5 14, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x139863ec0 .param/l "SRAM_ADDR_W" 0 5 15, +C4<00000000000000000000000000010100>;
L_0x600000ab6a70 .functor NOT 4, L_0x6000010b7c00, C4<0000>, C4<0000>, C4<0000>;
L_0x600000ab6ae0 .functor OR 4, v0x600001309cb0_0, L_0x600000ab6a70, C4<0000>, C4<0000>;
L_0x1400dbad0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x600000ab6b50 .functor OR 4, L_0x600000ab6ae0, L_0x1400dbad0, C4<0000>, C4<0000>;
L_0x600000ab6c30 .functor NOT 4, L_0x6000010b7d40, C4<0000>, C4<0000>, C4<0000>;
L_0x600000ab6ca0 .functor OR 4, L_0x6000010b4d20, L_0x600000ab6c30, C4<0000>, C4<0000>;
L_0x1400dbb18 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x600000ab6d10 .functor OR 4, L_0x600000ab6ca0, L_0x1400dbb18, C4<0000>, C4<0000>;
L_0x600000ab6d80 .functor BUFZ 1, v0x600001309170_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab6df0 .functor BUFZ 1, v0x6000013098c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab6e60 .functor BUFZ 1, v0x600001309440_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab6ed0 .functor BUFZ 1, v0x600001308f30_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab6f40 .functor BUFZ 32, v0x600001308870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000ab6fb0 .functor BUFZ 1, v0x600001309710_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab7020 .functor BUFZ 1, v0x600001308990_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab7100 .functor BUFZ 1, v0x600001308cf0_0, C4<0>, C4<0>, C4<0>;
v0x600001308120_0 .net *"_ivl_27", 3 0, L_0x6000010b7c00;  1 drivers
v0x6000013081b0_0 .net *"_ivl_28", 3 0, L_0x600000ab6a70;  1 drivers
v0x600001308240_0 .net *"_ivl_30", 3 0, L_0x600000ab6ae0;  1 drivers
v0x6000013082d0_0 .net/2u *"_ivl_32", 3 0, L_0x1400dbad0;  1 drivers
v0x600001308360_0 .net *"_ivl_34", 3 0, L_0x600000ab6b50;  1 drivers
v0x6000013083f0_0 .net *"_ivl_39", 3 0, L_0x6000010b7d40;  1 drivers
v0x600001308480_0 .net *"_ivl_40", 3 0, L_0x600000ab6c30;  1 drivers
v0x600001308510_0 .net *"_ivl_42", 3 0, L_0x600000ab6ca0;  1 drivers
v0x6000013085a0_0 .net/2u *"_ivl_44", 3 0, L_0x1400dbb18;  1 drivers
v0x600001308630_0 .net *"_ivl_46", 3 0, L_0x600000ab6d10;  1 drivers
v0x6000013086c0_0 .net "all_enabled_done", 0 0, L_0x6000010b7ca0;  1 drivers
v0x600001308750_0 .net "all_sync_requested", 0 0, L_0x6000010b7de0;  1 drivers
v0x6000013087e0_0 .var "axi_addr_reg", 11 0;
v0x600001308870_0 .var "axi_rdata_reg", 31 0;
v0x600001308900_0 .var "axi_state", 2 0;
v0x600001308990_0 .var "barrier_active", 0 0;
v0x600001308a20_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001308ab0_0 .var "global_start_pulse", 0 0;
v0x600001308b40_0 .net "global_sync_out", 0 0, L_0x600000ab7020;  alias, 1 drivers
v0x600001308bd0_0 .net "irq", 0 0, L_0x600000ab7100;  alias, 1 drivers
v0x600001308c60_0 .var "irq_enable", 0 0;
v0x600001308cf0_0 .var "irq_status", 0 0;
v0x600001308d80_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001308e10_0 .net "s_axi_araddr", 11 0, v0x6000012af060_0;  alias, 1 drivers
v0x600001308ea0_0 .net "s_axi_arready", 0 0, L_0x600000ab6ed0;  alias, 1 drivers
v0x600001308f30_0 .var "s_axi_arready_reg", 0 0;
v0x600001308fc0_0 .net "s_axi_arvalid", 0 0, v0x6000012af180_0;  alias, 1 drivers
v0x600001309050_0 .net "s_axi_awaddr", 11 0, v0x6000012af210_0;  alias, 1 drivers
v0x6000013090e0_0 .net "s_axi_awready", 0 0, L_0x600000ab6d80;  alias, 1 drivers
v0x600001309170_0 .var "s_axi_awready_reg", 0 0;
v0x600001309200_0 .net "s_axi_awvalid", 0 0, v0x6000012af330_0;  alias, 1 drivers
v0x600001309290_0 .net "s_axi_bready", 0 0, v0x6000012af3c0_0;  alias, 1 drivers
v0x600001309320_0 .net "s_axi_bresp", 1 0, L_0x1400dbb60;  alias, 1 drivers
v0x6000013093b0_0 .net "s_axi_bvalid", 0 0, L_0x600000ab6e60;  alias, 1 drivers
v0x600001309440_0 .var "s_axi_bvalid_reg", 0 0;
v0x6000013094d0_0 .net "s_axi_rdata", 31 0, L_0x600000ab6f40;  alias, 1 drivers
v0x600001309560_0 .net "s_axi_rready", 0 0, v0x6000012af600_0;  alias, 1 drivers
v0x6000013095f0_0 .net "s_axi_rresp", 1 0, L_0x1400dbba8;  alias, 1 drivers
v0x600001309680_0 .net "s_axi_rvalid", 0 0, L_0x600000ab6fb0;  alias, 1 drivers
v0x600001309710_0 .var "s_axi_rvalid_reg", 0 0;
v0x6000013097a0_0 .net "s_axi_wdata", 31 0, v0x6000012af7b0_0;  alias, 1 drivers
v0x600001309830_0 .net "s_axi_wready", 0 0, L_0x600000ab6df0;  alias, 1 drivers
v0x6000013098c0_0 .var "s_axi_wready_reg", 0 0;
v0x600001309950_0 .net "s_axi_wstrb", 3 0, v0x6000012af8d0_0;  alias, 1 drivers
v0x6000013099e0_0 .net "s_axi_wvalid", 0 0, v0x6000012af960_0;  alias, 1 drivers
v0x600001309a70_0 .net "sync_grant", 3 0, L_0x6000010b7ac0;  alias, 1 drivers
v0x600001309b00_0 .net "sync_request", 3 0, L_0x6000010b4d20;  alias, 1 drivers
v0x600001309b90_0 .net "tpc_busy", 3 0, L_0x6000010b4b40;  alias, 1 drivers
v0x600001309c20_0 .net "tpc_done", 3 0, L_0x6000010b4be0;  alias, 1 drivers
v0x600001309cb0_0 .var "tpc_done_latch", 3 0;
v0x600001309d40_0 .var "tpc_enable", 7 0;
v0x600001309dd0_0 .net "tpc_error", 3 0, L_0x6000010b4c80;  alias, 1 drivers
v0x600001309e60 .array "tpc_pc", 3 0, 19 0;
v0x600001309ef0_0 .net "tpc_start", 3 0, L_0x6000010b7980;  alias, 1 drivers
v0x600001309f80 .array "tpc_start_pc", 3 0;
v0x600001309f80_0 .net v0x600001309f80 0, 19 0, v0x600001309e60_0; 1 drivers
v0x600001309f80_1 .net v0x600001309f80 1, 19 0, v0x600001309e60_1; 1 drivers
v0x600001309f80_2 .net v0x600001309f80 2, 19 0, v0x600001309e60_2; 1 drivers
v0x600001309f80_3 .net v0x600001309f80 3, 19 0, v0x600001309e60_3; 1 drivers
E_0x600003bcd640/0 .event negedge, v0x600001308d80_0;
E_0x600003bcd640/1 .event posedge, v0x600001308a20_0;
E_0x600003bcd640 .event/or E_0x600003bcd640/0, E_0x600003bcd640/1;
L_0x6000010b75c0 .part v0x600001309d40_0, 0, 1;
L_0x6000010b7660 .part L_0x6000010b4d20, 0, 1;
L_0x6000010b7700 .part v0x600001309d40_0, 1, 1;
L_0x6000010b77a0 .part L_0x6000010b4d20, 1, 1;
L_0x6000010b7840 .part v0x600001309d40_0, 2, 1;
L_0x6000010b78e0 .part L_0x6000010b4d20, 2, 1;
L_0x6000010b7980 .concat8 [ 1 1 1 1], L_0x600000ab6530, L_0x600000ab6680, L_0x600000ab67d0, L_0x600000ab6920;
L_0x6000010b7a20 .part v0x600001309d40_0, 3, 1;
L_0x6000010b7ac0 .concat8 [ 1 1 1 1], L_0x600000ab6610, L_0x600000ab6760, L_0x600000ab68b0, L_0x600000ab6a00;
L_0x6000010b7b60 .part L_0x6000010b4d20, 3, 1;
L_0x6000010b7c00 .part v0x600001309d40_0, 0, 4;
L_0x6000010b7ca0 .reduce/and L_0x600000ab6b50;
L_0x6000010b7d40 .part v0x600001309d40_0, 0, 4;
L_0x6000010b7de0 .reduce/and L_0x600000ab6d10;
S_0x138fef0f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 172, 5 172 0, S_0x138fc9260;
 .timescale 0 0;
v0x6000013f7600_0 .var/i "i", 31 0;
S_0x138fecaa0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 216, 5 216 0, S_0x138fc9260;
 .timescale 0 0;
v0x6000013f7690_0 .var/i "i", 31 0;
S_0x138fea450 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 254, 5 254 0, S_0x138fc9260;
 .timescale 0 0;
v0x6000013f7720_0 .var/i "i", 31 0;
S_0x138fe7e00 .scope generate, "tpc_ctrl_gen[0]" "tpc_ctrl_gen[0]" 5 330, 5 330 0, S_0x138fc9260;
 .timescale 0 0;
P_0x600003bcd680 .param/l "t" 1 5 330, +C4<00>;
L_0x600000ab6530 .functor AND 1, v0x600001308ab0_0, L_0x6000010b75c0, C4<1>, C4<1>;
L_0x600000ab6610 .functor AND 1, v0x600001308990_0, L_0x6000010b7660, C4<1>, C4<1>;
v0x6000013f77b0_0 .net *"_ivl_0", 0 0, L_0x6000010b75c0;  1 drivers
v0x6000013f7840_0 .net *"_ivl_2", 0 0, L_0x600000ab6530;  1 drivers
v0x6000013f78d0_0 .net *"_ivl_7", 0 0, L_0x6000010b7660;  1 drivers
v0x6000013f7960_0 .net *"_ivl_9", 0 0, L_0x600000ab6610;  1 drivers
S_0x138fe57b0 .scope generate, "tpc_ctrl_gen[1]" "tpc_ctrl_gen[1]" 5 330, 5 330 0, S_0x138fc9260;
 .timescale 0 0;
P_0x600003bcd740 .param/l "t" 1 5 330, +C4<01>;
L_0x600000ab6680 .functor AND 1, v0x600001308ab0_0, L_0x6000010b7700, C4<1>, C4<1>;
L_0x600000ab6760 .functor AND 1, v0x600001308990_0, L_0x6000010b77a0, C4<1>, C4<1>;
v0x6000013f79f0_0 .net *"_ivl_0", 0 0, L_0x6000010b7700;  1 drivers
v0x6000013f7a80_0 .net *"_ivl_2", 0 0, L_0x600000ab6680;  1 drivers
v0x6000013f7b10_0 .net *"_ivl_7", 0 0, L_0x6000010b77a0;  1 drivers
v0x6000013f7ba0_0 .net *"_ivl_9", 0 0, L_0x600000ab6760;  1 drivers
S_0x138fe3160 .scope generate, "tpc_ctrl_gen[2]" "tpc_ctrl_gen[2]" 5 330, 5 330 0, S_0x138fc9260;
 .timescale 0 0;
P_0x600003bcd7c0 .param/l "t" 1 5 330, +C4<010>;
L_0x600000ab67d0 .functor AND 1, v0x600001308ab0_0, L_0x6000010b7840, C4<1>, C4<1>;
L_0x600000ab68b0 .functor AND 1, v0x600001308990_0, L_0x6000010b78e0, C4<1>, C4<1>;
v0x6000013f7c30_0 .net *"_ivl_0", 0 0, L_0x6000010b7840;  1 drivers
v0x6000013f7cc0_0 .net *"_ivl_2", 0 0, L_0x600000ab67d0;  1 drivers
v0x6000013f7d50_0 .net *"_ivl_7", 0 0, L_0x6000010b78e0;  1 drivers
v0x6000013f7de0_0 .net *"_ivl_9", 0 0, L_0x600000ab68b0;  1 drivers
S_0x138fe0b10 .scope generate, "tpc_ctrl_gen[3]" "tpc_ctrl_gen[3]" 5 330, 5 330 0, S_0x138fc9260;
 .timescale 0 0;
P_0x600003bcd840 .param/l "t" 1 5 330, +C4<011>;
L_0x600000ab6920 .functor AND 1, v0x600001308ab0_0, L_0x6000010b7a20, C4<1>, C4<1>;
L_0x600000ab6a00 .functor AND 1, v0x600001308990_0, L_0x6000010b7b60, C4<1>, C4<1>;
v0x6000013f7e70_0 .net *"_ivl_0", 0 0, L_0x6000010b7a20;  1 drivers
v0x6000013f7f00_0 .net *"_ivl_2", 0 0, L_0x600000ab6920;  1 drivers
v0x600001308000_0 .net *"_ivl_7", 0 0, L_0x6000010b7b60;  1 drivers
v0x600001308090_0 .net *"_ivl_9", 0 0, L_0x600000ab6a00;  1 drivers
S_0x138fdbe70 .scope generate, "tpc_gen[0]" "tpc_gen[0]" 4 212, 4 212 0, S_0x138f702b0;
 .timescale 0 0;
P_0x600003bcd8c0 .param/l "t" 1 4 212, +C4<00>;
v0x600001321e60_0 .net/2u *"_ivl_28", 0 0, L_0x1400d2b60;  1 drivers
v0x600001321ef0_0 .net/2u *"_ivl_30", 0 0, L_0x1400d2ba8;  1 drivers
S_0x138fd9820 .scope module, "tpc_inst" "tensor_processing_cluster" 4 226, 6 15 0, S_0x138fdbe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x13903c800 .param/l "ACC_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x13903c840 .param/l "ARRAY_SIZE" 0 6 17, +C4<00000000000000000000000000000100>;
P_0x13903c880 .param/l "DATA_WIDTH" 0 6 18, +C4<00000000000000000000000000001000>;
P_0x13903c8c0 .param/l "EXT_ADDR_W" 0 6 32, +C4<00000000000000000000000000101000>;
P_0x13903c900 .param/l "EXT_DATA_W" 0 6 33, +C4<00000000000000000000000100000000>;
P_0x13903c940 .param/l "MXU_COMPUTE" 1 6 250, C4<010>;
P_0x13903c980 .param/l "MXU_DONE" 1 6 252, C4<100>;
P_0x13903c9c0 .param/l "MXU_DRAIN" 1 6 251, C4<011>;
P_0x13903ca00 .param/l "MXU_IDLE" 1 6 248, C4<000>;
P_0x13903ca40 .param/l "MXU_LOAD_W" 1 6 249, C4<001>;
P_0x13903ca80 .param/l "SRAM_ADDR_W" 0 6 29, +C4<00000000000000000000000000010100>;
P_0x13903cac0 .param/l "SRAM_BANKS" 0 6 26, +C4<00000000000000000000000000000100>;
P_0x13903cb00 .param/l "SRAM_DEPTH" 0 6 27, +C4<00000000000000000000000100000000>;
P_0x13903cb40 .param/l "SRAM_WIDTH" 0 6 28, +C4<00000000000000000000000100000000>;
P_0x13903cb80 .param/l "TPC_ID" 0 6 36, +C4<00000000000000000000000000000000>;
P_0x13903cbc0 .param/l "VPU_DATA_W" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x13903cc00 .param/l "VPU_LANES" 0 6 22, +C4<00000000000000000000000000010000>;
L_0x600000aa5260 .functor BUFZ 1, v0x60000132f570_0, C4<0>, C4<0>, C4<0>;
L_0x600000a9f870 .functor OR 1, L_0x600001082da0, L_0x600001081c20, C4<0>, C4<0>;
L_0x600000a9f8e0 .functor AND 1, L_0x600000a9f9c0, L_0x600000a9f870, C4<1>, C4<1>;
L_0x600000a9f790 .functor BUFZ 1, v0x600001320630_0, C4<0>, C4<0>, C4<0>;
L_0x600000a9f800 .functor BUFZ 1, v0x600001320120_0, C4<0>, C4<0>, C4<0>;
L_0x600000a9fcd0 .functor AND 1, L_0x600001085e00, L_0x600001086080, C4<1>, C4<1>;
L_0x600000a9fc60 .functor AND 1, L_0x600000a9fcd0, L_0x600001086760, C4<1>, C4<1>;
v0x60000132d560_0 .net *"_ivl_24", 19 0, L_0x600001083200;  1 drivers
L_0x1400d2530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000132d5f0_0 .net *"_ivl_27", 3 0, L_0x1400d2530;  1 drivers
v0x60000132d680_0 .net *"_ivl_28", 19 0, L_0x6000010832a0;  1 drivers
L_0x1400d2578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000132d710_0 .net *"_ivl_31", 14 0, L_0x1400d2578;  1 drivers
L_0x1400d25c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000132d7a0_0 .net/2u *"_ivl_34", 2 0, L_0x1400d25c0;  1 drivers
v0x60000132d830_0 .net *"_ivl_38", 19 0, L_0x6000010830c0;  1 drivers
L_0x1400d2608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000132d8c0_0 .net *"_ivl_41", 3 0, L_0x1400d2608;  1 drivers
v0x60000132d950_0 .net *"_ivl_42", 19 0, L_0x600001083160;  1 drivers
L_0x1400d2650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000132d9e0_0 .net *"_ivl_45", 3 0, L_0x1400d2650;  1 drivers
L_0x1400d2698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000132da70_0 .net/2u *"_ivl_48", 2 0, L_0x1400d2698;  1 drivers
v0x60000132db00_0 .net *"_ivl_52", 19 0, L_0x600001082bc0;  1 drivers
L_0x1400d26e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000132db90_0 .net *"_ivl_55", 3 0, L_0x1400d26e0;  1 drivers
v0x60000132dc20_0 .net *"_ivl_56", 19 0, L_0x600001082c60;  1 drivers
L_0x1400d2728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000132dcb0_0 .net *"_ivl_59", 3 0, L_0x1400d2728;  1 drivers
L_0x1400d2770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000132dd40_0 .net *"_ivl_63", 127 0, L_0x1400d2770;  1 drivers
v0x60000132ddd0_0 .net *"_ivl_65", 127 0, L_0x600001082e40;  1 drivers
L_0x1400d27b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000132de60_0 .net/2u *"_ivl_68", 2 0, L_0x1400d27b8;  1 drivers
v0x60000132def0_0 .net *"_ivl_70", 0 0, L_0x600001082da0;  1 drivers
L_0x1400d2800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000132df80_0 .net/2u *"_ivl_72", 2 0, L_0x1400d2800;  1 drivers
v0x60000132e010_0 .net *"_ivl_74", 0 0, L_0x600001081c20;  1 drivers
v0x60000132e0a0_0 .net *"_ivl_77", 0 0, L_0x600000a9f870;  1 drivers
v0x60000132e130_0 .net *"_ivl_87", 0 0, L_0x600000a9fcd0;  1 drivers
v0x60000132e1c0_0 .net *"_ivl_89", 0 0, L_0x600001086760;  1 drivers
v0x60000132e250_0 .var "act_data_d", 31 0;
v0x60000132e2e0_0 .var "act_valid_d", 0 0;
v0x60000132e370_0 .var "act_valid_d2", 0 0;
v0x60000132e400_0 .net "axi_araddr", 39 0, L_0x600000a9eed0;  alias, 1 drivers
v0x60000132e490_0 .net "axi_arlen", 7 0, L_0x600000a9ef40;  alias, 1 drivers
v0x60000132e520_0 .net "axi_arready", 0 0, L_0x600001086260;  1 drivers
v0x60000132e5b0_0 .net "axi_arvalid", 0 0, v0x60000130a400_0;  1 drivers
v0x60000132e640_0 .net "axi_awaddr", 39 0, L_0x600000a9f170;  alias, 1 drivers
v0x60000132e6d0_0 .net "axi_awlen", 7 0, L_0x600000a9f1e0;  alias, 1 drivers
v0x60000132e760_0 .net "axi_awready", 0 0, L_0x600001085ae0;  1 drivers
v0x60000132e7f0_0 .net "axi_awvalid", 0 0, v0x60000130a7f0_0;  1 drivers
v0x60000132e880_0 .net "axi_bready", 0 0, L_0x1400d2968;  1 drivers
v0x60000132e910_0 .net "axi_bresp", 1 0, L_0x600000ab4e70;  alias, 1 drivers
v0x60000132e9a0_0 .net "axi_bvalid", 0 0, L_0x600001085b80;  1 drivers
v0x60000132ea30_0 .net "axi_rdata", 255 0, L_0x600000ab50a0;  alias, 1 drivers
v0x60000132eac0_0 .net "axi_rlast", 0 0, L_0x600001085c20;  1 drivers
v0x60000132eb50_0 .net "axi_rready", 0 0, v0x60000130abe0_0;  1 drivers
v0x60000132ebe0_0 .net "axi_rvalid", 0 0, L_0x600001086120;  1 drivers
v0x60000132ec70_0 .net "axi_wdata", 255 0, L_0x600000a9f100;  alias, 1 drivers
v0x60000132ed00_0 .net "axi_wlast", 0 0, v0x60000130aeb0_0;  1 drivers
v0x60000132ed90_0 .net "axi_wready", 0 0, L_0x6000010863a0;  1 drivers
v0x60000132ee20_0 .net "axi_wvalid", 0 0, v0x60000130b060_0;  1 drivers
v0x60000132eeb0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000132ef40_0 .net "dma_lcp_done", 0 0, L_0x600000a9f480;  1 drivers
v0x60000132efd0_0 .net "dma_lcp_ready", 0 0, L_0x600001087f20;  1 drivers
v0x60000132f060_0 .net "dma_sram_addr", 19 0, v0x60000130c000_0;  1 drivers
v0x60000132f0f0_0 .net "dma_sram_rdata", 255 0, L_0x600000a9fd40;  1 drivers
v0x60000132f180_0 .net "dma_sram_re", 0 0, L_0x600000a9f2c0;  1 drivers
v0x60000132f210_0 .net "dma_sram_ready", 0 0, L_0x600001086300;  1 drivers
v0x60000132f2a0_0 .net "dma_sram_wdata", 255 0, L_0x600000a9f3a0;  1 drivers
v0x60000132f330_0 .net "dma_sram_we", 0 0, L_0x600000a9f250;  1 drivers
v0x60000132f3c0_0 .net "global_sync_in", 0 0, L_0x600000ab7020;  alias, 1 drivers
v0x60000132f450 .array "instr_mem", 4095 0, 127 0;
v0x60000132f4e0_0 .var "instr_rdata_reg", 127 0;
v0x60000132f570_0 .var "instr_valid_reg", 0 0;
v0x60000132f600_0 .net "lcp_dma_cmd", 127 0, v0x60000130db00_0;  1 drivers
v0x60000132f690_0 .net "lcp_dma_valid", 0 0, L_0x600000aa4770;  1 drivers
v0x60000132f720_0 .net "lcp_imem_addr", 19 0, L_0x600000aa53b0;  1 drivers
v0x60000132f7b0_0 .net "lcp_imem_data", 127 0, v0x60000132f4e0_0;  1 drivers
v0x60000132f840_0 .net "lcp_imem_re", 0 0, L_0x600000aa4af0;  1 drivers
v0x60000132f8d0_0 .net "lcp_imem_valid", 0 0, L_0x600000aa5260;  1 drivers
v0x60000132f960_0 .net "lcp_mxu_cmd", 127 0, v0x60000130e7f0_0;  1 drivers
v0x60000132f9f0_0 .net "lcp_mxu_valid", 0 0, L_0x600000aa4930;  1 drivers
v0x60000132fa80_0 .net "lcp_vpu_cmd", 127 0, v0x60000130f3c0_0;  1 drivers
v0x60000132fb10_0 .net "lcp_vpu_valid", 0 0, L_0x600000aa4850;  1 drivers
v0x60000132fba0_0 .net "mxu_a_addr", 19 0, L_0x600001082a80;  1 drivers
v0x60000132fc30_0 .net "mxu_a_rdata", 255 0, L_0x600000a9ed80;  1 drivers
v0x60000132fcc0_0 .net "mxu_a_re", 0 0, L_0x600001082b20;  1 drivers
v0x60000132fd50_0 .net "mxu_a_ready", 0 0, L_0x600001087520;  1 drivers
v0x60000132fde0_0 .net "mxu_cfg_k", 15 0, L_0x60000109d680;  1 drivers
v0x60000132fe70_0 .net "mxu_cfg_m", 15 0, L_0x60000109d540;  1 drivers
v0x60000132ff00_0 .net "mxu_cfg_n", 15 0, L_0x60000109d5e0;  1 drivers
v0x600001320000_0 .var "mxu_col_cnt", 4 0;
v0x600001320090_0 .var "mxu_cycle_cnt", 15 0;
v0x600001320120_0 .var "mxu_done_reg", 0 0;
v0x6000013201b0_0 .net "mxu_dst_addr", 15 0, L_0x60000109d360;  1 drivers
v0x600001320240_0 .net "mxu_lcp_done", 0 0, L_0x600000a9f800;  1 drivers
v0x6000013202d0_0 .net "mxu_lcp_ready", 0 0, L_0x600000a9f790;  1 drivers
v0x600001320360_0 .net "mxu_o_addr", 19 0, L_0x600001082d00;  1 drivers
v0x6000013203f0_0 .net "mxu_o_ready", 0 0, L_0x600001086440;  1 drivers
v0x600001320480_0 .net "mxu_o_wdata", 255 0, L_0x600001081d60;  1 drivers
v0x600001320510_0 .net "mxu_o_we", 0 0, L_0x600000a9f8e0;  1 drivers
v0x6000013205a0_0 .var "mxu_out_cnt", 15 0;
v0x600001320630_0 .var "mxu_ready_reg", 0 0;
v0x6000013206c0_0 .net "mxu_src0_addr", 15 0, L_0x60000109d400;  1 drivers
v0x600001320750_0 .net "mxu_src1_addr", 15 0, L_0x60000109d4a0;  1 drivers
v0x6000013207e0_0 .var "mxu_start_array", 0 0;
v0x600001320870_0 .var "mxu_start_array_d", 0 0;
v0x600001320900_0 .var "mxu_state", 2 0;
v0x600001320990_0 .net "mxu_subop", 7 0, L_0x60000109d2c0;  1 drivers
v0x600001320a20_0 .net "mxu_w_addr", 19 0, L_0x600001082ee0;  1 drivers
v0x600001320ab0_0 .net "mxu_w_rdata", 255 0, v0x60000132aac0_0;  1 drivers
v0x600001320b40_0 .net "mxu_w_re", 0 0, L_0x600001082f80;  1 drivers
v0x600001320bd0_0 .net "mxu_w_ready", 0 0, L_0x6000010873e0;  1 drivers
v0x600001320c60_0 .net "noc_data_write", 0 0, L_0x600000a9fc60;  1 drivers
v0x600001320cf0_0 .net "noc_rx_addr", 19 0, L_0x1400d2b18;  alias, 1 drivers
v0x600001320d80_0 .net "noc_rx_data", 255 0, L_0x1400d2ad0;  alias, 1 drivers
v0x600001320e10_0 .net "noc_rx_is_instr", 0 0, L_0x6000010864e0;  1 drivers
v0x600001320ea0_0 .net "noc_rx_ready", 0 0, L_0x600001086080;  1 drivers
v0x600001320f30_0 .net "noc_rx_valid", 0 0, L_0x600001085e00;  1 drivers
L_0x1400d29f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001320fc0_0 .net "noc_tx_addr", 19 0, L_0x1400d29f8;  1 drivers
L_0x1400d29b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001321050_0 .net "noc_tx_data", 255 0, L_0x1400d29b0;  1 drivers
L_0x1400d2a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000013210e0_0 .net "noc_tx_ready", 0 0, L_0x1400d2a88;  1 drivers
L_0x1400d2a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001321170_0 .net "noc_tx_valid", 0 0, L_0x1400d2a40;  1 drivers
v0x600001321200_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001321290_0 .net "sync_grant", 0 0, L_0x600001086620;  1 drivers
v0x600001321320_0 .net "sync_request", 0 0, v0x60000130f210_0;  1 drivers
v0x6000013213b0_0 .net "systolic_busy", 0 0, L_0x600000a9fb80;  1 drivers
v0x600001321440_0 .net "systolic_done", 0 0, L_0x600001083700;  1 drivers
v0x6000013214d0_0 .net "systolic_result", 127 0, L_0x600001083ca0;  1 drivers
v0x600001321560_0 .net "systolic_result_valid", 0 0, L_0x600000a9f9c0;  1 drivers
v0x6000013215f0_0 .net "tpc_busy", 0 0, L_0x600000aa4690;  1 drivers
v0x600001321680_0 .net "tpc_done", 0 0, v0x60000130de60_0;  1 drivers
v0x600001321710_0 .net "tpc_error", 0 0, v0x60000130df80_0;  1 drivers
v0x6000013217a0_0 .net "tpc_start", 0 0, L_0x600001085f40;  1 drivers
v0x600001321830_0 .net "tpc_start_pc", 19 0, L_0x600000ab7170;  alias, 1 drivers
v0x6000013218c0_0 .net "vpu_lcp_done", 0 0, L_0x600000a9f5d0;  1 drivers
v0x600001321950_0 .net "vpu_lcp_ready", 0 0, L_0x6000010806e0;  1 drivers
v0x6000013219e0_0 .net "vpu_sram_addr", 19 0, v0x60000132c900_0;  1 drivers
v0x600001321a70_0 .net "vpu_sram_rdata", 255 0, L_0x600000a9fdb0;  1 drivers
v0x600001321b00_0 .net "vpu_sram_re", 0 0, L_0x600000a9f410;  1 drivers
v0x600001321b90_0 .net "vpu_sram_ready", 0 0, L_0x600001087480;  1 drivers
v0x600001321c20_0 .net "vpu_sram_wdata", 255 0, L_0x600000a9f4f0;  1 drivers
v0x600001321cb0_0 .net "vpu_sram_we", 0 0, L_0x600000a9f560;  1 drivers
v0x600001321d40_0 .var "weight_load_col_d", 1 0;
v0x600001321dd0_0 .var "weight_load_en_d", 0 0;
L_0x60000109d2c0 .part v0x60000130e7f0_0, 112, 8;
L_0x60000109d360 .part v0x60000130e7f0_0, 96, 16;
L_0x60000109d400 .part v0x60000130e7f0_0, 80, 16;
L_0x60000109d4a0 .part v0x60000130e7f0_0, 64, 16;
L_0x60000109d540 .part v0x60000130e7f0_0, 48, 16;
L_0x60000109d5e0 .part v0x60000130e7f0_0, 32, 16;
L_0x60000109d680 .part v0x60000130e7f0_0, 16, 16;
L_0x6000010833e0 .part v0x60000132aac0_0, 0, 32;
L_0x600001083200 .concat [ 16 4 0 0], L_0x60000109d4a0, L_0x1400d2530;
L_0x6000010832a0 .concat [ 5 15 0 0], v0x600001320000_0, L_0x1400d2578;
L_0x600001082ee0 .arith/sum 20, L_0x600001083200, L_0x6000010832a0;
L_0x600001082f80 .cmp/eq 3, v0x600001320900_0, L_0x1400d25c0;
L_0x6000010830c0 .concat [ 16 4 0 0], L_0x60000109d400, L_0x1400d2608;
L_0x600001083160 .concat [ 16 4 0 0], v0x600001320090_0, L_0x1400d2650;
L_0x600001082a80 .arith/sum 20, L_0x6000010830c0, L_0x600001083160;
L_0x600001082b20 .cmp/eq 3, v0x600001320900_0, L_0x1400d2698;
L_0x600001082bc0 .concat [ 16 4 0 0], L_0x60000109d360, L_0x1400d26e0;
L_0x600001082c60 .concat [ 16 4 0 0], v0x6000013205a0_0, L_0x1400d2728;
L_0x600001082d00 .arith/sum 20, L_0x600001082bc0, L_0x600001082c60;
L_0x600001082e40 .part L_0x600001083ca0, 0, 128;
L_0x600001081d60 .concat [ 128 128 0 0], L_0x600001082e40, L_0x1400d2770;
L_0x600001082da0 .cmp/eq 3, v0x600001320900_0, L_0x1400d27b8;
L_0x600001081c20 .cmp/eq 3, v0x600001320900_0, L_0x1400d2800;
L_0x600001086080 .reduce/nor L_0x600000aa4690;
L_0x600001086760 .reduce/nor L_0x6000010864e0;
S_0x138fd71d0 .scope module, "dma_inst" "dma_engine" 6 431, 7 14 0, S_0x138fd9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x13903ce00 .param/l "BYTES_PER_WORD" 1 7 101, +C4<00000000000000000000000000100000>;
P_0x13903ce40 .param/l "DATA_WIDTH" 0 7 17, +C4<00000000000000000000000100000000>;
P_0x13903ce80 .param/l "DMA_LOAD" 1 7 98, C4<00000001>;
P_0x13903cec0 .param/l "DMA_STORE" 1 7 99, C4<00000010>;
P_0x13903cf00 .param/l "EXT_ADDR_W" 0 7 15, +C4<00000000000000000000000000101000>;
P_0x13903cf40 .param/l "INT_ADDR_W" 0 7 16, +C4<00000000000000000000000000010100>;
P_0x13903cf80 .param/l "MAX_BURST" 0 7 18, +C4<00000000000000000000000000010000>;
P_0x13903cfc0 .param/l "S_DECODE" 1 7 108, C4<0001>;
P_0x13903d000 .param/l "S_DONE" 1 7 123, C4<1100>;
P_0x13903d040 .param/l "S_IDLE" 1 7 107, C4<0000>;
P_0x13903d080 .param/l "S_LOAD_ADDR" 1 7 110, C4<0010>;
P_0x13903d0c0 .param/l "S_LOAD_DATA" 1 7 111, C4<0011>;
P_0x13903d100 .param/l "S_LOAD_WRITE" 1 7 112, C4<0100>;
P_0x13903d140 .param/l "S_NEXT_COL" 1 7 121, C4<1010>;
P_0x13903d180 .param/l "S_NEXT_ROW" 1 7 122, C4<1011>;
P_0x13903d1c0 .param/l "S_STORE_ADDR" 1 7 117, C4<0111>;
P_0x13903d200 .param/l "S_STORE_CAP" 1 7 116, C4<1101>;
P_0x13903d240 .param/l "S_STORE_DATA" 1 7 118, C4<1000>;
P_0x13903d280 .param/l "S_STORE_REQ" 1 7 114, C4<0101>;
P_0x13903d2c0 .param/l "S_STORE_RESP" 1 7 119, C4<1001>;
P_0x13903d300 .param/l "S_STORE_WAIT" 1 7 115, C4<0110>;
L_0x600000a9f480 .functor BUFZ 1, v0x60000130b690_0, C4<0>, C4<0>, C4<0>;
L_0x600000a9f3a0 .functor BUFZ 256, v0x60000130c360_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a9f250 .functor BUFZ 1, v0x60000130c480_0, C4<0>, C4<0>, C4<0>;
L_0x600000a9f2c0 .functor BUFZ 1, v0x60000130c1b0_0, C4<0>, C4<0>, C4<0>;
L_0x600000a9f170 .functor BUFZ 40, v0x60000130a520_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000a9f1e0 .functor BUFZ 8, v0x60000130a640_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000a9f100 .functor BUFZ 256, v0x60000130ad90_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a9eed0 .functor BUFZ 40, v0x60000130a130_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000a9ef40 .functor BUFZ 8, v0x60000130a250_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1400d2920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000130a010_0 .net/2u *"_ivl_14", 3 0, L_0x1400d2920;  1 drivers
v0x60000130a0a0_0 .net "axi_araddr", 39 0, L_0x600000a9eed0;  alias, 1 drivers
v0x60000130a130_0 .var "axi_araddr_reg", 39 0;
v0x60000130a1c0_0 .net "axi_arlen", 7 0, L_0x600000a9ef40;  alias, 1 drivers
v0x60000130a250_0 .var "axi_arlen_reg", 7 0;
v0x60000130a2e0_0 .net "axi_arready", 0 0, L_0x600001086260;  alias, 1 drivers
v0x60000130a370_0 .net "axi_arvalid", 0 0, v0x60000130a400_0;  alias, 1 drivers
v0x60000130a400_0 .var "axi_arvalid_reg", 0 0;
v0x60000130a490_0 .net "axi_awaddr", 39 0, L_0x600000a9f170;  alias, 1 drivers
v0x60000130a520_0 .var "axi_awaddr_reg", 39 0;
v0x60000130a5b0_0 .net "axi_awlen", 7 0, L_0x600000a9f1e0;  alias, 1 drivers
v0x60000130a640_0 .var "axi_awlen_reg", 7 0;
v0x60000130a6d0_0 .net "axi_awready", 0 0, L_0x600001085ae0;  alias, 1 drivers
v0x60000130a760_0 .net "axi_awvalid", 0 0, v0x60000130a7f0_0;  alias, 1 drivers
v0x60000130a7f0_0 .var "axi_awvalid_reg", 0 0;
v0x60000130a880_0 .net "axi_bready", 0 0, L_0x1400d2968;  alias, 1 drivers
v0x60000130a910_0 .net "axi_bresp", 1 0, L_0x600000ab4e70;  alias, 1 drivers
v0x60000130a9a0_0 .net "axi_bvalid", 0 0, L_0x600001085b80;  alias, 1 drivers
v0x60000130aa30_0 .net "axi_rdata", 255 0, L_0x600000ab50a0;  alias, 1 drivers
v0x60000130aac0_0 .net "axi_rlast", 0 0, L_0x600001085c20;  alias, 1 drivers
v0x60000130ab50_0 .net "axi_rready", 0 0, v0x60000130abe0_0;  alias, 1 drivers
v0x60000130abe0_0 .var "axi_rready_reg", 0 0;
v0x60000130ac70_0 .net "axi_rvalid", 0 0, L_0x600001086120;  alias, 1 drivers
v0x60000130ad00_0 .net "axi_wdata", 255 0, L_0x600000a9f100;  alias, 1 drivers
v0x60000130ad90_0 .var "axi_wdata_reg", 255 0;
v0x60000130ae20_0 .net "axi_wlast", 0 0, v0x60000130aeb0_0;  alias, 1 drivers
v0x60000130aeb0_0 .var "axi_wlast_reg", 0 0;
v0x60000130af40_0 .net "axi_wready", 0 0, L_0x6000010863a0;  alias, 1 drivers
v0x60000130afd0_0 .net "axi_wvalid", 0 0, v0x60000130b060_0;  alias, 1 drivers
v0x60000130b060_0 .var "axi_wvalid_reg", 0 0;
v0x60000130b0f0_0 .net "cfg_cols", 11 0, L_0x600001080500;  1 drivers
v0x60000130b180_0 .net "cfg_rows", 11 0, L_0x600001080460;  1 drivers
v0x60000130b210_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000130b2a0_0 .net "cmd", 127 0, v0x60000130db00_0;  alias, 1 drivers
v0x60000130b330_0 .net "cmd_done", 0 0, L_0x600000a9f480;  alias, 1 drivers
v0x60000130b3c0_0 .net "cmd_ready", 0 0, L_0x600001087f20;  alias, 1 drivers
v0x60000130b450_0 .net "cmd_valid", 0 0, L_0x600000aa4770;  alias, 1 drivers
v0x60000130b4e0_0 .var "col_count", 11 0;
v0x60000130b570_0 .var "cols_cfg", 11 0;
v0x60000130b600_0 .var "data_buf", 255 0;
v0x60000130b690_0 .var "done_reg", 0 0;
v0x60000130b720_0 .net "ext_addr", 39 0, L_0x6000010805a0;  1 drivers
v0x60000130b7b0_0 .var "ext_base", 39 0;
v0x60000130b840_0 .var "ext_ptr", 39 0;
v0x60000130b8d0_0 .net "ext_stride", 11 0, L_0x600001082440;  1 drivers
v0x60000130b960_0 .var "ext_stride_cfg", 11 0;
v0x60000130b9f0_0 .net "int_addr", 19 0, L_0x600001080640;  1 drivers
v0x60000130ba80_0 .var "int_base", 19 0;
v0x60000130bb10_0 .var "int_ptr", 19 0;
v0x60000130bba0_0 .net "int_stride", 11 0, L_0x6000010824e0;  1 drivers
v0x60000130bc30_0 .var "int_stride_cfg", 11 0;
v0x60000130bcc0_0 .var "op_type", 7 0;
v0x60000130bd50_0 .var "row_count", 11 0;
v0x60000130bde0_0 .var "rows_cfg", 11 0;
v0x60000130be70_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000130bf00_0 .net "sram_addr", 19 0, v0x60000130c000_0;  alias, 1 drivers
v0x60000130c000_0 .var "sram_addr_reg", 19 0;
v0x60000130c090_0 .net "sram_rdata", 255 0, L_0x600000a9fd40;  alias, 1 drivers
v0x60000130c120_0 .net "sram_re", 0 0, L_0x600000a9f2c0;  alias, 1 drivers
v0x60000130c1b0_0 .var "sram_re_reg", 0 0;
v0x60000130c240_0 .net "sram_ready", 0 0, L_0x600001086300;  alias, 1 drivers
v0x60000130c2d0_0 .net "sram_wdata", 255 0, L_0x600000a9f3a0;  alias, 1 drivers
v0x60000130c360_0 .var "sram_wdata_reg", 255 0;
v0x60000130c3f0_0 .net "sram_we", 0 0, L_0x600000a9f250;  alias, 1 drivers
v0x60000130c480_0 .var "sram_we_reg", 0 0;
v0x60000130c510_0 .var "state", 3 0;
v0x60000130c5a0_0 .net "subop", 7 0, L_0x600001080780;  1 drivers
L_0x600001080780 .part v0x60000130db00_0, 112, 8;
L_0x6000010805a0 .part v0x60000130db00_0, 72, 40;
L_0x600001080640 .part v0x60000130db00_0, 52, 20;
L_0x600001080460 .part v0x60000130db00_0, 40, 12;
L_0x600001080500 .part v0x60000130db00_0, 28, 12;
L_0x600001082440 .part v0x60000130db00_0, 16, 12;
L_0x6000010824e0 .part v0x60000130db00_0, 4, 12;
L_0x600001087f20 .cmp/eq 4, v0x60000130c510_0, L_0x1400d2920;
S_0x138fd4b80 .scope module, "lcp_inst" "local_cmd_processor" 6 193, 8 12 0, S_0x138fd9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x13902d600 .param/l "INSTR_DEPTH" 0 8 14, +C4<00000000000000000001000000000000>;
P_0x13902d640 .param/l "INSTR_WIDTH" 0 8 13, +C4<00000000000000000000000010000000>;
P_0x13902d680 .param/l "MAX_LOOP_NEST" 0 8 15, +C4<00000000000000000000000000000100>;
P_0x13902d6c0 .param/l "OP_BARRIER" 1 8 87, C4<00000111>;
P_0x13902d700 .param/l "OP_DMA" 1 8 83, C4<00000011>;
P_0x13902d740 .param/l "OP_ENDLOOP" 1 8 86, C4<00000110>;
P_0x13902d780 .param/l "OP_HALT" 1 8 88, C4<11111111>;
P_0x13902d7c0 .param/l "OP_LOOP" 1 8 85, C4<00000101>;
P_0x13902d800 .param/l "OP_NOP" 1 8 80, C4<00000000>;
P_0x13902d840 .param/l "OP_SYNC" 1 8 84, C4<00000100>;
P_0x13902d880 .param/l "OP_TENSOR" 1 8 81, C4<00000001>;
P_0x13902d8c0 .param/l "OP_VECTOR" 1 8 82, C4<00000010>;
P_0x13902d900 .param/l "SRAM_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x13902d940 .param/l "SYNC_ALL" 1 8 94, C4<11111111>;
P_0x13902d980 .param/l "SYNC_DMA" 1 8 93, C4<00000011>;
P_0x13902d9c0 .param/l "SYNC_MXU" 1 8 91, C4<00000001>;
P_0x13902da00 .param/l "SYNC_VPU" 1 8 92, C4<00000010>;
P_0x13902da40 .param/l "S_BARRIER" 1 8 107, C4<0111>;
P_0x13902da80 .param/l "S_CHECK_DEP" 1 8 104, C4<0100>;
P_0x13902dac0 .param/l "S_DECODE" 1 8 103, C4<0011>;
P_0x13902db00 .param/l "S_ERROR" 1 8 109, C4<1001>;
P_0x13902db40 .param/l "S_FETCH" 1 8 101, C4<0001>;
P_0x13902db80 .param/l "S_FETCH_WAIT" 1 8 102, C4<0010>;
P_0x13902dbc0 .param/l "S_HALTED" 1 8 108, C4<1000>;
P_0x13902dc00 .param/l "S_IDLE" 1 8 100, C4<0000>;
P_0x13902dc40 .param/l "S_ISSUE" 1 8 105, C4<0101>;
P_0x13902dc80 .param/l "S_WAIT_SYNC" 1 8 106, C4<0110>;
L_0x600000aa52d0 .functor AND 1, L_0x60000109c960, L_0x60000109caa0, C4<1>, C4<1>;
L_0x600000aa5340 .functor AND 1, L_0x600000aa52d0, L_0x60000109cbe0, C4<1>, C4<1>;
L_0x600000aa53b0 .functor BUFZ 20, v0x60000130e130_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000aa4af0 .functor BUFZ 1, v0x60000130e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000aa4930 .functor BUFZ 1, v0x60000130ea30_0, C4<0>, C4<0>, C4<0>;
L_0x600000aa4850 .functor BUFZ 1, v0x60000130f600_0, C4<0>, C4<0>, C4<0>;
L_0x600000aa4770 .functor BUFZ 1, v0x60000130dd40_0, C4<0>, C4<0>, C4<0>;
L_0x600000aa4620 .functor AND 1, L_0x60000109d040, L_0x60000109d0e0, C4<1>, C4<1>;
L_0x600000aa4690 .functor AND 1, L_0x600000aa4620, L_0x60000109d180, C4<1>, C4<1>;
L_0x1400d0010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000130c6c0_0 .net *"_ivl_11", 23 0, L_0x1400d0010;  1 drivers
L_0x1400d0058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000130c750_0 .net/2u *"_ivl_12", 31 0, L_0x1400d0058;  1 drivers
v0x60000130c7e0_0 .net *"_ivl_14", 0 0, L_0x60000109c960;  1 drivers
v0x60000130c870_0 .net *"_ivl_16", 31 0, L_0x60000109ca00;  1 drivers
L_0x1400d00a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000130c900_0 .net *"_ivl_19", 23 0, L_0x1400d00a0;  1 drivers
L_0x1400d00e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000130c990_0 .net/2u *"_ivl_20", 31 0, L_0x1400d00e8;  1 drivers
v0x60000130ca20_0 .net *"_ivl_22", 0 0, L_0x60000109caa0;  1 drivers
v0x60000130cab0_0 .net *"_ivl_25", 0 0, L_0x600000aa52d0;  1 drivers
v0x60000130cb40_0 .net *"_ivl_26", 31 0, L_0x60000109cb40;  1 drivers
L_0x1400d0130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000130cbd0_0 .net *"_ivl_29", 23 0, L_0x1400d0130;  1 drivers
L_0x1400d0178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000130cc60_0 .net/2u *"_ivl_30", 31 0, L_0x1400d0178;  1 drivers
v0x60000130ccf0_0 .net *"_ivl_32", 0 0, L_0x60000109cbe0;  1 drivers
v0x60000130cd80_0 .net *"_ivl_36", 31 0, L_0x60000109cc80;  1 drivers
L_0x1400d01c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000130ce10_0 .net *"_ivl_39", 23 0, L_0x1400d01c0;  1 drivers
L_0x1400d0208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000130cea0_0 .net/2u *"_ivl_40", 31 0, L_0x1400d0208;  1 drivers
v0x60000130cf30_0 .net *"_ivl_44", 31 0, L_0x60000109cdc0;  1 drivers
L_0x1400d0250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000130cfc0_0 .net *"_ivl_47", 23 0, L_0x1400d0250;  1 drivers
L_0x1400d0298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000130d050_0 .net/2u *"_ivl_48", 31 0, L_0x1400d0298;  1 drivers
v0x60000130d0e0_0 .net *"_ivl_52", 31 0, L_0x60000109cf00;  1 drivers
L_0x1400d02e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000130d170_0 .net *"_ivl_55", 23 0, L_0x1400d02e0;  1 drivers
L_0x1400d0328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000130d200_0 .net/2u *"_ivl_56", 31 0, L_0x1400d0328;  1 drivers
L_0x1400d0370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000130d290_0 .net/2u *"_ivl_76", 3 0, L_0x1400d0370;  1 drivers
v0x60000130d320_0 .net *"_ivl_78", 0 0, L_0x60000109d040;  1 drivers
v0x60000130d3b0_0 .net *"_ivl_8", 31 0, L_0x60000109c8c0;  1 drivers
L_0x1400d03b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000130d440_0 .net/2u *"_ivl_80", 3 0, L_0x1400d03b8;  1 drivers
v0x60000130d4d0_0 .net *"_ivl_82", 0 0, L_0x60000109d0e0;  1 drivers
v0x60000130d560_0 .net *"_ivl_85", 0 0, L_0x600000aa4620;  1 drivers
L_0x1400d0400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000130d5f0_0 .net/2u *"_ivl_86", 3 0, L_0x1400d0400;  1 drivers
v0x60000130d680_0 .net *"_ivl_88", 0 0, L_0x60000109d180;  1 drivers
v0x60000130d710_0 .net "all_done", 0 0, L_0x600000aa5340;  1 drivers
v0x60000130d7a0_0 .net "busy", 0 0, L_0x600000aa4690;  alias, 1 drivers
v0x60000130d830_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000130d8c0_0 .var "decoded_opcode", 7 0;
v0x60000130d950_0 .var "decoded_subop", 7 0;
v0x60000130d9e0_0 .net "dma_clear", 0 0, L_0x60000109cfa0;  1 drivers
v0x60000130da70_0 .net "dma_cmd", 127 0, v0x60000130db00_0;  alias, 1 drivers
v0x60000130db00_0 .var "dma_cmd_reg", 127 0;
v0x60000130db90_0 .net "dma_done", 0 0, L_0x600000a9f480;  alias, 1 drivers
v0x60000130dc20_0 .net "dma_ready", 0 0, L_0x600001087f20;  alias, 1 drivers
v0x60000130dcb0_0 .net "dma_valid", 0 0, L_0x600000aa4770;  alias, 1 drivers
v0x60000130dd40_0 .var "dma_valid_reg", 0 0;
v0x60000130ddd0_0 .net "done", 0 0, v0x60000130de60_0;  alias, 1 drivers
v0x60000130de60_0 .var "done_reg", 0 0;
v0x60000130def0_0 .net "error", 0 0, v0x60000130df80_0;  alias, 1 drivers
v0x60000130df80_0 .var "error_reg", 0 0;
v0x60000130e010_0 .net "global_sync_in", 0 0, L_0x600000ab7020;  alias, 1 drivers
v0x60000130e0a0_0 .net "imem_addr", 19 0, L_0x600000aa53b0;  alias, 1 drivers
v0x60000130e130_0 .var "imem_addr_reg", 19 0;
v0x60000130e1c0_0 .net "imem_data", 127 0, v0x60000132f4e0_0;  alias, 1 drivers
v0x60000130e250_0 .net "imem_re", 0 0, L_0x600000aa4af0;  alias, 1 drivers
v0x60000130e2e0_0 .var "imem_re_reg", 0 0;
v0x60000130e370_0 .net "imem_valid", 0 0, L_0x600000aa5260;  alias, 1 drivers
v0x60000130e400_0 .var "instr_reg", 127 0;
v0x60000130e490_0 .net "loop_count", 15 0, L_0x60000109c780;  1 drivers
v0x60000130e520 .array "loop_counter", 3 0, 15 0;
v0x60000130e5b0_0 .var "loop_sp", 1 0;
v0x60000130e640 .array "loop_start_addr", 3 0, 19 0;
v0x60000130e6d0_0 .net "mxu_clear", 0 0, L_0x60000109cd20;  1 drivers
v0x60000130e760_0 .net "mxu_cmd", 127 0, v0x60000130e7f0_0;  alias, 1 drivers
v0x60000130e7f0_0 .var "mxu_cmd_reg", 127 0;
v0x60000130e880_0 .net "mxu_done", 0 0, L_0x600000a9f800;  alias, 1 drivers
v0x60000130e910_0 .net "mxu_ready", 0 0, L_0x600000a9f790;  alias, 1 drivers
v0x60000130e9a0_0 .net "mxu_valid", 0 0, L_0x600000aa4930;  alias, 1 drivers
v0x60000130ea30_0 .var "mxu_valid_reg", 0 0;
v0x60000130eac0_0 .net "opcode", 7 0, L_0x60000109c640;  1 drivers
v0x60000130eb50_0 .var "pc", 19 0;
v0x60000130ebe0_0 .var "pending_dma", 7 0;
v0x60000130ec70_0 .var "pending_mxu", 7 0;
v0x60000130ed00_0 .var "pending_vpu", 7 0;
v0x60000130ed90_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000130ee20_0 .net "start", 0 0, L_0x600001085f40;  alias, 1 drivers
v0x60000130eeb0_0 .net "start_pc", 19 0, L_0x600000ab7170;  alias, 1 drivers
v0x60000130ef40_0 .var "state", 3 0;
v0x60000130efd0_0 .net "subop", 7 0, L_0x60000109c6e0;  1 drivers
v0x60000130f060_0 .net "sync_grant", 0 0, L_0x600001086620;  alias, 1 drivers
v0x60000130f0f0_0 .net "sync_mask", 7 0, L_0x60000109c820;  1 drivers
v0x60000130f180_0 .net "sync_request", 0 0, v0x60000130f210_0;  alias, 1 drivers
v0x60000130f210_0 .var "sync_request_reg", 0 0;
v0x60000130f2a0_0 .net "vpu_clear", 0 0, L_0x60000109ce60;  1 drivers
v0x60000130f330_0 .net "vpu_cmd", 127 0, v0x60000130f3c0_0;  alias, 1 drivers
v0x60000130f3c0_0 .var "vpu_cmd_reg", 127 0;
v0x60000130f450_0 .net "vpu_done", 0 0, L_0x600000a9f5d0;  alias, 1 drivers
v0x60000130f4e0_0 .net "vpu_ready", 0 0, L_0x6000010806e0;  alias, 1 drivers
v0x60000130f570_0 .net "vpu_valid", 0 0, L_0x600000aa4850;  alias, 1 drivers
v0x60000130f600_0 .var "vpu_valid_reg", 0 0;
L_0x60000109c640 .part v0x60000132f4e0_0, 120, 8;
L_0x60000109c6e0 .part v0x60000132f4e0_0, 112, 8;
L_0x60000109c780 .part v0x60000132f4e0_0, 32, 16;
L_0x60000109c820 .part v0x60000132f4e0_0, 104, 8;
L_0x60000109c8c0 .concat [ 8 24 0 0], v0x60000130ec70_0, L_0x1400d0010;
L_0x60000109c960 .cmp/eq 32, L_0x60000109c8c0, L_0x1400d0058;
L_0x60000109ca00 .concat [ 8 24 0 0], v0x60000130ed00_0, L_0x1400d00a0;
L_0x60000109caa0 .cmp/eq 32, L_0x60000109ca00, L_0x1400d00e8;
L_0x60000109cb40 .concat [ 8 24 0 0], v0x60000130ebe0_0, L_0x1400d0130;
L_0x60000109cbe0 .cmp/eq 32, L_0x60000109cb40, L_0x1400d0178;
L_0x60000109cc80 .concat [ 8 24 0 0], v0x60000130ec70_0, L_0x1400d01c0;
L_0x60000109cd20 .cmp/eq 32, L_0x60000109cc80, L_0x1400d0208;
L_0x60000109cdc0 .concat [ 8 24 0 0], v0x60000130ed00_0, L_0x1400d0250;
L_0x60000109ce60 .cmp/eq 32, L_0x60000109cdc0, L_0x1400d0298;
L_0x60000109cf00 .concat [ 8 24 0 0], v0x60000130ebe0_0, L_0x1400d02e0;
L_0x60000109cfa0 .cmp/eq 32, L_0x60000109cf00, L_0x1400d0328;
L_0x60000109d040 .cmp/ne 4, v0x60000130ef40_0, L_0x1400d0370;
L_0x60000109d0e0 .cmp/ne 4, v0x60000130ef40_0, L_0x1400d03b8;
L_0x60000109d180 .cmp/ne 4, v0x60000130ef40_0, L_0x1400d0400;
S_0x138fd2530 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 212, 8 212 0, S_0x138fd4b80;
 .timescale 0 0;
v0x60000130c630_0 .var/i "i", 31 0;
S_0x138fcfee0 .scope module, "mxu_array" "systolic_array" 6 296, 9 13 0, S_0x138fd9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x138fcd890 .param/l "ACC_WIDTH" 0 9 16, +C4<00000000000000000000000000100000>;
P_0x138fcd8d0 .param/l "ARRAY_SIZE" 0 9 14, +C4<00000000000000000000000000000100>;
P_0x138fcd910 .param/l "DATA_WIDTH" 0 9 15, +C4<00000000000000000000000000001000>;
P_0x138fcd950 .param/l "S_COMPUTE" 1 9 51, C4<010>;
P_0x138fcd990 .param/l "S_DONE" 1 9 53, C4<100>;
P_0x138fcd9d0 .param/l "S_DRAIN" 1 9 52, C4<011>;
P_0x138fcda10 .param/l "S_IDLE" 1 9 49, C4<000>;
P_0x138fcda50 .param/l "S_LOAD" 1 9 50, C4<001>;
L_0x600000a952d0 .functor OR 1, L_0x600001083ac0, L_0x600001083b60, C4<0>, C4<0>;
L_0x600000a95260 .functor AND 1, L_0x600001083980, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000a951f0 .functor AND 1, L_0x600000a95260, L_0x600001083a20, C4<1>, C4<1>;
L_0x600000a96bc0 .functor OR 1, L_0x600000a952d0, L_0x600000a951f0, C4<0>, C4<0>;
L_0x600000a95650 .functor BUFZ 1, L_0x600000a96bc0, C4<0>, C4<0>, C4<0>;
L_0x600000a9fb80 .functor AND 1, L_0x600001083840, L_0x6000010838e0, C4<1>, C4<1>;
L_0x600000a9f950 .functor AND 1, L_0x6000010835c0, L_0x600001083660, C4<1>, C4<1>;
L_0x600000a9f9c0 .functor AND 1, L_0x600000a9f950, L_0x600001083340, C4<1>, C4<1>;
v0x600001315ef0_0 .net *"_ivl_101", 0 0, L_0x600001083340;  1 drivers
L_0x1400d2188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001315f80_0 .net/2u *"_ivl_37", 2 0, L_0x1400d2188;  1 drivers
v0x600001316010_0 .net *"_ivl_39", 0 0, L_0x600001083ac0;  1 drivers
L_0x1400d21d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000013160a0_0 .net/2u *"_ivl_41", 2 0, L_0x1400d21d0;  1 drivers
v0x600001316130_0 .net *"_ivl_43", 0 0, L_0x600001083b60;  1 drivers
v0x6000013161c0_0 .net *"_ivl_46", 0 0, L_0x600000a952d0;  1 drivers
L_0x1400d2218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001316250_0 .net/2u *"_ivl_47", 2 0, L_0x1400d2218;  1 drivers
v0x6000013162e0_0 .net *"_ivl_49", 0 0, L_0x600001083980;  1 drivers
v0x600001316370_0 .net *"_ivl_52", 0 0, L_0x600000a95260;  1 drivers
v0x600001316400_0 .net *"_ivl_54", 0 0, L_0x600001083a20;  1 drivers
v0x600001316490_0 .net *"_ivl_56", 0 0, L_0x600000a951f0;  1 drivers
L_0x1400d2260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001316520_0 .net/2u *"_ivl_61", 2 0, L_0x1400d2260;  1 drivers
v0x6000013165b0_0 .net *"_ivl_63", 0 0, L_0x600001083840;  1 drivers
L_0x1400d22a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001316640_0 .net/2u *"_ivl_65", 2 0, L_0x1400d22a8;  1 drivers
v0x6000013166d0_0 .net *"_ivl_67", 0 0, L_0x6000010838e0;  1 drivers
L_0x1400d22f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001316760_0 .net/2u *"_ivl_71", 2 0, L_0x1400d22f0;  1 drivers
L_0x1400d2338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013167f0_0 .net/2u *"_ivl_75", 2 0, L_0x1400d2338;  1 drivers
L_0x1400d23c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001316880_0 .net/2u *"_ivl_81", 2 0, L_0x1400d23c8;  1 drivers
v0x600001316910_0 .net *"_ivl_83", 0 0, L_0x6000010835c0;  1 drivers
v0x6000013169a0_0 .net *"_ivl_85", 0 0, L_0x600001083660;  1 drivers
v0x600001316a30_0 .net *"_ivl_88", 0 0, L_0x600000a9f950;  1 drivers
v0x600001316ac0_0 .net *"_ivl_89", 31 0, L_0x600001083480;  1 drivers
L_0x1400d2410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001316b50_0 .net *"_ivl_92", 15 0, L_0x1400d2410;  1 drivers
L_0x1400dbf50 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001316be0_0 .net *"_ivl_93", 31 0, L_0x1400dbf50;  1 drivers
L_0x1400d2458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001316c70_0 .net/2u *"_ivl_97", 31 0, L_0x1400d2458;  1 drivers
v0x600001316d00_0 .net *"_ivl_99", 31 0, L_0x600001083520;  1 drivers
v0x600001316d90_0 .net "act_data", 31 0, v0x60000132e250_0;  1 drivers
v0x600001316e20 .array "act_h", 19 0;
v0x600001316e20_0 .net v0x600001316e20 0, 7 0, L_0x600000aa4310; 1 drivers
v0x600001316e20_1 .net v0x600001316e20 1, 7 0, v0x6000013007e0_0; 1 drivers
v0x600001316e20_2 .net v0x600001316e20 2, 7 0, v0x600001301d40_0; 1 drivers
v0x600001316e20_3 .net v0x600001316e20 3, 7 0, v0x6000013032a0_0; 1 drivers
v0x600001316e20_4 .net v0x600001316e20 4, 7 0, v0x600001304870_0; 1 drivers
v0x600001316e20_5 .net v0x600001316e20 5, 7 0, L_0x600000aa41c0; 1 drivers
v0x600001316e20_6 .net v0x600001316e20 6, 7 0, v0x600001305dd0_0; 1 drivers
v0x600001316e20_7 .net v0x600001316e20 7, 7 0, v0x600001307330_0; 1 drivers
v0x600001316e20_8 .net v0x600001316e20 8, 7 0, v0x600001318900_0; 1 drivers
v0x600001316e20_9 .net v0x600001316e20 9, 7 0, v0x600001319e60_0; 1 drivers
v0x600001316e20_10 .net v0x600001316e20 10, 7 0, L_0x600000aa4230; 1 drivers
v0x600001316e20_11 .net v0x600001316e20 11, 7 0, v0x60000131b3c0_0; 1 drivers
v0x600001316e20_12 .net v0x600001316e20 12, 7 0, v0x60000131c990_0; 1 drivers
v0x600001316e20_13 .net v0x600001316e20 13, 7 0, v0x60000131def0_0; 1 drivers
v0x600001316e20_14 .net v0x600001316e20 14, 7 0, v0x60000131f450_0; 1 drivers
v0x600001316e20_15 .net v0x600001316e20 15, 7 0, L_0x600000aa40e0; 1 drivers
v0x600001316e20_16 .net v0x600001316e20 16, 7 0, v0x600001310a20_0; 1 drivers
v0x600001316e20_17 .net v0x600001316e20 17, 7 0, v0x600001311f80_0; 1 drivers
v0x600001316e20_18 .net v0x600001316e20 18, 7 0, v0x6000013134e0_0; 1 drivers
v0x600001316e20_19 .net v0x600001316e20 19, 7 0, v0x600001314ab0_0; 1 drivers
v0x600001316eb0_0 .net "act_ready", 0 0, L_0x6000010837a0;  1 drivers
v0x600001316f40_0 .net "act_valid", 0 0, v0x60000132e370_0;  1 drivers
v0x600001316fd0_0 .net "busy", 0 0, L_0x600000a9fb80;  alias, 1 drivers
v0x600001317060_0 .net "cfg_k_tiles", 15 0, L_0x60000109d680;  alias, 1 drivers
L_0x1400d24a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000013170f0_0 .net "clear_acc", 0 0, L_0x1400d24a0;  1 drivers
v0x600001317180_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001317210_0 .var "cycle_count", 15 0;
v0x6000013172a0_0 .var "cycle_count_next", 15 0;
v0x60000130f690_5 .array/port v0x60000130f690, 5;
v0x600001317330 .array "deskew_output", 3 0;
v0x600001317330_0 .net v0x600001317330 0, 31 0, v0x60000130f690_5; 1 drivers
v0x60000130f7b0_3 .array/port v0x60000130f7b0, 3;
v0x600001317330_1 .net v0x600001317330 1, 31 0, v0x60000130f7b0_3; 1 drivers
v0x60000130f8d0_1 .array/port v0x60000130f8d0, 1;
v0x600001317330_2 .net v0x600001317330 2, 31 0, v0x60000130f8d0_1; 1 drivers
v0x600001317330_3 .net v0x600001317330 3, 31 0, L_0x600000a95180; 1 drivers
v0x6000013173c0_0 .net "done", 0 0, L_0x600001083700;  alias, 1 drivers
L_0x1400d2380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001317450_0 .net "drain_delay", 15 0, L_0x1400d2380;  1 drivers
v0x6000013174e0_0 .net "pe_enable", 0 0, L_0x600000a96bc0;  1 drivers
v0x600001317570 .array "psum_bottom", 3 0;
v0x600001317570_0 .net v0x600001317570 0, 31 0, L_0x600000a95d50; 1 drivers
v0x600001317570_1 .net v0x600001317570 1, 31 0, L_0x600000a96d80; 1 drivers
v0x600001317570_2 .net v0x600001317570 2, 31 0, L_0x600000a96ca0; 1 drivers
v0x600001317570_3 .net v0x600001317570 3, 31 0, L_0x600000a95730; 1 drivers
L_0x1400d0568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001317600 .array "psum_v", 19 0;
v0x600001317600_0 .net v0x600001317600 0, 31 0, L_0x1400d0568; 1 drivers
L_0x1400d05b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001317600_1 .net v0x600001317600 1, 31 0, L_0x1400d05b0; 1 drivers
L_0x1400d05f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001317600_2 .net v0x600001317600 2, 31 0, L_0x1400d05f8; 1 drivers
L_0x1400d0640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001317600_3 .net v0x600001317600 3, 31 0, L_0x1400d0640; 1 drivers
v0x600001317600_4 .net v0x600001317600 4, 31 0, v0x600001300cf0_0; 1 drivers
v0x600001317600_5 .net v0x600001317600 5, 31 0, v0x600001302250_0; 1 drivers
v0x600001317600_6 .net v0x600001317600 6, 31 0, v0x6000013037b0_0; 1 drivers
v0x600001317600_7 .net v0x600001317600 7, 31 0, v0x600001304d80_0; 1 drivers
v0x600001317600_8 .net v0x600001317600 8, 31 0, v0x6000013062e0_0; 1 drivers
v0x600001317600_9 .net v0x600001317600 9, 31 0, v0x600001307840_0; 1 drivers
v0x600001317600_10 .net v0x600001317600 10, 31 0, v0x600001318e10_0; 1 drivers
v0x600001317600_11 .net v0x600001317600 11, 31 0, v0x60000131a370_0; 1 drivers
v0x600001317600_12 .net v0x600001317600 12, 31 0, v0x60000131b8d0_0; 1 drivers
v0x600001317600_13 .net v0x600001317600 13, 31 0, v0x60000131cea0_0; 1 drivers
v0x600001317600_14 .net v0x600001317600 14, 31 0, v0x60000131e400_0; 1 drivers
v0x600001317600_15 .net v0x600001317600 15, 31 0, v0x60000131f960_0; 1 drivers
v0x600001317600_16 .net v0x600001317600 16, 31 0, v0x600001310f30_0; 1 drivers
v0x600001317600_17 .net v0x600001317600 17, 31 0, v0x600001312490_0; 1 drivers
v0x600001317600_18 .net v0x600001317600 18, 31 0, v0x6000013139f0_0; 1 drivers
v0x600001317600_19 .net v0x600001317600 19, 31 0, v0x600001314fc0_0; 1 drivers
v0x600001317690_0 .net "result_data", 127 0, L_0x600001083ca0;  alias, 1 drivers
L_0x1400d24e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001317720_0 .net "result_ready", 0 0, L_0x1400d24e8;  1 drivers
v0x6000013177b0_0 .net "result_valid", 0 0, L_0x600000a9f9c0;  alias, 1 drivers
v0x600001317840_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000013178d0_0 .net "skew_enable", 0 0, L_0x600000a95650;  1 drivers
v0x600001317960 .array "skew_input", 3 0;
v0x600001317960_0 .net v0x600001317960 0, 7 0, L_0x60000109d7c0; 1 drivers
v0x600001317960_1 .net v0x600001317960 1, 7 0, L_0x60000109d900; 1 drivers
v0x600001317960_2 .net v0x600001317960 2, 7 0, L_0x60000109da40; 1 drivers
v0x600001317960_3 .net v0x600001317960 3, 7 0, L_0x60000109db80; 1 drivers
v0x6000013179f0 .array "skew_output", 3 0;
v0x6000013179f0_0 .net v0x6000013179f0 0, 7 0, v0x60000130f9f0_0; 1 drivers
v0x6000013179f0_1 .net v0x6000013179f0 1, 7 0, v0x60000130fcc0_0; 1 drivers
v0x6000013179f0_2 .net v0x6000013179f0 2, 7 0, v0x600001300000_0; 1 drivers
v0x6000013179f0_3 .net v0x6000013179f0 3, 7 0, v0x6000013002d0_0; 1 drivers
v0x600001317a80_0 .net "start", 0 0, v0x600001320870_0;  1 drivers
v0x600001317b10_0 .var "state", 2 0;
v0x600001317ba0_0 .var "state_next", 2 0;
v0x600001317c30_0 .net "weight_load_col", 1 0, v0x600001321d40_0;  1 drivers
v0x600001317cc0_0 .net "weight_load_data", 31 0, L_0x6000010833e0;  1 drivers
v0x600001317d50_0 .net "weight_load_en", 0 0, v0x600001321dd0_0;  1 drivers
E_0x600003bcec00/0 .event anyedge, v0x600001317b10_0, v0x600001317210_0, v0x600001317a80_0, v0x600001317d50_0;
E_0x600003bcec00/1 .event anyedge, v0x600001317060_0, v0x600001317450_0;
E_0x600003bcec00 .event/or E_0x600003bcec00/0, E_0x600003bcec00/1;
L_0x60000109d720 .part v0x60000132e250_0, 0, 8;
L_0x1400d0448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000109d7c0 .functor MUXZ 8, L_0x1400d0448, L_0x60000109d720, v0x60000132e370_0, C4<>;
L_0x60000109d860 .part v0x60000132e250_0, 8, 8;
L_0x1400d0490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000109d900 .functor MUXZ 8, L_0x1400d0490, L_0x60000109d860, v0x60000132e370_0, C4<>;
L_0x60000109d9a0 .part v0x60000132e250_0, 16, 8;
L_0x1400d04d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000109da40 .functor MUXZ 8, L_0x1400d04d8, L_0x60000109d9a0, v0x60000132e370_0, C4<>;
L_0x60000109dae0 .part v0x60000132e250_0, 24, 8;
L_0x1400d0520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000109db80 .functor MUXZ 8, L_0x1400d0520, L_0x60000109dae0, v0x60000132e370_0, C4<>;
L_0x60000109dd60 .part L_0x6000010833e0, 0, 8;
L_0x60000109e580 .part L_0x6000010833e0, 0, 8;
L_0x60000109eda0 .part L_0x6000010833e0, 0, 8;
L_0x60000109f5c0 .part L_0x6000010833e0, 0, 8;
L_0x60000109fde0 .part L_0x6000010833e0, 8, 8;
L_0x60000108b7a0 .part L_0x6000010833e0, 8, 8;
L_0x60000108ae40 .part L_0x6000010833e0, 8, 8;
L_0x60000108a760 .part L_0x6000010833e0, 8, 8;
L_0x600001089cc0 .part L_0x6000010833e0, 16, 8;
L_0x60000108fca0 .part L_0x6000010833e0, 16, 8;
L_0x60000108f5c0 .part L_0x6000010833e0, 16, 8;
L_0x60000108ed00 .part L_0x6000010833e0, 16, 8;
L_0x60000108e760 .part L_0x6000010833e0, 24, 8;
L_0x60000108d4a0 .part L_0x6000010833e0, 24, 8;
L_0x60000108c820 .part L_0x6000010833e0, 24, 8;
L_0x60000108c140 .part L_0x6000010833e0, 24, 8;
L_0x600001083ca0 .concat8 [ 32 32 32 32], L_0x600000a94d20, L_0x600000a948c0, L_0x600000a94460, L_0x600000a94000;
L_0x600001083ac0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d2188;
L_0x600001083b60 .cmp/eq 3, v0x600001317b10_0, L_0x1400d21d0;
L_0x600001083980 .cmp/eq 3, v0x600001317b10_0, L_0x1400d2218;
L_0x600001083a20 .reduce/nor v0x600001321dd0_0;
L_0x600001083840 .cmp/ne 3, v0x600001317b10_0, L_0x1400d2260;
L_0x6000010838e0 .cmp/ne 3, v0x600001317b10_0, L_0x1400d22a8;
L_0x600001083700 .cmp/eq 3, v0x600001317b10_0, L_0x1400d22f0;
L_0x6000010837a0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d2338;
L_0x6000010835c0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d23c8;
L_0x600001083660 .cmp/ge 16, v0x600001317210_0, L_0x1400d2380;
L_0x600001083480 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d2410;
L_0x600001083520 .arith/sum 32, L_0x1400dbf50, L_0x1400d2458;
L_0x600001083340 .cmp/gt 32, L_0x600001083520, L_0x600001083480;
S_0x138f856a0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 9 248, 9 248 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600000fedc80 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000110>;
P_0x600000fedcc0 .param/l "col" 1 9 248, +C4<00>;
L_0x600000a95d50 .functor BUFZ 32, v0x600001310f30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138faf500 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138f856a0;
 .timescale 0 0;
v0x60000130f690 .array "delay_stages", 5 0, 31 0;
v0x60000130f720_0 .var/i "i", 31 0;
S_0x138f85260 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 9 248, 9 248 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600000fedd80 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000100>;
P_0x600000feddc0 .param/l "col" 1 9 248, +C4<01>;
L_0x600000a96d80 .functor BUFZ 32, v0x600001312490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138f84e20 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138f85260;
 .timescale 0 0;
v0x60000130f7b0 .array "delay_stages", 3 0, 31 0;
v0x60000130f840_0 .var/i "i", 31 0;
S_0x138faacb0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 9 248, 9 248 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600000fede00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000010>;
P_0x600000fede40 .param/l "col" 1 9 248, +C4<010>;
L_0x600000a96ca0 .functor BUFZ 32, v0x6000013139f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fa8660 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138faacb0;
 .timescale 0 0;
v0x60000130f8d0 .array "delay_stages", 1 0, 31 0;
v0x60000130f960_0 .var/i "i", 31 0;
S_0x138fa6010 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 9 248, 9 248 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600000fede80 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000000>;
P_0x600000fedec0 .param/l "col" 1 9 248, +C4<011>;
L_0x600000a95730 .functor BUFZ 32, v0x600001314fc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fa39c0 .scope generate, "col_no_delay" "col_no_delay" 9 253, 9 253 0, S_0x138fa6010;
 .timescale 0 0;
L_0x600000a95180 .functor BUFZ 32, L_0x600000a95730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fa1370 .scope generate, "gen_skew[0]" "gen_skew[0]" 9 142, 9 142 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bcee80 .param/l "row" 1 9 142, +C4<00>;
v0x60000130fa80_0 .net *"_ivl_1", 7 0, L_0x60000109d720;  1 drivers
v0x60000130fb10_0 .net/2u *"_ivl_2", 7 0, L_0x1400d0448;  1 drivers
S_0x138f9ed20 .scope generate, "row0_skew" "row0_skew" 9 146, 9 146 0, S_0x138fa1370;
 .timescale 0 0;
v0x60000130f9f0_0 .var "out_reg", 7 0;
S_0x138f9c6d0 .scope generate, "gen_skew[1]" "gen_skew[1]" 9 142, 9 142 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bcef00 .param/l "row" 1 9 142, +C4<01>;
v0x60000130fd50_0 .net *"_ivl_1", 7 0, L_0x60000109d860;  1 drivers
v0x60000130fde0_0 .net/2u *"_ivl_2", 7 0, L_0x1400d0490;  1 drivers
S_0x138f9a080 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f9c6d0;
 .timescale 0 0;
v0x60000130fba0 .array "delay_stages", 0 0, 7 0;
v0x60000130fc30_0 .var/i "i", 31 0;
v0x60000130fcc0_0 .var "out_reg", 7 0;
S_0x138f97a30 .scope generate, "gen_skew[2]" "gen_skew[2]" 9 142, 9 142 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bcef80 .param/l "row" 1 9 142, +C4<010>;
v0x600001300090_0 .net *"_ivl_1", 7 0, L_0x60000109d9a0;  1 drivers
v0x600001300120_0 .net/2u *"_ivl_2", 7 0, L_0x1400d04d8;  1 drivers
S_0x138f953e0 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f97a30;
 .timescale 0 0;
v0x60000130fe70 .array "delay_stages", 1 0, 7 0;
v0x60000130ff00_0 .var/i "i", 31 0;
v0x600001300000_0 .var "out_reg", 7 0;
S_0x138f92d90 .scope generate, "gen_skew[3]" "gen_skew[3]" 9 142, 9 142 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bcf000 .param/l "row" 1 9 142, +C4<011>;
v0x600001300360_0 .net *"_ivl_1", 7 0, L_0x60000109dae0;  1 drivers
v0x6000013003f0_0 .net/2u *"_ivl_2", 7 0, L_0x1400d0520;  1 drivers
S_0x138f90740 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f92d90;
 .timescale 0 0;
v0x6000013001b0 .array "delay_stages", 2 0, 7 0;
v0x600001300240_0 .var/i "i", 31 0;
v0x6000013002d0_0 .var "out_reg", 7 0;
S_0x138f8e0f0 .scope generate, "pe_row[0]" "pe_row[0]" 9 213, 9 213 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bcee40 .param/l "row" 1 9 213, +C4<00>;
S_0x138f8baa0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f8e0f0;
 .timescale 0 0;
P_0x600003bcf0c0 .param/l "col" 1 9 214, +C4<00>;
L_0x600000aa4150 .functor AND 1, v0x600001321dd0_0, L_0x60000109dcc0, C4<1>, C4<1>;
L_0x600000aa4000 .functor AND 1, L_0x60000109dea0, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000aa4070 .functor OR 1, L_0x60000109de00, L_0x600000aa4000, C4<0>, C4<0>;
L_0x600000aa50a0 .functor AND 1, L_0x1400d24a0, L_0x600000aa4070, C4<1>, C4<1>;
L_0x600000aa4d20 .functor AND 1, L_0x600000aa50a0, L_0x60000109dfe0, C4<1>, C4<1>;
v0x600001300fc0_0 .net *"_ivl_0", 2 0, L_0x60000109dc20;  1 drivers
L_0x1400d0718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001301050_0 .net/2u *"_ivl_11", 2 0, L_0x1400d0718;  1 drivers
v0x6000013010e0_0 .net *"_ivl_13", 0 0, L_0x60000109de00;  1 drivers
L_0x1400d0760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001301170_0 .net/2u *"_ivl_15", 2 0, L_0x1400d0760;  1 drivers
v0x600001301200_0 .net *"_ivl_17", 0 0, L_0x60000109dea0;  1 drivers
v0x600001301290_0 .net *"_ivl_20", 0 0, L_0x600000aa4000;  1 drivers
v0x600001301320_0 .net *"_ivl_22", 0 0, L_0x600000aa4070;  1 drivers
v0x6000013013b0_0 .net *"_ivl_24", 0 0, L_0x600000aa50a0;  1 drivers
v0x600001301440_0 .net *"_ivl_25", 31 0, L_0x60000109df40;  1 drivers
L_0x1400d07a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013014d0_0 .net *"_ivl_28", 15 0, L_0x1400d07a8;  1 drivers
L_0x1400d07f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001301560_0 .net/2u *"_ivl_29", 31 0, L_0x1400d07f0;  1 drivers
L_0x1400d0688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013015f0_0 .net *"_ivl_3", 0 0, L_0x1400d0688;  1 drivers
v0x600001301680_0 .net *"_ivl_31", 0 0, L_0x60000109dfe0;  1 drivers
L_0x1400d06d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001301710_0 .net/2u *"_ivl_4", 2 0, L_0x1400d06d0;  1 drivers
v0x6000013017a0_0 .net *"_ivl_6", 0 0, L_0x60000109dcc0;  1 drivers
v0x600001301830_0 .net "do_clear", 0 0, L_0x600000aa4d20;  1 drivers
v0x6000013018c0_0 .net "load_weight", 0 0, L_0x600000aa4150;  1 drivers
v0x600001301950_0 .net "weight_in", 7 0, L_0x60000109dd60;  1 drivers
L_0x60000109dc20 .concat [ 2 1 0 0], v0x600001321d40_0, L_0x1400d0688;
L_0x60000109dcc0 .cmp/eq 3, L_0x60000109dc20, L_0x1400d06d0;
L_0x60000109de00 .cmp/eq 3, v0x600001317b10_0, L_0x1400d0718;
L_0x60000109dea0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d0760;
L_0x60000109df40 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d07a8;
L_0x60000109dfe0 .cmp/eq 32, L_0x60000109df40, L_0x1400d07f0;
S_0x138f89450 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f8baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fedf80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fedfc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001300480_0 .net *"_ivl_11", 0 0, L_0x60000109e260;  1 drivers
v0x600001300510_0 .net *"_ivl_12", 15 0, L_0x60000109e300;  1 drivers
v0x6000013005a0_0 .net/s *"_ivl_4", 15 0, L_0x60000109e080;  1 drivers
v0x600001300630_0 .net/s *"_ivl_6", 15 0, L_0x60000109e120;  1 drivers
v0x6000013006c0_0 .net/s "a_signed", 7 0, v0x600001300870_0;  1 drivers
v0x600001300750_0 .net "act_in", 7 0, L_0x600000aa4310;  alias, 1 drivers
v0x6000013007e0_0 .var "act_out", 7 0;
v0x600001300870_0 .var "act_reg", 7 0;
v0x600001300900_0 .net "clear_acc", 0 0, L_0x600000aa4d20;  alias, 1 drivers
v0x600001300990_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001300a20_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x600001300ab0_0 .net "load_weight", 0 0, L_0x600000aa4150;  alias, 1 drivers
v0x600001300b40_0 .net/s "product", 15 0, L_0x60000109e1c0;  1 drivers
v0x600001300bd0_0 .net/s "product_ext", 31 0, L_0x60000109e3a0;  1 drivers
v0x600001300c60_0 .net "psum_in", 31 0, L_0x1400d0568;  alias, 1 drivers
v0x600001300cf0_0 .var "psum_out", 31 0;
v0x600001300d80_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001300e10_0 .net/s "w_signed", 7 0, v0x600001300f30_0;  1 drivers
v0x600001300ea0_0 .net "weight_in", 7 0, L_0x60000109dd60;  alias, 1 drivers
v0x600001300f30_0 .var "weight_reg", 7 0;
L_0x60000109e080 .extend/s 16, v0x600001300870_0;
L_0x60000109e120 .extend/s 16, v0x600001300f30_0;
L_0x60000109e1c0 .arith/mult 16, L_0x60000109e080, L_0x60000109e120;
L_0x60000109e260 .part L_0x60000109e1c0, 15, 1;
LS_0x60000109e300_0_0 .concat [ 1 1 1 1], L_0x60000109e260, L_0x60000109e260, L_0x60000109e260, L_0x60000109e260;
LS_0x60000109e300_0_4 .concat [ 1 1 1 1], L_0x60000109e260, L_0x60000109e260, L_0x60000109e260, L_0x60000109e260;
LS_0x60000109e300_0_8 .concat [ 1 1 1 1], L_0x60000109e260, L_0x60000109e260, L_0x60000109e260, L_0x60000109e260;
LS_0x60000109e300_0_12 .concat [ 1 1 1 1], L_0x60000109e260, L_0x60000109e260, L_0x60000109e260, L_0x60000109e260;
L_0x60000109e300 .concat [ 4 4 4 4], LS_0x60000109e300_0_0, LS_0x60000109e300_0_4, LS_0x60000109e300_0_8, LS_0x60000109e300_0_12;
L_0x60000109e3a0 .concat [ 16 16 0 0], L_0x60000109e1c0, L_0x60000109e300;
S_0x138f86e00 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f8e0f0;
 .timescale 0 0;
P_0x600003bcf1c0 .param/l "col" 1 9 214, +C4<01>;
L_0x600000aa4bd0 .functor AND 1, v0x600001321dd0_0, L_0x60000109e4e0, C4<1>, C4<1>;
L_0x600000aa4b60 .functor AND 1, L_0x60000109e6c0, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000aa73a0 .functor OR 1, L_0x60000109e620, L_0x600000aa4b60, C4<0>, C4<0>;
L_0x600000aa7410 .functor AND 1, L_0x1400d24a0, L_0x600000aa73a0, C4<1>, C4<1>;
L_0x600000aa7e90 .functor AND 1, L_0x600000aa7410, L_0x60000109e800, C4<1>, C4<1>;
v0x600001302520_0 .net *"_ivl_0", 2 0, L_0x60000109e440;  1 drivers
L_0x1400d08c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013025b0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d08c8;  1 drivers
v0x600001302640_0 .net *"_ivl_13", 0 0, L_0x60000109e620;  1 drivers
L_0x1400d0910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013026d0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d0910;  1 drivers
v0x600001302760_0 .net *"_ivl_17", 0 0, L_0x60000109e6c0;  1 drivers
v0x6000013027f0_0 .net *"_ivl_20", 0 0, L_0x600000aa4b60;  1 drivers
v0x600001302880_0 .net *"_ivl_22", 0 0, L_0x600000aa73a0;  1 drivers
v0x600001302910_0 .net *"_ivl_24", 0 0, L_0x600000aa7410;  1 drivers
v0x6000013029a0_0 .net *"_ivl_25", 31 0, L_0x60000109e760;  1 drivers
L_0x1400d0958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001302a30_0 .net *"_ivl_28", 15 0, L_0x1400d0958;  1 drivers
L_0x1400d09a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001302ac0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d09a0;  1 drivers
L_0x1400d0838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001302b50_0 .net *"_ivl_3", 0 0, L_0x1400d0838;  1 drivers
v0x600001302be0_0 .net *"_ivl_31", 0 0, L_0x60000109e800;  1 drivers
L_0x1400d0880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001302c70_0 .net/2u *"_ivl_4", 2 0, L_0x1400d0880;  1 drivers
v0x600001302d00_0 .net *"_ivl_6", 0 0, L_0x60000109e4e0;  1 drivers
v0x600001302d90_0 .net "do_clear", 0 0, L_0x600000aa7e90;  1 drivers
v0x600001302e20_0 .net "load_weight", 0 0, L_0x600000aa4bd0;  1 drivers
v0x600001302eb0_0 .net "weight_in", 7 0, L_0x60000109e580;  1 drivers
L_0x60000109e440 .concat [ 2 1 0 0], v0x600001321d40_0, L_0x1400d0838;
L_0x60000109e4e0 .cmp/eq 3, L_0x60000109e440, L_0x1400d0880;
L_0x60000109e620 .cmp/eq 3, v0x600001317b10_0, L_0x1400d08c8;
L_0x60000109e6c0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d0910;
L_0x60000109e760 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d0958;
L_0x60000109e800 .cmp/eq 32, L_0x60000109e760, L_0x1400d09a0;
S_0x138f41260 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f86e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee000 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee040 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000013019e0_0 .net *"_ivl_11", 0 0, L_0x60000109ea80;  1 drivers
v0x600001301a70_0 .net *"_ivl_12", 15 0, L_0x60000109eb20;  1 drivers
v0x600001301b00_0 .net/s *"_ivl_4", 15 0, L_0x60000109e8a0;  1 drivers
v0x600001301b90_0 .net/s *"_ivl_6", 15 0, L_0x60000109e940;  1 drivers
v0x600001301c20_0 .net/s "a_signed", 7 0, v0x600001301dd0_0;  1 drivers
v0x600001301cb0_0 .net "act_in", 7 0, v0x6000013007e0_0;  alias, 1 drivers
v0x600001301d40_0 .var "act_out", 7 0;
v0x600001301dd0_0 .var "act_reg", 7 0;
v0x600001301e60_0 .net "clear_acc", 0 0, L_0x600000aa7e90;  alias, 1 drivers
v0x600001301ef0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001301f80_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x600001302010_0 .net "load_weight", 0 0, L_0x600000aa4bd0;  alias, 1 drivers
v0x6000013020a0_0 .net/s "product", 15 0, L_0x60000109e9e0;  1 drivers
v0x600001302130_0 .net/s "product_ext", 31 0, L_0x60000109ebc0;  1 drivers
v0x6000013021c0_0 .net "psum_in", 31 0, L_0x1400d05b0;  alias, 1 drivers
v0x600001302250_0 .var "psum_out", 31 0;
v0x6000013022e0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001302370_0 .net/s "w_signed", 7 0, v0x600001302490_0;  1 drivers
v0x600001302400_0 .net "weight_in", 7 0, L_0x60000109e580;  alias, 1 drivers
v0x600001302490_0 .var "weight_reg", 7 0;
L_0x60000109e8a0 .extend/s 16, v0x600001301dd0_0;
L_0x60000109e940 .extend/s 16, v0x600001302490_0;
L_0x60000109e9e0 .arith/mult 16, L_0x60000109e8a0, L_0x60000109e940;
L_0x60000109ea80 .part L_0x60000109e9e0, 15, 1;
LS_0x60000109eb20_0_0 .concat [ 1 1 1 1], L_0x60000109ea80, L_0x60000109ea80, L_0x60000109ea80, L_0x60000109ea80;
LS_0x60000109eb20_0_4 .concat [ 1 1 1 1], L_0x60000109ea80, L_0x60000109ea80, L_0x60000109ea80, L_0x60000109ea80;
LS_0x60000109eb20_0_8 .concat [ 1 1 1 1], L_0x60000109ea80, L_0x60000109ea80, L_0x60000109ea80, L_0x60000109ea80;
LS_0x60000109eb20_0_12 .concat [ 1 1 1 1], L_0x60000109ea80, L_0x60000109ea80, L_0x60000109ea80, L_0x60000109ea80;
L_0x60000109eb20 .concat [ 4 4 4 4], LS_0x60000109eb20_0_0, LS_0x60000109eb20_0_4, LS_0x60000109eb20_0_8, LS_0x60000109eb20_0_12;
L_0x60000109ebc0 .concat [ 16 16 0 0], L_0x60000109e9e0, L_0x60000109eb20;
S_0x138f6b0c0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f8e0f0;
 .timescale 0 0;
P_0x600003bce9c0 .param/l "col" 1 9 214, +C4<010>;
L_0x600000aafc60 .functor AND 1, v0x600001321dd0_0, L_0x60000109ed00, C4<1>, C4<1>;
L_0x600000aaf800 .functor AND 1, L_0x60000109eee0, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000aaf3a0 .functor OR 1, L_0x60000109ee40, L_0x600000aaf800, C4<0>, C4<0>;
L_0x600000aaef40 .functor AND 1, L_0x1400d24a0, L_0x600000aaf3a0, C4<1>, C4<1>;
L_0x600000aaeae0 .functor AND 1, L_0x600000aaef40, L_0x60000109f020, C4<1>, C4<1>;
v0x600001303a80_0 .net *"_ivl_0", 3 0, L_0x60000109ec60;  1 drivers
L_0x1400d0a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001303b10_0 .net/2u *"_ivl_11", 2 0, L_0x1400d0a78;  1 drivers
v0x600001303ba0_0 .net *"_ivl_13", 0 0, L_0x60000109ee40;  1 drivers
L_0x1400d0ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001303c30_0 .net/2u *"_ivl_15", 2 0, L_0x1400d0ac0;  1 drivers
v0x600001303cc0_0 .net *"_ivl_17", 0 0, L_0x60000109eee0;  1 drivers
v0x600001303d50_0 .net *"_ivl_20", 0 0, L_0x600000aaf800;  1 drivers
v0x600001303de0_0 .net *"_ivl_22", 0 0, L_0x600000aaf3a0;  1 drivers
v0x600001303e70_0 .net *"_ivl_24", 0 0, L_0x600000aaef40;  1 drivers
v0x600001303f00_0 .net *"_ivl_25", 31 0, L_0x60000109ef80;  1 drivers
L_0x1400d0b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001304000_0 .net *"_ivl_28", 15 0, L_0x1400d0b08;  1 drivers
L_0x1400d0b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001304090_0 .net/2u *"_ivl_29", 31 0, L_0x1400d0b50;  1 drivers
L_0x1400d09e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001304120_0 .net *"_ivl_3", 1 0, L_0x1400d09e8;  1 drivers
v0x6000013041b0_0 .net *"_ivl_31", 0 0, L_0x60000109f020;  1 drivers
L_0x1400d0a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001304240_0 .net/2u *"_ivl_4", 3 0, L_0x1400d0a30;  1 drivers
v0x6000013042d0_0 .net *"_ivl_6", 0 0, L_0x60000109ed00;  1 drivers
v0x600001304360_0 .net "do_clear", 0 0, L_0x600000aaeae0;  1 drivers
v0x6000013043f0_0 .net "load_weight", 0 0, L_0x600000aafc60;  1 drivers
v0x600001304480_0 .net "weight_in", 7 0, L_0x60000109eda0;  1 drivers
L_0x60000109ec60 .concat [ 2 2 0 0], v0x600001321d40_0, L_0x1400d09e8;
L_0x60000109ed00 .cmp/eq 4, L_0x60000109ec60, L_0x1400d0a30;
L_0x60000109ee40 .cmp/eq 3, v0x600001317b10_0, L_0x1400d0a78;
L_0x60000109eee0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d0ac0;
L_0x60000109ef80 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d0b08;
L_0x60000109f020 .cmp/eq 32, L_0x60000109ef80, L_0x1400d0b50;
S_0x138f40e20 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f6b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee180 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee1c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001302f40_0 .net *"_ivl_11", 0 0, L_0x60000109f2a0;  1 drivers
v0x600001302fd0_0 .net *"_ivl_12", 15 0, L_0x60000109f340;  1 drivers
v0x600001303060_0 .net/s *"_ivl_4", 15 0, L_0x60000109f0c0;  1 drivers
v0x6000013030f0_0 .net/s *"_ivl_6", 15 0, L_0x60000109f160;  1 drivers
v0x600001303180_0 .net/s "a_signed", 7 0, v0x600001303330_0;  1 drivers
v0x600001303210_0 .net "act_in", 7 0, v0x600001301d40_0;  alias, 1 drivers
v0x6000013032a0_0 .var "act_out", 7 0;
v0x600001303330_0 .var "act_reg", 7 0;
v0x6000013033c0_0 .net "clear_acc", 0 0, L_0x600000aaeae0;  alias, 1 drivers
v0x600001303450_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x6000013034e0_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x600001303570_0 .net "load_weight", 0 0, L_0x600000aafc60;  alias, 1 drivers
v0x600001303600_0 .net/s "product", 15 0, L_0x60000109f200;  1 drivers
v0x600001303690_0 .net/s "product_ext", 31 0, L_0x60000109f3e0;  1 drivers
v0x600001303720_0 .net "psum_in", 31 0, L_0x1400d05f8;  alias, 1 drivers
v0x6000013037b0_0 .var "psum_out", 31 0;
v0x600001303840_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000013038d0_0 .net/s "w_signed", 7 0, v0x6000013039f0_0;  1 drivers
v0x600001303960_0 .net "weight_in", 7 0, L_0x60000109eda0;  alias, 1 drivers
v0x6000013039f0_0 .var "weight_reg", 7 0;
L_0x60000109f0c0 .extend/s 16, v0x600001303330_0;
L_0x60000109f160 .extend/s 16, v0x6000013039f0_0;
L_0x60000109f200 .arith/mult 16, L_0x60000109f0c0, L_0x60000109f160;
L_0x60000109f2a0 .part L_0x60000109f200, 15, 1;
LS_0x60000109f340_0_0 .concat [ 1 1 1 1], L_0x60000109f2a0, L_0x60000109f2a0, L_0x60000109f2a0, L_0x60000109f2a0;
LS_0x60000109f340_0_4 .concat [ 1 1 1 1], L_0x60000109f2a0, L_0x60000109f2a0, L_0x60000109f2a0, L_0x60000109f2a0;
LS_0x60000109f340_0_8 .concat [ 1 1 1 1], L_0x60000109f2a0, L_0x60000109f2a0, L_0x60000109f2a0, L_0x60000109f2a0;
LS_0x60000109f340_0_12 .concat [ 1 1 1 1], L_0x60000109f2a0, L_0x60000109f2a0, L_0x60000109f2a0, L_0x60000109f2a0;
L_0x60000109f340 .concat [ 4 4 4 4], LS_0x60000109f340_0_0, LS_0x60000109f340_0_4, LS_0x60000109f340_0_8, LS_0x60000109f340_0_12;
L_0x60000109f3e0 .concat [ 16 16 0 0], L_0x60000109f200, L_0x60000109f340;
S_0x138f409e0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f8e0f0;
 .timescale 0 0;
P_0x600003bcf380 .param/l "col" 1 9 214, +C4<011>;
L_0x600000aae990 .functor AND 1, v0x600001321dd0_0, L_0x60000109f520, C4<1>, C4<1>;
L_0x600000aae8b0 .functor AND 1, L_0x60000109f700, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000aae920 .functor OR 1, L_0x60000109f660, L_0x600000aae8b0, C4<0>, C4<0>;
L_0x600000aae290 .functor AND 1, L_0x1400d24a0, L_0x600000aae920, C4<1>, C4<1>;
L_0x600000aae300 .functor AND 1, L_0x600000aae290, L_0x60000109f840, C4<1>, C4<1>;
v0x600001305050_0 .net *"_ivl_0", 3 0, L_0x60000109f480;  1 drivers
L_0x1400d0c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013050e0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d0c28;  1 drivers
v0x600001305170_0 .net *"_ivl_13", 0 0, L_0x60000109f660;  1 drivers
L_0x1400d0c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001305200_0 .net/2u *"_ivl_15", 2 0, L_0x1400d0c70;  1 drivers
v0x600001305290_0 .net *"_ivl_17", 0 0, L_0x60000109f700;  1 drivers
v0x600001305320_0 .net *"_ivl_20", 0 0, L_0x600000aae8b0;  1 drivers
v0x6000013053b0_0 .net *"_ivl_22", 0 0, L_0x600000aae920;  1 drivers
v0x600001305440_0 .net *"_ivl_24", 0 0, L_0x600000aae290;  1 drivers
v0x6000013054d0_0 .net *"_ivl_25", 31 0, L_0x60000109f7a0;  1 drivers
L_0x1400d0cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001305560_0 .net *"_ivl_28", 15 0, L_0x1400d0cb8;  1 drivers
L_0x1400d0d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013055f0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d0d00;  1 drivers
L_0x1400d0b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001305680_0 .net *"_ivl_3", 1 0, L_0x1400d0b98;  1 drivers
v0x600001305710_0 .net *"_ivl_31", 0 0, L_0x60000109f840;  1 drivers
L_0x1400d0be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013057a0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d0be0;  1 drivers
v0x600001305830_0 .net *"_ivl_6", 0 0, L_0x60000109f520;  1 drivers
v0x6000013058c0_0 .net "do_clear", 0 0, L_0x600000aae300;  1 drivers
v0x600001305950_0 .net "load_weight", 0 0, L_0x600000aae990;  1 drivers
v0x6000013059e0_0 .net "weight_in", 7 0, L_0x60000109f5c0;  1 drivers
L_0x60000109f480 .concat [ 2 2 0 0], v0x600001321d40_0, L_0x1400d0b98;
L_0x60000109f520 .cmp/eq 4, L_0x60000109f480, L_0x1400d0be0;
L_0x60000109f660 .cmp/eq 3, v0x600001317b10_0, L_0x1400d0c28;
L_0x60000109f700 .cmp/eq 3, v0x600001317b10_0, L_0x1400d0c70;
L_0x60000109f7a0 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d0cb8;
L_0x60000109f840 .cmp/eq 32, L_0x60000109f7a0, L_0x1400d0d00;
S_0x138f66870 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f409e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee200 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee240 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001304510_0 .net *"_ivl_11", 0 0, L_0x60000109fac0;  1 drivers
v0x6000013045a0_0 .net *"_ivl_12", 15 0, L_0x60000109fb60;  1 drivers
v0x600001304630_0 .net/s *"_ivl_4", 15 0, L_0x60000109f8e0;  1 drivers
v0x6000013046c0_0 .net/s *"_ivl_6", 15 0, L_0x60000109f980;  1 drivers
v0x600001304750_0 .net/s "a_signed", 7 0, v0x600001304900_0;  1 drivers
v0x6000013047e0_0 .net "act_in", 7 0, v0x6000013032a0_0;  alias, 1 drivers
v0x600001304870_0 .var "act_out", 7 0;
v0x600001304900_0 .var "act_reg", 7 0;
v0x600001304990_0 .net "clear_acc", 0 0, L_0x600000aae300;  alias, 1 drivers
v0x600001304a20_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001304ab0_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x600001304b40_0 .net "load_weight", 0 0, L_0x600000aae990;  alias, 1 drivers
v0x600001304bd0_0 .net/s "product", 15 0, L_0x60000109fa20;  1 drivers
v0x600001304c60_0 .net/s "product_ext", 31 0, L_0x60000109fc00;  1 drivers
v0x600001304cf0_0 .net "psum_in", 31 0, L_0x1400d0640;  alias, 1 drivers
v0x600001304d80_0 .var "psum_out", 31 0;
v0x600001304e10_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001304ea0_0 .net/s "w_signed", 7 0, v0x600001304fc0_0;  1 drivers
v0x600001304f30_0 .net "weight_in", 7 0, L_0x60000109f5c0;  alias, 1 drivers
v0x600001304fc0_0 .var "weight_reg", 7 0;
L_0x60000109f8e0 .extend/s 16, v0x600001304900_0;
L_0x60000109f980 .extend/s 16, v0x600001304fc0_0;
L_0x60000109fa20 .arith/mult 16, L_0x60000109f8e0, L_0x60000109f980;
L_0x60000109fac0 .part L_0x60000109fa20, 15, 1;
LS_0x60000109fb60_0_0 .concat [ 1 1 1 1], L_0x60000109fac0, L_0x60000109fac0, L_0x60000109fac0, L_0x60000109fac0;
LS_0x60000109fb60_0_4 .concat [ 1 1 1 1], L_0x60000109fac0, L_0x60000109fac0, L_0x60000109fac0, L_0x60000109fac0;
LS_0x60000109fb60_0_8 .concat [ 1 1 1 1], L_0x60000109fac0, L_0x60000109fac0, L_0x60000109fac0, L_0x60000109fac0;
LS_0x60000109fb60_0_12 .concat [ 1 1 1 1], L_0x60000109fac0, L_0x60000109fac0, L_0x60000109fac0, L_0x60000109fac0;
L_0x60000109fb60 .concat [ 4 4 4 4], LS_0x60000109fb60_0_0, LS_0x60000109fb60_0_4, LS_0x60000109fb60_0_8, LS_0x60000109fb60_0_12;
L_0x60000109fc00 .concat [ 16 16 0 0], L_0x60000109fa20, L_0x60000109fb60;
S_0x138f64220 .scope generate, "pe_row[1]" "pe_row[1]" 9 213, 9 213 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bcf480 .param/l "row" 1 9 213, +C4<01>;
S_0x138f61bd0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f64220;
 .timescale 0 0;
P_0x600003bcf500 .param/l "col" 1 9 214, +C4<00>;
L_0x600000aadb20 .functor AND 1, v0x600001321dd0_0, L_0x60000109fd40, C4<1>, C4<1>;
L_0x600000aad960 .functor AND 1, L_0x60000109ff20, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000aad810 .functor OR 1, L_0x60000109fe80, L_0x600000aad960, C4<0>, C4<0>;
L_0x600000aad880 .functor AND 1, L_0x1400d24a0, L_0x600000aad810, C4<1>, C4<1>;
L_0x600000aad730 .functor AND 1, L_0x600000aad880, L_0x60000108bc00, C4<1>, C4<1>;
v0x6000013065b0_0 .net *"_ivl_0", 2 0, L_0x60000109fca0;  1 drivers
L_0x1400d0dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001306640_0 .net/2u *"_ivl_11", 2 0, L_0x1400d0dd8;  1 drivers
v0x6000013066d0_0 .net *"_ivl_13", 0 0, L_0x60000109fe80;  1 drivers
L_0x1400d0e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001306760_0 .net/2u *"_ivl_15", 2 0, L_0x1400d0e20;  1 drivers
v0x6000013067f0_0 .net *"_ivl_17", 0 0, L_0x60000109ff20;  1 drivers
v0x600001306880_0 .net *"_ivl_20", 0 0, L_0x600000aad960;  1 drivers
v0x600001306910_0 .net *"_ivl_22", 0 0, L_0x600000aad810;  1 drivers
v0x6000013069a0_0 .net *"_ivl_24", 0 0, L_0x600000aad880;  1 drivers
v0x600001306a30_0 .net *"_ivl_25", 31 0, L_0x60000108a080;  1 drivers
L_0x1400d0e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001306ac0_0 .net *"_ivl_28", 15 0, L_0x1400d0e68;  1 drivers
L_0x1400d0eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001306b50_0 .net/2u *"_ivl_29", 31 0, L_0x1400d0eb0;  1 drivers
L_0x1400d0d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001306be0_0 .net *"_ivl_3", 0 0, L_0x1400d0d48;  1 drivers
v0x600001306c70_0 .net *"_ivl_31", 0 0, L_0x60000108bc00;  1 drivers
L_0x1400d0d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001306d00_0 .net/2u *"_ivl_4", 2 0, L_0x1400d0d90;  1 drivers
v0x600001306d90_0 .net *"_ivl_6", 0 0, L_0x60000109fd40;  1 drivers
v0x600001306e20_0 .net "do_clear", 0 0, L_0x600000aad730;  1 drivers
v0x600001306eb0_0 .net "load_weight", 0 0, L_0x600000aadb20;  1 drivers
v0x600001306f40_0 .net "weight_in", 7 0, L_0x60000109fde0;  1 drivers
L_0x60000109fca0 .concat [ 2 1 0 0], v0x600001321d40_0, L_0x1400d0d48;
L_0x60000109fd40 .cmp/eq 3, L_0x60000109fca0, L_0x1400d0d90;
L_0x60000109fe80 .cmp/eq 3, v0x600001317b10_0, L_0x1400d0dd8;
L_0x60000109ff20 .cmp/eq 3, v0x600001317b10_0, L_0x1400d0e20;
L_0x60000108a080 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d0e68;
L_0x60000108bc00 .cmp/eq 32, L_0x60000108a080, L_0x1400d0eb0;
S_0x138f5f580 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f61bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee280 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee2c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001305a70_0 .net *"_ivl_11", 0 0, L_0x60000108b980;  1 drivers
v0x600001305b00_0 .net *"_ivl_12", 15 0, L_0x60000108ba20;  1 drivers
v0x600001305b90_0 .net/s *"_ivl_4", 15 0, L_0x60000108bca0;  1 drivers
v0x600001305c20_0 .net/s *"_ivl_6", 15 0, L_0x60000108bac0;  1 drivers
v0x600001305cb0_0 .net/s "a_signed", 7 0, v0x600001305e60_0;  1 drivers
v0x600001305d40_0 .net "act_in", 7 0, L_0x600000aa41c0;  alias, 1 drivers
v0x600001305dd0_0 .var "act_out", 7 0;
v0x600001305e60_0 .var "act_reg", 7 0;
v0x600001305ef0_0 .net "clear_acc", 0 0, L_0x600000aad730;  alias, 1 drivers
v0x600001305f80_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001306010_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x6000013060a0_0 .net "load_weight", 0 0, L_0x600000aadb20;  alias, 1 drivers
v0x600001306130_0 .net/s "product", 15 0, L_0x60000108bb60;  1 drivers
v0x6000013061c0_0 .net/s "product_ext", 31 0, L_0x60000108b840;  1 drivers
v0x600001306250_0 .net "psum_in", 31 0, v0x600001300cf0_0;  alias, 1 drivers
v0x6000013062e0_0 .var "psum_out", 31 0;
v0x600001306370_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001306400_0 .net/s "w_signed", 7 0, v0x600001306520_0;  1 drivers
v0x600001306490_0 .net "weight_in", 7 0, L_0x60000109fde0;  alias, 1 drivers
v0x600001306520_0 .var "weight_reg", 7 0;
L_0x60000108bca0 .extend/s 16, v0x600001305e60_0;
L_0x60000108bac0 .extend/s 16, v0x600001306520_0;
L_0x60000108bb60 .arith/mult 16, L_0x60000108bca0, L_0x60000108bac0;
L_0x60000108b980 .part L_0x60000108bb60, 15, 1;
LS_0x60000108ba20_0_0 .concat [ 1 1 1 1], L_0x60000108b980, L_0x60000108b980, L_0x60000108b980, L_0x60000108b980;
LS_0x60000108ba20_0_4 .concat [ 1 1 1 1], L_0x60000108b980, L_0x60000108b980, L_0x60000108b980, L_0x60000108b980;
LS_0x60000108ba20_0_8 .concat [ 1 1 1 1], L_0x60000108b980, L_0x60000108b980, L_0x60000108b980, L_0x60000108b980;
LS_0x60000108ba20_0_12 .concat [ 1 1 1 1], L_0x60000108b980, L_0x60000108b980, L_0x60000108b980, L_0x60000108b980;
L_0x60000108ba20 .concat [ 4 4 4 4], LS_0x60000108ba20_0_0, LS_0x60000108ba20_0_4, LS_0x60000108ba20_0_8, LS_0x60000108ba20_0_12;
L_0x60000108b840 .concat [ 16 16 0 0], L_0x60000108bb60, L_0x60000108ba20;
S_0x138f5cf30 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f64220;
 .timescale 0 0;
P_0x600003bcf340 .param/l "col" 1 9 214, +C4<01>;
L_0x600000aad6c0 .functor AND 1, v0x600001321dd0_0, L_0x60000108b700, C4<1>, C4<1>;
L_0x600000aad570 .functor AND 1, L_0x60000108b660, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000aad5e0 .functor OR 1, L_0x60000108b5c0, L_0x600000aad570, C4<0>, C4<0>;
L_0x600000aad490 .functor AND 1, L_0x1400d24a0, L_0x600000aad5e0, C4<1>, C4<1>;
L_0x600000aad500 .functor AND 1, L_0x600000aad490, L_0x60000108b520, C4<1>, C4<1>;
v0x600001307b10_0 .net *"_ivl_0", 2 0, L_0x60000108b8e0;  1 drivers
L_0x1400d0f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001307ba0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d0f88;  1 drivers
v0x600001307c30_0 .net *"_ivl_13", 0 0, L_0x60000108b5c0;  1 drivers
L_0x1400d0fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001307cc0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d0fd0;  1 drivers
v0x600001307d50_0 .net *"_ivl_17", 0 0, L_0x60000108b660;  1 drivers
v0x600001307de0_0 .net *"_ivl_20", 0 0, L_0x600000aad570;  1 drivers
v0x600001307e70_0 .net *"_ivl_22", 0 0, L_0x600000aad5e0;  1 drivers
v0x600001307f00_0 .net *"_ivl_24", 0 0, L_0x600000aad490;  1 drivers
v0x600001318000_0 .net *"_ivl_25", 31 0, L_0x60000108b480;  1 drivers
L_0x1400d1018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001318090_0 .net *"_ivl_28", 15 0, L_0x1400d1018;  1 drivers
L_0x1400d1060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001318120_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1060;  1 drivers
L_0x1400d0ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013181b0_0 .net *"_ivl_3", 0 0, L_0x1400d0ef8;  1 drivers
v0x600001318240_0 .net *"_ivl_31", 0 0, L_0x60000108b520;  1 drivers
L_0x1400d0f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000013182d0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d0f40;  1 drivers
v0x600001318360_0 .net *"_ivl_6", 0 0, L_0x60000108b700;  1 drivers
v0x6000013183f0_0 .net "do_clear", 0 0, L_0x600000aad500;  1 drivers
v0x600001318480_0 .net "load_weight", 0 0, L_0x600000aad6c0;  1 drivers
v0x600001318510_0 .net "weight_in", 7 0, L_0x60000108b7a0;  1 drivers
L_0x60000108b8e0 .concat [ 2 1 0 0], v0x600001321d40_0, L_0x1400d0ef8;
L_0x60000108b700 .cmp/eq 3, L_0x60000108b8e0, L_0x1400d0f40;
L_0x60000108b5c0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d0f88;
L_0x60000108b660 .cmp/eq 3, v0x600001317b10_0, L_0x1400d0fd0;
L_0x60000108b480 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d1018;
L_0x60000108b520 .cmp/eq 32, L_0x60000108b480, L_0x1400d1060;
S_0x138f5a8e0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f5cf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee300 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee340 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001306fd0_0 .net *"_ivl_11", 0 0, L_0x60000108b2a0;  1 drivers
v0x600001307060_0 .net *"_ivl_12", 15 0, L_0x60000108b0c0;  1 drivers
v0x6000013070f0_0 .net/s *"_ivl_4", 15 0, L_0x60000108b340;  1 drivers
v0x600001307180_0 .net/s *"_ivl_6", 15 0, L_0x60000108b3e0;  1 drivers
v0x600001307210_0 .net/s "a_signed", 7 0, v0x6000013073c0_0;  1 drivers
v0x6000013072a0_0 .net "act_in", 7 0, v0x600001305dd0_0;  alias, 1 drivers
v0x600001307330_0 .var "act_out", 7 0;
v0x6000013073c0_0 .var "act_reg", 7 0;
v0x600001307450_0 .net "clear_acc", 0 0, L_0x600000aad500;  alias, 1 drivers
v0x6000013074e0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001307570_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x600001307600_0 .net "load_weight", 0 0, L_0x600000aad6c0;  alias, 1 drivers
v0x600001307690_0 .net/s "product", 15 0, L_0x60000108b200;  1 drivers
v0x600001307720_0 .net/s "product_ext", 31 0, L_0x60000108b160;  1 drivers
v0x6000013077b0_0 .net "psum_in", 31 0, v0x600001302250_0;  alias, 1 drivers
v0x600001307840_0 .var "psum_out", 31 0;
v0x6000013078d0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001307960_0 .net/s "w_signed", 7 0, v0x600001307a80_0;  1 drivers
v0x6000013079f0_0 .net "weight_in", 7 0, L_0x60000108b7a0;  alias, 1 drivers
v0x600001307a80_0 .var "weight_reg", 7 0;
L_0x60000108b340 .extend/s 16, v0x6000013073c0_0;
L_0x60000108b3e0 .extend/s 16, v0x600001307a80_0;
L_0x60000108b200 .arith/mult 16, L_0x60000108b340, L_0x60000108b3e0;
L_0x60000108b2a0 .part L_0x60000108b200, 15, 1;
LS_0x60000108b0c0_0_0 .concat [ 1 1 1 1], L_0x60000108b2a0, L_0x60000108b2a0, L_0x60000108b2a0, L_0x60000108b2a0;
LS_0x60000108b0c0_0_4 .concat [ 1 1 1 1], L_0x60000108b2a0, L_0x60000108b2a0, L_0x60000108b2a0, L_0x60000108b2a0;
LS_0x60000108b0c0_0_8 .concat [ 1 1 1 1], L_0x60000108b2a0, L_0x60000108b2a0, L_0x60000108b2a0, L_0x60000108b2a0;
LS_0x60000108b0c0_0_12 .concat [ 1 1 1 1], L_0x60000108b2a0, L_0x60000108b2a0, L_0x60000108b2a0, L_0x60000108b2a0;
L_0x60000108b0c0 .concat [ 4 4 4 4], LS_0x60000108b0c0_0_0, LS_0x60000108b0c0_0_4, LS_0x60000108b0c0_0_8, LS_0x60000108b0c0_0_12;
L_0x60000108b160 .concat [ 16 16 0 0], L_0x60000108b200, L_0x60000108b0c0;
S_0x138f58290 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f64220;
 .timescale 0 0;
P_0x600003bcf6c0 .param/l "col" 1 9 214, +C4<010>;
L_0x600000aad2d0 .functor AND 1, v0x600001321dd0_0, L_0x60000108b020, C4<1>, C4<1>;
L_0x600000aad8f0 .functor AND 1, L_0x60000108ad00, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000aad340 .functor OR 1, L_0x60000108aee0, L_0x600000aad8f0, C4<0>, C4<0>;
L_0x600000aad1f0 .functor AND 1, L_0x1400d24a0, L_0x600000aad340, C4<1>, C4<1>;
L_0x600000aad260 .functor AND 1, L_0x600000aad1f0, L_0x60000108abc0, C4<1>, C4<1>;
v0x6000013190e0_0 .net *"_ivl_0", 3 0, L_0x60000108af80;  1 drivers
L_0x1400d1138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001319170_0 .net/2u *"_ivl_11", 2 0, L_0x1400d1138;  1 drivers
v0x600001319200_0 .net *"_ivl_13", 0 0, L_0x60000108aee0;  1 drivers
L_0x1400d1180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001319290_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1180;  1 drivers
v0x600001319320_0 .net *"_ivl_17", 0 0, L_0x60000108ad00;  1 drivers
v0x6000013193b0_0 .net *"_ivl_20", 0 0, L_0x600000aad8f0;  1 drivers
v0x600001319440_0 .net *"_ivl_22", 0 0, L_0x600000aad340;  1 drivers
v0x6000013194d0_0 .net *"_ivl_24", 0 0, L_0x600000aad1f0;  1 drivers
v0x600001319560_0 .net *"_ivl_25", 31 0, L_0x60000108ada0;  1 drivers
L_0x1400d11c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013195f0_0 .net *"_ivl_28", 15 0, L_0x1400d11c8;  1 drivers
L_0x1400d1210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001319680_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1210;  1 drivers
L_0x1400d10a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001319710_0 .net *"_ivl_3", 1 0, L_0x1400d10a8;  1 drivers
v0x6000013197a0_0 .net *"_ivl_31", 0 0, L_0x60000108abc0;  1 drivers
L_0x1400d10f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001319830_0 .net/2u *"_ivl_4", 3 0, L_0x1400d10f0;  1 drivers
v0x6000013198c0_0 .net *"_ivl_6", 0 0, L_0x60000108b020;  1 drivers
v0x600001319950_0 .net "do_clear", 0 0, L_0x600000aad260;  1 drivers
v0x6000013199e0_0 .net "load_weight", 0 0, L_0x600000aad2d0;  1 drivers
v0x600001319a70_0 .net "weight_in", 7 0, L_0x60000108ae40;  1 drivers
L_0x60000108af80 .concat [ 2 2 0 0], v0x600001321d40_0, L_0x1400d10a8;
L_0x60000108b020 .cmp/eq 4, L_0x60000108af80, L_0x1400d10f0;
L_0x60000108aee0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d1138;
L_0x60000108ad00 .cmp/eq 3, v0x600001317b10_0, L_0x1400d1180;
L_0x60000108ada0 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d11c8;
L_0x60000108abc0 .cmp/eq 32, L_0x60000108ada0, L_0x1400d1210;
S_0x138f55c40 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f58290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee080 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee0c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000013185a0_0 .net *"_ivl_11", 0 0, L_0x60000108a940;  1 drivers
v0x600001318630_0 .net *"_ivl_12", 15 0, L_0x60000108a9e0;  1 drivers
v0x6000013186c0_0 .net/s *"_ivl_4", 15 0, L_0x60000108ac60;  1 drivers
v0x600001318750_0 .net/s *"_ivl_6", 15 0, L_0x60000108aa80;  1 drivers
v0x6000013187e0_0 .net/s "a_signed", 7 0, v0x600001318990_0;  1 drivers
v0x600001318870_0 .net "act_in", 7 0, v0x600001307330_0;  alias, 1 drivers
v0x600001318900_0 .var "act_out", 7 0;
v0x600001318990_0 .var "act_reg", 7 0;
v0x600001318a20_0 .net "clear_acc", 0 0, L_0x600000aad260;  alias, 1 drivers
v0x600001318ab0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001318b40_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x600001318bd0_0 .net "load_weight", 0 0, L_0x600000aad2d0;  alias, 1 drivers
v0x600001318c60_0 .net/s "product", 15 0, L_0x60000108ab20;  1 drivers
v0x600001318cf0_0 .net/s "product_ext", 31 0, L_0x60000108a800;  1 drivers
v0x600001318d80_0 .net "psum_in", 31 0, v0x6000013037b0_0;  alias, 1 drivers
v0x600001318e10_0 .var "psum_out", 31 0;
v0x600001318ea0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001318f30_0 .net/s "w_signed", 7 0, v0x600001319050_0;  1 drivers
v0x600001318fc0_0 .net "weight_in", 7 0, L_0x60000108ae40;  alias, 1 drivers
v0x600001319050_0 .var "weight_reg", 7 0;
L_0x60000108ac60 .extend/s 16, v0x600001318990_0;
L_0x60000108aa80 .extend/s 16, v0x600001319050_0;
L_0x60000108ab20 .arith/mult 16, L_0x60000108ac60, L_0x60000108aa80;
L_0x60000108a940 .part L_0x60000108ab20, 15, 1;
LS_0x60000108a9e0_0_0 .concat [ 1 1 1 1], L_0x60000108a940, L_0x60000108a940, L_0x60000108a940, L_0x60000108a940;
LS_0x60000108a9e0_0_4 .concat [ 1 1 1 1], L_0x60000108a940, L_0x60000108a940, L_0x60000108a940, L_0x60000108a940;
LS_0x60000108a9e0_0_8 .concat [ 1 1 1 1], L_0x60000108a940, L_0x60000108a940, L_0x60000108a940, L_0x60000108a940;
LS_0x60000108a9e0_0_12 .concat [ 1 1 1 1], L_0x60000108a940, L_0x60000108a940, L_0x60000108a940, L_0x60000108a940;
L_0x60000108a9e0 .concat [ 4 4 4 4], LS_0x60000108a9e0_0_0, LS_0x60000108a9e0_0_4, LS_0x60000108a9e0_0_8, LS_0x60000108a9e0_0_12;
L_0x60000108a800 .concat [ 16 16 0 0], L_0x60000108ab20, L_0x60000108a9e0;
S_0x138f535f0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f64220;
 .timescale 0 0;
P_0x600003bcf7c0 .param/l "col" 1 9 214, +C4<011>;
L_0x600000aad030 .functor AND 1, v0x600001321dd0_0, L_0x60000108a6c0, C4<1>, C4<1>;
L_0x600000aad0a0 .functor AND 1, L_0x60000108a620, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000aacf50 .functor OR 1, L_0x60000108a580, L_0x600000aad0a0, C4<0>, C4<0>;
L_0x600000aacfc0 .functor AND 1, L_0x1400d24a0, L_0x600000aacf50, C4<1>, C4<1>;
L_0x600000aace70 .functor AND 1, L_0x600000aacfc0, L_0x60000108a4e0, C4<1>, C4<1>;
v0x60000131a640_0 .net *"_ivl_0", 3 0, L_0x60000108a8a0;  1 drivers
L_0x1400d12e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000131a6d0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d12e8;  1 drivers
v0x60000131a760_0 .net *"_ivl_13", 0 0, L_0x60000108a580;  1 drivers
L_0x1400d1330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000131a7f0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1330;  1 drivers
v0x60000131a880_0 .net *"_ivl_17", 0 0, L_0x60000108a620;  1 drivers
v0x60000131a910_0 .net *"_ivl_20", 0 0, L_0x600000aad0a0;  1 drivers
v0x60000131a9a0_0 .net *"_ivl_22", 0 0, L_0x600000aacf50;  1 drivers
v0x60000131aa30_0 .net *"_ivl_24", 0 0, L_0x600000aacfc0;  1 drivers
v0x60000131aac0_0 .net *"_ivl_25", 31 0, L_0x60000108a440;  1 drivers
L_0x1400d1378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000131ab50_0 .net *"_ivl_28", 15 0, L_0x1400d1378;  1 drivers
L_0x1400d13c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000131abe0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d13c0;  1 drivers
L_0x1400d1258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000131ac70_0 .net *"_ivl_3", 1 0, L_0x1400d1258;  1 drivers
v0x60000131ad00_0 .net *"_ivl_31", 0 0, L_0x60000108a4e0;  1 drivers
L_0x1400d12a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000131ad90_0 .net/2u *"_ivl_4", 3 0, L_0x1400d12a0;  1 drivers
v0x60000131ae20_0 .net *"_ivl_6", 0 0, L_0x60000108a6c0;  1 drivers
v0x60000131aeb0_0 .net "do_clear", 0 0, L_0x600000aace70;  1 drivers
v0x60000131af40_0 .net "load_weight", 0 0, L_0x600000aad030;  1 drivers
v0x60000131afd0_0 .net "weight_in", 7 0, L_0x60000108a760;  1 drivers
L_0x60000108a8a0 .concat [ 2 2 0 0], v0x600001321d40_0, L_0x1400d1258;
L_0x60000108a6c0 .cmp/eq 4, L_0x60000108a8a0, L_0x1400d12a0;
L_0x60000108a580 .cmp/eq 3, v0x600001317b10_0, L_0x1400d12e8;
L_0x60000108a620 .cmp/eq 3, v0x600001317b10_0, L_0x1400d1330;
L_0x60000108a440 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d1378;
L_0x60000108a4e0 .cmp/eq 32, L_0x60000108a440, L_0x1400d13c0;
S_0x138f50fa0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f535f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee400 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee440 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001319b00_0 .net *"_ivl_11", 0 0, L_0x60000108bde0;  1 drivers
v0x600001319b90_0 .net *"_ivl_12", 15 0, L_0x60000108a120;  1 drivers
v0x600001319c20_0 .net/s *"_ivl_4", 15 0, L_0x60000108be80;  1 drivers
v0x600001319cb0_0 .net/s *"_ivl_6", 15 0, L_0x60000108bf20;  1 drivers
v0x600001319d40_0 .net/s "a_signed", 7 0, v0x600001319ef0_0;  1 drivers
v0x600001319dd0_0 .net "act_in", 7 0, v0x600001318900_0;  alias, 1 drivers
v0x600001319e60_0 .var "act_out", 7 0;
v0x600001319ef0_0 .var "act_reg", 7 0;
v0x600001319f80_0 .net "clear_acc", 0 0, L_0x600000aace70;  alias, 1 drivers
v0x60000131a010_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000131a0a0_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x60000131a130_0 .net "load_weight", 0 0, L_0x600000aad030;  alias, 1 drivers
v0x60000131a1c0_0 .net/s "product", 15 0, L_0x60000108bd40;  1 drivers
v0x60000131a250_0 .net/s "product_ext", 31 0, L_0x60000108a1c0;  1 drivers
v0x60000131a2e0_0 .net "psum_in", 31 0, v0x600001304d80_0;  alias, 1 drivers
v0x60000131a370_0 .var "psum_out", 31 0;
v0x60000131a400_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000131a490_0 .net/s "w_signed", 7 0, v0x60000131a5b0_0;  1 drivers
v0x60000131a520_0 .net "weight_in", 7 0, L_0x60000108a760;  alias, 1 drivers
v0x60000131a5b0_0 .var "weight_reg", 7 0;
L_0x60000108be80 .extend/s 16, v0x600001319ef0_0;
L_0x60000108bf20 .extend/s 16, v0x60000131a5b0_0;
L_0x60000108bd40 .arith/mult 16, L_0x60000108be80, L_0x60000108bf20;
L_0x60000108bde0 .part L_0x60000108bd40, 15, 1;
LS_0x60000108a120_0_0 .concat [ 1 1 1 1], L_0x60000108bde0, L_0x60000108bde0, L_0x60000108bde0, L_0x60000108bde0;
LS_0x60000108a120_0_4 .concat [ 1 1 1 1], L_0x60000108bde0, L_0x60000108bde0, L_0x60000108bde0, L_0x60000108bde0;
LS_0x60000108a120_0_8 .concat [ 1 1 1 1], L_0x60000108bde0, L_0x60000108bde0, L_0x60000108bde0, L_0x60000108bde0;
LS_0x60000108a120_0_12 .concat [ 1 1 1 1], L_0x60000108bde0, L_0x60000108bde0, L_0x60000108bde0, L_0x60000108bde0;
L_0x60000108a120 .concat [ 4 4 4 4], LS_0x60000108a120_0_0, LS_0x60000108a120_0_4, LS_0x60000108a120_0_8, LS_0x60000108a120_0_12;
L_0x60000108a1c0 .concat [ 16 16 0 0], L_0x60000108bd40, L_0x60000108a120;
S_0x138f4e950 .scope generate, "pe_row[2]" "pe_row[2]" 9 213, 9 213 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bcf8c0 .param/l "row" 1 9 213, +C4<010>;
S_0x138f4c300 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f4e950;
 .timescale 0 0;
P_0x600003bcf940 .param/l "col" 1 9 214, +C4<00>;
L_0x600000aace00 .functor AND 1, v0x600001321dd0_0, L_0x60000108a3a0, C4<1>, C4<1>;
L_0x600000aaccb0 .functor AND 1, L_0x600001089e00, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000aacd20 .functor OR 1, L_0x600001089d60, L_0x600000aaccb0, C4<0>, C4<0>;
L_0x600000aae0d0 .functor AND 1, L_0x1400d24a0, L_0x600000aacd20, C4<1>, C4<1>;
L_0x600000aadd50 .functor AND 1, L_0x600000aae0d0, L_0x600001089f40, C4<1>, C4<1>;
v0x60000131bba0_0 .net *"_ivl_0", 2 0, L_0x60000108a300;  1 drivers
L_0x1400d1498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000131bc30_0 .net/2u *"_ivl_11", 2 0, L_0x1400d1498;  1 drivers
v0x60000131bcc0_0 .net *"_ivl_13", 0 0, L_0x600001089d60;  1 drivers
L_0x1400d14e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000131bd50_0 .net/2u *"_ivl_15", 2 0, L_0x1400d14e0;  1 drivers
v0x60000131bde0_0 .net *"_ivl_17", 0 0, L_0x600001089e00;  1 drivers
v0x60000131be70_0 .net *"_ivl_20", 0 0, L_0x600000aaccb0;  1 drivers
v0x60000131bf00_0 .net *"_ivl_22", 0 0, L_0x600000aacd20;  1 drivers
v0x60000131c000_0 .net *"_ivl_24", 0 0, L_0x600000aae0d0;  1 drivers
v0x60000131c090_0 .net *"_ivl_25", 31 0, L_0x600001089ea0;  1 drivers
L_0x1400d1528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000131c120_0 .net *"_ivl_28", 15 0, L_0x1400d1528;  1 drivers
L_0x1400d1570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000131c1b0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1570;  1 drivers
L_0x1400d1408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000131c240_0 .net *"_ivl_3", 0 0, L_0x1400d1408;  1 drivers
v0x60000131c2d0_0 .net *"_ivl_31", 0 0, L_0x600001089f40;  1 drivers
L_0x1400d1450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000131c360_0 .net/2u *"_ivl_4", 2 0, L_0x1400d1450;  1 drivers
v0x60000131c3f0_0 .net *"_ivl_6", 0 0, L_0x60000108a3a0;  1 drivers
v0x60000131c480_0 .net "do_clear", 0 0, L_0x600000aadd50;  1 drivers
v0x60000131c510_0 .net "load_weight", 0 0, L_0x600000aace00;  1 drivers
v0x60000131c5a0_0 .net "weight_in", 7 0, L_0x600001089cc0;  1 drivers
L_0x60000108a300 .concat [ 2 1 0 0], v0x600001321d40_0, L_0x1400d1408;
L_0x60000108a3a0 .cmp/eq 3, L_0x60000108a300, L_0x1400d1450;
L_0x600001089d60 .cmp/eq 3, v0x600001317b10_0, L_0x1400d1498;
L_0x600001089e00 .cmp/eq 3, v0x600001317b10_0, L_0x1400d14e0;
L_0x600001089ea0 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d1528;
L_0x600001089f40 .cmp/eq 32, L_0x600001089ea0, L_0x1400d1570;
S_0x138f49cb0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f4c300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee100 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee140 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000131b060_0 .net *"_ivl_11", 0 0, L_0x600001089a40;  1 drivers
v0x60000131b0f0_0 .net *"_ivl_12", 15 0, L_0x600001089b80;  1 drivers
v0x60000131b180_0 .net/s *"_ivl_4", 15 0, L_0x600001089fe0;  1 drivers
v0x60000131b210_0 .net/s *"_ivl_6", 15 0, L_0x600001089900;  1 drivers
v0x60000131b2a0_0 .net/s "a_signed", 7 0, v0x60000131b450_0;  1 drivers
v0x60000131b330_0 .net "act_in", 7 0, L_0x600000aa4230;  alias, 1 drivers
v0x60000131b3c0_0 .var "act_out", 7 0;
v0x60000131b450_0 .var "act_reg", 7 0;
v0x60000131b4e0_0 .net "clear_acc", 0 0, L_0x600000aadd50;  alias, 1 drivers
v0x60000131b570_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000131b600_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x60000131b690_0 .net "load_weight", 0 0, L_0x600000aace00;  alias, 1 drivers
v0x60000131b720_0 .net/s "product", 15 0, L_0x6000010899a0;  1 drivers
v0x60000131b7b0_0 .net/s "product_ext", 31 0, L_0x60000108ff20;  1 drivers
v0x60000131b840_0 .net "psum_in", 31 0, v0x6000013062e0_0;  alias, 1 drivers
v0x60000131b8d0_0 .var "psum_out", 31 0;
v0x60000131b960_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000131b9f0_0 .net/s "w_signed", 7 0, v0x60000131bb10_0;  1 drivers
v0x60000131ba80_0 .net "weight_in", 7 0, L_0x600001089cc0;  alias, 1 drivers
v0x60000131bb10_0 .var "weight_reg", 7 0;
L_0x600001089fe0 .extend/s 16, v0x60000131b450_0;
L_0x600001089900 .extend/s 16, v0x60000131bb10_0;
L_0x6000010899a0 .arith/mult 16, L_0x600001089fe0, L_0x600001089900;
L_0x600001089a40 .part L_0x6000010899a0, 15, 1;
LS_0x600001089b80_0_0 .concat [ 1 1 1 1], L_0x600001089a40, L_0x600001089a40, L_0x600001089a40, L_0x600001089a40;
LS_0x600001089b80_0_4 .concat [ 1 1 1 1], L_0x600001089a40, L_0x600001089a40, L_0x600001089a40, L_0x600001089a40;
LS_0x600001089b80_0_8 .concat [ 1 1 1 1], L_0x600001089a40, L_0x600001089a40, L_0x600001089a40, L_0x600001089a40;
LS_0x600001089b80_0_12 .concat [ 1 1 1 1], L_0x600001089a40, L_0x600001089a40, L_0x600001089a40, L_0x600001089a40;
L_0x600001089b80 .concat [ 4 4 4 4], LS_0x600001089b80_0_0, LS_0x600001089b80_0_4, LS_0x600001089b80_0_8, LS_0x600001089b80_0_12;
L_0x60000108ff20 .concat [ 16 16 0 0], L_0x6000010899a0, L_0x600001089b80;
S_0x138f47660 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f4e950;
 .timescale 0 0;
P_0x600003bcfa40 .param/l "col" 1 9 214, +C4<01>;
L_0x600000aadc00 .functor AND 1, v0x600001321dd0_0, L_0x60000108fe80, C4<1>, C4<1>;
L_0x600000aac700 .functor AND 1, L_0x60000108fb60, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000aac150 .functor OR 1, L_0x60000108fd40, L_0x600000aac700, C4<0>, C4<0>;
L_0x600000aac2a0 .functor AND 1, L_0x1400d24a0, L_0x600000aac150, C4<1>, C4<1>;
L_0x600000aac230 .functor AND 1, L_0x600000aac2a0, L_0x60000108fa20, C4<1>, C4<1>;
v0x60000131d170_0 .net *"_ivl_0", 2 0, L_0x60000108fde0;  1 drivers
L_0x1400d1648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000131d200_0 .net/2u *"_ivl_11", 2 0, L_0x1400d1648;  1 drivers
v0x60000131d290_0 .net *"_ivl_13", 0 0, L_0x60000108fd40;  1 drivers
L_0x1400d1690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000131d320_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1690;  1 drivers
v0x60000131d3b0_0 .net *"_ivl_17", 0 0, L_0x60000108fb60;  1 drivers
v0x60000131d440_0 .net *"_ivl_20", 0 0, L_0x600000aac700;  1 drivers
v0x60000131d4d0_0 .net *"_ivl_22", 0 0, L_0x600000aac150;  1 drivers
v0x60000131d560_0 .net *"_ivl_24", 0 0, L_0x600000aac2a0;  1 drivers
v0x60000131d5f0_0 .net *"_ivl_25", 31 0, L_0x60000108fc00;  1 drivers
L_0x1400d16d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000131d680_0 .net *"_ivl_28", 15 0, L_0x1400d16d8;  1 drivers
L_0x1400d1720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000131d710_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1720;  1 drivers
L_0x1400d15b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000131d7a0_0 .net *"_ivl_3", 0 0, L_0x1400d15b8;  1 drivers
v0x60000131d830_0 .net *"_ivl_31", 0 0, L_0x60000108fa20;  1 drivers
L_0x1400d1600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000131d8c0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d1600;  1 drivers
v0x60000131d950_0 .net *"_ivl_6", 0 0, L_0x60000108fe80;  1 drivers
v0x60000131d9e0_0 .net "do_clear", 0 0, L_0x600000aac230;  1 drivers
v0x60000131da70_0 .net "load_weight", 0 0, L_0x600000aadc00;  1 drivers
v0x60000131db00_0 .net "weight_in", 7 0, L_0x60000108fca0;  1 drivers
L_0x60000108fde0 .concat [ 2 1 0 0], v0x600001321d40_0, L_0x1400d15b8;
L_0x60000108fe80 .cmp/eq 3, L_0x60000108fde0, L_0x1400d1600;
L_0x60000108fd40 .cmp/eq 3, v0x600001317b10_0, L_0x1400d1648;
L_0x60000108fb60 .cmp/eq 3, v0x600001317b10_0, L_0x1400d1690;
L_0x60000108fc00 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d16d8;
L_0x60000108fa20 .cmp/eq 32, L_0x60000108fc00, L_0x1400d1720;
S_0x138f45010 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f47660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee480 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee4c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000131c630_0 .net *"_ivl_11", 0 0, L_0x60000108f7a0;  1 drivers
v0x60000131c6c0_0 .net *"_ivl_12", 15 0, L_0x60000108f840;  1 drivers
v0x60000131c750_0 .net/s *"_ivl_4", 15 0, L_0x60000108fac0;  1 drivers
v0x60000131c7e0_0 .net/s *"_ivl_6", 15 0, L_0x60000108f8e0;  1 drivers
v0x60000131c870_0 .net/s "a_signed", 7 0, v0x60000131ca20_0;  1 drivers
v0x60000131c900_0 .net "act_in", 7 0, v0x60000131b3c0_0;  alias, 1 drivers
v0x60000131c990_0 .var "act_out", 7 0;
v0x60000131ca20_0 .var "act_reg", 7 0;
v0x60000131cab0_0 .net "clear_acc", 0 0, L_0x600000aac230;  alias, 1 drivers
v0x60000131cb40_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000131cbd0_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x60000131cc60_0 .net "load_weight", 0 0, L_0x600000aadc00;  alias, 1 drivers
v0x60000131ccf0_0 .net/s "product", 15 0, L_0x60000108f980;  1 drivers
v0x60000131cd80_0 .net/s "product_ext", 31 0, L_0x60000108f660;  1 drivers
v0x60000131ce10_0 .net "psum_in", 31 0, v0x600001307840_0;  alias, 1 drivers
v0x60000131cea0_0 .var "psum_out", 31 0;
v0x60000131cf30_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000131cfc0_0 .net/s "w_signed", 7 0, v0x60000131d0e0_0;  1 drivers
v0x60000131d050_0 .net "weight_in", 7 0, L_0x60000108fca0;  alias, 1 drivers
v0x60000131d0e0_0 .var "weight_reg", 7 0;
L_0x60000108fac0 .extend/s 16, v0x60000131ca20_0;
L_0x60000108f8e0 .extend/s 16, v0x60000131d0e0_0;
L_0x60000108f980 .arith/mult 16, L_0x60000108fac0, L_0x60000108f8e0;
L_0x60000108f7a0 .part L_0x60000108f980, 15, 1;
LS_0x60000108f840_0_0 .concat [ 1 1 1 1], L_0x60000108f7a0, L_0x60000108f7a0, L_0x60000108f7a0, L_0x60000108f7a0;
LS_0x60000108f840_0_4 .concat [ 1 1 1 1], L_0x60000108f7a0, L_0x60000108f7a0, L_0x60000108f7a0, L_0x60000108f7a0;
LS_0x60000108f840_0_8 .concat [ 1 1 1 1], L_0x60000108f7a0, L_0x60000108f7a0, L_0x60000108f7a0, L_0x60000108f7a0;
LS_0x60000108f840_0_12 .concat [ 1 1 1 1], L_0x60000108f7a0, L_0x60000108f7a0, L_0x60000108f7a0, L_0x60000108f7a0;
L_0x60000108f840 .concat [ 4 4 4 4], LS_0x60000108f840_0_0, LS_0x60000108f840_0_4, LS_0x60000108f840_0_8, LS_0x60000108f840_0_12;
L_0x60000108f660 .concat [ 16 16 0 0], L_0x60000108f980, L_0x60000108f840;
S_0x138f429c0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f4e950;
 .timescale 0 0;
P_0x600003bcfb40 .param/l "col" 1 9 214, +C4<010>;
L_0x600000aac620 .functor AND 1, v0x600001321dd0_0, L_0x60000108f520, C4<1>, C4<1>;
L_0x600000a97f70 .functor AND 1, L_0x60000108f2a0, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000a97b10 .functor OR 1, L_0x60000108f480, L_0x600000a97f70, C4<0>, C4<0>;
L_0x600000a97aa0 .functor AND 1, L_0x1400d24a0, L_0x600000a97b10, C4<1>, C4<1>;
L_0x600000a97a30 .functor AND 1, L_0x600000a97aa0, L_0x60000108f160, C4<1>, C4<1>;
v0x60000131e6d0_0 .net *"_ivl_0", 3 0, L_0x60000108f700;  1 drivers
L_0x1400d17f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000131e760_0 .net/2u *"_ivl_11", 2 0, L_0x1400d17f8;  1 drivers
v0x60000131e7f0_0 .net *"_ivl_13", 0 0, L_0x60000108f480;  1 drivers
L_0x1400d1840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000131e880_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1840;  1 drivers
v0x60000131e910_0 .net *"_ivl_17", 0 0, L_0x60000108f2a0;  1 drivers
v0x60000131e9a0_0 .net *"_ivl_20", 0 0, L_0x600000a97f70;  1 drivers
v0x60000131ea30_0 .net *"_ivl_22", 0 0, L_0x600000a97b10;  1 drivers
v0x60000131eac0_0 .net *"_ivl_24", 0 0, L_0x600000a97aa0;  1 drivers
v0x60000131eb50_0 .net *"_ivl_25", 31 0, L_0x60000108f340;  1 drivers
L_0x1400d1888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000131ebe0_0 .net *"_ivl_28", 15 0, L_0x1400d1888;  1 drivers
L_0x1400d18d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000131ec70_0 .net/2u *"_ivl_29", 31 0, L_0x1400d18d0;  1 drivers
L_0x1400d1768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000131ed00_0 .net *"_ivl_3", 1 0, L_0x1400d1768;  1 drivers
v0x60000131ed90_0 .net *"_ivl_31", 0 0, L_0x60000108f160;  1 drivers
L_0x1400d17b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000131ee20_0 .net/2u *"_ivl_4", 3 0, L_0x1400d17b0;  1 drivers
v0x60000131eeb0_0 .net *"_ivl_6", 0 0, L_0x60000108f520;  1 drivers
v0x60000131ef40_0 .net "do_clear", 0 0, L_0x600000a97a30;  1 drivers
v0x60000131efd0_0 .net "load_weight", 0 0, L_0x600000aac620;  1 drivers
v0x60000131f060_0 .net "weight_in", 7 0, L_0x60000108f5c0;  1 drivers
L_0x60000108f700 .concat [ 2 2 0 0], v0x600001321d40_0, L_0x1400d1768;
L_0x60000108f520 .cmp/eq 4, L_0x60000108f700, L_0x1400d17b0;
L_0x60000108f480 .cmp/eq 3, v0x600001317b10_0, L_0x1400d17f8;
L_0x60000108f2a0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d1840;
L_0x60000108f340 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d1888;
L_0x60000108f160 .cmp/eq 32, L_0x60000108f340, L_0x1400d18d0;
S_0x13985f730 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f429c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee380 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee3c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000131db90_0 .net *"_ivl_11", 0 0, L_0x60000108eee0;  1 drivers
v0x60000131dc20_0 .net *"_ivl_12", 15 0, L_0x60000108ef80;  1 drivers
v0x60000131dcb0_0 .net/s *"_ivl_4", 15 0, L_0x60000108f200;  1 drivers
v0x60000131dd40_0 .net/s *"_ivl_6", 15 0, L_0x60000108f020;  1 drivers
v0x60000131ddd0_0 .net/s "a_signed", 7 0, v0x60000131df80_0;  1 drivers
v0x60000131de60_0 .net "act_in", 7 0, v0x60000131c990_0;  alias, 1 drivers
v0x60000131def0_0 .var "act_out", 7 0;
v0x60000131df80_0 .var "act_reg", 7 0;
v0x60000131e010_0 .net "clear_acc", 0 0, L_0x600000a97a30;  alias, 1 drivers
v0x60000131e0a0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000131e130_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x60000131e1c0_0 .net "load_weight", 0 0, L_0x600000aac620;  alias, 1 drivers
v0x60000131e250_0 .net/s "product", 15 0, L_0x60000108f0c0;  1 drivers
v0x60000131e2e0_0 .net/s "product_ext", 31 0, L_0x60000108eda0;  1 drivers
v0x60000131e370_0 .net "psum_in", 31 0, v0x600001318e10_0;  alias, 1 drivers
v0x60000131e400_0 .var "psum_out", 31 0;
v0x60000131e490_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000131e520_0 .net/s "w_signed", 7 0, v0x60000131e640_0;  1 drivers
v0x60000131e5b0_0 .net "weight_in", 7 0, L_0x60000108f5c0;  alias, 1 drivers
v0x60000131e640_0 .var "weight_reg", 7 0;
L_0x60000108f200 .extend/s 16, v0x60000131df80_0;
L_0x60000108f020 .extend/s 16, v0x60000131e640_0;
L_0x60000108f0c0 .arith/mult 16, L_0x60000108f200, L_0x60000108f020;
L_0x60000108eee0 .part L_0x60000108f0c0, 15, 1;
LS_0x60000108ef80_0_0 .concat [ 1 1 1 1], L_0x60000108eee0, L_0x60000108eee0, L_0x60000108eee0, L_0x60000108eee0;
LS_0x60000108ef80_0_4 .concat [ 1 1 1 1], L_0x60000108eee0, L_0x60000108eee0, L_0x60000108eee0, L_0x60000108eee0;
LS_0x60000108ef80_0_8 .concat [ 1 1 1 1], L_0x60000108eee0, L_0x60000108eee0, L_0x60000108eee0, L_0x60000108eee0;
LS_0x60000108ef80_0_12 .concat [ 1 1 1 1], L_0x60000108eee0, L_0x60000108eee0, L_0x60000108eee0, L_0x60000108eee0;
L_0x60000108ef80 .concat [ 4 4 4 4], LS_0x60000108ef80_0_0, LS_0x60000108ef80_0_4, LS_0x60000108ef80_0_8, LS_0x60000108ef80_0_12;
L_0x60000108eda0 .concat [ 16 16 0 0], L_0x60000108f0c0, L_0x60000108ef80;
S_0x139812090 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f4e950;
 .timescale 0 0;
P_0x600003bcfc40 .param/l "col" 1 9 214, +C4<011>;
L_0x600000a97950 .functor AND 1, v0x600001321dd0_0, L_0x60000108ec60, C4<1>, C4<1>;
L_0x600000a972c0 .functor AND 1, L_0x60000108ebc0, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000a97330 .functor OR 1, L_0x60000108eb20, L_0x600000a972c0, C4<0>, C4<0>;
L_0x600000a973a0 .functor AND 1, L_0x1400d24a0, L_0x600000a97330, C4<1>, C4<1>;
L_0x600000a97410 .functor AND 1, L_0x600000a973a0, L_0x60000108e8a0, C4<1>, C4<1>;
v0x60000131fc30_0 .net *"_ivl_0", 3 0, L_0x60000108ee40;  1 drivers
L_0x1400d19a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000131fcc0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d19a8;  1 drivers
v0x60000131fd50_0 .net *"_ivl_13", 0 0, L_0x60000108eb20;  1 drivers
L_0x1400d19f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000131fde0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d19f0;  1 drivers
v0x60000131fe70_0 .net *"_ivl_17", 0 0, L_0x60000108ebc0;  1 drivers
v0x60000131ff00_0 .net *"_ivl_20", 0 0, L_0x600000a972c0;  1 drivers
v0x600001310000_0 .net *"_ivl_22", 0 0, L_0x600000a97330;  1 drivers
v0x600001310090_0 .net *"_ivl_24", 0 0, L_0x600000a973a0;  1 drivers
v0x600001310120_0 .net *"_ivl_25", 31 0, L_0x60000108e800;  1 drivers
L_0x1400d1a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013101b0_0 .net *"_ivl_28", 15 0, L_0x1400d1a38;  1 drivers
L_0x1400d1a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001310240_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1a80;  1 drivers
L_0x1400d1918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013102d0_0 .net *"_ivl_3", 1 0, L_0x1400d1918;  1 drivers
v0x600001310360_0 .net *"_ivl_31", 0 0, L_0x60000108e8a0;  1 drivers
L_0x1400d1960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013103f0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d1960;  1 drivers
v0x600001310480_0 .net *"_ivl_6", 0 0, L_0x60000108ec60;  1 drivers
v0x600001310510_0 .net "do_clear", 0 0, L_0x600000a97410;  1 drivers
v0x6000013105a0_0 .net "load_weight", 0 0, L_0x600000a97950;  1 drivers
v0x600001310630_0 .net "weight_in", 7 0, L_0x60000108ed00;  1 drivers
L_0x60000108ee40 .concat [ 2 2 0 0], v0x600001321d40_0, L_0x1400d1918;
L_0x60000108ec60 .cmp/eq 4, L_0x60000108ee40, L_0x1400d1960;
L_0x60000108eb20 .cmp/eq 3, v0x600001317b10_0, L_0x1400d19a8;
L_0x60000108ebc0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d19f0;
L_0x60000108e800 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d1a38;
L_0x60000108e8a0 .cmp/eq 32, L_0x60000108e800, L_0x1400d1a80;
S_0x13983bef0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x139812090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee500 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee540 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000131f0f0_0 .net *"_ivl_11", 0 0, L_0x60000108e440;  1 drivers
v0x60000131f180_0 .net *"_ivl_12", 15 0, L_0x60000108e4e0;  1 drivers
v0x60000131f210_0 .net/s *"_ivl_4", 15 0, L_0x60000108e9e0;  1 drivers
v0x60000131f2a0_0 .net/s *"_ivl_6", 15 0, L_0x60000108ea80;  1 drivers
v0x60000131f330_0 .net/s "a_signed", 7 0, v0x60000131f4e0_0;  1 drivers
v0x60000131f3c0_0 .net "act_in", 7 0, v0x60000131def0_0;  alias, 1 drivers
v0x60000131f450_0 .var "act_out", 7 0;
v0x60000131f4e0_0 .var "act_reg", 7 0;
v0x60000131f570_0 .net "clear_acc", 0 0, L_0x600000a97410;  alias, 1 drivers
v0x60000131f600_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000131f690_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x60000131f720_0 .net "load_weight", 0 0, L_0x600000a97950;  alias, 1 drivers
v0x60000131f7b0_0 .net/s "product", 15 0, L_0x60000108e3a0;  1 drivers
v0x60000131f840_0 .net/s "product_ext", 31 0, L_0x60000108e580;  1 drivers
v0x60000131f8d0_0 .net "psum_in", 31 0, v0x60000131a370_0;  alias, 1 drivers
v0x60000131f960_0 .var "psum_out", 31 0;
v0x60000131f9f0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000131fa80_0 .net/s "w_signed", 7 0, v0x60000131fba0_0;  1 drivers
v0x60000131fb10_0 .net "weight_in", 7 0, L_0x60000108ed00;  alias, 1 drivers
v0x60000131fba0_0 .var "weight_reg", 7 0;
L_0x60000108e9e0 .extend/s 16, v0x60000131f4e0_0;
L_0x60000108ea80 .extend/s 16, v0x60000131fba0_0;
L_0x60000108e3a0 .arith/mult 16, L_0x60000108e9e0, L_0x60000108ea80;
L_0x60000108e440 .part L_0x60000108e3a0, 15, 1;
LS_0x60000108e4e0_0_0 .concat [ 1 1 1 1], L_0x60000108e440, L_0x60000108e440, L_0x60000108e440, L_0x60000108e440;
LS_0x60000108e4e0_0_4 .concat [ 1 1 1 1], L_0x60000108e440, L_0x60000108e440, L_0x60000108e440, L_0x60000108e440;
LS_0x60000108e4e0_0_8 .concat [ 1 1 1 1], L_0x60000108e440, L_0x60000108e440, L_0x60000108e440, L_0x60000108e440;
LS_0x60000108e4e0_0_12 .concat [ 1 1 1 1], L_0x60000108e440, L_0x60000108e440, L_0x60000108e440, L_0x60000108e440;
L_0x60000108e4e0 .concat [ 4 4 4 4], LS_0x60000108e4e0_0_0, LS_0x60000108e4e0_0_4, LS_0x60000108e4e0_0_8, LS_0x60000108e4e0_0_12;
L_0x60000108e580 .concat [ 16 16 0 0], L_0x60000108e3a0, L_0x60000108e4e0;
S_0x139811c50 .scope generate, "pe_row[3]" "pe_row[3]" 9 213, 9 213 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bcfd40 .param/l "row" 1 9 213, +C4<011>;
S_0x139811810 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x139811c50;
 .timescale 0 0;
P_0x600003bcfdc0 .param/l "col" 1 9 214, +C4<00>;
L_0x600000a96990 .functor AND 1, v0x600001321dd0_0, L_0x60000108e6c0, C4<1>, C4<1>;
L_0x600000a96840 .functor AND 1, L_0x60000108d680, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000a968b0 .functor OR 1, L_0x60000108f3e0, L_0x600000a96840, C4<0>, C4<0>;
L_0x600000a96760 .functor AND 1, L_0x1400d24a0, L_0x600000a968b0, C4<1>, C4<1>;
L_0x600000a967d0 .functor AND 1, L_0x600000a96760, L_0x60000108d2c0, C4<1>, C4<1>;
v0x600001311200_0 .net *"_ivl_0", 2 0, L_0x60000108e620;  1 drivers
L_0x1400d1b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001311290_0 .net/2u *"_ivl_11", 2 0, L_0x1400d1b58;  1 drivers
v0x600001311320_0 .net *"_ivl_13", 0 0, L_0x60000108f3e0;  1 drivers
L_0x1400d1ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013113b0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1ba0;  1 drivers
v0x600001311440_0 .net *"_ivl_17", 0 0, L_0x60000108d680;  1 drivers
v0x6000013114d0_0 .net *"_ivl_20", 0 0, L_0x600000a96840;  1 drivers
v0x600001311560_0 .net *"_ivl_22", 0 0, L_0x600000a968b0;  1 drivers
v0x6000013115f0_0 .net *"_ivl_24", 0 0, L_0x600000a96760;  1 drivers
v0x600001311680_0 .net *"_ivl_25", 31 0, L_0x60000108d540;  1 drivers
L_0x1400d1be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001311710_0 .net *"_ivl_28", 15 0, L_0x1400d1be8;  1 drivers
L_0x1400d1c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013117a0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1c30;  1 drivers
L_0x1400d1ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001311830_0 .net *"_ivl_3", 0 0, L_0x1400d1ac8;  1 drivers
v0x6000013118c0_0 .net *"_ivl_31", 0 0, L_0x60000108d2c0;  1 drivers
L_0x1400d1b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001311950_0 .net/2u *"_ivl_4", 2 0, L_0x1400d1b10;  1 drivers
v0x6000013119e0_0 .net *"_ivl_6", 0 0, L_0x60000108e6c0;  1 drivers
v0x600001311a70_0 .net "do_clear", 0 0, L_0x600000a967d0;  1 drivers
v0x600001311b00_0 .net "load_weight", 0 0, L_0x600000a96990;  1 drivers
v0x600001311b90_0 .net "weight_in", 7 0, L_0x60000108e760;  1 drivers
L_0x60000108e620 .concat [ 2 1 0 0], v0x600001321d40_0, L_0x1400d1ac8;
L_0x60000108e6c0 .cmp/eq 3, L_0x60000108e620, L_0x1400d1b10;
L_0x60000108f3e0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d1b58;
L_0x60000108d680 .cmp/eq 3, v0x600001317b10_0, L_0x1400d1ba0;
L_0x60000108d540 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d1be8;
L_0x60000108d2c0 .cmp/eq 32, L_0x60000108d540, L_0x1400d1c30;
S_0x1398376a0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x139811810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee580 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee5c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000013106c0_0 .net *"_ivl_11", 0 0, L_0x60000108d040;  1 drivers
v0x600001310750_0 .net *"_ivl_12", 15 0, L_0x60000108d720;  1 drivers
v0x6000013107e0_0 .net/s *"_ivl_4", 15 0, L_0x60000108d9a0;  1 drivers
v0x600001310870_0 .net/s *"_ivl_6", 15 0, L_0x60000108d180;  1 drivers
v0x600001310900_0 .net/s "a_signed", 7 0, v0x600001310ab0_0;  1 drivers
v0x600001310990_0 .net "act_in", 7 0, L_0x600000aa40e0;  alias, 1 drivers
v0x600001310a20_0 .var "act_out", 7 0;
v0x600001310ab0_0 .var "act_reg", 7 0;
v0x600001310b40_0 .net "clear_acc", 0 0, L_0x600000a967d0;  alias, 1 drivers
v0x600001310bd0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001310c60_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x600001310cf0_0 .net "load_weight", 0 0, L_0x600000a96990;  alias, 1 drivers
v0x600001310d80_0 .net/s "product", 15 0, L_0x60000108d860;  1 drivers
v0x600001310e10_0 .net/s "product_ext", 31 0, L_0x60000108cd20;  1 drivers
v0x600001310ea0_0 .net "psum_in", 31 0, v0x60000131b8d0_0;  alias, 1 drivers
v0x600001310f30_0 .var "psum_out", 31 0;
v0x600001310fc0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001311050_0 .net/s "w_signed", 7 0, v0x600001311170_0;  1 drivers
v0x6000013110e0_0 .net "weight_in", 7 0, L_0x60000108e760;  alias, 1 drivers
v0x600001311170_0 .var "weight_reg", 7 0;
L_0x60000108d9a0 .extend/s 16, v0x600001310ab0_0;
L_0x60000108d180 .extend/s 16, v0x600001311170_0;
L_0x60000108d860 .arith/mult 16, L_0x60000108d9a0, L_0x60000108d180;
L_0x60000108d040 .part L_0x60000108d860, 15, 1;
LS_0x60000108d720_0_0 .concat [ 1 1 1 1], L_0x60000108d040, L_0x60000108d040, L_0x60000108d040, L_0x60000108d040;
LS_0x60000108d720_0_4 .concat [ 1 1 1 1], L_0x60000108d040, L_0x60000108d040, L_0x60000108d040, L_0x60000108d040;
LS_0x60000108d720_0_8 .concat [ 1 1 1 1], L_0x60000108d040, L_0x60000108d040, L_0x60000108d040, L_0x60000108d040;
LS_0x60000108d720_0_12 .concat [ 1 1 1 1], L_0x60000108d040, L_0x60000108d040, L_0x60000108d040, L_0x60000108d040;
L_0x60000108d720 .concat [ 4 4 4 4], LS_0x60000108d720_0_0, LS_0x60000108d720_0_4, LS_0x60000108d720_0_8, LS_0x60000108d720_0_12;
L_0x60000108cd20 .concat [ 16 16 0 0], L_0x60000108d860, L_0x60000108d720;
S_0x139835050 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x139811c50;
 .timescale 0 0;
P_0x600003bcfec0 .param/l "col" 1 9 214, +C4<01>;
L_0x600000a965a0 .functor AND 1, v0x600001321dd0_0, L_0x60000108cdc0, C4<1>, C4<1>;
L_0x600000a96610 .functor AND 1, L_0x60000108d360, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000a964c0 .functor OR 1, L_0x60000108ce60, L_0x600000a96610, C4<0>, C4<0>;
L_0x600000a96530 .functor AND 1, L_0x1400d24a0, L_0x600000a964c0, C4<1>, C4<1>;
L_0x600000a963e0 .functor AND 1, L_0x600000a96530, L_0x60000108d220, C4<1>, C4<1>;
v0x600001312760_0 .net *"_ivl_0", 2 0, L_0x60000108d5e0;  1 drivers
L_0x1400d1d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013127f0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d1d08;  1 drivers
v0x600001312880_0 .net *"_ivl_13", 0 0, L_0x60000108ce60;  1 drivers
L_0x1400d1d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001312910_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1d50;  1 drivers
v0x6000013129a0_0 .net *"_ivl_17", 0 0, L_0x60000108d360;  1 drivers
v0x600001312a30_0 .net *"_ivl_20", 0 0, L_0x600000a96610;  1 drivers
v0x600001312ac0_0 .net *"_ivl_22", 0 0, L_0x600000a964c0;  1 drivers
v0x600001312b50_0 .net *"_ivl_24", 0 0, L_0x600000a96530;  1 drivers
v0x600001312be0_0 .net *"_ivl_25", 31 0, L_0x60000108cf00;  1 drivers
L_0x1400d1d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001312c70_0 .net *"_ivl_28", 15 0, L_0x1400d1d98;  1 drivers
L_0x1400d1de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001312d00_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1de0;  1 drivers
L_0x1400d1c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001312d90_0 .net *"_ivl_3", 0 0, L_0x1400d1c78;  1 drivers
v0x600001312e20_0 .net *"_ivl_31", 0 0, L_0x60000108d220;  1 drivers
L_0x1400d1cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001312eb0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d1cc0;  1 drivers
v0x600001312f40_0 .net *"_ivl_6", 0 0, L_0x60000108cdc0;  1 drivers
v0x600001312fd0_0 .net "do_clear", 0 0, L_0x600000a963e0;  1 drivers
v0x600001313060_0 .net "load_weight", 0 0, L_0x600000a965a0;  1 drivers
v0x6000013130f0_0 .net "weight_in", 7 0, L_0x60000108d4a0;  1 drivers
L_0x60000108d5e0 .concat [ 2 1 0 0], v0x600001321d40_0, L_0x1400d1c78;
L_0x60000108cdc0 .cmp/eq 3, L_0x60000108d5e0, L_0x1400d1cc0;
L_0x60000108ce60 .cmp/eq 3, v0x600001317b10_0, L_0x1400d1d08;
L_0x60000108d360 .cmp/eq 3, v0x600001317b10_0, L_0x1400d1d50;
L_0x60000108cf00 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d1d98;
L_0x60000108d220 .cmp/eq 32, L_0x60000108cf00, L_0x1400d1de0;
S_0x139832a00 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x139835050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee600 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee640 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001311c20_0 .net *"_ivl_11", 0 0, L_0x60000108cc80;  1 drivers
v0x600001311cb0_0 .net *"_ivl_12", 15 0, L_0x60000108caa0;  1 drivers
v0x600001311d40_0 .net/s *"_ivl_4", 15 0, L_0x60000108cfa0;  1 drivers
v0x600001311dd0_0 .net/s *"_ivl_6", 15 0, L_0x60000108d0e0;  1 drivers
v0x600001311e60_0 .net/s "a_signed", 7 0, v0x600001312010_0;  1 drivers
v0x600001311ef0_0 .net "act_in", 7 0, v0x600001310a20_0;  alias, 1 drivers
v0x600001311f80_0 .var "act_out", 7 0;
v0x600001312010_0 .var "act_reg", 7 0;
v0x6000013120a0_0 .net "clear_acc", 0 0, L_0x600000a963e0;  alias, 1 drivers
v0x600001312130_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x6000013121c0_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x600001312250_0 .net "load_weight", 0 0, L_0x600000a965a0;  alias, 1 drivers
v0x6000013122e0_0 .net/s "product", 15 0, L_0x60000108cbe0;  1 drivers
v0x600001312370_0 .net/s "product_ext", 31 0, L_0x60000108cb40;  1 drivers
v0x600001312400_0 .net "psum_in", 31 0, v0x60000131cea0_0;  alias, 1 drivers
v0x600001312490_0 .var "psum_out", 31 0;
v0x600001312520_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000013125b0_0 .net/s "w_signed", 7 0, v0x6000013126d0_0;  1 drivers
v0x600001312640_0 .net "weight_in", 7 0, L_0x60000108d4a0;  alias, 1 drivers
v0x6000013126d0_0 .var "weight_reg", 7 0;
L_0x60000108cfa0 .extend/s 16, v0x600001312010_0;
L_0x60000108d0e0 .extend/s 16, v0x6000013126d0_0;
L_0x60000108cbe0 .arith/mult 16, L_0x60000108cfa0, L_0x60000108d0e0;
L_0x60000108cc80 .part L_0x60000108cbe0, 15, 1;
LS_0x60000108caa0_0_0 .concat [ 1 1 1 1], L_0x60000108cc80, L_0x60000108cc80, L_0x60000108cc80, L_0x60000108cc80;
LS_0x60000108caa0_0_4 .concat [ 1 1 1 1], L_0x60000108cc80, L_0x60000108cc80, L_0x60000108cc80, L_0x60000108cc80;
LS_0x60000108caa0_0_8 .concat [ 1 1 1 1], L_0x60000108cc80, L_0x60000108cc80, L_0x60000108cc80, L_0x60000108cc80;
LS_0x60000108caa0_0_12 .concat [ 1 1 1 1], L_0x60000108cc80, L_0x60000108cc80, L_0x60000108cc80, L_0x60000108cc80;
L_0x60000108caa0 .concat [ 4 4 4 4], LS_0x60000108caa0_0_0, LS_0x60000108caa0_0_4, LS_0x60000108caa0_0_8, LS_0x60000108caa0_0_12;
L_0x60000108cb40 .concat [ 16 16 0 0], L_0x60000108cbe0, L_0x60000108caa0;
S_0x13982b710 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x139811c50;
 .timescale 0 0;
P_0x600003bcffc0 .param/l "col" 1 9 214, +C4<010>;
L_0x600000a96370 .functor AND 1, v0x600001321dd0_0, L_0x60000108ca00, C4<1>, C4<1>;
L_0x600000a96220 .functor AND 1, L_0x60000108c6e0, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000a96290 .functor OR 1, L_0x60000108c8c0, L_0x600000a96220, C4<0>, C4<0>;
L_0x600000a96140 .functor AND 1, L_0x1400d24a0, L_0x600000a96290, C4<1>, C4<1>;
L_0x600000a961b0 .functor AND 1, L_0x600000a96140, L_0x60000108c5a0, C4<1>, C4<1>;
v0x600001313cc0_0 .net *"_ivl_0", 3 0, L_0x60000108c960;  1 drivers
L_0x1400d1eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001313d50_0 .net/2u *"_ivl_11", 2 0, L_0x1400d1eb8;  1 drivers
v0x600001313de0_0 .net *"_ivl_13", 0 0, L_0x60000108c8c0;  1 drivers
L_0x1400d1f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001313e70_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1f00;  1 drivers
v0x600001313f00_0 .net *"_ivl_17", 0 0, L_0x60000108c6e0;  1 drivers
v0x600001314000_0 .net *"_ivl_20", 0 0, L_0x600000a96220;  1 drivers
v0x600001314090_0 .net *"_ivl_22", 0 0, L_0x600000a96290;  1 drivers
v0x600001314120_0 .net *"_ivl_24", 0 0, L_0x600000a96140;  1 drivers
v0x6000013141b0_0 .net *"_ivl_25", 31 0, L_0x60000108c780;  1 drivers
L_0x1400d1f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001314240_0 .net *"_ivl_28", 15 0, L_0x1400d1f48;  1 drivers
L_0x1400d1f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013142d0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1f90;  1 drivers
L_0x1400d1e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001314360_0 .net *"_ivl_3", 1 0, L_0x1400d1e28;  1 drivers
v0x6000013143f0_0 .net *"_ivl_31", 0 0, L_0x60000108c5a0;  1 drivers
L_0x1400d1e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001314480_0 .net/2u *"_ivl_4", 3 0, L_0x1400d1e70;  1 drivers
v0x600001314510_0 .net *"_ivl_6", 0 0, L_0x60000108ca00;  1 drivers
v0x6000013145a0_0 .net "do_clear", 0 0, L_0x600000a961b0;  1 drivers
v0x600001314630_0 .net "load_weight", 0 0, L_0x600000a96370;  1 drivers
v0x6000013146c0_0 .net "weight_in", 7 0, L_0x60000108c820;  1 drivers
L_0x60000108c960 .concat [ 2 2 0 0], v0x600001321d40_0, L_0x1400d1e28;
L_0x60000108ca00 .cmp/eq 4, L_0x60000108c960, L_0x1400d1e70;
L_0x60000108c8c0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d1eb8;
L_0x60000108c6e0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d1f00;
L_0x60000108c780 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d1f48;
L_0x60000108c5a0 .cmp/eq 32, L_0x60000108c780, L_0x1400d1f90;
S_0x1398290c0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x13982b710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee680 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee6c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001313180_0 .net *"_ivl_11", 0 0, L_0x60000108e260;  1 drivers
v0x600001313210_0 .net *"_ivl_12", 15 0, L_0x60000108e080;  1 drivers
v0x6000013132a0_0 .net/s *"_ivl_4", 15 0, L_0x60000108c640;  1 drivers
v0x600001313330_0 .net/s *"_ivl_6", 15 0, L_0x60000108c460;  1 drivers
v0x6000013133c0_0 .net/s "a_signed", 7 0, v0x600001313570_0;  1 drivers
v0x600001313450_0 .net "act_in", 7 0, v0x600001311f80_0;  alias, 1 drivers
v0x6000013134e0_0 .var "act_out", 7 0;
v0x600001313570_0 .var "act_reg", 7 0;
v0x600001313600_0 .net "clear_acc", 0 0, L_0x600000a961b0;  alias, 1 drivers
v0x600001313690_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001313720_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x6000013137b0_0 .net "load_weight", 0 0, L_0x600000a96370;  alias, 1 drivers
v0x600001313840_0 .net/s "product", 15 0, L_0x60000108c500;  1 drivers
v0x6000013138d0_0 .net/s "product_ext", 31 0, L_0x60000108dfe0;  1 drivers
v0x600001313960_0 .net "psum_in", 31 0, v0x60000131e400_0;  alias, 1 drivers
v0x6000013139f0_0 .var "psum_out", 31 0;
v0x600001313a80_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001313b10_0 .net/s "w_signed", 7 0, v0x600001313c30_0;  1 drivers
v0x600001313ba0_0 .net "weight_in", 7 0, L_0x60000108c820;  alias, 1 drivers
v0x600001313c30_0 .var "weight_reg", 7 0;
L_0x60000108c640 .extend/s 16, v0x600001313570_0;
L_0x60000108c460 .extend/s 16, v0x600001313c30_0;
L_0x60000108c500 .arith/mult 16, L_0x60000108c640, L_0x60000108c460;
L_0x60000108e260 .part L_0x60000108c500, 15, 1;
LS_0x60000108e080_0_0 .concat [ 1 1 1 1], L_0x60000108e260, L_0x60000108e260, L_0x60000108e260, L_0x60000108e260;
LS_0x60000108e080_0_4 .concat [ 1 1 1 1], L_0x60000108e260, L_0x60000108e260, L_0x60000108e260, L_0x60000108e260;
LS_0x60000108e080_0_8 .concat [ 1 1 1 1], L_0x60000108e260, L_0x60000108e260, L_0x60000108e260, L_0x60000108e260;
LS_0x60000108e080_0_12 .concat [ 1 1 1 1], L_0x60000108e260, L_0x60000108e260, L_0x60000108e260, L_0x60000108e260;
L_0x60000108e080 .concat [ 4 4 4 4], LS_0x60000108e080_0_0, LS_0x60000108e080_0_4, LS_0x60000108e080_0_8, LS_0x60000108e080_0_12;
L_0x60000108dfe0 .concat [ 16 16 0 0], L_0x60000108c500, L_0x60000108e080;
S_0x139826a70 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x139811c50;
 .timescale 0 0;
P_0x6000034f71c0 .param/l "col" 1 9 214, +C4<011>;
L_0x600000a95f80 .functor AND 1, v0x600001321dd0_0, L_0x60000108dea0, C4<1>, C4<1>;
L_0x600000a95ff0 .functor AND 1, L_0x60000108c000, v0x600001320870_0, C4<1>, C4<1>;
L_0x600000a95ea0 .functor OR 1, L_0x60000108c1e0, L_0x600000a95ff0, C4<0>, C4<0>;
L_0x600000a95f10 .functor AND 1, L_0x1400d24a0, L_0x600000a95ea0, C4<1>, C4<1>;
L_0x600000a95dc0 .functor AND 1, L_0x600000a95f10, L_0x60000108dd60, C4<1>, C4<1>;
v0x600001315290_0 .net *"_ivl_0", 3 0, L_0x60000108df40;  1 drivers
L_0x1400d2068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001315320_0 .net/2u *"_ivl_11", 2 0, L_0x1400d2068;  1 drivers
v0x6000013153b0_0 .net *"_ivl_13", 0 0, L_0x60000108c1e0;  1 drivers
L_0x1400d20b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001315440_0 .net/2u *"_ivl_15", 2 0, L_0x1400d20b0;  1 drivers
v0x6000013154d0_0 .net *"_ivl_17", 0 0, L_0x60000108c000;  1 drivers
v0x600001315560_0 .net *"_ivl_20", 0 0, L_0x600000a95ff0;  1 drivers
v0x6000013155f0_0 .net *"_ivl_22", 0 0, L_0x600000a95ea0;  1 drivers
v0x600001315680_0 .net *"_ivl_24", 0 0, L_0x600000a95f10;  1 drivers
v0x600001315710_0 .net *"_ivl_25", 31 0, L_0x60000108c0a0;  1 drivers
L_0x1400d20f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013157a0_0 .net *"_ivl_28", 15 0, L_0x1400d20f8;  1 drivers
L_0x1400d2140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001315830_0 .net/2u *"_ivl_29", 31 0, L_0x1400d2140;  1 drivers
L_0x1400d1fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013158c0_0 .net *"_ivl_3", 1 0, L_0x1400d1fd8;  1 drivers
v0x600001315950_0 .net *"_ivl_31", 0 0, L_0x60000108dd60;  1 drivers
L_0x1400d2020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013159e0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d2020;  1 drivers
v0x600001315a70_0 .net *"_ivl_6", 0 0, L_0x60000108dea0;  1 drivers
v0x600001315b00_0 .net "do_clear", 0 0, L_0x600000a95dc0;  1 drivers
v0x600001315b90_0 .net "load_weight", 0 0, L_0x600000a95f80;  1 drivers
v0x600001315c20_0 .net "weight_in", 7 0, L_0x60000108c140;  1 drivers
L_0x60000108df40 .concat [ 2 2 0 0], v0x600001321d40_0, L_0x1400d1fd8;
L_0x60000108dea0 .cmp/eq 4, L_0x60000108df40, L_0x1400d2020;
L_0x60000108c1e0 .cmp/eq 3, v0x600001317b10_0, L_0x1400d2068;
L_0x60000108c000 .cmp/eq 3, v0x600001317b10_0, L_0x1400d20b0;
L_0x60000108c0a0 .concat [ 16 16 0 0], v0x600001317210_0, L_0x1400d20f8;
L_0x60000108dd60 .cmp/eq 32, L_0x60000108c0a0, L_0x1400d2140;
S_0x139824420 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x139826a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fee700 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fee740 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001314750_0 .net *"_ivl_11", 0 0, L_0x600001083d40;  1 drivers
v0x6000013147e0_0 .net *"_ivl_12", 15 0, L_0x600001083de0;  1 drivers
v0x600001314870_0 .net/s *"_ivl_4", 15 0, L_0x60000108de00;  1 drivers
v0x600001314900_0 .net/s *"_ivl_6", 15 0, L_0x600001083e80;  1 drivers
v0x600001314990_0 .net/s "a_signed", 7 0, v0x600001314b40_0;  1 drivers
v0x600001314a20_0 .net "act_in", 7 0, v0x6000013134e0_0;  alias, 1 drivers
v0x600001314ab0_0 .var "act_out", 7 0;
v0x600001314b40_0 .var "act_reg", 7 0;
v0x600001314bd0_0 .net "clear_acc", 0 0, L_0x600000a95dc0;  alias, 1 drivers
v0x600001314c60_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001314cf0_0 .net "enable", 0 0, L_0x600000a96bc0;  alias, 1 drivers
v0x600001314d80_0 .net "load_weight", 0 0, L_0x600000a95f80;  alias, 1 drivers
v0x600001314e10_0 .net/s "product", 15 0, L_0x600001083f20;  1 drivers
v0x600001314ea0_0 .net/s "product_ext", 31 0, L_0x600001083c00;  1 drivers
v0x600001314f30_0 .net "psum_in", 31 0, v0x60000131f960_0;  alias, 1 drivers
v0x600001314fc0_0 .var "psum_out", 31 0;
v0x600001315050_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000013150e0_0 .net/s "w_signed", 7 0, v0x600001315200_0;  1 drivers
v0x600001315170_0 .net "weight_in", 7 0, L_0x60000108c140;  alias, 1 drivers
v0x600001315200_0 .var "weight_reg", 7 0;
L_0x60000108de00 .extend/s 16, v0x600001314b40_0;
L_0x600001083e80 .extend/s 16, v0x600001315200_0;
L_0x600001083f20 .arith/mult 16, L_0x60000108de00, L_0x600001083e80;
L_0x600001083d40 .part L_0x600001083f20, 15, 1;
LS_0x600001083de0_0_0 .concat [ 1 1 1 1], L_0x600001083d40, L_0x600001083d40, L_0x600001083d40, L_0x600001083d40;
LS_0x600001083de0_0_4 .concat [ 1 1 1 1], L_0x600001083d40, L_0x600001083d40, L_0x600001083d40, L_0x600001083d40;
LS_0x600001083de0_0_8 .concat [ 1 1 1 1], L_0x600001083d40, L_0x600001083d40, L_0x600001083d40, L_0x600001083d40;
LS_0x600001083de0_0_12 .concat [ 1 1 1 1], L_0x600001083d40, L_0x600001083d40, L_0x600001083d40, L_0x600001083d40;
L_0x600001083de0 .concat [ 4 4 4 4], LS_0x600001083de0_0_0, LS_0x600001083de0_0_4, LS_0x600001083de0_0_8, LS_0x600001083de0_0_12;
L_0x600001083c00 .concat [ 16 16 0 0], L_0x600001083f20, L_0x600001083de0;
S_0x139821dd0 .scope generate, "wire_col0[0]" "wire_col0[0]" 9 198, 9 198 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bc0080 .param/l "row" 1 9 198, +C4<00>;
L_0x600000aa4310 .functor BUFZ 8, v0x60000130f9f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13981f780 .scope generate, "wire_col0[1]" "wire_col0[1]" 9 198, 9 198 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bc0100 .param/l "row" 1 9 198, +C4<01>;
L_0x600000aa41c0 .functor BUFZ 8, v0x60000130fcc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13981d130 .scope generate, "wire_col0[2]" "wire_col0[2]" 9 198, 9 198 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bc0180 .param/l "row" 1 9 198, +C4<010>;
L_0x600000aa4230 .functor BUFZ 8, v0x600001300000_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13981aae0 .scope generate, "wire_col0[3]" "wire_col0[3]" 9 198, 9 198 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bc0200 .param/l "row" 1 9 198, +C4<011>;
L_0x600000aa40e0 .functor BUFZ 8, v0x6000013002d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x139818490 .scope generate, "wire_output[0]" "wire_output[0]" 9 279, 9 279 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bc0280 .param/l "col" 1 9 279, +C4<00>;
L_0x600000a94d20 .functor BUFZ 32, v0x60000130f690_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001315cb0_0 .net *"_ivl_2", 31 0, L_0x600000a94d20;  1 drivers
S_0x139815e40 .scope generate, "wire_output[1]" "wire_output[1]" 9 279, 9 279 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bc0300 .param/l "col" 1 9 279, +C4<01>;
L_0x600000a948c0 .functor BUFZ 32, v0x60000130f7b0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001315d40_0 .net *"_ivl_2", 31 0, L_0x600000a948c0;  1 drivers
S_0x1398137f0 .scope generate, "wire_output[2]" "wire_output[2]" 9 279, 9 279 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bc0380 .param/l "col" 1 9 279, +C4<010>;
L_0x600000a94460 .functor BUFZ 32, v0x60000130f8d0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001315dd0_0 .net *"_ivl_2", 31 0, L_0x600000a94460;  1 drivers
S_0x13985bd50 .scope generate, "wire_output[3]" "wire_output[3]" 9 279, 9 279 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bc0400 .param/l "col" 1 9 279, +C4<011>;
L_0x600000a94000 .functor BUFZ 32, L_0x600000a95180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001315e60_0 .net *"_ivl_2", 31 0, L_0x600000a94000;  1 drivers
S_0x13985b6f0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 9 206, 9 206 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bc0480 .param/l "col" 1 9 206, +C4<00>;
S_0x13985b090 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 9 206, 9 206 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bc0500 .param/l "col" 1 9 206, +C4<01>;
S_0x13985aa30 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 9 206, 9 206 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bc0580 .param/l "col" 1 9 206, +C4<010>;
S_0x1398631e0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 9 206, 9 206 0, S_0x138fcfee0;
 .timescale 0 0;
P_0x600003bc0600 .param/l "col" 1 9 206, +C4<011>;
S_0x138e1f130 .scope module, "sram_inst" "sram_subsystem" 6 480, 11 11 0, S_0x138fd9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x138e1f2a0 .param/l "ADDR_WIDTH" 0 11 15, +C4<00000000000000000000000000010100>;
P_0x138e1f2e0 .param/l "BANK_BITS" 1 11 69, +C4<00000000000000000000000000000010>;
P_0x138e1f320 .param/l "BANK_DEPTH" 0 11 13, +C4<00000000000000000000000100000000>;
P_0x138e1f360 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000100000000>;
P_0x138e1f3a0 .param/l "NUM_BANKS" 0 11 12, +C4<00000000000000000000000000000100>;
P_0x138e1f3e0 .param/l "WORD_BITS" 1 11 70, +C4<00000000000000000000000000001000>;
L_0x600000a9ed80 .functor BUFZ 256, v0x60000132a5b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a9fdb0 .functor BUFZ 256, v0x60000132b0f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a9fd40 .functor BUFZ 256, v0x600001329ef0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000013294d0_0 .var/i "b", 31 0;
v0x600001329560 .array "bank_addr", 3 0, 7 0;
v0x6000013295f0_0 .net "bank_dma", 1 0, L_0x6000010877a0;  1 drivers
v0x600001329680_0 .var "bank_dma_d", 1 0;
v0x600001329710_0 .net "bank_mxu_a", 1 0, L_0x600001087980;  1 drivers
v0x6000013297a0_0 .var "bank_mxu_a_d", 1 0;
v0x600001329830_0 .net "bank_mxu_o", 1 0, L_0x6000010875c0;  1 drivers
v0x6000013298c0_0 .net "bank_mxu_w", 1 0, L_0x6000010878e0;  1 drivers
v0x600001329950_0 .var "bank_mxu_w_d", 1 0;
v0x6000013299e0 .array "bank_rdata", 3 0;
v0x6000013299e0_0 .net v0x6000013299e0 0, 255 0, v0x600001328120_0; 1 drivers
v0x6000013299e0_1 .net v0x6000013299e0 1, 255 0, v0x600001328630_0; 1 drivers
v0x6000013299e0_2 .net v0x6000013299e0 2, 255 0, v0x600001328b40_0; 1 drivers
v0x6000013299e0_3 .net v0x6000013299e0 3, 255 0, v0x600001329050_0; 1 drivers
v0x600001329a70_0 .var "bank_re", 3 0;
v0x600001329b00_0 .net "bank_vpu", 1 0, L_0x600001087660;  1 drivers
v0x600001329b90_0 .var "bank_vpu_d", 1 0;
v0x600001329c20 .array "bank_wdata", 3 0, 255 0;
v0x600001329cb0_0 .var "bank_we", 3 0;
v0x600001329d40_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001329dd0_0 .net "dma_addr", 19 0, v0x60000130c000_0;  alias, 1 drivers
v0x600001329e60_0 .net "dma_rdata", 255 0, L_0x600000a9fd40;  alias, 1 drivers
v0x600001329ef0_0 .var "dma_rdata_reg", 255 0;
v0x600001329f80_0 .net "dma_re", 0 0, L_0x600000a9f2c0;  alias, 1 drivers
v0x60000132a010_0 .net "dma_ready", 0 0, L_0x600001086300;  alias, 1 drivers
v0x60000132a0a0_0 .net "dma_wdata", 255 0, L_0x600000a9f3a0;  alias, 1 drivers
v0x60000132a130_0 .net "dma_we", 0 0, L_0x600000a9f250;  alias, 1 drivers
v0x60000132a1c0_0 .var "grant_dma", 3 0;
v0x60000132a250_0 .var "grant_mxu_a", 3 0;
v0x60000132a2e0_0 .var "grant_mxu_o", 3 0;
v0x60000132a370_0 .var "grant_mxu_w", 3 0;
v0x60000132a400_0 .var "grant_vpu", 3 0;
v0x60000132a490_0 .net "mxu_a_addr", 19 0, L_0x600001082a80;  alias, 1 drivers
v0x60000132a520_0 .net "mxu_a_rdata", 255 0, L_0x600000a9ed80;  alias, 1 drivers
v0x60000132a5b0_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000132a640_0 .net "mxu_a_re", 0 0, L_0x600001082b20;  alias, 1 drivers
v0x60000132a6d0_0 .net "mxu_a_ready", 0 0, L_0x600001087520;  alias, 1 drivers
v0x60000132a760_0 .net "mxu_o_addr", 19 0, L_0x600001082d00;  alias, 1 drivers
v0x60000132a7f0_0 .net "mxu_o_ready", 0 0, L_0x600001086440;  alias, 1 drivers
v0x60000132a880_0 .net "mxu_o_wdata", 255 0, L_0x600001081d60;  alias, 1 drivers
v0x60000132a910_0 .net "mxu_o_we", 0 0, L_0x600000a9f8e0;  alias, 1 drivers
v0x60000132a9a0_0 .net "mxu_w_addr", 19 0, L_0x600001082ee0;  alias, 1 drivers
v0x60000132aa30_0 .net "mxu_w_rdata", 255 0, v0x60000132aac0_0;  alias, 1 drivers
v0x60000132aac0_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000132ab50_0 .net "mxu_w_re", 0 0, L_0x600001082f80;  alias, 1 drivers
v0x60000132abe0_0 .net "mxu_w_ready", 0 0, L_0x6000010873e0;  alias, 1 drivers
v0x60000132ac70_0 .var "req_dma", 3 0;
v0x60000132ad00_0 .var "req_mxu_a", 3 0;
v0x60000132ad90_0 .var "req_mxu_o", 3 0;
v0x60000132ae20_0 .var "req_mxu_w", 3 0;
v0x60000132aeb0_0 .var "req_vpu", 3 0;
v0x60000132af40_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000132afd0_0 .net "vpu_addr", 19 0, v0x60000132c900_0;  alias, 1 drivers
v0x60000132b060_0 .net "vpu_rdata", 255 0, L_0x600000a9fdb0;  alias, 1 drivers
v0x60000132b0f0_0 .var "vpu_rdata_reg", 255 0;
v0x60000132b180_0 .net "vpu_re", 0 0, L_0x600000a9f410;  alias, 1 drivers
v0x60000132b210_0 .net "vpu_ready", 0 0, L_0x600001087480;  alias, 1 drivers
v0x60000132b2a0_0 .net "vpu_wdata", 255 0, L_0x600000a9f4f0;  alias, 1 drivers
v0x60000132b330_0 .net "vpu_we", 0 0, L_0x600000a9f560;  alias, 1 drivers
v0x60000132b3c0_0 .net "word_dma", 7 0, L_0x600001087340;  1 drivers
v0x60000132b450_0 .net "word_mxu_a", 7 0, L_0x600001087160;  1 drivers
v0x60000132b4e0_0 .net "word_mxu_o", 7 0, L_0x600001087200;  1 drivers
v0x60000132b570_0 .net "word_mxu_w", 7 0, L_0x600001087840;  1 drivers
v0x60000132b600_0 .net "word_vpu", 7 0, L_0x6000010872a0;  1 drivers
E_0x600003bc0e00/0 .event anyedge, v0x600001329950_0, v0x600001328120_0, v0x600001328630_0, v0x600001328b40_0;
E_0x600003bc0e00/1 .event anyedge, v0x600001329050_0, v0x6000013297a0_0, v0x600001329b90_0, v0x600001329680_0;
E_0x600003bc0e00 .event/or E_0x600003bc0e00/0, E_0x600003bc0e00/1;
E_0x600003bc0e80/0 .event anyedge, v0x60000132ae20_0, v0x60000132ad00_0, v0x60000132ad90_0, v0x60000132aeb0_0;
E_0x600003bc0e80/1 .event anyedge, v0x60000132ac70_0, v0x60000132a370_0, v0x60000132b570_0, v0x60000132a250_0;
E_0x600003bc0e80/2 .event anyedge, v0x60000132b450_0, v0x60000132a2e0_0, v0x60000132b4e0_0, v0x60000132a880_0;
E_0x600003bc0e80/3 .event anyedge, v0x60000132a400_0, v0x60000132b600_0, v0x60000132b2a0_0, v0x60000132b330_0;
E_0x600003bc0e80/4 .event anyedge, v0x60000132b180_0, v0x60000132a1c0_0, v0x60000132b3c0_0, v0x60000130c2d0_0;
E_0x600003bc0e80/5 .event anyedge, v0x60000130c3f0_0, v0x60000130c120_0;
E_0x600003bc0e80 .event/or E_0x600003bc0e80/0, E_0x600003bc0e80/1, E_0x600003bc0e80/2, E_0x600003bc0e80/3, E_0x600003bc0e80/4, E_0x600003bc0e80/5;
E_0x600003bc0ec0/0 .event anyedge, v0x60000132ab50_0, v0x6000013298c0_0, v0x60000132a640_0, v0x600001329710_0;
E_0x600003bc0ec0/1 .event anyedge, v0x60000132a910_0, v0x600001329830_0, v0x60000132b330_0, v0x60000132b180_0;
E_0x600003bc0ec0/2 .event anyedge, v0x600001329b00_0, v0x60000130c3f0_0, v0x60000130c120_0, v0x6000013295f0_0;
E_0x600003bc0ec0 .event/or E_0x600003bc0ec0/0, E_0x600003bc0ec0/1, E_0x600003bc0ec0/2;
L_0x600001087de0 .part v0x600001329cb0_0, 0, 1;
L_0x600001087e80 .part v0x600001329a70_0, 0, 1;
L_0x600001087ca0 .part v0x600001329cb0_0, 1, 1;
L_0x600001087d40 .part v0x600001329a70_0, 1, 1;
L_0x600001087b60 .part v0x600001329cb0_0, 2, 1;
L_0x600001087c00 .part v0x600001329a70_0, 2, 1;
L_0x600001087a20 .part v0x600001329cb0_0, 3, 1;
L_0x600001087ac0 .part v0x600001329a70_0, 3, 1;
L_0x6000010878e0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001082ee0 (v0x600001329290_0) S_0x138f3ab20;
L_0x600001087980 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001082a80 (v0x600001329290_0) S_0x138f3ab20;
L_0x6000010875c0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001082d00 (v0x600001329290_0) S_0x138f3ab20;
L_0x600001087660 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000132c900_0 (v0x600001329290_0) S_0x138f3ab20;
L_0x6000010877a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000130c000_0 (v0x600001329290_0) S_0x138f3ab20;
L_0x600001087840 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001082ee0 (v0x6000013293b0_0) S_0x138f3ac90;
L_0x600001087160 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001082a80 (v0x6000013293b0_0) S_0x138f3ac90;
L_0x600001087200 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001082d00 (v0x6000013293b0_0) S_0x138f3ac90;
L_0x6000010872a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000132c900_0 (v0x6000013293b0_0) S_0x138f3ac90;
L_0x600001087340 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000130c000_0 (v0x6000013293b0_0) S_0x138f3ac90;
L_0x6000010873e0 .part/v v0x60000132a370_0, L_0x6000010878e0, 1;
L_0x600001087520 .part/v v0x60000132a250_0, L_0x600001087980, 1;
L_0x600001086440 .part/v v0x60000132a2e0_0, L_0x6000010875c0, 1;
L_0x600001087480 .part/v v0x60000132a400_0, L_0x600001087660, 1;
L_0x600001086300 .part/v v0x60000132a1c0_0, L_0x6000010877a0, 1;
S_0x138e15430 .scope generate, "bank_gen[0]" "bank_gen[0]" 11 184, 11 184 0, S_0x138e1f130;
 .timescale 0 0;
P_0x600003bc0f00 .param/l "i" 1 11 184, +C4<00>;
S_0x138e155a0 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138e15430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000feda80 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fedac0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001329560_0 .array/port v0x600001329560, 0;
v0x600001317e70_0 .net "addr", 7 0, v0x600001329560_0;  1 drivers
v0x600001317f00_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001328000_0 .var/i "i", 31 0;
v0x600001328090 .array "mem", 255 0, 255 0;
v0x600001328120_0 .var "rdata", 255 0;
v0x6000013281b0_0 .net "re", 0 0, L_0x600001087e80;  1 drivers
v0x600001329c20_0 .array/port v0x600001329c20, 0;
v0x600001328240_0 .net "wdata", 255 0, v0x600001329c20_0;  1 drivers
v0x6000013282d0_0 .net "we", 0 0, L_0x600001087de0;  1 drivers
S_0x138e04b10 .scope generate, "bank_gen[1]" "bank_gen[1]" 11 184, 11 184 0, S_0x138e1f130;
 .timescale 0 0;
P_0x600003bc1040 .param/l "i" 1 11 184, +C4<01>;
S_0x138e04c80 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138e04b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fee780 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fee7c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001329560_1 .array/port v0x600001329560, 1;
v0x6000013283f0_0 .net "addr", 7 0, v0x600001329560_1;  1 drivers
v0x600001328480_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001328510_0 .var/i "i", 31 0;
v0x6000013285a0 .array "mem", 255 0, 255 0;
v0x600001328630_0 .var "rdata", 255 0;
v0x6000013286c0_0 .net "re", 0 0, L_0x600001087d40;  1 drivers
v0x600001329c20_1 .array/port v0x600001329c20, 1;
v0x600001328750_0 .net "wdata", 255 0, v0x600001329c20_1;  1 drivers
v0x6000013287e0_0 .net "we", 0 0, L_0x600001087ca0;  1 drivers
S_0x138e0baa0 .scope generate, "bank_gen[2]" "bank_gen[2]" 11 184, 11 184 0, S_0x138e1f130;
 .timescale 0 0;
P_0x600003bc1180 .param/l "i" 1 11 184, +C4<010>;
S_0x138e0bc10 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138e0baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fee800 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fee840 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001329560_2 .array/port v0x600001329560, 2;
v0x600001328900_0 .net "addr", 7 0, v0x600001329560_2;  1 drivers
v0x600001328990_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001328a20_0 .var/i "i", 31 0;
v0x600001328ab0 .array "mem", 255 0, 255 0;
v0x600001328b40_0 .var "rdata", 255 0;
v0x600001328bd0_0 .net "re", 0 0, L_0x600001087c00;  1 drivers
v0x600001329c20_2 .array/port v0x600001329c20, 2;
v0x600001328c60_0 .net "wdata", 255 0, v0x600001329c20_2;  1 drivers
v0x600001328cf0_0 .net "we", 0 0, L_0x600001087b60;  1 drivers
S_0x138e1b5f0 .scope generate, "bank_gen[3]" "bank_gen[3]" 11 184, 11 184 0, S_0x138e1f130;
 .timescale 0 0;
P_0x600003bc12c0 .param/l "i" 1 11 184, +C4<011>;
S_0x138e1b760 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138e1b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fee880 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fee8c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001329560_3 .array/port v0x600001329560, 3;
v0x600001328e10_0 .net "addr", 7 0, v0x600001329560_3;  1 drivers
v0x600001328ea0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001328f30_0 .var/i "i", 31 0;
v0x600001328fc0 .array "mem", 255 0, 255 0;
v0x600001329050_0 .var "rdata", 255 0;
v0x6000013290e0_0 .net "re", 0 0, L_0x600001087ac0;  1 drivers
v0x600001329c20_3 .array/port v0x600001329c20, 3;
v0x600001329170_0 .net "wdata", 255 0, v0x600001329c20_3;  1 drivers
v0x600001329200_0 .net "we", 0 0, L_0x600001087a20;  1 drivers
S_0x138f3ab20 .scope function.vec4.s2, "get_bank" "get_bank" 11 73, 11 73 0, S_0x138e1f130;
 .timescale 0 0;
v0x600001329290_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x138f3ab20
TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x600001329290_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001329290_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x138f3ac90 .scope function.vec4.s8, "get_word" "get_word" 11 81, 11 81 0, S_0x138e1f130;
 .timescale 0 0;
v0x6000013293b0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x138f3ac90
TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x6000013293b0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x138ff01f0 .scope module, "vpu_inst" "vector_unit" 6 407, 12 17 0, S_0x138fd9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x13902de00 .param/l "DATA_WIDTH" 0 12 19, +C4<00000000000000000000000000010000>;
P_0x13902de40 .param/l "LANES" 0 12 18, +C4<00000000000000000000000000010000>;
P_0x13902de80 .param/l "REDUCE_STAGES" 1 12 201, +C4<00000000000000000000000000000100>;
P_0x13902dec0 .param/l "SRAM_ADDR_W" 0 12 21, +C4<00000000000000000000000000010100>;
P_0x13902df00 .param/l "S_DECODE" 1 12 112, C4<001>;
P_0x13902df40 .param/l "S_DONE" 1 12 117, C4<110>;
P_0x13902df80 .param/l "S_EXECUTE" 1 12 113, C4<010>;
P_0x13902dfc0 .param/l "S_IDLE" 1 12 111, C4<000>;
P_0x13902e000 .param/l "S_MEM_WAIT" 1 12 114, C4<011>;
P_0x13902e040 .param/l "S_REDUCE" 1 12 115, C4<100>;
P_0x13902e080 .param/l "S_WRITEBACK" 1 12 116, C4<101>;
P_0x13902e0c0 .param/l "VOP_ADD" 1 12 78, C4<00000001>;
P_0x13902e100 .param/l "VOP_BCAST" 1 12 92, C4<00110010>;
P_0x13902e140 .param/l "VOP_GELU" 1 12 83, C4<00010001>;
P_0x13902e180 .param/l "VOP_LOAD" 1 12 90, C4<00110000>;
P_0x13902e1c0 .param/l "VOP_MADD" 1 12 81, C4<00000100>;
P_0x13902e200 .param/l "VOP_MAX" 1 12 88, C4<00100001>;
P_0x13902e240 .param/l "VOP_MIN" 1 12 89, C4<00100010>;
P_0x13902e280 .param/l "VOP_MOV" 1 12 93, C4<00110011>;
P_0x13902e2c0 .param/l "VOP_MUL" 1 12 80, C4<00000011>;
P_0x13902e300 .param/l "VOP_RELU" 1 12 82, C4<00010000>;
P_0x13902e340 .param/l "VOP_SIGMOID" 1 12 85, C4<00010011>;
P_0x13902e380 .param/l "VOP_SILU" 1 12 84, C4<00010010>;
P_0x13902e3c0 .param/l "VOP_STORE" 1 12 91, C4<00110001>;
P_0x13902e400 .param/l "VOP_SUB" 1 12 79, C4<00000010>;
P_0x13902e440 .param/l "VOP_SUM" 1 12 87, C4<00100000>;
P_0x13902e480 .param/l "VOP_TANH" 1 12 86, C4<00010100>;
P_0x13902e4c0 .param/l "VOP_ZERO" 1 12 94, C4<00110100>;
P_0x13902e500 .param/l "VREG_COUNT" 0 12 20, +C4<00000000000000000000000000100000>;
L_0x600000a9f6b0 .functor BUFZ 256, L_0x600001080280, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a9f720 .functor BUFZ 256, L_0x600001080140, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a9f5d0 .functor BUFZ 1, v0x60000132c090_0, C4<0>, C4<0>, C4<0>;
L_0x600000a9f4f0 .functor BUFZ 256, v0x60000132cc60_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a9f560 .functor BUFZ 1, v0x60000132cd80_0, C4<0>, C4<0>, C4<0>;
L_0x600000a9f410 .functor BUFZ 1, v0x60000132cab0_0, C4<0>, C4<0>, C4<0>;
v0x60000132b690_0 .net *"_ivl_48", 255 0, L_0x600001080280;  1 drivers
v0x60000132b720_0 .net *"_ivl_50", 6 0, L_0x6000010800a0;  1 drivers
L_0x1400d2848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000132b7b0_0 .net *"_ivl_53", 1 0, L_0x1400d2848;  1 drivers
v0x60000132b840_0 .net *"_ivl_56", 255 0, L_0x600001080140;  1 drivers
v0x60000132b8d0_0 .net *"_ivl_58", 6 0, L_0x600001080000;  1 drivers
L_0x1400d2890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000132b960_0 .net *"_ivl_61", 1 0, L_0x1400d2890;  1 drivers
L_0x1400d28d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000132b9f0_0 .net/2u *"_ivl_64", 2 0, L_0x1400d28d8;  1 drivers
v0x60000132ba80_0 .var "addr_reg", 19 0;
v0x60000132bb10_0 .var "alu_result", 255 0;
v0x60000132bba0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000132bc30_0 .net "cmd", 127 0, v0x60000130f3c0_0;  alias, 1 drivers
v0x60000132bcc0_0 .net "cmd_done", 0 0, L_0x600000a9f5d0;  alias, 1 drivers
v0x60000132bd50_0 .net "cmd_ready", 0 0, L_0x6000010806e0;  alias, 1 drivers
v0x60000132bde0_0 .var "cmd_reg", 127 0;
v0x60000132be70_0 .net "cmd_valid", 0 0, L_0x600000aa4850;  alias, 1 drivers
v0x60000132bf00_0 .net "count", 15 0, L_0x6000010801e0;  1 drivers
v0x60000132c000_0 .var "count_reg", 15 0;
v0x60000132c090_0 .var "done_reg", 0 0;
v0x60000132c120_0 .var "elem_count", 15 0;
v0x60000132c1b0_0 .net "imm", 15 0, L_0x600001080320;  1 drivers
v0x60000132c240_0 .var "imm_reg", 15 0;
v0x60000132c2d0_0 .var/i "lane", 31 0;
v0x60000132c360 .array "lane_a", 15 0;
v0x60000132c360_0 .net v0x60000132c360 0, 15 0, L_0x6000010819a0; 1 drivers
v0x60000132c360_1 .net v0x60000132c360 1, 15 0, L_0x600001081860; 1 drivers
v0x60000132c360_2 .net v0x60000132c360 2, 15 0, L_0x600001081720; 1 drivers
v0x60000132c360_3 .net v0x60000132c360 3, 15 0, L_0x600001081400; 1 drivers
v0x60000132c360_4 .net v0x60000132c360 4, 15 0, L_0x6000010814a0; 1 drivers
v0x60000132c360_5 .net v0x60000132c360 5, 15 0, L_0x600001081540; 1 drivers
v0x60000132c360_6 .net v0x60000132c360 6, 15 0, L_0x6000010815e0; 1 drivers
v0x60000132c360_7 .net v0x60000132c360 7, 15 0, L_0x600001081680; 1 drivers
v0x60000132c360_8 .net v0x60000132c360 8, 15 0, L_0x6000010812c0; 1 drivers
v0x60000132c360_9 .net v0x60000132c360 9, 15 0, L_0x600001081180; 1 drivers
v0x60000132c360_10 .net v0x60000132c360 10, 15 0, L_0x6000010810e0; 1 drivers
v0x60000132c360_11 .net v0x60000132c360 11, 15 0, L_0x600001080f00; 1 drivers
v0x60000132c360_12 .net v0x60000132c360 12, 15 0, L_0x600001080dc0; 1 drivers
v0x60000132c360_13 .net v0x60000132c360 13, 15 0, L_0x600001080c80; 1 drivers
v0x60000132c360_14 .net v0x60000132c360 14, 15 0, L_0x600001080b40; 1 drivers
v0x60000132c360_15 .net v0x60000132c360 15, 15 0, L_0x600001082940; 1 drivers
v0x60000132c3f0 .array "lane_b", 15 0;
v0x60000132c3f0_0 .net v0x60000132c3f0 0, 15 0, L_0x600001082080; 1 drivers
v0x60000132c3f0_1 .net v0x60000132c3f0 1, 15 0, L_0x600001081f40; 1 drivers
v0x60000132c3f0_2 .net v0x60000132c3f0 2, 15 0, L_0x600001081e00; 1 drivers
v0x60000132c3f0_3 .net v0x60000132c3f0 3, 15 0, L_0x600001081cc0; 1 drivers
v0x60000132c3f0_4 .net v0x60000132c3f0 4, 15 0, L_0x600001081b80; 1 drivers
v0x60000132c3f0_5 .net v0x60000132c3f0 5, 15 0, L_0x600001081a40; 1 drivers
v0x60000132c3f0_6 .net v0x60000132c3f0 6, 15 0, L_0x600001081900; 1 drivers
v0x60000132c3f0_7 .net v0x60000132c3f0 7, 15 0, L_0x6000010817c0; 1 drivers
v0x60000132c3f0_8 .net v0x60000132c3f0 8, 15 0, L_0x600001081360; 1 drivers
v0x60000132c3f0_9 .net v0x60000132c3f0 9, 15 0, L_0x600001081040; 1 drivers
v0x60000132c3f0_10 .net v0x60000132c3f0 10, 15 0, L_0x600001081220; 1 drivers
v0x60000132c3f0_11 .net v0x60000132c3f0 11, 15 0, L_0x600001080fa0; 1 drivers
v0x60000132c3f0_12 .net v0x60000132c3f0 12, 15 0, L_0x600001080e60; 1 drivers
v0x60000132c3f0_13 .net v0x60000132c3f0 13, 15 0, L_0x600001080d20; 1 drivers
v0x60000132c3f0_14 .net v0x60000132c3f0 14, 15 0, L_0x600001080be0; 1 drivers
v0x60000132c3f0_15 .net v0x60000132c3f0 15, 15 0, L_0x600001082760; 1 drivers
v0x60000132c480 .array "lane_result", 15 0, 15 0;
v0x60000132c510_0 .net "mem_addr", 19 0, L_0x6000010803c0;  1 drivers
v0x60000132c5a0_0 .var "mem_addr_reg", 19 0;
v0x60000132c630_0 .net "opcode", 7 0, L_0x6000010826c0;  1 drivers
v0x60000132c6c0_0 .var "reduce_result", 15 0;
v0x60000132c750 .array "reduce_tree", 79 0, 15 0;
v0x60000132c7e0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000132c870_0 .net "sram_addr", 19 0, v0x60000132c900_0;  alias, 1 drivers
v0x60000132c900_0 .var "sram_addr_reg", 19 0;
v0x60000132c990_0 .net "sram_rdata", 255 0, L_0x600000a9fdb0;  alias, 1 drivers
v0x60000132ca20_0 .net "sram_re", 0 0, L_0x600000a9f410;  alias, 1 drivers
v0x60000132cab0_0 .var "sram_re_reg", 0 0;
v0x60000132cb40_0 .net "sram_ready", 0 0, L_0x600001087480;  alias, 1 drivers
v0x60000132cbd0_0 .net "sram_wdata", 255 0, L_0x600000a9f4f0;  alias, 1 drivers
v0x60000132cc60_0 .var "sram_wdata_reg", 255 0;
v0x60000132ccf0_0 .net "sram_we", 0 0, L_0x600000a9f560;  alias, 1 drivers
v0x60000132cd80_0 .var "sram_we_reg", 0 0;
v0x60000132ce10_0 .var/i "stage", 31 0;
v0x60000132cea0_0 .var "state", 2 0;
v0x60000132cf30_0 .net "subop", 7 0, L_0x600001082620;  1 drivers
v0x60000132cfc0_0 .var "subop_reg", 7 0;
v0x60000132d050_0 .net "vd", 4 0, L_0x600001082580;  1 drivers
v0x60000132d0e0_0 .var "vd_reg", 4 0;
v0x60000132d170 .array "vrf", 31 0, 255 0;
v0x60000132d200_0 .net "vs1", 4 0, L_0x600001080820;  1 drivers
v0x60000132d290_0 .net "vs1_data", 255 0, L_0x600000a9f6b0;  1 drivers
v0x60000132d320_0 .var "vs1_reg", 4 0;
v0x60000132d3b0_0 .net "vs2", 4 0, L_0x6000010808c0;  1 drivers
v0x60000132d440_0 .net "vs2_data", 255 0, L_0x600000a9f720;  1 drivers
v0x60000132d4d0_0 .var "vs2_reg", 4 0;
E_0x600003bc1bc0/0 .event anyedge, v0x60000132c360_0, v0x60000132c360_1, v0x60000132c360_2, v0x60000132c360_3;
E_0x600003bc1bc0/1 .event anyedge, v0x60000132c360_4, v0x60000132c360_5, v0x60000132c360_6, v0x60000132c360_7;
E_0x600003bc1bc0/2 .event anyedge, v0x60000132c360_8, v0x60000132c360_9, v0x60000132c360_10, v0x60000132c360_11;
E_0x600003bc1bc0/3 .event anyedge, v0x60000132c360_12, v0x60000132c360_13, v0x60000132c360_14, v0x60000132c360_15;
v0x60000132c750_0 .array/port v0x60000132c750, 0;
v0x60000132c750_1 .array/port v0x60000132c750, 1;
v0x60000132c750_2 .array/port v0x60000132c750, 2;
E_0x600003bc1bc0/4 .event anyedge, v0x60000132cfc0_0, v0x60000132c750_0, v0x60000132c750_1, v0x60000132c750_2;
v0x60000132c750_3 .array/port v0x60000132c750, 3;
v0x60000132c750_4 .array/port v0x60000132c750, 4;
v0x60000132c750_5 .array/port v0x60000132c750, 5;
v0x60000132c750_6 .array/port v0x60000132c750, 6;
E_0x600003bc1bc0/5 .event anyedge, v0x60000132c750_3, v0x60000132c750_4, v0x60000132c750_5, v0x60000132c750_6;
v0x60000132c750_7 .array/port v0x60000132c750, 7;
v0x60000132c750_8 .array/port v0x60000132c750, 8;
v0x60000132c750_9 .array/port v0x60000132c750, 9;
v0x60000132c750_10 .array/port v0x60000132c750, 10;
E_0x600003bc1bc0/6 .event anyedge, v0x60000132c750_7, v0x60000132c750_8, v0x60000132c750_9, v0x60000132c750_10;
v0x60000132c750_11 .array/port v0x60000132c750, 11;
v0x60000132c750_12 .array/port v0x60000132c750, 12;
v0x60000132c750_13 .array/port v0x60000132c750, 13;
v0x60000132c750_14 .array/port v0x60000132c750, 14;
E_0x600003bc1bc0/7 .event anyedge, v0x60000132c750_11, v0x60000132c750_12, v0x60000132c750_13, v0x60000132c750_14;
v0x60000132c750_15 .array/port v0x60000132c750, 15;
v0x60000132c750_16 .array/port v0x60000132c750, 16;
v0x60000132c750_17 .array/port v0x60000132c750, 17;
v0x60000132c750_18 .array/port v0x60000132c750, 18;
E_0x600003bc1bc0/8 .event anyedge, v0x60000132c750_15, v0x60000132c750_16, v0x60000132c750_17, v0x60000132c750_18;
v0x60000132c750_19 .array/port v0x60000132c750, 19;
v0x60000132c750_20 .array/port v0x60000132c750, 20;
v0x60000132c750_21 .array/port v0x60000132c750, 21;
v0x60000132c750_22 .array/port v0x60000132c750, 22;
E_0x600003bc1bc0/9 .event anyedge, v0x60000132c750_19, v0x60000132c750_20, v0x60000132c750_21, v0x60000132c750_22;
v0x60000132c750_23 .array/port v0x60000132c750, 23;
v0x60000132c750_24 .array/port v0x60000132c750, 24;
v0x60000132c750_25 .array/port v0x60000132c750, 25;
v0x60000132c750_26 .array/port v0x60000132c750, 26;
E_0x600003bc1bc0/10 .event anyedge, v0x60000132c750_23, v0x60000132c750_24, v0x60000132c750_25, v0x60000132c750_26;
v0x60000132c750_27 .array/port v0x60000132c750, 27;
v0x60000132c750_28 .array/port v0x60000132c750, 28;
v0x60000132c750_29 .array/port v0x60000132c750, 29;
v0x60000132c750_30 .array/port v0x60000132c750, 30;
E_0x600003bc1bc0/11 .event anyedge, v0x60000132c750_27, v0x60000132c750_28, v0x60000132c750_29, v0x60000132c750_30;
v0x60000132c750_31 .array/port v0x60000132c750, 31;
v0x60000132c750_32 .array/port v0x60000132c750, 32;
v0x60000132c750_33 .array/port v0x60000132c750, 33;
v0x60000132c750_34 .array/port v0x60000132c750, 34;
E_0x600003bc1bc0/12 .event anyedge, v0x60000132c750_31, v0x60000132c750_32, v0x60000132c750_33, v0x60000132c750_34;
v0x60000132c750_35 .array/port v0x60000132c750, 35;
v0x60000132c750_36 .array/port v0x60000132c750, 36;
v0x60000132c750_37 .array/port v0x60000132c750, 37;
v0x60000132c750_38 .array/port v0x60000132c750, 38;
E_0x600003bc1bc0/13 .event anyedge, v0x60000132c750_35, v0x60000132c750_36, v0x60000132c750_37, v0x60000132c750_38;
v0x60000132c750_39 .array/port v0x60000132c750, 39;
v0x60000132c750_40 .array/port v0x60000132c750, 40;
v0x60000132c750_41 .array/port v0x60000132c750, 41;
v0x60000132c750_42 .array/port v0x60000132c750, 42;
E_0x600003bc1bc0/14 .event anyedge, v0x60000132c750_39, v0x60000132c750_40, v0x60000132c750_41, v0x60000132c750_42;
v0x60000132c750_43 .array/port v0x60000132c750, 43;
v0x60000132c750_44 .array/port v0x60000132c750, 44;
v0x60000132c750_45 .array/port v0x60000132c750, 45;
v0x60000132c750_46 .array/port v0x60000132c750, 46;
E_0x600003bc1bc0/15 .event anyedge, v0x60000132c750_43, v0x60000132c750_44, v0x60000132c750_45, v0x60000132c750_46;
v0x60000132c750_47 .array/port v0x60000132c750, 47;
v0x60000132c750_48 .array/port v0x60000132c750, 48;
v0x60000132c750_49 .array/port v0x60000132c750, 49;
v0x60000132c750_50 .array/port v0x60000132c750, 50;
E_0x600003bc1bc0/16 .event anyedge, v0x60000132c750_47, v0x60000132c750_48, v0x60000132c750_49, v0x60000132c750_50;
v0x60000132c750_51 .array/port v0x60000132c750, 51;
v0x60000132c750_52 .array/port v0x60000132c750, 52;
v0x60000132c750_53 .array/port v0x60000132c750, 53;
v0x60000132c750_54 .array/port v0x60000132c750, 54;
E_0x600003bc1bc0/17 .event anyedge, v0x60000132c750_51, v0x60000132c750_52, v0x60000132c750_53, v0x60000132c750_54;
v0x60000132c750_55 .array/port v0x60000132c750, 55;
v0x60000132c750_56 .array/port v0x60000132c750, 56;
v0x60000132c750_57 .array/port v0x60000132c750, 57;
v0x60000132c750_58 .array/port v0x60000132c750, 58;
E_0x600003bc1bc0/18 .event anyedge, v0x60000132c750_55, v0x60000132c750_56, v0x60000132c750_57, v0x60000132c750_58;
v0x60000132c750_59 .array/port v0x60000132c750, 59;
v0x60000132c750_60 .array/port v0x60000132c750, 60;
v0x60000132c750_61 .array/port v0x60000132c750, 61;
v0x60000132c750_62 .array/port v0x60000132c750, 62;
E_0x600003bc1bc0/19 .event anyedge, v0x60000132c750_59, v0x60000132c750_60, v0x60000132c750_61, v0x60000132c750_62;
v0x60000132c750_63 .array/port v0x60000132c750, 63;
v0x60000132c750_64 .array/port v0x60000132c750, 64;
v0x60000132c750_65 .array/port v0x60000132c750, 65;
v0x60000132c750_66 .array/port v0x60000132c750, 66;
E_0x600003bc1bc0/20 .event anyedge, v0x60000132c750_63, v0x60000132c750_64, v0x60000132c750_65, v0x60000132c750_66;
v0x60000132c750_67 .array/port v0x60000132c750, 67;
v0x60000132c750_68 .array/port v0x60000132c750, 68;
v0x60000132c750_69 .array/port v0x60000132c750, 69;
v0x60000132c750_70 .array/port v0x60000132c750, 70;
E_0x600003bc1bc0/21 .event anyedge, v0x60000132c750_67, v0x60000132c750_68, v0x60000132c750_69, v0x60000132c750_70;
v0x60000132c750_71 .array/port v0x60000132c750, 71;
v0x60000132c750_72 .array/port v0x60000132c750, 72;
v0x60000132c750_73 .array/port v0x60000132c750, 73;
v0x60000132c750_74 .array/port v0x60000132c750, 74;
E_0x600003bc1bc0/22 .event anyedge, v0x60000132c750_71, v0x60000132c750_72, v0x60000132c750_73, v0x60000132c750_74;
v0x60000132c750_75 .array/port v0x60000132c750, 75;
v0x60000132c750_76 .array/port v0x60000132c750, 76;
v0x60000132c750_77 .array/port v0x60000132c750, 77;
v0x60000132c750_78 .array/port v0x60000132c750, 78;
E_0x600003bc1bc0/23 .event anyedge, v0x60000132c750_75, v0x60000132c750_76, v0x60000132c750_77, v0x60000132c750_78;
v0x60000132c750_79 .array/port v0x60000132c750, 79;
E_0x600003bc1bc0/24 .event anyedge, v0x60000132c750_79;
E_0x600003bc1bc0 .event/or E_0x600003bc1bc0/0, E_0x600003bc1bc0/1, E_0x600003bc1bc0/2, E_0x600003bc1bc0/3, E_0x600003bc1bc0/4, E_0x600003bc1bc0/5, E_0x600003bc1bc0/6, E_0x600003bc1bc0/7, E_0x600003bc1bc0/8, E_0x600003bc1bc0/9, E_0x600003bc1bc0/10, E_0x600003bc1bc0/11, E_0x600003bc1bc0/12, E_0x600003bc1bc0/13, E_0x600003bc1bc0/14, E_0x600003bc1bc0/15, E_0x600003bc1bc0/16, E_0x600003bc1bc0/17, E_0x600003bc1bc0/18, E_0x600003bc1bc0/19, E_0x600003bc1bc0/20, E_0x600003bc1bc0/21, E_0x600003bc1bc0/22, E_0x600003bc1bc0/23, E_0x600003bc1bc0/24;
L_0x6000010819a0 .part L_0x600000a9f6b0, 0, 16;
L_0x600001082080 .part L_0x600000a9f720, 0, 16;
L_0x600001081860 .part L_0x600000a9f6b0, 16, 16;
L_0x600001081f40 .part L_0x600000a9f720, 16, 16;
L_0x600001081720 .part L_0x600000a9f6b0, 32, 16;
L_0x600001081e00 .part L_0x600000a9f720, 32, 16;
L_0x600001081400 .part L_0x600000a9f6b0, 48, 16;
L_0x600001081cc0 .part L_0x600000a9f720, 48, 16;
L_0x6000010814a0 .part L_0x600000a9f6b0, 64, 16;
L_0x600001081b80 .part L_0x600000a9f720, 64, 16;
L_0x600001081540 .part L_0x600000a9f6b0, 80, 16;
L_0x600001081a40 .part L_0x600000a9f720, 80, 16;
L_0x6000010815e0 .part L_0x600000a9f6b0, 96, 16;
L_0x600001081900 .part L_0x600000a9f720, 96, 16;
L_0x600001081680 .part L_0x600000a9f6b0, 112, 16;
L_0x6000010817c0 .part L_0x600000a9f720, 112, 16;
L_0x6000010812c0 .part L_0x600000a9f6b0, 128, 16;
L_0x600001081360 .part L_0x600000a9f720, 128, 16;
L_0x600001081180 .part L_0x600000a9f6b0, 144, 16;
L_0x600001081040 .part L_0x600000a9f720, 144, 16;
L_0x6000010810e0 .part L_0x600000a9f6b0, 160, 16;
L_0x600001081220 .part L_0x600000a9f720, 160, 16;
L_0x600001080f00 .part L_0x600000a9f6b0, 176, 16;
L_0x600001080fa0 .part L_0x600000a9f720, 176, 16;
L_0x600001080dc0 .part L_0x600000a9f6b0, 192, 16;
L_0x600001080e60 .part L_0x600000a9f720, 192, 16;
L_0x600001080c80 .part L_0x600000a9f6b0, 208, 16;
L_0x600001080d20 .part L_0x600000a9f720, 208, 16;
L_0x600001080b40 .part L_0x600000a9f6b0, 224, 16;
L_0x600001080be0 .part L_0x600000a9f720, 224, 16;
L_0x600001082940 .part L_0x600000a9f6b0, 240, 16;
L_0x600001082760 .part L_0x600000a9f720, 240, 16;
L_0x6000010826c0 .part v0x60000130f3c0_0, 120, 8;
L_0x600001082620 .part v0x60000130f3c0_0, 112, 8;
L_0x600001082580 .part v0x60000130f3c0_0, 107, 5;
L_0x600001080820 .part v0x60000130f3c0_0, 102, 5;
L_0x6000010808c0 .part v0x60000130f3c0_0, 97, 5;
L_0x600001080320 .part v0x60000130f3c0_0, 32, 16;
L_0x6000010803c0 .part v0x60000130f3c0_0, 76, 20;
L_0x6000010801e0 .part v0x60000130f3c0_0, 48, 16;
L_0x600001080280 .array/port v0x60000132d170, L_0x6000010800a0;
L_0x6000010800a0 .concat [ 5 2 0 0], v0x60000132d320_0, L_0x1400d2848;
L_0x600001080140 .array/port v0x60000132d170, L_0x600001080000;
L_0x600001080000 .concat [ 5 2 0 0], v0x60000132d4d0_0, L_0x1400d2890;
L_0x6000010806e0 .cmp/eq 3, v0x60000132cea0_0, L_0x1400d28d8;
S_0x138ff0360 .scope generate, "lane_extract[0]" "lane_extract[0]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc1c00 .param/l "i" 1 12 137, +C4<00>;
v0x60000132c480_0 .array/port v0x60000132c480, 0;
v0x60000132c480_1 .array/port v0x60000132c480, 1;
v0x60000132c480_2 .array/port v0x60000132c480, 2;
v0x60000132c480_3 .array/port v0x60000132c480, 3;
E_0x600003bc1c80/0 .event anyedge, v0x60000132c480_0, v0x60000132c480_1, v0x60000132c480_2, v0x60000132c480_3;
v0x60000132c480_4 .array/port v0x60000132c480, 4;
v0x60000132c480_5 .array/port v0x60000132c480, 5;
v0x60000132c480_6 .array/port v0x60000132c480, 6;
v0x60000132c480_7 .array/port v0x60000132c480, 7;
E_0x600003bc1c80/1 .event anyedge, v0x60000132c480_4, v0x60000132c480_5, v0x60000132c480_6, v0x60000132c480_7;
v0x60000132c480_8 .array/port v0x60000132c480, 8;
v0x60000132c480_9 .array/port v0x60000132c480, 9;
v0x60000132c480_10 .array/port v0x60000132c480, 10;
v0x60000132c480_11 .array/port v0x60000132c480, 11;
E_0x600003bc1c80/2 .event anyedge, v0x60000132c480_8, v0x60000132c480_9, v0x60000132c480_10, v0x60000132c480_11;
v0x60000132c480_12 .array/port v0x60000132c480, 12;
v0x60000132c480_13 .array/port v0x60000132c480, 13;
v0x60000132c480_14 .array/port v0x60000132c480, 14;
v0x60000132c480_15 .array/port v0x60000132c480, 15;
E_0x600003bc1c80/3 .event anyedge, v0x60000132c480_12, v0x60000132c480_13, v0x60000132c480_14, v0x60000132c480_15;
E_0x600003bc1c80 .event/or E_0x600003bc1c80/0, E_0x600003bc1c80/1, E_0x600003bc1c80/2, E_0x600003bc1c80/3;
E_0x600003bc1cc0/0 .event anyedge, v0x60000132cfc0_0, v0x60000132c360_0, v0x60000132c360_1, v0x60000132c360_2;
E_0x600003bc1cc0/1 .event anyedge, v0x60000132c360_3, v0x60000132c360_4, v0x60000132c360_5, v0x60000132c360_6;
E_0x600003bc1cc0/2 .event anyedge, v0x60000132c360_7, v0x60000132c360_8, v0x60000132c360_9, v0x60000132c360_10;
E_0x600003bc1cc0/3 .event anyedge, v0x60000132c360_11, v0x60000132c360_12, v0x60000132c360_13, v0x60000132c360_14;
E_0x600003bc1cc0/4 .event anyedge, v0x60000132c360_15, v0x60000132c3f0_0, v0x60000132c3f0_1, v0x60000132c3f0_2;
E_0x600003bc1cc0/5 .event anyedge, v0x60000132c3f0_3, v0x60000132c3f0_4, v0x60000132c3f0_5, v0x60000132c3f0_6;
E_0x600003bc1cc0/6 .event anyedge, v0x60000132c3f0_7, v0x60000132c3f0_8, v0x60000132c3f0_9, v0x60000132c3f0_10;
E_0x600003bc1cc0/7 .event anyedge, v0x60000132c3f0_11, v0x60000132c3f0_12, v0x60000132c3f0_13, v0x60000132c3f0_14;
E_0x600003bc1cc0/8 .event anyedge, v0x60000132c3f0_15, v0x60000132c240_0;
E_0x600003bc1cc0 .event/or E_0x600003bc1cc0/0, E_0x600003bc1cc0/1, E_0x600003bc1cc0/2, E_0x600003bc1cc0/3, E_0x600003bc1cc0/4, E_0x600003bc1cc0/5, E_0x600003bc1cc0/6, E_0x600003bc1cc0/7, E_0x600003bc1cc0/8;
S_0x138feb550 .scope generate, "lane_extract[1]" "lane_extract[1]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc1d00 .param/l "i" 1 12 137, +C4<01>;
S_0x138feb6c0 .scope generate, "lane_extract[2]" "lane_extract[2]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc1d80 .param/l "i" 1 12 137, +C4<010>;
S_0x138fe8f00 .scope generate, "lane_extract[3]" "lane_extract[3]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc1e00 .param/l "i" 1 12 137, +C4<011>;
S_0x138fe9070 .scope generate, "lane_extract[4]" "lane_extract[4]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc1ec0 .param/l "i" 1 12 137, +C4<0100>;
S_0x138fe68b0 .scope generate, "lane_extract[5]" "lane_extract[5]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc1f40 .param/l "i" 1 12 137, +C4<0101>;
S_0x138fe6a20 .scope generate, "lane_extract[6]" "lane_extract[6]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc1fc0 .param/l "i" 1 12 137, +C4<0110>;
S_0x138fe4260 .scope generate, "lane_extract[7]" "lane_extract[7]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc2040 .param/l "i" 1 12 137, +C4<0111>;
S_0x138fe43d0 .scope generate, "lane_extract[8]" "lane_extract[8]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc1e80 .param/l "i" 1 12 137, +C4<01000>;
S_0x138fe1c10 .scope generate, "lane_extract[9]" "lane_extract[9]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc2100 .param/l "i" 1 12 137, +C4<01001>;
S_0x138fe1d80 .scope generate, "lane_extract[10]" "lane_extract[10]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc2180 .param/l "i" 1 12 137, +C4<01010>;
S_0x138fdf5c0 .scope generate, "lane_extract[11]" "lane_extract[11]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc2200 .param/l "i" 1 12 137, +C4<01011>;
S_0x138fdf730 .scope generate, "lane_extract[12]" "lane_extract[12]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc2280 .param/l "i" 1 12 137, +C4<01100>;
S_0x138fdcf70 .scope generate, "lane_extract[13]" "lane_extract[13]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc2300 .param/l "i" 1 12 137, +C4<01101>;
S_0x138fdd0e0 .scope generate, "lane_extract[14]" "lane_extract[14]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc2380 .param/l "i" 1 12 137, +C4<01110>;
S_0x138fda920 .scope generate, "lane_extract[15]" "lane_extract[15]" 12 137, 12 137 0, S_0x138ff01f0;
 .timescale 0 0;
P_0x600003bc2400 .param/l "i" 1 12 137, +C4<01111>;
S_0x138fdaa90 .scope generate, "tpc_gen[1]" "tpc_gen[1]" 4 212, 4 212 0, S_0x138f702b0;
 .timescale 0 0;
P_0x600003bc29c0 .param/l "t" 1 4 212, +C4<01>;
v0x600001359dd0_0 .net/2u *"_ivl_28", 0 0, L_0x1400d5740;  1 drivers
v0x600001359e60_0 .net/2u *"_ivl_30", 0 0, L_0x1400d5788;  1 drivers
S_0x138fd3630 .scope module, "tpc_inst" "tensor_processing_cluster" 4 226, 6 15 0, S_0x138fdaa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x13902f200 .param/l "ACC_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x13902f240 .param/l "ARRAY_SIZE" 0 6 17, +C4<00000000000000000000000000000100>;
P_0x13902f280 .param/l "DATA_WIDTH" 0 6 18, +C4<00000000000000000000000000001000>;
P_0x13902f2c0 .param/l "EXT_ADDR_W" 0 6 32, +C4<00000000000000000000000000101000>;
P_0x13902f300 .param/l "EXT_DATA_W" 0 6 33, +C4<00000000000000000000000100000000>;
P_0x13902f340 .param/l "MXU_COMPUTE" 1 6 250, C4<010>;
P_0x13902f380 .param/l "MXU_DONE" 1 6 252, C4<100>;
P_0x13902f3c0 .param/l "MXU_DRAIN" 1 6 251, C4<011>;
P_0x13902f400 .param/l "MXU_IDLE" 1 6 248, C4<000>;
P_0x13902f440 .param/l "MXU_LOAD_W" 1 6 249, C4<001>;
P_0x13902f480 .param/l "SRAM_ADDR_W" 0 6 29, +C4<00000000000000000000000000010100>;
P_0x13902f4c0 .param/l "SRAM_BANKS" 0 6 26, +C4<00000000000000000000000000000100>;
P_0x13902f500 .param/l "SRAM_DEPTH" 0 6 27, +C4<00000000000000000000000100000000>;
P_0x13902f540 .param/l "SRAM_WIDTH" 0 6 28, +C4<00000000000000000000000100000000>;
P_0x13902f580 .param/l "TPC_ID" 0 6 36, +C4<00000000000000000000000000000001>;
P_0x13902f5c0 .param/l "VPU_DATA_W" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x13902f600 .param/l "VPU_LANES" 0 6 22, +C4<00000000000000000000000000010000>;
L_0x600000a9e1b0 .functor BUFZ 1, v0x6000013474e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab98f0 .functor OR 1, L_0x600001095220, L_0x600001095400, C4<0>, C4<0>;
L_0x600000ab9960 .functor AND 1, L_0x600000ab9880, L_0x600000ab98f0, C4<1>, C4<1>;
L_0x600000ab99d0 .functor BUFZ 1, v0x6000013585a0_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab9a40 .functor BUFZ 1, v0x600001358090_0, C4<0>, C4<0>, C4<0>;
L_0x600000aba610 .functor AND 1, L_0x6000010a86e0, L_0x6000010a8460, C4<1>, C4<1>;
L_0x600000aba680 .functor AND 1, L_0x600000aba610, L_0x6000010a8500, C4<1>, C4<1>;
v0x6000013454d0_0 .net *"_ivl_24", 19 0, L_0x600001094b40;  1 drivers
L_0x1400d5110 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001345560_0 .net *"_ivl_27", 3 0, L_0x1400d5110;  1 drivers
v0x6000013455f0_0 .net *"_ivl_28", 19 0, L_0x600001094be0;  1 drivers
L_0x1400d5158 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001345680_0 .net *"_ivl_31", 14 0, L_0x1400d5158;  1 drivers
L_0x1400d51a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001345710_0 .net/2u *"_ivl_34", 2 0, L_0x1400d51a0;  1 drivers
v0x6000013457a0_0 .net *"_ivl_38", 19 0, L_0x600001094dc0;  1 drivers
L_0x1400d51e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001345830_0 .net *"_ivl_41", 3 0, L_0x1400d51e8;  1 drivers
v0x6000013458c0_0 .net *"_ivl_42", 19 0, L_0x600001094e60;  1 drivers
L_0x1400d5230 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001345950_0 .net *"_ivl_45", 3 0, L_0x1400d5230;  1 drivers
L_0x1400d5278 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013459e0_0 .net/2u *"_ivl_48", 2 0, L_0x1400d5278;  1 drivers
v0x600001345a70_0 .net *"_ivl_52", 19 0, L_0x600001095040;  1 drivers
L_0x1400d52c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001345b00_0 .net *"_ivl_55", 3 0, L_0x1400d52c0;  1 drivers
v0x600001345b90_0 .net *"_ivl_56", 19 0, L_0x6000010950e0;  1 drivers
L_0x1400d5308 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001345c20_0 .net *"_ivl_59", 3 0, L_0x1400d5308;  1 drivers
L_0x1400d5350 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001345cb0_0 .net *"_ivl_63", 127 0, L_0x1400d5350;  1 drivers
v0x600001345d40_0 .net *"_ivl_65", 127 0, L_0x6000010952c0;  1 drivers
L_0x1400d5398 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001345dd0_0 .net/2u *"_ivl_68", 2 0, L_0x1400d5398;  1 drivers
v0x600001345e60_0 .net *"_ivl_70", 0 0, L_0x600001095220;  1 drivers
L_0x1400d53e0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001345ef0_0 .net/2u *"_ivl_72", 2 0, L_0x1400d53e0;  1 drivers
v0x600001345f80_0 .net *"_ivl_74", 0 0, L_0x600001095400;  1 drivers
v0x600001346010_0 .net *"_ivl_77", 0 0, L_0x600000ab98f0;  1 drivers
v0x6000013460a0_0 .net *"_ivl_87", 0 0, L_0x600000aba610;  1 drivers
v0x600001346130_0 .net *"_ivl_89", 0 0, L_0x6000010a8500;  1 drivers
v0x6000013461c0_0 .var "act_data_d", 31 0;
v0x600001346250_0 .var "act_valid_d", 0 0;
v0x6000013462e0_0 .var "act_valid_d2", 0 0;
v0x600001346370_0 .net "axi_araddr", 39 0, L_0x600000aba290;  alias, 1 drivers
v0x600001346400_0 .net "axi_arlen", 7 0, L_0x600000aba300;  alias, 1 drivers
v0x600001346490_0 .net "axi_arready", 0 0, L_0x6000010a8a00;  1 drivers
v0x600001346520_0 .net "axi_arvalid", 0 0, v0x600001322370_0;  1 drivers
v0x6000013465b0_0 .net "axi_awaddr", 39 0, L_0x600000ab9ff0;  alias, 1 drivers
v0x600001346640_0 .net "axi_awlen", 7 0, L_0x600000aba060;  alias, 1 drivers
v0x6000013466d0_0 .net "axi_awready", 0 0, L_0x6000010a8820;  1 drivers
v0x600001346760_0 .net "axi_awvalid", 0 0, v0x600001322760_0;  1 drivers
v0x6000013467f0_0 .net "axi_bready", 0 0, L_0x1400d5548;  1 drivers
v0x600001346880_0 .net "axi_bresp", 1 0, L_0x600000ab5490;  alias, 1 drivers
v0x600001346910_0 .net "axi_bvalid", 0 0, L_0x6000010a8960;  1 drivers
v0x6000013469a0_0 .net "axi_rdata", 255 0, L_0x600000ab56c0;  alias, 1 drivers
v0x600001346a30_0 .net "axi_rlast", 0 0, L_0x6000010a8aa0;  1 drivers
v0x600001346ac0_0 .net "axi_rready", 0 0, v0x600001322b50_0;  1 drivers
v0x600001346b50_0 .net "axi_rvalid", 0 0, L_0x6000010a8be0;  1 drivers
v0x600001346be0_0 .net "axi_wdata", 255 0, L_0x600000aba140;  alias, 1 drivers
v0x600001346c70_0 .net "axi_wlast", 0 0, v0x600001322e20_0;  1 drivers
v0x600001346d00_0 .net "axi_wready", 0 0, L_0x6000010a88c0;  1 drivers
v0x600001346d90_0 .net "axi_wvalid", 0 0, v0x600001322fd0_0;  1 drivers
v0x600001346e20_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001346eb0_0 .net "dma_lcp_done", 0 0, L_0x600000ab9dc0;  1 drivers
v0x600001346f40_0 .net "dma_lcp_ready", 0 0, L_0x600001097520;  1 drivers
v0x600001346fd0_0 .net "dma_sram_addr", 19 0, v0x600001323f00_0;  1 drivers
v0x600001347060_0 .net "dma_sram_rdata", 255 0, L_0x600000aba5a0;  1 drivers
v0x6000013470f0_0 .net "dma_sram_re", 0 0, L_0x600000ab9f80;  1 drivers
v0x600001347180_0 .net "dma_sram_ready", 0 0, L_0x6000010a83c0;  1 drivers
v0x600001347210_0 .net "dma_sram_wdata", 255 0, L_0x600000ab9ea0;  1 drivers
v0x6000013472a0_0 .net "dma_sram_we", 0 0, L_0x600000ab9f10;  1 drivers
v0x600001347330_0 .net "global_sync_in", 0 0, L_0x600000ab7020;  alias, 1 drivers
v0x6000013473c0 .array "instr_mem", 4095 0, 127 0;
v0x600001347450_0 .var "instr_rdata_reg", 127 0;
v0x6000013474e0_0 .var "instr_valid_reg", 0 0;
v0x600001347570_0 .net "lcp_dma_cmd", 127 0, v0x600001325a70_0;  1 drivers
v0x600001347600_0 .net "lcp_dma_valid", 0 0, L_0x600000a9e220;  1 drivers
v0x600001347690_0 .net "lcp_imem_addr", 19 0, L_0x600000a9d490;  1 drivers
v0x600001347720_0 .net "lcp_imem_data", 127 0, v0x600001347450_0;  1 drivers
v0x6000013477b0_0 .net "lcp_imem_re", 0 0, L_0x600000a9d030;  1 drivers
v0x600001347840_0 .net "lcp_imem_valid", 0 0, L_0x600000a9e1b0;  1 drivers
v0x6000013478d0_0 .net "lcp_mxu_cmd", 127 0, v0x600001326760_0;  1 drivers
v0x600001347960_0 .net "lcp_mxu_valid", 0 0, L_0x600000a9c770;  1 drivers
v0x6000013479f0_0 .net "lcp_vpu_cmd", 127 0, v0x600001327330_0;  1 drivers
v0x600001347a80_0 .net "lcp_vpu_valid", 0 0, L_0x600000a9e300;  1 drivers
v0x600001347b10_0 .net "mxu_a_addr", 19 0, L_0x600001094f00;  1 drivers
v0x600001347ba0_0 .net "mxu_a_rdata", 255 0, L_0x600000aba4c0;  1 drivers
v0x600001347c30_0 .net "mxu_a_re", 0 0, L_0x600001094fa0;  1 drivers
v0x600001347cc0_0 .net "mxu_a_ready", 0 0, L_0x6000010a8280;  1 drivers
v0x600001347d50_0 .net "mxu_cfg_k", 15 0, L_0x600001084aa0;  1 drivers
v0x600001347de0_0 .net "mxu_cfg_m", 15 0, L_0x600001084fa0;  1 drivers
v0x600001347e70_0 .net "mxu_cfg_n", 15 0, L_0x600001084a00;  1 drivers
v0x600001347f00_0 .var "mxu_col_cnt", 4 0;
v0x600001358000_0 .var "mxu_cycle_cnt", 15 0;
v0x600001358090_0 .var "mxu_done_reg", 0 0;
v0x600001358120_0 .net "mxu_dst_addr", 15 0, L_0x600001086d00;  1 drivers
v0x6000013581b0_0 .net "mxu_lcp_done", 0 0, L_0x600000ab9a40;  1 drivers
v0x600001358240_0 .net "mxu_lcp_ready", 0 0, L_0x600000ab99d0;  1 drivers
v0x6000013582d0_0 .net "mxu_o_addr", 19 0, L_0x600001095180;  1 drivers
v0x600001358360_0 .net "mxu_o_ready", 0 0, L_0x6000010a8320;  1 drivers
v0x6000013583f0_0 .net "mxu_o_wdata", 255 0, L_0x600001095360;  1 drivers
v0x600001358480_0 .net "mxu_o_we", 0 0, L_0x600000ab9960;  1 drivers
v0x600001358510_0 .var "mxu_out_cnt", 15 0;
v0x6000013585a0_0 .var "mxu_ready_reg", 0 0;
v0x600001358630_0 .net "mxu_src0_addr", 15 0, L_0x600001086c60;  1 drivers
v0x6000013586c0_0 .net "mxu_src1_addr", 15 0, L_0x600001084f00;  1 drivers
v0x600001358750_0 .var "mxu_start_array", 0 0;
v0x6000013587e0_0 .var "mxu_start_array_d", 0 0;
v0x600001358870_0 .var "mxu_state", 2 0;
v0x600001358900_0 .net "mxu_subop", 7 0, L_0x600001086da0;  1 drivers
v0x600001358990_0 .net "mxu_w_addr", 19 0, L_0x600001094c80;  1 drivers
v0x600001358a20_0 .net "mxu_w_rdata", 255 0, v0x600001342a30_0;  1 drivers
v0x600001358ab0_0 .net "mxu_w_re", 0 0, L_0x600001094d20;  1 drivers
v0x600001358b40_0 .net "mxu_w_ready", 0 0, L_0x6000010a8140;  1 drivers
v0x600001358bd0_0 .net "noc_data_write", 0 0, L_0x600000aba680;  1 drivers
v0x600001358c60_0 .net "noc_rx_addr", 19 0, L_0x1400d56f8;  alias, 1 drivers
v0x600001358cf0_0 .net "noc_rx_data", 255 0, L_0x1400d56b0;  alias, 1 drivers
v0x600001358d80_0 .net "noc_rx_is_instr", 0 0, L_0x6000010a8780;  1 drivers
v0x600001358e10_0 .net "noc_rx_ready", 0 0, L_0x6000010a8460;  1 drivers
v0x600001358ea0_0 .net "noc_rx_valid", 0 0, L_0x6000010a86e0;  1 drivers
L_0x1400d55d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001358f30_0 .net "noc_tx_addr", 19 0, L_0x1400d55d8;  1 drivers
L_0x1400d5590 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001358fc0_0 .net "noc_tx_data", 255 0, L_0x1400d5590;  1 drivers
L_0x1400d5668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001359050_0 .net "noc_tx_ready", 0 0, L_0x1400d5668;  1 drivers
L_0x1400d5620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013590e0_0 .net "noc_tx_valid", 0 0, L_0x1400d5620;  1 drivers
v0x600001359170_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001359200_0 .net "sync_grant", 0 0, L_0x6000010a8640;  1 drivers
v0x600001359290_0 .net "sync_request", 0 0, v0x600001327180_0;  1 drivers
v0x600001359320_0 .net "systolic_busy", 0 0, L_0x600000ab97a0;  1 drivers
v0x6000013593b0_0 .net "systolic_done", 0 0, L_0x600001094640;  1 drivers
v0x600001359440_0 .net "systolic_result", 127 0, L_0x6000010941e0;  1 drivers
v0x6000013594d0_0 .net "systolic_result_valid", 0 0, L_0x600000ab9880;  1 drivers
v0x600001359560_0 .net "tpc_busy", 0 0, L_0x600000a9e680;  1 drivers
v0x6000013595f0_0 .net "tpc_done", 0 0, v0x600001325dd0_0;  1 drivers
v0x600001359680_0 .net "tpc_error", 0 0, v0x600001325ef0_0;  1 drivers
v0x600001359710_0 .net "tpc_start", 0 0, L_0x6000010a85a0;  1 drivers
v0x6000013597a0_0 .net "tpc_start_pc", 19 0, L_0x600000ab71e0;  alias, 1 drivers
v0x600001359830_0 .net "vpu_lcp_done", 0 0, L_0x600000ab9b90;  1 drivers
v0x6000013598c0_0 .net "vpu_lcp_ready", 0 0, L_0x600001097020;  1 drivers
v0x600001359950_0 .net "vpu_sram_addr", 19 0, v0x600001344870_0;  1 drivers
v0x6000013599e0_0 .net "vpu_sram_rdata", 255 0, L_0x600000aba530;  1 drivers
v0x600001359a70_0 .net "vpu_sram_re", 0 0, L_0x600000ab9d50;  1 drivers
v0x600001359b00_0 .net "vpu_sram_ready", 0 0, L_0x6000010a81e0;  1 drivers
v0x600001359b90_0 .net "vpu_sram_wdata", 255 0, L_0x600000ab9c70;  1 drivers
v0x600001359c20_0 .net "vpu_sram_we", 0 0, L_0x600000ab9ce0;  1 drivers
v0x600001359cb0_0 .var "weight_load_col_d", 1 0;
v0x600001359d40_0 .var "weight_load_en_d", 0 0;
L_0x600001086da0 .part v0x600001326760_0, 112, 8;
L_0x600001086d00 .part v0x600001326760_0, 96, 16;
L_0x600001086c60 .part v0x600001326760_0, 80, 16;
L_0x600001084f00 .part v0x600001326760_0, 64, 16;
L_0x600001084fa0 .part v0x600001326760_0, 48, 16;
L_0x600001084a00 .part v0x600001326760_0, 32, 16;
L_0x600001084aa0 .part v0x600001326760_0, 16, 16;
L_0x600001094aa0 .part v0x600001342a30_0, 0, 32;
L_0x600001094b40 .concat [ 16 4 0 0], L_0x600001084f00, L_0x1400d5110;
L_0x600001094be0 .concat [ 5 15 0 0], v0x600001347f00_0, L_0x1400d5158;
L_0x600001094c80 .arith/sum 20, L_0x600001094b40, L_0x600001094be0;
L_0x600001094d20 .cmp/eq 3, v0x600001358870_0, L_0x1400d51a0;
L_0x600001094dc0 .concat [ 16 4 0 0], L_0x600001086c60, L_0x1400d51e8;
L_0x600001094e60 .concat [ 16 4 0 0], v0x600001358000_0, L_0x1400d5230;
L_0x600001094f00 .arith/sum 20, L_0x600001094dc0, L_0x600001094e60;
L_0x600001094fa0 .cmp/eq 3, v0x600001358870_0, L_0x1400d5278;
L_0x600001095040 .concat [ 16 4 0 0], L_0x600001086d00, L_0x1400d52c0;
L_0x6000010950e0 .concat [ 16 4 0 0], v0x600001358510_0, L_0x1400d5308;
L_0x600001095180 .arith/sum 20, L_0x600001095040, L_0x6000010950e0;
L_0x6000010952c0 .part L_0x6000010941e0, 0, 128;
L_0x600001095360 .concat [ 128 128 0 0], L_0x6000010952c0, L_0x1400d5350;
L_0x600001095220 .cmp/eq 3, v0x600001358870_0, L_0x1400d5398;
L_0x600001095400 .cmp/eq 3, v0x600001358870_0, L_0x1400d53e0;
L_0x6000010a8460 .reduce/nor L_0x600000a9e680;
L_0x6000010a8500 .reduce/nor L_0x6000010a8780;
S_0x138fd37a0 .scope module, "dma_inst" "dma_engine" 6 431, 7 14 0, S_0x138fd3630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x13902f800 .param/l "BYTES_PER_WORD" 1 7 101, +C4<00000000000000000000000000100000>;
P_0x13902f840 .param/l "DATA_WIDTH" 0 7 17, +C4<00000000000000000000000100000000>;
P_0x13902f880 .param/l "DMA_LOAD" 1 7 98, C4<00000001>;
P_0x13902f8c0 .param/l "DMA_STORE" 1 7 99, C4<00000010>;
P_0x13902f900 .param/l "EXT_ADDR_W" 0 7 15, +C4<00000000000000000000000000101000>;
P_0x13902f940 .param/l "INT_ADDR_W" 0 7 16, +C4<00000000000000000000000000010100>;
P_0x13902f980 .param/l "MAX_BURST" 0 7 18, +C4<00000000000000000000000000010000>;
P_0x13902f9c0 .param/l "S_DECODE" 1 7 108, C4<0001>;
P_0x13902fa00 .param/l "S_DONE" 1 7 123, C4<1100>;
P_0x13902fa40 .param/l "S_IDLE" 1 7 107, C4<0000>;
P_0x13902fa80 .param/l "S_LOAD_ADDR" 1 7 110, C4<0010>;
P_0x13902fac0 .param/l "S_LOAD_DATA" 1 7 111, C4<0011>;
P_0x13902fb00 .param/l "S_LOAD_WRITE" 1 7 112, C4<0100>;
P_0x13902fb40 .param/l "S_NEXT_COL" 1 7 121, C4<1010>;
P_0x13902fb80 .param/l "S_NEXT_ROW" 1 7 122, C4<1011>;
P_0x13902fbc0 .param/l "S_STORE_ADDR" 1 7 117, C4<0111>;
P_0x13902fc00 .param/l "S_STORE_CAP" 1 7 116, C4<1101>;
P_0x13902fc40 .param/l "S_STORE_DATA" 1 7 118, C4<1000>;
P_0x13902fc80 .param/l "S_STORE_REQ" 1 7 114, C4<0101>;
P_0x13902fcc0 .param/l "S_STORE_RESP" 1 7 119, C4<1001>;
P_0x13902fd00 .param/l "S_STORE_WAIT" 1 7 115, C4<0110>;
L_0x600000ab9dc0 .functor BUFZ 1, v0x600001323600_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab9ea0 .functor BUFZ 256, v0x6000013242d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab9f10 .functor BUFZ 1, v0x6000013243f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab9f80 .functor BUFZ 1, v0x600001324120_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab9ff0 .functor BUFZ 40, v0x600001322490_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000aba060 .functor BUFZ 8, v0x6000013225b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000aba140 .functor BUFZ 256, v0x600001322d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000aba290 .functor BUFZ 40, v0x6000013220a0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000aba300 .functor BUFZ 8, v0x6000013221c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1400d5500 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001321f80_0 .net/2u *"_ivl_14", 3 0, L_0x1400d5500;  1 drivers
v0x600001322010_0 .net "axi_araddr", 39 0, L_0x600000aba290;  alias, 1 drivers
v0x6000013220a0_0 .var "axi_araddr_reg", 39 0;
v0x600001322130_0 .net "axi_arlen", 7 0, L_0x600000aba300;  alias, 1 drivers
v0x6000013221c0_0 .var "axi_arlen_reg", 7 0;
v0x600001322250_0 .net "axi_arready", 0 0, L_0x6000010a8a00;  alias, 1 drivers
v0x6000013222e0_0 .net "axi_arvalid", 0 0, v0x600001322370_0;  alias, 1 drivers
v0x600001322370_0 .var "axi_arvalid_reg", 0 0;
v0x600001322400_0 .net "axi_awaddr", 39 0, L_0x600000ab9ff0;  alias, 1 drivers
v0x600001322490_0 .var "axi_awaddr_reg", 39 0;
v0x600001322520_0 .net "axi_awlen", 7 0, L_0x600000aba060;  alias, 1 drivers
v0x6000013225b0_0 .var "axi_awlen_reg", 7 0;
v0x600001322640_0 .net "axi_awready", 0 0, L_0x6000010a8820;  alias, 1 drivers
v0x6000013226d0_0 .net "axi_awvalid", 0 0, v0x600001322760_0;  alias, 1 drivers
v0x600001322760_0 .var "axi_awvalid_reg", 0 0;
v0x6000013227f0_0 .net "axi_bready", 0 0, L_0x1400d5548;  alias, 1 drivers
v0x600001322880_0 .net "axi_bresp", 1 0, L_0x600000ab5490;  alias, 1 drivers
v0x600001322910_0 .net "axi_bvalid", 0 0, L_0x6000010a8960;  alias, 1 drivers
v0x6000013229a0_0 .net "axi_rdata", 255 0, L_0x600000ab56c0;  alias, 1 drivers
v0x600001322a30_0 .net "axi_rlast", 0 0, L_0x6000010a8aa0;  alias, 1 drivers
v0x600001322ac0_0 .net "axi_rready", 0 0, v0x600001322b50_0;  alias, 1 drivers
v0x600001322b50_0 .var "axi_rready_reg", 0 0;
v0x600001322be0_0 .net "axi_rvalid", 0 0, L_0x6000010a8be0;  alias, 1 drivers
v0x600001322c70_0 .net "axi_wdata", 255 0, L_0x600000aba140;  alias, 1 drivers
v0x600001322d00_0 .var "axi_wdata_reg", 255 0;
v0x600001322d90_0 .net "axi_wlast", 0 0, v0x600001322e20_0;  alias, 1 drivers
v0x600001322e20_0 .var "axi_wlast_reg", 0 0;
v0x600001322eb0_0 .net "axi_wready", 0 0, L_0x6000010a88c0;  alias, 1 drivers
v0x600001322f40_0 .net "axi_wvalid", 0 0, v0x600001322fd0_0;  alias, 1 drivers
v0x600001322fd0_0 .var "axi_wvalid_reg", 0 0;
v0x600001323060_0 .net "cfg_cols", 11 0, L_0x600001097340;  1 drivers
v0x6000013230f0_0 .net "cfg_rows", 11 0, L_0x6000010972a0;  1 drivers
v0x600001323180_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001323210_0 .net "cmd", 127 0, v0x600001325a70_0;  alias, 1 drivers
v0x6000013232a0_0 .net "cmd_done", 0 0, L_0x600000ab9dc0;  alias, 1 drivers
v0x600001323330_0 .net "cmd_ready", 0 0, L_0x600001097520;  alias, 1 drivers
v0x6000013233c0_0 .net "cmd_valid", 0 0, L_0x600000a9e220;  alias, 1 drivers
v0x600001323450_0 .var "col_count", 11 0;
v0x6000013234e0_0 .var "cols_cfg", 11 0;
v0x600001323570_0 .var "data_buf", 255 0;
v0x600001323600_0 .var "done_reg", 0 0;
v0x600001323690_0 .net "ext_addr", 39 0, L_0x600001097160;  1 drivers
v0x600001323720_0 .var "ext_base", 39 0;
v0x6000013237b0_0 .var "ext_ptr", 39 0;
v0x600001323840_0 .net "ext_stride", 11 0, L_0x6000010973e0;  1 drivers
v0x6000013238d0_0 .var "ext_stride_cfg", 11 0;
v0x600001323960_0 .net "int_addr", 19 0, L_0x600001097200;  1 drivers
v0x6000013239f0_0 .var "int_base", 19 0;
v0x600001323a80_0 .var "int_ptr", 19 0;
v0x600001323b10_0 .net "int_stride", 11 0, L_0x600001097480;  1 drivers
v0x600001323ba0_0 .var "int_stride_cfg", 11 0;
v0x600001323c30_0 .var "op_type", 7 0;
v0x600001323cc0_0 .var "row_count", 11 0;
v0x600001323d50_0 .var "rows_cfg", 11 0;
v0x600001323de0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001323e70_0 .net "sram_addr", 19 0, v0x600001323f00_0;  alias, 1 drivers
v0x600001323f00_0 .var "sram_addr_reg", 19 0;
v0x600001324000_0 .net "sram_rdata", 255 0, L_0x600000aba5a0;  alias, 1 drivers
v0x600001324090_0 .net "sram_re", 0 0, L_0x600000ab9f80;  alias, 1 drivers
v0x600001324120_0 .var "sram_re_reg", 0 0;
v0x6000013241b0_0 .net "sram_ready", 0 0, L_0x6000010a83c0;  alias, 1 drivers
v0x600001324240_0 .net "sram_wdata", 255 0, L_0x600000ab9ea0;  alias, 1 drivers
v0x6000013242d0_0 .var "sram_wdata_reg", 255 0;
v0x600001324360_0 .net "sram_we", 0 0, L_0x600000ab9f10;  alias, 1 drivers
v0x6000013243f0_0 .var "sram_we_reg", 0 0;
v0x600001324480_0 .var "state", 3 0;
v0x600001324510_0 .net "subop", 7 0, L_0x6000010970c0;  1 drivers
L_0x6000010970c0 .part v0x600001325a70_0, 112, 8;
L_0x600001097160 .part v0x600001325a70_0, 72, 40;
L_0x600001097200 .part v0x600001325a70_0, 52, 20;
L_0x6000010972a0 .part v0x600001325a70_0, 40, 12;
L_0x600001097340 .part v0x600001325a70_0, 28, 12;
L_0x6000010973e0 .part v0x600001325a70_0, 16, 12;
L_0x600001097480 .part v0x600001325a70_0, 4, 12;
L_0x600001097520 .cmp/eq 4, v0x600001324480_0, L_0x1400d5500;
S_0x138fce990 .scope module, "lcp_inst" "local_cmd_processor" 6 193, 8 12 0, S_0x138fd3630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x13902fe00 .param/l "INSTR_DEPTH" 0 8 14, +C4<00000000000000000001000000000000>;
P_0x13902fe40 .param/l "INSTR_WIDTH" 0 8 13, +C4<00000000000000000000000010000000>;
P_0x13902fe80 .param/l "MAX_LOOP_NEST" 0 8 15, +C4<00000000000000000000000000000100>;
P_0x13902fec0 .param/l "OP_BARRIER" 1 8 87, C4<00000111>;
P_0x13902ff00 .param/l "OP_DMA" 1 8 83, C4<00000011>;
P_0x13902ff40 .param/l "OP_ENDLOOP" 1 8 86, C4<00000110>;
P_0x13902ff80 .param/l "OP_HALT" 1 8 88, C4<11111111>;
P_0x13902ffc0 .param/l "OP_LOOP" 1 8 85, C4<00000101>;
P_0x139030000 .param/l "OP_NOP" 1 8 80, C4<00000000>;
P_0x139030040 .param/l "OP_SYNC" 1 8 84, C4<00000100>;
P_0x139030080 .param/l "OP_TENSOR" 1 8 81, C4<00000001>;
P_0x1390300c0 .param/l "OP_VECTOR" 1 8 82, C4<00000010>;
P_0x139030100 .param/l "SRAM_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x139030140 .param/l "SYNC_ALL" 1 8 94, C4<11111111>;
P_0x139030180 .param/l "SYNC_DMA" 1 8 93, C4<00000011>;
P_0x1390301c0 .param/l "SYNC_MXU" 1 8 91, C4<00000001>;
P_0x139030200 .param/l "SYNC_VPU" 1 8 92, C4<00000010>;
P_0x139030240 .param/l "S_BARRIER" 1 8 107, C4<0111>;
P_0x139030280 .param/l "S_CHECK_DEP" 1 8 104, C4<0100>;
P_0x1390302c0 .param/l "S_DECODE" 1 8 103, C4<0011>;
P_0x139030300 .param/l "S_ERROR" 1 8 109, C4<1001>;
P_0x139030340 .param/l "S_FETCH" 1 8 101, C4<0001>;
P_0x139030380 .param/l "S_FETCH_WAIT" 1 8 102, C4<0010>;
P_0x1390303c0 .param/l "S_HALTED" 1 8 108, C4<1000>;
P_0x139030400 .param/l "S_IDLE" 1 8 100, C4<0000>;
P_0x139030440 .param/l "S_ISSUE" 1 8 105, C4<0101>;
P_0x139030480 .param/l "S_WAIT_SYNC" 1 8 106, C4<0110>;
L_0x600000a9dd50 .functor AND 1, L_0x600001085a40, L_0x600001085900, C4<1>, C4<1>;
L_0x600000a9d8f0 .functor AND 1, L_0x600000a9dd50, L_0x6000010857c0, C4<1>, C4<1>;
L_0x600000a9d490 .functor BUFZ 20, v0x6000013260a0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000a9d030 .functor BUFZ 1, v0x600001326250_0, C4<0>, C4<0>, C4<0>;
L_0x600000a9c770 .functor BUFZ 1, v0x6000013269a0_0, C4<0>, C4<0>, C4<0>;
L_0x600000a9e300 .functor BUFZ 1, v0x600001327570_0, C4<0>, C4<0>, C4<0>;
L_0x600000a9e220 .functor BUFZ 1, v0x600001325cb0_0, C4<0>, C4<0>, C4<0>;
L_0x600000a9fbf0 .functor AND 1, L_0x600001085220, L_0x6000010852c0, C4<1>, C4<1>;
L_0x600000a9e680 .functor AND 1, L_0x600000a9fbf0, L_0x600001087020, C4<1>, C4<1>;
L_0x1400d2bf0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001324630_0 .net *"_ivl_11", 23 0, L_0x1400d2bf0;  1 drivers
L_0x1400d2c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013246c0_0 .net/2u *"_ivl_12", 31 0, L_0x1400d2c38;  1 drivers
v0x600001324750_0 .net *"_ivl_14", 0 0, L_0x600001085a40;  1 drivers
v0x6000013247e0_0 .net *"_ivl_16", 31 0, L_0x600001085860;  1 drivers
L_0x1400d2c80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001324870_0 .net *"_ivl_19", 23 0, L_0x1400d2c80;  1 drivers
L_0x1400d2cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001324900_0 .net/2u *"_ivl_20", 31 0, L_0x1400d2cc8;  1 drivers
v0x600001324990_0 .net *"_ivl_22", 0 0, L_0x600001085900;  1 drivers
v0x600001324a20_0 .net *"_ivl_25", 0 0, L_0x600000a9dd50;  1 drivers
v0x600001324ab0_0 .net *"_ivl_26", 31 0, L_0x600001085720;  1 drivers
L_0x1400d2d10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001324b40_0 .net *"_ivl_29", 23 0, L_0x1400d2d10;  1 drivers
L_0x1400d2d58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001324bd0_0 .net/2u *"_ivl_30", 31 0, L_0x1400d2d58;  1 drivers
v0x600001324c60_0 .net *"_ivl_32", 0 0, L_0x6000010857c0;  1 drivers
v0x600001324cf0_0 .net *"_ivl_36", 31 0, L_0x6000010855e0;  1 drivers
L_0x1400d2da0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001324d80_0 .net *"_ivl_39", 23 0, L_0x1400d2da0;  1 drivers
L_0x1400d2de8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001324e10_0 .net/2u *"_ivl_40", 31 0, L_0x1400d2de8;  1 drivers
v0x600001324ea0_0 .net *"_ivl_44", 31 0, L_0x6000010854a0;  1 drivers
L_0x1400d2e30 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001324f30_0 .net *"_ivl_47", 23 0, L_0x1400d2e30;  1 drivers
L_0x1400d2e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001324fc0_0 .net/2u *"_ivl_48", 31 0, L_0x1400d2e78;  1 drivers
v0x600001325050_0 .net *"_ivl_52", 31 0, L_0x600001085360;  1 drivers
L_0x1400d2ec0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013250e0_0 .net *"_ivl_55", 23 0, L_0x1400d2ec0;  1 drivers
L_0x1400d2f08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001325170_0 .net/2u *"_ivl_56", 31 0, L_0x1400d2f08;  1 drivers
L_0x1400d2f50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001325200_0 .net/2u *"_ivl_76", 3 0, L_0x1400d2f50;  1 drivers
v0x600001325290_0 .net *"_ivl_78", 0 0, L_0x600001085220;  1 drivers
v0x600001325320_0 .net *"_ivl_8", 31 0, L_0x6000010859a0;  1 drivers
L_0x1400d2f98 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000013253b0_0 .net/2u *"_ivl_80", 3 0, L_0x1400d2f98;  1 drivers
v0x600001325440_0 .net *"_ivl_82", 0 0, L_0x6000010852c0;  1 drivers
v0x6000013254d0_0 .net *"_ivl_85", 0 0, L_0x600000a9fbf0;  1 drivers
L_0x1400d2fe0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001325560_0 .net/2u *"_ivl_86", 3 0, L_0x1400d2fe0;  1 drivers
v0x6000013255f0_0 .net *"_ivl_88", 0 0, L_0x600001087020;  1 drivers
v0x600001325680_0 .net "all_done", 0 0, L_0x600000a9d8f0;  1 drivers
v0x600001325710_0 .net "busy", 0 0, L_0x600000a9e680;  alias, 1 drivers
v0x6000013257a0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001325830_0 .var "decoded_opcode", 7 0;
v0x6000013258c0_0 .var "decoded_subop", 7 0;
v0x600001325950_0 .net "dma_clear", 0 0, L_0x600001085400;  1 drivers
v0x6000013259e0_0 .net "dma_cmd", 127 0, v0x600001325a70_0;  alias, 1 drivers
v0x600001325a70_0 .var "dma_cmd_reg", 127 0;
v0x600001325b00_0 .net "dma_done", 0 0, L_0x600000ab9dc0;  alias, 1 drivers
v0x600001325b90_0 .net "dma_ready", 0 0, L_0x600001097520;  alias, 1 drivers
v0x600001325c20_0 .net "dma_valid", 0 0, L_0x600000a9e220;  alias, 1 drivers
v0x600001325cb0_0 .var "dma_valid_reg", 0 0;
v0x600001325d40_0 .net "done", 0 0, v0x600001325dd0_0;  alias, 1 drivers
v0x600001325dd0_0 .var "done_reg", 0 0;
v0x600001325e60_0 .net "error", 0 0, v0x600001325ef0_0;  alias, 1 drivers
v0x600001325ef0_0 .var "error_reg", 0 0;
v0x600001325f80_0 .net "global_sync_in", 0 0, L_0x600000ab7020;  alias, 1 drivers
v0x600001326010_0 .net "imem_addr", 19 0, L_0x600000a9d490;  alias, 1 drivers
v0x6000013260a0_0 .var "imem_addr_reg", 19 0;
v0x600001326130_0 .net "imem_data", 127 0, v0x600001347450_0;  alias, 1 drivers
v0x6000013261c0_0 .net "imem_re", 0 0, L_0x600000a9d030;  alias, 1 drivers
v0x600001326250_0 .var "imem_re_reg", 0 0;
v0x6000013262e0_0 .net "imem_valid", 0 0, L_0x600000a9e1b0;  alias, 1 drivers
v0x600001326370_0 .var "instr_reg", 127 0;
v0x600001326400_0 .net "loop_count", 15 0, L_0x600001085d60;  1 drivers
v0x600001326490 .array "loop_counter", 3 0, 15 0;
v0x600001326520_0 .var "loop_sp", 1 0;
v0x6000013265b0 .array "loop_start_addr", 3 0, 19 0;
v0x600001326640_0 .net "mxu_clear", 0 0, L_0x600001085680;  1 drivers
v0x6000013266d0_0 .net "mxu_cmd", 127 0, v0x600001326760_0;  alias, 1 drivers
v0x600001326760_0 .var "mxu_cmd_reg", 127 0;
v0x6000013267f0_0 .net "mxu_done", 0 0, L_0x600000ab9a40;  alias, 1 drivers
v0x600001326880_0 .net "mxu_ready", 0 0, L_0x600000ab99d0;  alias, 1 drivers
v0x600001326910_0 .net "mxu_valid", 0 0, L_0x600000a9c770;  alias, 1 drivers
v0x6000013269a0_0 .var "mxu_valid_reg", 0 0;
v0x600001326a30_0 .net "opcode", 7 0, L_0x600001085cc0;  1 drivers
v0x600001326ac0_0 .var "pc", 19 0;
v0x600001326b50_0 .var "pending_dma", 7 0;
v0x600001326be0_0 .var "pending_mxu", 7 0;
v0x600001326c70_0 .var "pending_vpu", 7 0;
v0x600001326d00_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001326d90_0 .net "start", 0 0, L_0x6000010a85a0;  alias, 1 drivers
v0x600001326e20_0 .net "start_pc", 19 0, L_0x600000ab71e0;  alias, 1 drivers
v0x600001326eb0_0 .var "state", 3 0;
v0x600001326f40_0 .net "subop", 7 0, L_0x600001085fe0;  1 drivers
v0x600001326fd0_0 .net "sync_grant", 0 0, L_0x6000010a8640;  alias, 1 drivers
v0x600001327060_0 .net "sync_mask", 7 0, L_0x600001085ea0;  1 drivers
v0x6000013270f0_0 .net "sync_request", 0 0, v0x600001327180_0;  alias, 1 drivers
v0x600001327180_0 .var "sync_request_reg", 0 0;
v0x600001327210_0 .net "vpu_clear", 0 0, L_0x600001085540;  1 drivers
v0x6000013272a0_0 .net "vpu_cmd", 127 0, v0x600001327330_0;  alias, 1 drivers
v0x600001327330_0 .var "vpu_cmd_reg", 127 0;
v0x6000013273c0_0 .net "vpu_done", 0 0, L_0x600000ab9b90;  alias, 1 drivers
v0x600001327450_0 .net "vpu_ready", 0 0, L_0x600001097020;  alias, 1 drivers
v0x6000013274e0_0 .net "vpu_valid", 0 0, L_0x600000a9e300;  alias, 1 drivers
v0x600001327570_0 .var "vpu_valid_reg", 0 0;
L_0x600001085cc0 .part v0x600001347450_0, 120, 8;
L_0x600001085fe0 .part v0x600001347450_0, 112, 8;
L_0x600001085d60 .part v0x600001347450_0, 32, 16;
L_0x600001085ea0 .part v0x600001347450_0, 104, 8;
L_0x6000010859a0 .concat [ 8 24 0 0], v0x600001326be0_0, L_0x1400d2bf0;
L_0x600001085a40 .cmp/eq 32, L_0x6000010859a0, L_0x1400d2c38;
L_0x600001085860 .concat [ 8 24 0 0], v0x600001326c70_0, L_0x1400d2c80;
L_0x600001085900 .cmp/eq 32, L_0x600001085860, L_0x1400d2cc8;
L_0x600001085720 .concat [ 8 24 0 0], v0x600001326b50_0, L_0x1400d2d10;
L_0x6000010857c0 .cmp/eq 32, L_0x600001085720, L_0x1400d2d58;
L_0x6000010855e0 .concat [ 8 24 0 0], v0x600001326be0_0, L_0x1400d2da0;
L_0x600001085680 .cmp/eq 32, L_0x6000010855e0, L_0x1400d2de8;
L_0x6000010854a0 .concat [ 8 24 0 0], v0x600001326c70_0, L_0x1400d2e30;
L_0x600001085540 .cmp/eq 32, L_0x6000010854a0, L_0x1400d2e78;
L_0x600001085360 .concat [ 8 24 0 0], v0x600001326b50_0, L_0x1400d2ec0;
L_0x600001085400 .cmp/eq 32, L_0x600001085360, L_0x1400d2f08;
L_0x600001085220 .cmp/ne 4, v0x600001326eb0_0, L_0x1400d2f50;
L_0x6000010852c0 .cmp/ne 4, v0x600001326eb0_0, L_0x1400d2f98;
L_0x600001087020 .cmp/ne 4, v0x600001326eb0_0, L_0x1400d2fe0;
S_0x138fceb00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 212, 8 212 0, S_0x138fce990;
 .timescale 0 0;
v0x6000013245a0_0 .var/i "i", 31 0;
S_0x138fb1770 .scope module, "mxu_array" "systolic_array" 6 296, 9 13 0, S_0x138fd3630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x138fabdb0 .param/l "ACC_WIDTH" 0 9 16, +C4<00000000000000000000000000100000>;
P_0x138fabdf0 .param/l "ARRAY_SIZE" 0 9 14, +C4<00000000000000000000000000000100>;
P_0x138fabe30 .param/l "DATA_WIDTH" 0 9 15, +C4<00000000000000000000000000001000>;
P_0x138fabe70 .param/l "S_COMPUTE" 1 9 51, C4<010>;
P_0x138fabeb0 .param/l "S_DONE" 1 9 53, C4<100>;
P_0x138fabef0 .param/l "S_DRAIN" 1 9 52, C4<011>;
P_0x138fabf30 .param/l "S_IDLE" 1 9 49, C4<000>;
P_0x138fabf70 .param/l "S_LOAD" 1 9 50, C4<001>;
L_0x600000ab9570 .functor OR 1, L_0x600001094280, L_0x600001094320, C4<0>, C4<0>;
L_0x600000ab95e0 .functor AND 1, L_0x6000010943c0, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000ab9650 .functor AND 1, L_0x600000ab95e0, L_0x600001094460, C4<1>, C4<1>;
L_0x600000ab96c0 .functor OR 1, L_0x600000ab9570, L_0x600000ab9650, C4<0>, C4<0>;
L_0x600000ab9730 .functor BUFZ 1, L_0x600000ab96c0, C4<0>, C4<0>, C4<0>;
L_0x600000ab97a0 .functor AND 1, L_0x600001094500, L_0x6000010945a0, C4<1>, C4<1>;
L_0x600000ab9810 .functor AND 1, L_0x600001094780, L_0x600001094820, C4<1>, C4<1>;
L_0x600000ab9880 .functor AND 1, L_0x600000ab9810, L_0x600001094a00, C4<1>, C4<1>;
v0x60000134de60_0 .net *"_ivl_101", 0 0, L_0x600001094a00;  1 drivers
L_0x1400d4d68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000134def0_0 .net/2u *"_ivl_37", 2 0, L_0x1400d4d68;  1 drivers
v0x60000134df80_0 .net *"_ivl_39", 0 0, L_0x600001094280;  1 drivers
L_0x1400d4db0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000134e010_0 .net/2u *"_ivl_41", 2 0, L_0x1400d4db0;  1 drivers
v0x60000134e0a0_0 .net *"_ivl_43", 0 0, L_0x600001094320;  1 drivers
v0x60000134e130_0 .net *"_ivl_46", 0 0, L_0x600000ab9570;  1 drivers
L_0x1400d4df8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000134e1c0_0 .net/2u *"_ivl_47", 2 0, L_0x1400d4df8;  1 drivers
v0x60000134e250_0 .net *"_ivl_49", 0 0, L_0x6000010943c0;  1 drivers
v0x60000134e2e0_0 .net *"_ivl_52", 0 0, L_0x600000ab95e0;  1 drivers
v0x60000134e370_0 .net *"_ivl_54", 0 0, L_0x600001094460;  1 drivers
v0x60000134e400_0 .net *"_ivl_56", 0 0, L_0x600000ab9650;  1 drivers
L_0x1400d4e40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000134e490_0 .net/2u *"_ivl_61", 2 0, L_0x1400d4e40;  1 drivers
v0x60000134e520_0 .net *"_ivl_63", 0 0, L_0x600001094500;  1 drivers
L_0x1400d4e88 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000134e5b0_0 .net/2u *"_ivl_65", 2 0, L_0x1400d4e88;  1 drivers
v0x60000134e640_0 .net *"_ivl_67", 0 0, L_0x6000010945a0;  1 drivers
L_0x1400d4ed0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000134e6d0_0 .net/2u *"_ivl_71", 2 0, L_0x1400d4ed0;  1 drivers
L_0x1400d4f18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000134e760_0 .net/2u *"_ivl_75", 2 0, L_0x1400d4f18;  1 drivers
L_0x1400d4fa8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000134e7f0_0 .net/2u *"_ivl_81", 2 0, L_0x1400d4fa8;  1 drivers
v0x60000134e880_0 .net *"_ivl_83", 0 0, L_0x600001094780;  1 drivers
v0x60000134e910_0 .net *"_ivl_85", 0 0, L_0x600001094820;  1 drivers
v0x60000134e9a0_0 .net *"_ivl_88", 0 0, L_0x600000ab9810;  1 drivers
v0x60000134ea30_0 .net *"_ivl_89", 31 0, L_0x6000010948c0;  1 drivers
L_0x1400d4ff0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000134eac0_0 .net *"_ivl_92", 15 0, L_0x1400d4ff0;  1 drivers
L_0x1400dbf98 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000134eb50_0 .net *"_ivl_93", 31 0, L_0x1400dbf98;  1 drivers
L_0x1400d5038 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000134ebe0_0 .net/2u *"_ivl_97", 31 0, L_0x1400d5038;  1 drivers
v0x60000134ec70_0 .net *"_ivl_99", 31 0, L_0x600001094960;  1 drivers
v0x60000134ed00_0 .net "act_data", 31 0, v0x6000013461c0_0;  1 drivers
v0x60000134ed90 .array "act_h", 19 0;
v0x60000134ed90_0 .net v0x60000134ed90 0, 7 0, L_0x600000a9a450; 1 drivers
v0x60000134ed90_1 .net v0x60000134ed90 1, 7 0, v0x600001338750_0; 1 drivers
v0x60000134ed90_2 .net v0x60000134ed90 2, 7 0, v0x600001339cb0_0; 1 drivers
v0x60000134ed90_3 .net v0x60000134ed90 3, 7 0, v0x60000133b210_0; 1 drivers
v0x60000134ed90_4 .net v0x60000134ed90 4, 7 0, v0x60000133c7e0_0; 1 drivers
v0x60000134ed90_5 .net v0x60000134ed90 5, 7 0, L_0x600000a99ff0; 1 drivers
v0x60000134ed90_6 .net v0x60000134ed90 6, 7 0, v0x60000133dd40_0; 1 drivers
v0x60000134ed90_7 .net v0x60000134ed90 7, 7 0, v0x60000133f2a0_0; 1 drivers
v0x60000134ed90_8 .net v0x60000134ed90 8, 7 0, v0x600001330870_0; 1 drivers
v0x60000134ed90_9 .net v0x60000134ed90 9, 7 0, v0x600001331dd0_0; 1 drivers
v0x60000134ed90_10 .net v0x60000134ed90 10, 7 0, L_0x600000a99b90; 1 drivers
v0x60000134ed90_11 .net v0x60000134ed90 11, 7 0, v0x600001333330_0; 1 drivers
v0x60000134ed90_12 .net v0x60000134ed90 12, 7 0, v0x600001334900_0; 1 drivers
v0x60000134ed90_13 .net v0x60000134ed90 13, 7 0, v0x600001335e60_0; 1 drivers
v0x60000134ed90_14 .net v0x60000134ed90 14, 7 0, v0x6000013373c0_0; 1 drivers
v0x60000134ed90_15 .net v0x60000134ed90 15, 7 0, L_0x600000a99b20; 1 drivers
v0x60000134ed90_16 .net v0x60000134ed90 16, 7 0, v0x600001348990_0; 1 drivers
v0x60000134ed90_17 .net v0x60000134ed90 17, 7 0, v0x600001349ef0_0; 1 drivers
v0x60000134ed90_18 .net v0x60000134ed90 18, 7 0, v0x60000134b450_0; 1 drivers
v0x60000134ed90_19 .net v0x60000134ed90 19, 7 0, v0x60000134ca20_0; 1 drivers
v0x60000134ee20_0 .net "act_ready", 0 0, L_0x6000010946e0;  1 drivers
v0x60000134eeb0_0 .net "act_valid", 0 0, v0x6000013462e0_0;  1 drivers
v0x60000134ef40_0 .net "busy", 0 0, L_0x600000ab97a0;  alias, 1 drivers
v0x60000134efd0_0 .net "cfg_k_tiles", 15 0, L_0x600001084aa0;  alias, 1 drivers
L_0x1400d5080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000134f060_0 .net "clear_acc", 0 0, L_0x1400d5080;  1 drivers
v0x60000134f0f0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000134f180_0 .var "cycle_count", 15 0;
v0x60000134f210_0 .var "cycle_count_next", 15 0;
v0x600001327600_5 .array/port v0x600001327600, 5;
v0x60000134f2a0 .array "deskew_output", 3 0;
v0x60000134f2a0_0 .net v0x60000134f2a0 0, 31 0, v0x600001327600_5; 1 drivers
v0x600001327720_3 .array/port v0x600001327720, 3;
v0x60000134f2a0_1 .net v0x60000134f2a0 1, 31 0, v0x600001327720_3; 1 drivers
v0x600001327840_1 .array/port v0x600001327840, 1;
v0x60000134f2a0_2 .net v0x60000134f2a0 2, 31 0, v0x600001327840_1; 1 drivers
v0x60000134f2a0_3 .net v0x60000134f2a0 3, 31 0, L_0x600000ab9340; 1 drivers
v0x60000134f330_0 .net "done", 0 0, L_0x600001094640;  alias, 1 drivers
L_0x1400d4f60 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000134f3c0_0 .net "drain_delay", 15 0, L_0x1400d4f60;  1 drivers
v0x60000134f450_0 .net "pe_enable", 0 0, L_0x600000ab96c0;  1 drivers
v0x60000134f4e0 .array "psum_bottom", 3 0;
v0x60000134f4e0_0 .net v0x60000134f4e0 0, 31 0, L_0x600000ab9030; 1 drivers
v0x60000134f4e0_1 .net v0x60000134f4e0 1, 31 0, L_0x600000ab9110; 1 drivers
v0x60000134f4e0_2 .net v0x60000134f4e0 2, 31 0, L_0x600000ab91f0; 1 drivers
v0x60000134f4e0_3 .net v0x60000134f4e0 3, 31 0, L_0x600000ab92d0; 1 drivers
L_0x1400d3148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000134f570 .array "psum_v", 19 0;
v0x60000134f570_0 .net v0x60000134f570 0, 31 0, L_0x1400d3148; 1 drivers
L_0x1400d3190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000134f570_1 .net v0x60000134f570 1, 31 0, L_0x1400d3190; 1 drivers
L_0x1400d31d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000134f570_2 .net v0x60000134f570 2, 31 0, L_0x1400d31d8; 1 drivers
L_0x1400d3220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000134f570_3 .net v0x60000134f570 3, 31 0, L_0x1400d3220; 1 drivers
v0x60000134f570_4 .net v0x60000134f570 4, 31 0, v0x600001338c60_0; 1 drivers
v0x60000134f570_5 .net v0x60000134f570 5, 31 0, v0x60000133a1c0_0; 1 drivers
v0x60000134f570_6 .net v0x60000134f570 6, 31 0, v0x60000133b720_0; 1 drivers
v0x60000134f570_7 .net v0x60000134f570 7, 31 0, v0x60000133ccf0_0; 1 drivers
v0x60000134f570_8 .net v0x60000134f570 8, 31 0, v0x60000133e250_0; 1 drivers
v0x60000134f570_9 .net v0x60000134f570 9, 31 0, v0x60000133f7b0_0; 1 drivers
v0x60000134f570_10 .net v0x60000134f570 10, 31 0, v0x600001330d80_0; 1 drivers
v0x60000134f570_11 .net v0x60000134f570 11, 31 0, v0x6000013322e0_0; 1 drivers
v0x60000134f570_12 .net v0x60000134f570 12, 31 0, v0x600001333840_0; 1 drivers
v0x60000134f570_13 .net v0x60000134f570 13, 31 0, v0x600001334e10_0; 1 drivers
v0x60000134f570_14 .net v0x60000134f570 14, 31 0, v0x600001336370_0; 1 drivers
v0x60000134f570_15 .net v0x60000134f570 15, 31 0, v0x6000013378d0_0; 1 drivers
v0x60000134f570_16 .net v0x60000134f570 16, 31 0, v0x600001348ea0_0; 1 drivers
v0x60000134f570_17 .net v0x60000134f570 17, 31 0, v0x60000134a400_0; 1 drivers
v0x60000134f570_18 .net v0x60000134f570 18, 31 0, v0x60000134b960_0; 1 drivers
v0x60000134f570_19 .net v0x60000134f570 19, 31 0, v0x60000134cf30_0; 1 drivers
v0x60000134f600_0 .net "result_data", 127 0, L_0x6000010941e0;  alias, 1 drivers
L_0x1400d50c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000134f690_0 .net "result_ready", 0 0, L_0x1400d50c8;  1 drivers
v0x60000134f720_0 .net "result_valid", 0 0, L_0x600000ab9880;  alias, 1 drivers
v0x60000134f7b0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000134f840_0 .net "skew_enable", 0 0, L_0x600000ab9730;  1 drivers
v0x60000134f8d0 .array "skew_input", 3 0;
v0x60000134f8d0_0 .net v0x60000134f8d0 0, 7 0, L_0x600001084960; 1 drivers
v0x60000134f8d0_1 .net v0x60000134f8d0 1, 7 0, L_0x600001084820; 1 drivers
v0x60000134f8d0_2 .net v0x60000134f8d0 2, 7 0, L_0x6000010846e0; 1 drivers
v0x60000134f8d0_3 .net v0x60000134f8d0 3, 7 0, L_0x6000010845a0; 1 drivers
v0x60000134f960 .array "skew_output", 3 0;
v0x60000134f960_0 .net v0x60000134f960 0, 7 0, v0x600001327960_0; 1 drivers
v0x60000134f960_1 .net v0x60000134f960 1, 7 0, v0x600001327c30_0; 1 drivers
v0x60000134f960_2 .net v0x60000134f960 2, 7 0, v0x600001327f00_0; 1 drivers
v0x60000134f960_3 .net v0x60000134f960 3, 7 0, v0x600001338240_0; 1 drivers
v0x60000134f9f0_0 .net "start", 0 0, v0x6000013587e0_0;  1 drivers
v0x60000134fa80_0 .var "state", 2 0;
v0x60000134fb10_0 .var "state_next", 2 0;
v0x60000134fba0_0 .net "weight_load_col", 1 0, v0x600001359cb0_0;  1 drivers
v0x60000134fc30_0 .net "weight_load_data", 31 0, L_0x600001094aa0;  1 drivers
v0x60000134fcc0_0 .net "weight_load_en", 0 0, v0x600001359d40_0;  1 drivers
E_0x600003bc3c80/0 .event anyedge, v0x60000134fa80_0, v0x60000134f180_0, v0x60000134f9f0_0, v0x60000134fcc0_0;
E_0x600003bc3c80/1 .event anyedge, v0x60000134efd0_0, v0x60000134f3c0_0;
E_0x600003bc3c80 .event/or E_0x600003bc3c80/0, E_0x600003bc3c80/1;
L_0x6000010848c0 .part v0x6000013461c0_0, 0, 8;
L_0x1400d3028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001084960 .functor MUXZ 8, L_0x1400d3028, L_0x6000010848c0, v0x6000013462e0_0, C4<>;
L_0x600001084780 .part v0x6000013461c0_0, 8, 8;
L_0x1400d3070 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001084820 .functor MUXZ 8, L_0x1400d3070, L_0x600001084780, v0x6000013462e0_0, C4<>;
L_0x600001084640 .part v0x6000013461c0_0, 16, 8;
L_0x1400d30b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000010846e0 .functor MUXZ 8, L_0x1400d30b8, L_0x600001084640, v0x6000013462e0_0, C4<>;
L_0x600001084500 .part v0x6000013461c0_0, 24, 8;
L_0x1400d3100 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000010845a0 .functor MUXZ 8, L_0x1400d3100, L_0x600001084500, v0x6000013462e0_0, C4<>;
L_0x600001084280 .part L_0x600001094aa0, 0, 8;
L_0x600001086bc0 .part L_0x600001094aa0, 0, 8;
L_0x60000109ad00 .part L_0x600001094aa0, 0, 8;
L_0x60000109a080 .part L_0x600001094aa0, 0, 8;
L_0x6000010999a0 .part L_0x600001094aa0, 8, 8;
L_0x600001098f00 .part L_0x600001094aa0, 8, 8;
L_0x6000010985a0 .part L_0x600001094aa0, 8, 8;
L_0x600001099360 .part L_0x600001094aa0, 8, 8;
L_0x6000010901e0 .part L_0x600001094aa0, 16, 8;
L_0x600001090a00 .part L_0x600001094aa0, 16, 8;
L_0x600001091220 .part L_0x600001094aa0, 16, 8;
L_0x600001091ae0 .part L_0x600001094aa0, 16, 8;
L_0x600001092300 .part L_0x600001094aa0, 24, 8;
L_0x600001092a80 .part L_0x600001094aa0, 24, 8;
L_0x6000010932a0 .part L_0x600001094aa0, 24, 8;
L_0x600001093ac0 .part L_0x600001094aa0, 24, 8;
L_0x6000010941e0 .concat8 [ 32 32 32 32], L_0x600000ab93b0, L_0x600000ab9420, L_0x600000ab9490, L_0x600000ab9500;
L_0x600001094280 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4d68;
L_0x600001094320 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4db0;
L_0x6000010943c0 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4df8;
L_0x600001094460 .reduce/nor v0x600001359d40_0;
L_0x600001094500 .cmp/ne 3, v0x60000134fa80_0, L_0x1400d4e40;
L_0x6000010945a0 .cmp/ne 3, v0x60000134fa80_0, L_0x1400d4e88;
L_0x600001094640 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4ed0;
L_0x6000010946e0 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4f18;
L_0x600001094780 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4fa8;
L_0x600001094820 .cmp/ge 16, v0x60000134f180_0, L_0x1400d4f60;
L_0x6000010948c0 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d4ff0;
L_0x600001094960 .arith/sum 32, L_0x1400dbf98, L_0x1400d5038;
L_0x600001094a00 .cmp/gt 32, L_0x600001094960, L_0x6000010948c0;
S_0x138fa9760 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 9 248, 9 248 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600000feec00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000110>;
P_0x600000feec40 .param/l "col" 1 9 248, +C4<00>;
L_0x600000ab9030 .functor BUFZ 32, v0x600001348ea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fa98d0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fa9760;
 .timescale 0 0;
v0x600001327600 .array "delay_stages", 5 0, 31 0;
v0x600001327690_0 .var/i "i", 31 0;
S_0x138fa7110 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 9 248, 9 248 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600000feec80 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000100>;
P_0x600000feecc0 .param/l "col" 1 9 248, +C4<01>;
L_0x600000ab9110 .functor BUFZ 32, v0x60000134a400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fa7280 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fa7110;
 .timescale 0 0;
v0x600001327720 .array "delay_stages", 3 0, 31 0;
v0x6000013277b0_0 .var/i "i", 31 0;
S_0x138fa4ac0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 9 248, 9 248 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600000feed00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000010>;
P_0x600000feed40 .param/l "col" 1 9 248, +C4<010>;
L_0x600000ab91f0 .functor BUFZ 32, v0x60000134b960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fa4c30 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fa4ac0;
 .timescale 0 0;
v0x600001327840 .array "delay_stages", 1 0, 31 0;
v0x6000013278d0_0 .var/i "i", 31 0;
S_0x138fa2470 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 9 248, 9 248 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600000feed80 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000000>;
P_0x600000feedc0 .param/l "col" 1 9 248, +C4<011>;
L_0x600000ab92d0 .functor BUFZ 32, v0x60000134cf30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fa25e0 .scope generate, "col_no_delay" "col_no_delay" 9 253, 9 253 0, S_0x138fa2470;
 .timescale 0 0;
L_0x600000ab9340 .functor BUFZ 32, L_0x600000ab92d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138f9fe20 .scope generate, "gen_skew[0]" "gen_skew[0]" 9 142, 9 142 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc3f00 .param/l "row" 1 9 142, +C4<00>;
v0x6000013279f0_0 .net *"_ivl_1", 7 0, L_0x6000010848c0;  1 drivers
v0x600001327a80_0 .net/2u *"_ivl_2", 7 0, L_0x1400d3028;  1 drivers
S_0x138f9ff90 .scope generate, "row0_skew" "row0_skew" 9 146, 9 146 0, S_0x138f9fe20;
 .timescale 0 0;
v0x600001327960_0 .var "out_reg", 7 0;
S_0x138f9d7d0 .scope generate, "gen_skew[1]" "gen_skew[1]" 9 142, 9 142 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc3f80 .param/l "row" 1 9 142, +C4<01>;
v0x600001327cc0_0 .net *"_ivl_1", 7 0, L_0x600001084780;  1 drivers
v0x600001327d50_0 .net/2u *"_ivl_2", 7 0, L_0x1400d3070;  1 drivers
S_0x138f9d940 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f9d7d0;
 .timescale 0 0;
v0x600001327b10 .array "delay_stages", 0 0, 7 0;
v0x600001327ba0_0 .var/i "i", 31 0;
v0x600001327c30_0 .var "out_reg", 7 0;
S_0x138f9b180 .scope generate, "gen_skew[2]" "gen_skew[2]" 9 142, 9 142 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc4000 .param/l "row" 1 9 142, +C4<010>;
v0x600001338000_0 .net *"_ivl_1", 7 0, L_0x600001084640;  1 drivers
v0x600001338090_0 .net/2u *"_ivl_2", 7 0, L_0x1400d30b8;  1 drivers
S_0x138f9b2f0 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f9b180;
 .timescale 0 0;
v0x600001327de0 .array "delay_stages", 1 0, 7 0;
v0x600001327e70_0 .var/i "i", 31 0;
v0x600001327f00_0 .var "out_reg", 7 0;
S_0x138f98b30 .scope generate, "gen_skew[3]" "gen_skew[3]" 9 142, 9 142 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc4080 .param/l "row" 1 9 142, +C4<011>;
v0x6000013382d0_0 .net *"_ivl_1", 7 0, L_0x600001084500;  1 drivers
v0x600001338360_0 .net/2u *"_ivl_2", 7 0, L_0x1400d3100;  1 drivers
S_0x138f98ca0 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f98b30;
 .timescale 0 0;
v0x600001338120 .array "delay_stages", 2 0, 7 0;
v0x6000013381b0_0 .var/i "i", 31 0;
v0x600001338240_0 .var "out_reg", 7 0;
S_0x138f964e0 .scope generate, "pe_row[0]" "pe_row[0]" 9 213, 9 213 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc4100 .param/l "row" 1 9 213, +C4<00>;
S_0x138f96650 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f964e0;
 .timescale 0 0;
P_0x600003bc4180 .param/l "col" 1 9 214, +C4<00>;
L_0x600000a99ab0 .functor AND 1, v0x600001359d40_0, L_0x600001084460, C4<1>, C4<1>;
L_0x600000a99a40 .functor AND 1, L_0x600001084140, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000a99960 .functor OR 1, L_0x600001084320, L_0x600000a99a40, C4<0>, C4<0>;
L_0x600000a999d0 .functor AND 1, L_0x1400d5080, L_0x600000a99960, C4<1>, C4<1>;
L_0x600000a991f0 .functor AND 1, L_0x600000a999d0, L_0x600001084000, C4<1>, C4<1>;
v0x600001338f30_0 .net *"_ivl_0", 2 0, L_0x6000010843c0;  1 drivers
L_0x1400d32f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001338fc0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d32f8;  1 drivers
v0x600001339050_0 .net *"_ivl_13", 0 0, L_0x600001084320;  1 drivers
L_0x1400d3340 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013390e0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d3340;  1 drivers
v0x600001339170_0 .net *"_ivl_17", 0 0, L_0x600001084140;  1 drivers
v0x600001339200_0 .net *"_ivl_20", 0 0, L_0x600000a99a40;  1 drivers
v0x600001339290_0 .net *"_ivl_22", 0 0, L_0x600000a99960;  1 drivers
v0x600001339320_0 .net *"_ivl_24", 0 0, L_0x600000a999d0;  1 drivers
v0x6000013393b0_0 .net *"_ivl_25", 31 0, L_0x6000010841e0;  1 drivers
L_0x1400d3388 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001339440_0 .net *"_ivl_28", 15 0, L_0x1400d3388;  1 drivers
L_0x1400d33d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013394d0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d33d0;  1 drivers
L_0x1400d3268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001339560_0 .net *"_ivl_3", 0 0, L_0x1400d3268;  1 drivers
v0x6000013395f0_0 .net *"_ivl_31", 0 0, L_0x600001084000;  1 drivers
L_0x1400d32b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001339680_0 .net/2u *"_ivl_4", 2 0, L_0x1400d32b0;  1 drivers
v0x600001339710_0 .net *"_ivl_6", 0 0, L_0x600001084460;  1 drivers
v0x6000013397a0_0 .net "do_clear", 0 0, L_0x600000a991f0;  1 drivers
v0x600001339830_0 .net "load_weight", 0 0, L_0x600000a99ab0;  1 drivers
v0x6000013398c0_0 .net "weight_in", 7 0, L_0x600001084280;  1 drivers
L_0x6000010843c0 .concat [ 2 1 0 0], v0x600001359cb0_0, L_0x1400d3268;
L_0x600001084460 .cmp/eq 3, L_0x6000010843c0, L_0x1400d32b0;
L_0x600001084320 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d32f8;
L_0x600001084140 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d3340;
L_0x6000010841e0 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d3388;
L_0x600001084000 .cmp/eq 32, L_0x6000010841e0, L_0x1400d33d0;
S_0x138f93e90 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f96650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000feee80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000feeec0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000013383f0_0 .net *"_ivl_11", 0 0, L_0x600001084c80;  1 drivers
v0x600001338480_0 .net *"_ivl_12", 15 0, L_0x600001084d20;  1 drivers
v0x600001338510_0 .net/s *"_ivl_4", 15 0, L_0x6000010840a0;  1 drivers
v0x6000013385a0_0 .net/s *"_ivl_6", 15 0, L_0x600001084dc0;  1 drivers
v0x600001338630_0 .net/s "a_signed", 7 0, v0x6000013387e0_0;  1 drivers
v0x6000013386c0_0 .net "act_in", 7 0, L_0x600000a9a450;  alias, 1 drivers
v0x600001338750_0 .var "act_out", 7 0;
v0x6000013387e0_0 .var "act_reg", 7 0;
v0x600001338870_0 .net "clear_acc", 0 0, L_0x600000a991f0;  alias, 1 drivers
v0x600001338900_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001338990_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x600001338a20_0 .net "load_weight", 0 0, L_0x600000a99ab0;  alias, 1 drivers
v0x600001338ab0_0 .net/s "product", 15 0, L_0x600001084e60;  1 drivers
v0x600001338b40_0 .net/s "product_ext", 31 0, L_0x600001084b40;  1 drivers
v0x600001338bd0_0 .net "psum_in", 31 0, L_0x1400d3148;  alias, 1 drivers
v0x600001338c60_0 .var "psum_out", 31 0;
v0x600001338cf0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001338d80_0 .net/s "w_signed", 7 0, v0x600001338ea0_0;  1 drivers
v0x600001338e10_0 .net "weight_in", 7 0, L_0x600001084280;  alias, 1 drivers
v0x600001338ea0_0 .var "weight_reg", 7 0;
L_0x6000010840a0 .extend/s 16, v0x6000013387e0_0;
L_0x600001084dc0 .extend/s 16, v0x600001338ea0_0;
L_0x600001084e60 .arith/mult 16, L_0x6000010840a0, L_0x600001084dc0;
L_0x600001084c80 .part L_0x600001084e60, 15, 1;
LS_0x600001084d20_0_0 .concat [ 1 1 1 1], L_0x600001084c80, L_0x600001084c80, L_0x600001084c80, L_0x600001084c80;
LS_0x600001084d20_0_4 .concat [ 1 1 1 1], L_0x600001084c80, L_0x600001084c80, L_0x600001084c80, L_0x600001084c80;
LS_0x600001084d20_0_8 .concat [ 1 1 1 1], L_0x600001084c80, L_0x600001084c80, L_0x600001084c80, L_0x600001084c80;
LS_0x600001084d20_0_12 .concat [ 1 1 1 1], L_0x600001084c80, L_0x600001084c80, L_0x600001084c80, L_0x600001084c80;
L_0x600001084d20 .concat [ 4 4 4 4], LS_0x600001084d20_0_0, LS_0x600001084d20_0_4, LS_0x600001084d20_0_8, LS_0x600001084d20_0_12;
L_0x600001084b40 .concat [ 16 16 0 0], L_0x600001084e60, L_0x600001084d20;
S_0x138f94000 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f964e0;
 .timescale 0 0;
P_0x600003bc4280 .param/l "col" 1 9 214, +C4<01>;
L_0x600000a99340 .functor AND 1, v0x600001359d40_0, L_0x600001086b20, C4<1>, C4<1>;
L_0x600000a993b0 .functor AND 1, L_0x60000109b8e0, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000a99420 .functor OR 1, L_0x60000109b840, L_0x600000a993b0, C4<0>, C4<0>;
L_0x600000a98f50 .functor AND 1, L_0x1400d5080, L_0x600000a99420, C4<1>, C4<1>;
L_0x600000a98fc0 .functor AND 1, L_0x600000a98f50, L_0x60000109ba20, C4<1>, C4<1>;
v0x60000133a490_0 .net *"_ivl_0", 2 0, L_0x600001084be0;  1 drivers
L_0x1400d34a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000133a520_0 .net/2u *"_ivl_11", 2 0, L_0x1400d34a8;  1 drivers
v0x60000133a5b0_0 .net *"_ivl_13", 0 0, L_0x60000109b840;  1 drivers
L_0x1400d34f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000133a640_0 .net/2u *"_ivl_15", 2 0, L_0x1400d34f0;  1 drivers
v0x60000133a6d0_0 .net *"_ivl_17", 0 0, L_0x60000109b8e0;  1 drivers
v0x60000133a760_0 .net *"_ivl_20", 0 0, L_0x600000a993b0;  1 drivers
v0x60000133a7f0_0 .net *"_ivl_22", 0 0, L_0x600000a99420;  1 drivers
v0x60000133a880_0 .net *"_ivl_24", 0 0, L_0x600000a98f50;  1 drivers
v0x60000133a910_0 .net *"_ivl_25", 31 0, L_0x60000109b980;  1 drivers
L_0x1400d3538 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000133a9a0_0 .net *"_ivl_28", 15 0, L_0x1400d3538;  1 drivers
L_0x1400d3580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000133aa30_0 .net/2u *"_ivl_29", 31 0, L_0x1400d3580;  1 drivers
L_0x1400d3418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000133aac0_0 .net *"_ivl_3", 0 0, L_0x1400d3418;  1 drivers
v0x60000133ab50_0 .net *"_ivl_31", 0 0, L_0x60000109ba20;  1 drivers
L_0x1400d3460 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000133abe0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d3460;  1 drivers
v0x60000133ac70_0 .net *"_ivl_6", 0 0, L_0x600001086b20;  1 drivers
v0x60000133ad00_0 .net "do_clear", 0 0, L_0x600000a98fc0;  1 drivers
v0x60000133ad90_0 .net "load_weight", 0 0, L_0x600000a99340;  1 drivers
v0x60000133ae20_0 .net "weight_in", 7 0, L_0x600001086bc0;  1 drivers
L_0x600001084be0 .concat [ 2 1 0 0], v0x600001359cb0_0, L_0x1400d3418;
L_0x600001086b20 .cmp/eq 3, L_0x600001084be0, L_0x1400d3460;
L_0x60000109b840 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d34a8;
L_0x60000109b8e0 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d34f0;
L_0x60000109b980 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d3538;
L_0x60000109ba20 .cmp/eq 32, L_0x60000109b980, L_0x1400d3580;
S_0x138f91840 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f94000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000feef00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000feef40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001339950_0 .net *"_ivl_11", 0 0, L_0x60000109ab20;  1 drivers
v0x6000013399e0_0 .net *"_ivl_12", 15 0, L_0x60000109a9e0;  1 drivers
v0x600001339a70_0 .net/s *"_ivl_4", 15 0, L_0x60000109bac0;  1 drivers
v0x600001339b00_0 .net/s *"_ivl_6", 15 0, L_0x60000109bb60;  1 drivers
v0x600001339b90_0 .net/s "a_signed", 7 0, v0x600001339d40_0;  1 drivers
v0x600001339c20_0 .net "act_in", 7 0, v0x600001338750_0;  alias, 1 drivers
v0x600001339cb0_0 .var "act_out", 7 0;
v0x600001339d40_0 .var "act_reg", 7 0;
v0x600001339dd0_0 .net "clear_acc", 0 0, L_0x600000a98fc0;  alias, 1 drivers
v0x600001339e60_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001339ef0_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x600001339f80_0 .net "load_weight", 0 0, L_0x600000a99340;  alias, 1 drivers
v0x60000133a010_0 .net/s "product", 15 0, L_0x60000109bc00;  1 drivers
v0x60000133a0a0_0 .net/s "product_ext", 31 0, L_0x60000109a760;  1 drivers
v0x60000133a130_0 .net "psum_in", 31 0, L_0x1400d3190;  alias, 1 drivers
v0x60000133a1c0_0 .var "psum_out", 31 0;
v0x60000133a250_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000133a2e0_0 .net/s "w_signed", 7 0, v0x60000133a400_0;  1 drivers
v0x60000133a370_0 .net "weight_in", 7 0, L_0x600001086bc0;  alias, 1 drivers
v0x60000133a400_0 .var "weight_reg", 7 0;
L_0x60000109bac0 .extend/s 16, v0x600001339d40_0;
L_0x60000109bb60 .extend/s 16, v0x60000133a400_0;
L_0x60000109bc00 .arith/mult 16, L_0x60000109bac0, L_0x60000109bb60;
L_0x60000109ab20 .part L_0x60000109bc00, 15, 1;
LS_0x60000109a9e0_0_0 .concat [ 1 1 1 1], L_0x60000109ab20, L_0x60000109ab20, L_0x60000109ab20, L_0x60000109ab20;
LS_0x60000109a9e0_0_4 .concat [ 1 1 1 1], L_0x60000109ab20, L_0x60000109ab20, L_0x60000109ab20, L_0x60000109ab20;
LS_0x60000109a9e0_0_8 .concat [ 1 1 1 1], L_0x60000109ab20, L_0x60000109ab20, L_0x60000109ab20, L_0x60000109ab20;
LS_0x60000109a9e0_0_12 .concat [ 1 1 1 1], L_0x60000109ab20, L_0x60000109ab20, L_0x60000109ab20, L_0x60000109ab20;
L_0x60000109a9e0 .concat [ 4 4 4 4], LS_0x60000109a9e0_0_0, LS_0x60000109a9e0_0_4, LS_0x60000109a9e0_0_8, LS_0x60000109a9e0_0_12;
L_0x60000109a760 .concat [ 16 16 0 0], L_0x60000109bc00, L_0x60000109a9e0;
S_0x138f919b0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f964e0;
 .timescale 0 0;
P_0x600003bc4380 .param/l "col" 1 9 214, +C4<010>;
L_0x600000a93b80 .functor AND 1, v0x600001359d40_0, L_0x60000109a620, C4<1>, C4<1>;
L_0x600000a93720 .functor AND 1, L_0x60000109abc0, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000a932c0 .functor OR 1, L_0x60000109a4e0, L_0x600000a93720, C4<0>, C4<0>;
L_0x600000a92e60 .functor AND 1, L_0x1400d5080, L_0x600000a932c0, C4<1>, C4<1>;
L_0x600000a92a00 .functor AND 1, L_0x600000a92e60, L_0x60000109aa80, C4<1>, C4<1>;
v0x60000133b9f0_0 .net *"_ivl_0", 3 0, L_0x60000109ae40;  1 drivers
L_0x1400d3658 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000133ba80_0 .net/2u *"_ivl_11", 2 0, L_0x1400d3658;  1 drivers
v0x60000133bb10_0 .net *"_ivl_13", 0 0, L_0x60000109a4e0;  1 drivers
L_0x1400d36a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000133bba0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d36a0;  1 drivers
v0x60000133bc30_0 .net *"_ivl_17", 0 0, L_0x60000109abc0;  1 drivers
v0x60000133bcc0_0 .net *"_ivl_20", 0 0, L_0x600000a93720;  1 drivers
v0x60000133bd50_0 .net *"_ivl_22", 0 0, L_0x600000a932c0;  1 drivers
v0x60000133bde0_0 .net *"_ivl_24", 0 0, L_0x600000a92e60;  1 drivers
v0x60000133be70_0 .net *"_ivl_25", 31 0, L_0x60000109a1c0;  1 drivers
L_0x1400d36e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000133bf00_0 .net *"_ivl_28", 15 0, L_0x1400d36e8;  1 drivers
L_0x1400d3730 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000133c000_0 .net/2u *"_ivl_29", 31 0, L_0x1400d3730;  1 drivers
L_0x1400d35c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000133c090_0 .net *"_ivl_3", 1 0, L_0x1400d35c8;  1 drivers
v0x60000133c120_0 .net *"_ivl_31", 0 0, L_0x60000109aa80;  1 drivers
L_0x1400d3610 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000133c1b0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d3610;  1 drivers
v0x60000133c240_0 .net *"_ivl_6", 0 0, L_0x60000109a620;  1 drivers
v0x60000133c2d0_0 .net "do_clear", 0 0, L_0x600000a92a00;  1 drivers
v0x60000133c360_0 .net "load_weight", 0 0, L_0x600000a93b80;  1 drivers
v0x60000133c3f0_0 .net "weight_in", 7 0, L_0x60000109ad00;  1 drivers
L_0x60000109ae40 .concat [ 2 2 0 0], v0x600001359cb0_0, L_0x1400d35c8;
L_0x60000109a620 .cmp/eq 4, L_0x60000109ae40, L_0x1400d3610;
L_0x60000109a4e0 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d3658;
L_0x60000109abc0 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d36a0;
L_0x60000109a1c0 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d36e8;
L_0x60000109aa80 .cmp/eq 32, L_0x60000109a1c0, L_0x1400d3730;
S_0x138f8f1f0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f919b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000feef80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000feefc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000133aeb0_0 .net *"_ivl_11", 0 0, L_0x60000109a800;  1 drivers
v0x60000133af40_0 .net *"_ivl_12", 15 0, L_0x60000109a3a0;  1 drivers
v0x60000133afd0_0 .net/s *"_ivl_4", 15 0, L_0x60000109a260;  1 drivers
v0x60000133b060_0 .net/s *"_ivl_6", 15 0, L_0x60000109a940;  1 drivers
v0x60000133b0f0_0 .net/s "a_signed", 7 0, v0x60000133b2a0_0;  1 drivers
v0x60000133b180_0 .net "act_in", 7 0, v0x600001339cb0_0;  alias, 1 drivers
v0x60000133b210_0 .var "act_out", 7 0;
v0x60000133b2a0_0 .var "act_reg", 7 0;
v0x60000133b330_0 .net "clear_acc", 0 0, L_0x600000a92a00;  alias, 1 drivers
v0x60000133b3c0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000133b450_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x60000133b4e0_0 .net "load_weight", 0 0, L_0x600000a93b80;  alias, 1 drivers
v0x60000133b570_0 .net/s "product", 15 0, L_0x60000109a300;  1 drivers
v0x60000133b600_0 .net/s "product_ext", 31 0, L_0x60000109a6c0;  1 drivers
v0x60000133b690_0 .net "psum_in", 31 0, L_0x1400d31d8;  alias, 1 drivers
v0x60000133b720_0 .var "psum_out", 31 0;
v0x60000133b7b0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000133b840_0 .net/s "w_signed", 7 0, v0x60000133b960_0;  1 drivers
v0x60000133b8d0_0 .net "weight_in", 7 0, L_0x60000109ad00;  alias, 1 drivers
v0x60000133b960_0 .var "weight_reg", 7 0;
L_0x60000109a260 .extend/s 16, v0x60000133b2a0_0;
L_0x60000109a940 .extend/s 16, v0x60000133b960_0;
L_0x60000109a300 .arith/mult 16, L_0x60000109a260, L_0x60000109a940;
L_0x60000109a800 .part L_0x60000109a300, 15, 1;
LS_0x60000109a3a0_0_0 .concat [ 1 1 1 1], L_0x60000109a800, L_0x60000109a800, L_0x60000109a800, L_0x60000109a800;
LS_0x60000109a3a0_0_4 .concat [ 1 1 1 1], L_0x60000109a800, L_0x60000109a800, L_0x60000109a800, L_0x60000109a800;
LS_0x60000109a3a0_0_8 .concat [ 1 1 1 1], L_0x60000109a800, L_0x60000109a800, L_0x60000109a800, L_0x60000109a800;
LS_0x60000109a3a0_0_12 .concat [ 1 1 1 1], L_0x60000109a800, L_0x60000109a800, L_0x60000109a800, L_0x60000109a800;
L_0x60000109a3a0 .concat [ 4 4 4 4], LS_0x60000109a3a0_0_0, LS_0x60000109a3a0_0_4, LS_0x60000109a3a0_0_8, LS_0x60000109a3a0_0_12;
L_0x60000109a6c0 .concat [ 16 16 0 0], L_0x60000109a300, L_0x60000109a3a0;
S_0x138f8f360 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f964e0;
 .timescale 0 0;
P_0x600003bc44c0 .param/l "col" 1 9 214, +C4<011>;
L_0x600000a91ce0 .functor AND 1, v0x600001359d40_0, L_0x60000109a580, C4<1>, C4<1>;
L_0x600000a91880 .functor AND 1, L_0x600001099f40, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000a91420 .functor OR 1, L_0x60000109a120, L_0x600000a91880, C4<0>, C4<0>;
L_0x600000a90fc0 .functor AND 1, L_0x1400d5080, L_0x600000a91420, C4<1>, C4<1>;
L_0x600000a90b60 .functor AND 1, L_0x600000a90fc0, L_0x600001099e00, C4<1>, C4<1>;
v0x60000133cfc0_0 .net *"_ivl_0", 3 0, L_0x60000109a440;  1 drivers
L_0x1400d3808 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000133d050_0 .net/2u *"_ivl_11", 2 0, L_0x1400d3808;  1 drivers
v0x60000133d0e0_0 .net *"_ivl_13", 0 0, L_0x60000109a120;  1 drivers
L_0x1400d3850 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000133d170_0 .net/2u *"_ivl_15", 2 0, L_0x1400d3850;  1 drivers
v0x60000133d200_0 .net *"_ivl_17", 0 0, L_0x600001099f40;  1 drivers
v0x60000133d290_0 .net *"_ivl_20", 0 0, L_0x600000a91880;  1 drivers
v0x60000133d320_0 .net *"_ivl_22", 0 0, L_0x600000a91420;  1 drivers
v0x60000133d3b0_0 .net *"_ivl_24", 0 0, L_0x600000a90fc0;  1 drivers
v0x60000133d440_0 .net *"_ivl_25", 31 0, L_0x600001099fe0;  1 drivers
L_0x1400d3898 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000133d4d0_0 .net *"_ivl_28", 15 0, L_0x1400d3898;  1 drivers
L_0x1400d38e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000133d560_0 .net/2u *"_ivl_29", 31 0, L_0x1400d38e0;  1 drivers
L_0x1400d3778 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000133d5f0_0 .net *"_ivl_3", 1 0, L_0x1400d3778;  1 drivers
v0x60000133d680_0 .net *"_ivl_31", 0 0, L_0x600001099e00;  1 drivers
L_0x1400d37c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000133d710_0 .net/2u *"_ivl_4", 3 0, L_0x1400d37c0;  1 drivers
v0x60000133d7a0_0 .net *"_ivl_6", 0 0, L_0x60000109a580;  1 drivers
v0x60000133d830_0 .net "do_clear", 0 0, L_0x600000a90b60;  1 drivers
v0x60000133d8c0_0 .net "load_weight", 0 0, L_0x600000a91ce0;  1 drivers
v0x60000133d950_0 .net "weight_in", 7 0, L_0x60000109a080;  1 drivers
L_0x60000109a440 .concat [ 2 2 0 0], v0x600001359cb0_0, L_0x1400d3778;
L_0x60000109a580 .cmp/eq 4, L_0x60000109a440, L_0x1400d37c0;
L_0x60000109a120 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d3808;
L_0x600001099f40 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d3850;
L_0x600001099fe0 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d3898;
L_0x600001099e00 .cmp/eq 32, L_0x600001099fe0, L_0x1400d38e0;
S_0x138f8cba0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f8f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fef000 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fef040 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000133c480_0 .net *"_ivl_11", 0 0, L_0x600001099b80;  1 drivers
v0x60000133c510_0 .net *"_ivl_12", 15 0, L_0x600001099c20;  1 drivers
v0x60000133c5a0_0 .net/s *"_ivl_4", 15 0, L_0x600001099ea0;  1 drivers
v0x60000133c630_0 .net/s *"_ivl_6", 15 0, L_0x600001099cc0;  1 drivers
v0x60000133c6c0_0 .net/s "a_signed", 7 0, v0x60000133c870_0;  1 drivers
v0x60000133c750_0 .net "act_in", 7 0, v0x60000133b210_0;  alias, 1 drivers
v0x60000133c7e0_0 .var "act_out", 7 0;
v0x60000133c870_0 .var "act_reg", 7 0;
v0x60000133c900_0 .net "clear_acc", 0 0, L_0x600000a90b60;  alias, 1 drivers
v0x60000133c990_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000133ca20_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x60000133cab0_0 .net "load_weight", 0 0, L_0x600000a91ce0;  alias, 1 drivers
v0x60000133cb40_0 .net/s "product", 15 0, L_0x600001099d60;  1 drivers
v0x60000133cbd0_0 .net/s "product_ext", 31 0, L_0x600001099a40;  1 drivers
v0x60000133cc60_0 .net "psum_in", 31 0, L_0x1400d3220;  alias, 1 drivers
v0x60000133ccf0_0 .var "psum_out", 31 0;
v0x60000133cd80_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000133ce10_0 .net/s "w_signed", 7 0, v0x60000133cf30_0;  1 drivers
v0x60000133cea0_0 .net "weight_in", 7 0, L_0x60000109a080;  alias, 1 drivers
v0x60000133cf30_0 .var "weight_reg", 7 0;
L_0x600001099ea0 .extend/s 16, v0x60000133c870_0;
L_0x600001099cc0 .extend/s 16, v0x60000133cf30_0;
L_0x600001099d60 .arith/mult 16, L_0x600001099ea0, L_0x600001099cc0;
L_0x600001099b80 .part L_0x600001099d60, 15, 1;
LS_0x600001099c20_0_0 .concat [ 1 1 1 1], L_0x600001099b80, L_0x600001099b80, L_0x600001099b80, L_0x600001099b80;
LS_0x600001099c20_0_4 .concat [ 1 1 1 1], L_0x600001099b80, L_0x600001099b80, L_0x600001099b80, L_0x600001099b80;
LS_0x600001099c20_0_8 .concat [ 1 1 1 1], L_0x600001099b80, L_0x600001099b80, L_0x600001099b80, L_0x600001099b80;
LS_0x600001099c20_0_12 .concat [ 1 1 1 1], L_0x600001099b80, L_0x600001099b80, L_0x600001099b80, L_0x600001099b80;
L_0x600001099c20 .concat [ 4 4 4 4], LS_0x600001099c20_0_0, LS_0x600001099c20_0_4, LS_0x600001099c20_0_8, LS_0x600001099c20_0_12;
L_0x600001099a40 .concat [ 16 16 0 0], L_0x600001099d60, L_0x600001099c20;
S_0x138f8cd10 .scope generate, "pe_row[1]" "pe_row[1]" 9 213, 9 213 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc45c0 .param/l "row" 1 9 213, +C4<01>;
S_0x1398303b0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f8cd10;
 .timescale 0 0;
P_0x600003bc4640 .param/l "col" 1 9 214, +C4<00>;
L_0x600000a90a10 .functor AND 1, v0x600001359d40_0, L_0x600001099900, C4<1>, C4<1>;
L_0x600000a909a0 .functor AND 1, L_0x60000109b520, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000a90310 .functor OR 1, L_0x60000109b700, L_0x600000a909a0, C4<0>, C4<0>;
L_0x600000a90380 .functor AND 1, L_0x1400d5080, L_0x600000a90310, C4<1>, C4<1>;
L_0x600000a903f0 .functor AND 1, L_0x600000a90380, L_0x60000109b3e0, C4<1>, C4<1>;
v0x60000133e520_0 .net *"_ivl_0", 2 0, L_0x600001099ae0;  1 drivers
L_0x1400d39b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000133e5b0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d39b8;  1 drivers
v0x60000133e640_0 .net *"_ivl_13", 0 0, L_0x60000109b700;  1 drivers
L_0x1400d3a00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000133e6d0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d3a00;  1 drivers
v0x60000133e760_0 .net *"_ivl_17", 0 0, L_0x60000109b520;  1 drivers
v0x60000133e7f0_0 .net *"_ivl_20", 0 0, L_0x600000a909a0;  1 drivers
v0x60000133e880_0 .net *"_ivl_22", 0 0, L_0x600000a90310;  1 drivers
v0x60000133e910_0 .net *"_ivl_24", 0 0, L_0x600000a90380;  1 drivers
v0x60000133e9a0_0 .net *"_ivl_25", 31 0, L_0x60000109b480;  1 drivers
L_0x1400d3a48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000133ea30_0 .net *"_ivl_28", 15 0, L_0x1400d3a48;  1 drivers
L_0x1400d3a90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000133eac0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d3a90;  1 drivers
L_0x1400d3928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000133eb50_0 .net *"_ivl_3", 0 0, L_0x1400d3928;  1 drivers
v0x60000133ebe0_0 .net *"_ivl_31", 0 0, L_0x60000109b3e0;  1 drivers
L_0x1400d3970 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000133ec70_0 .net/2u *"_ivl_4", 2 0, L_0x1400d3970;  1 drivers
v0x60000133ed00_0 .net *"_ivl_6", 0 0, L_0x600001099900;  1 drivers
v0x60000133ed90_0 .net "do_clear", 0 0, L_0x600000a903f0;  1 drivers
v0x60000133ee20_0 .net "load_weight", 0 0, L_0x600000a90a10;  1 drivers
v0x60000133eeb0_0 .net "weight_in", 7 0, L_0x6000010999a0;  1 drivers
L_0x600001099ae0 .concat [ 2 1 0 0], v0x600001359cb0_0, L_0x1400d3928;
L_0x600001099900 .cmp/eq 3, L_0x600001099ae0, L_0x1400d3970;
L_0x60000109b700 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d39b8;
L_0x60000109b520 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d3a00;
L_0x60000109b480 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d3a48;
L_0x60000109b3e0 .cmp/eq 32, L_0x60000109b480, L_0x1400d3a90;
S_0x138f8a550 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x1398303b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fef080 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fef0c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000133d9e0_0 .net *"_ivl_11", 0 0, L_0x6000010990e0;  1 drivers
v0x60000133da70_0 .net *"_ivl_12", 15 0, L_0x600001099180;  1 drivers
v0x60000133db00_0 .net/s *"_ivl_4", 15 0, L_0x60000109b340;  1 drivers
v0x60000133db90_0 .net/s *"_ivl_6", 15 0, L_0x6000010995e0;  1 drivers
v0x60000133dc20_0 .net/s "a_signed", 7 0, v0x60000133ddd0_0;  1 drivers
v0x60000133dcb0_0 .net "act_in", 7 0, L_0x600000a99ff0;  alias, 1 drivers
v0x60000133dd40_0 .var "act_out", 7 0;
v0x60000133ddd0_0 .var "act_reg", 7 0;
v0x60000133de60_0 .net "clear_acc", 0 0, L_0x600000a903f0;  alias, 1 drivers
v0x60000133def0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000133df80_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x60000133e010_0 .net "load_weight", 0 0, L_0x600000a90a10;  alias, 1 drivers
v0x60000133e0a0_0 .net/s "product", 15 0, L_0x600001099680;  1 drivers
v0x60000133e130_0 .net/s "product_ext", 31 0, L_0x600001098fa0;  1 drivers
v0x60000133e1c0_0 .net "psum_in", 31 0, v0x600001338c60_0;  alias, 1 drivers
v0x60000133e250_0 .var "psum_out", 31 0;
v0x60000133e2e0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000133e370_0 .net/s "w_signed", 7 0, v0x60000133e490_0;  1 drivers
v0x60000133e400_0 .net "weight_in", 7 0, L_0x6000010999a0;  alias, 1 drivers
v0x60000133e490_0 .var "weight_reg", 7 0;
L_0x60000109b340 .extend/s 16, v0x60000133ddd0_0;
L_0x6000010995e0 .extend/s 16, v0x60000133e490_0;
L_0x600001099680 .arith/mult 16, L_0x60000109b340, L_0x6000010995e0;
L_0x6000010990e0 .part L_0x600001099680, 15, 1;
LS_0x600001099180_0_0 .concat [ 1 1 1 1], L_0x6000010990e0, L_0x6000010990e0, L_0x6000010990e0, L_0x6000010990e0;
LS_0x600001099180_0_4 .concat [ 1 1 1 1], L_0x6000010990e0, L_0x6000010990e0, L_0x6000010990e0, L_0x6000010990e0;
LS_0x600001099180_0_8 .concat [ 1 1 1 1], L_0x6000010990e0, L_0x6000010990e0, L_0x6000010990e0, L_0x6000010990e0;
LS_0x600001099180_0_12 .concat [ 1 1 1 1], L_0x6000010990e0, L_0x6000010990e0, L_0x6000010990e0, L_0x6000010990e0;
L_0x600001099180 .concat [ 4 4 4 4], LS_0x600001099180_0_0, LS_0x600001099180_0_4, LS_0x600001099180_0_8, LS_0x600001099180_0_12;
L_0x600001098fa0 .concat [ 16 16 0 0], L_0x600001099680, L_0x600001099180;
S_0x138f8a6c0 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f8cd10;
 .timescale 0 0;
P_0x600003bc4480 .param/l "col" 1 9 214, +C4<01>;
L_0x600000aabcd0 .functor AND 1, v0x600001359d40_0, L_0x600001098e60, C4<1>, C4<1>;
L_0x600000aab870 .functor AND 1, L_0x600001098dc0, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000aab410 .functor OR 1, L_0x600001098d20, L_0x600000aab870, C4<0>, C4<0>;
L_0x600000aaafb0 .functor AND 1, L_0x1400d5080, L_0x600000aab410, C4<1>, C4<1>;
L_0x600000aaab50 .functor AND 1, L_0x600000aaafb0, L_0x600001098c80, C4<1>, C4<1>;
v0x60000133fa80_0 .net *"_ivl_0", 2 0, L_0x600001099040;  1 drivers
L_0x1400d3b68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000133fb10_0 .net/2u *"_ivl_11", 2 0, L_0x1400d3b68;  1 drivers
v0x60000133fba0_0 .net *"_ivl_13", 0 0, L_0x600001098d20;  1 drivers
L_0x1400d3bb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000133fc30_0 .net/2u *"_ivl_15", 2 0, L_0x1400d3bb0;  1 drivers
v0x60000133fcc0_0 .net *"_ivl_17", 0 0, L_0x600001098dc0;  1 drivers
v0x60000133fd50_0 .net *"_ivl_20", 0 0, L_0x600000aab870;  1 drivers
v0x60000133fde0_0 .net *"_ivl_22", 0 0, L_0x600000aab410;  1 drivers
v0x60000133fe70_0 .net *"_ivl_24", 0 0, L_0x600000aaafb0;  1 drivers
v0x60000133ff00_0 .net *"_ivl_25", 31 0, L_0x600001098be0;  1 drivers
L_0x1400d3bf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001330000_0 .net *"_ivl_28", 15 0, L_0x1400d3bf8;  1 drivers
L_0x1400d3c40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001330090_0 .net/2u *"_ivl_29", 31 0, L_0x1400d3c40;  1 drivers
L_0x1400d3ad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001330120_0 .net *"_ivl_3", 0 0, L_0x1400d3ad8;  1 drivers
v0x6000013301b0_0 .net *"_ivl_31", 0 0, L_0x600001098c80;  1 drivers
L_0x1400d3b20 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001330240_0 .net/2u *"_ivl_4", 2 0, L_0x1400d3b20;  1 drivers
v0x6000013302d0_0 .net *"_ivl_6", 0 0, L_0x600001098e60;  1 drivers
v0x600001330360_0 .net "do_clear", 0 0, L_0x600000aaab50;  1 drivers
v0x6000013303f0_0 .net "load_weight", 0 0, L_0x600000aabcd0;  1 drivers
v0x600001330480_0 .net "weight_in", 7 0, L_0x600001098f00;  1 drivers
L_0x600001099040 .concat [ 2 1 0 0], v0x600001359cb0_0, L_0x1400d3ad8;
L_0x600001098e60 .cmp/eq 3, L_0x600001099040, L_0x1400d3b20;
L_0x600001098d20 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d3b68;
L_0x600001098dc0 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d3bb0;
L_0x600001098be0 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d3bf8;
L_0x600001098c80 .cmp/eq 32, L_0x600001098be0, L_0x1400d3c40;
S_0x138f87f00 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f8a6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fef100 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fef140 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000133ef40_0 .net *"_ivl_11", 0 0, L_0x600001098a00;  1 drivers
v0x60000133efd0_0 .net *"_ivl_12", 15 0, L_0x600001098820;  1 drivers
v0x60000133f060_0 .net/s *"_ivl_4", 15 0, L_0x600001098aa0;  1 drivers
v0x60000133f0f0_0 .net/s *"_ivl_6", 15 0, L_0x600001098b40;  1 drivers
v0x60000133f180_0 .net/s "a_signed", 7 0, v0x60000133f330_0;  1 drivers
v0x60000133f210_0 .net "act_in", 7 0, v0x60000133dd40_0;  alias, 1 drivers
v0x60000133f2a0_0 .var "act_out", 7 0;
v0x60000133f330_0 .var "act_reg", 7 0;
v0x60000133f3c0_0 .net "clear_acc", 0 0, L_0x600000aaab50;  alias, 1 drivers
v0x60000133f450_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000133f4e0_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x60000133f570_0 .net "load_weight", 0 0, L_0x600000aabcd0;  alias, 1 drivers
v0x60000133f600_0 .net/s "product", 15 0, L_0x600001098960;  1 drivers
v0x60000133f690_0 .net/s "product_ext", 31 0, L_0x6000010988c0;  1 drivers
v0x60000133f720_0 .net "psum_in", 31 0, v0x60000133a1c0_0;  alias, 1 drivers
v0x60000133f7b0_0 .var "psum_out", 31 0;
v0x60000133f840_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000133f8d0_0 .net/s "w_signed", 7 0, v0x60000133f9f0_0;  1 drivers
v0x60000133f960_0 .net "weight_in", 7 0, L_0x600001098f00;  alias, 1 drivers
v0x60000133f9f0_0 .var "weight_reg", 7 0;
L_0x600001098aa0 .extend/s 16, v0x60000133f330_0;
L_0x600001098b40 .extend/s 16, v0x60000133f9f0_0;
L_0x600001098960 .arith/mult 16, L_0x600001098aa0, L_0x600001098b40;
L_0x600001098a00 .part L_0x600001098960, 15, 1;
LS_0x600001098820_0_0 .concat [ 1 1 1 1], L_0x600001098a00, L_0x600001098a00, L_0x600001098a00, L_0x600001098a00;
LS_0x600001098820_0_4 .concat [ 1 1 1 1], L_0x600001098a00, L_0x600001098a00, L_0x600001098a00, L_0x600001098a00;
LS_0x600001098820_0_8 .concat [ 1 1 1 1], L_0x600001098a00, L_0x600001098a00, L_0x600001098a00, L_0x600001098a00;
LS_0x600001098820_0_12 .concat [ 1 1 1 1], L_0x600001098a00, L_0x600001098a00, L_0x600001098a00, L_0x600001098a00;
L_0x600001098820 .concat [ 4 4 4 4], LS_0x600001098820_0_0, LS_0x600001098820_0_4, LS_0x600001098820_0_8, LS_0x600001098820_0_12;
L_0x6000010988c0 .concat [ 16 16 0 0], L_0x600001098960, L_0x600001098820;
S_0x138f88070 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f8cd10;
 .timescale 0 0;
P_0x600003bc4800 .param/l "col" 1 9 214, +C4<010>;
L_0x600000aa9e30 .functor AND 1, v0x600001359d40_0, L_0x600001098780, C4<1>, C4<1>;
L_0x600000aa99d0 .functor AND 1, L_0x600001098460, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000aa9570 .functor OR 1, L_0x600001098640, L_0x600000aa99d0, C4<0>, C4<0>;
L_0x600000aa9110 .functor AND 1, L_0x1400d5080, L_0x600000aa9570, C4<1>, C4<1>;
L_0x600000aa8cb0 .functor AND 1, L_0x600000aa9110, L_0x600001098320, C4<1>, C4<1>;
v0x600001331050_0 .net *"_ivl_0", 3 0, L_0x6000010986e0;  1 drivers
L_0x1400d3d18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013310e0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d3d18;  1 drivers
v0x600001331170_0 .net *"_ivl_13", 0 0, L_0x600001098640;  1 drivers
L_0x1400d3d60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001331200_0 .net/2u *"_ivl_15", 2 0, L_0x1400d3d60;  1 drivers
v0x600001331290_0 .net *"_ivl_17", 0 0, L_0x600001098460;  1 drivers
v0x600001331320_0 .net *"_ivl_20", 0 0, L_0x600000aa99d0;  1 drivers
v0x6000013313b0_0 .net *"_ivl_22", 0 0, L_0x600000aa9570;  1 drivers
v0x600001331440_0 .net *"_ivl_24", 0 0, L_0x600000aa9110;  1 drivers
v0x6000013314d0_0 .net *"_ivl_25", 31 0, L_0x600001098500;  1 drivers
L_0x1400d3da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001331560_0 .net *"_ivl_28", 15 0, L_0x1400d3da8;  1 drivers
L_0x1400d3df0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013315f0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d3df0;  1 drivers
L_0x1400d3c88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001331680_0 .net *"_ivl_3", 1 0, L_0x1400d3c88;  1 drivers
v0x600001331710_0 .net *"_ivl_31", 0 0, L_0x600001098320;  1 drivers
L_0x1400d3cd0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000013317a0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d3cd0;  1 drivers
v0x600001331830_0 .net *"_ivl_6", 0 0, L_0x600001098780;  1 drivers
v0x6000013318c0_0 .net "do_clear", 0 0, L_0x600000aa8cb0;  1 drivers
v0x600001331950_0 .net "load_weight", 0 0, L_0x600000aa9e30;  1 drivers
v0x6000013319e0_0 .net "weight_in", 7 0, L_0x6000010985a0;  1 drivers
L_0x6000010986e0 .concat [ 2 2 0 0], v0x600001359cb0_0, L_0x1400d3c88;
L_0x600001098780 .cmp/eq 4, L_0x6000010986e0, L_0x1400d3cd0;
L_0x600001098640 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d3d18;
L_0x600001098460 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d3d60;
L_0x600001098500 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d3da8;
L_0x600001098320 .cmp/eq 32, L_0x600001098500, L_0x1400d3df0;
S_0x138f6d330 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f88070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fef200 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fef240 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001330510_0 .net *"_ivl_11", 0 0, L_0x6000010980a0;  1 drivers
v0x6000013305a0_0 .net *"_ivl_12", 15 0, L_0x600001098140;  1 drivers
v0x600001330630_0 .net/s *"_ivl_4", 15 0, L_0x6000010983c0;  1 drivers
v0x6000013306c0_0 .net/s *"_ivl_6", 15 0, L_0x6000010981e0;  1 drivers
v0x600001330750_0 .net/s "a_signed", 7 0, v0x600001330900_0;  1 drivers
v0x6000013307e0_0 .net "act_in", 7 0, v0x60000133f2a0_0;  alias, 1 drivers
v0x600001330870_0 .var "act_out", 7 0;
v0x600001330900_0 .var "act_reg", 7 0;
v0x600001330990_0 .net "clear_acc", 0 0, L_0x600000aa8cb0;  alias, 1 drivers
v0x600001330a20_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001330ab0_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x600001330b40_0 .net "load_weight", 0 0, L_0x600000aa9e30;  alias, 1 drivers
v0x600001330bd0_0 .net/s "product", 15 0, L_0x600001098280;  1 drivers
v0x600001330c60_0 .net/s "product_ext", 31 0, L_0x600001098000;  1 drivers
v0x600001330cf0_0 .net "psum_in", 31 0, v0x60000133b720_0;  alias, 1 drivers
v0x600001330d80_0 .var "psum_out", 31 0;
v0x600001330e10_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001330ea0_0 .net/s "w_signed", 7 0, v0x600001330fc0_0;  1 drivers
v0x600001330f30_0 .net "weight_in", 7 0, L_0x6000010985a0;  alias, 1 drivers
v0x600001330fc0_0 .var "weight_reg", 7 0;
L_0x6000010983c0 .extend/s 16, v0x600001330900_0;
L_0x6000010981e0 .extend/s 16, v0x600001330fc0_0;
L_0x600001098280 .arith/mult 16, L_0x6000010983c0, L_0x6000010981e0;
L_0x6000010980a0 .part L_0x600001098280, 15, 1;
LS_0x600001098140_0_0 .concat [ 1 1 1 1], L_0x6000010980a0, L_0x6000010980a0, L_0x6000010980a0, L_0x6000010980a0;
LS_0x600001098140_0_4 .concat [ 1 1 1 1], L_0x6000010980a0, L_0x6000010980a0, L_0x6000010980a0, L_0x6000010980a0;
LS_0x600001098140_0_8 .concat [ 1 1 1 1], L_0x6000010980a0, L_0x6000010980a0, L_0x6000010980a0, L_0x6000010980a0;
LS_0x600001098140_0_12 .concat [ 1 1 1 1], L_0x6000010980a0, L_0x6000010980a0, L_0x6000010980a0, L_0x6000010980a0;
L_0x600001098140 .concat [ 4 4 4 4], LS_0x600001098140_0_0, LS_0x600001098140_0_4, LS_0x600001098140_0_8, LS_0x600001098140_0_12;
L_0x600001098000 .concat [ 16 16 0 0], L_0x600001098280, L_0x600001098140;
S_0x138f6d4a0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f8cd10;
 .timescale 0 0;
P_0x600003bc4900 .param/l "col" 1 9 214, +C4<011>;
L_0x600000a90930 .functor AND 1, v0x600001359d40_0, L_0x600001099540, C4<1>, C4<1>;
L_0x600000aa3f00 .functor AND 1, L_0x600001099220, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000aa3f70 .functor OR 1, L_0x600001099400, L_0x600000aa3f00, C4<0>, C4<0>;
L_0x600000aa3e20 .functor AND 1, L_0x1400d5080, L_0x600000aa3f70, C4<1>, C4<1>;
L_0x600000aa3e90 .functor AND 1, L_0x600000aa3e20, L_0x60000109b200, C4<1>, C4<1>;
v0x6000013325b0_0 .net *"_ivl_0", 3 0, L_0x6000010994a0;  1 drivers
L_0x1400d3ec8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001332640_0 .net/2u *"_ivl_11", 2 0, L_0x1400d3ec8;  1 drivers
v0x6000013326d0_0 .net *"_ivl_13", 0 0, L_0x600001099400;  1 drivers
L_0x1400d3f10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001332760_0 .net/2u *"_ivl_15", 2 0, L_0x1400d3f10;  1 drivers
v0x6000013327f0_0 .net *"_ivl_17", 0 0, L_0x600001099220;  1 drivers
v0x600001332880_0 .net *"_ivl_20", 0 0, L_0x600000aa3f00;  1 drivers
v0x600001332910_0 .net *"_ivl_22", 0 0, L_0x600000aa3f70;  1 drivers
v0x6000013329a0_0 .net *"_ivl_24", 0 0, L_0x600000aa3e20;  1 drivers
v0x600001332a30_0 .net *"_ivl_25", 31 0, L_0x6000010992c0;  1 drivers
L_0x1400d3f58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001332ac0_0 .net *"_ivl_28", 15 0, L_0x1400d3f58;  1 drivers
L_0x1400d3fa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001332b50_0 .net/2u *"_ivl_29", 31 0, L_0x1400d3fa0;  1 drivers
L_0x1400d3e38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001332be0_0 .net *"_ivl_3", 1 0, L_0x1400d3e38;  1 drivers
v0x600001332c70_0 .net *"_ivl_31", 0 0, L_0x60000109b200;  1 drivers
L_0x1400d3e80 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001332d00_0 .net/2u *"_ivl_4", 3 0, L_0x1400d3e80;  1 drivers
v0x600001332d90_0 .net *"_ivl_6", 0 0, L_0x600001099540;  1 drivers
v0x600001332e20_0 .net "do_clear", 0 0, L_0x600000aa3e90;  1 drivers
v0x600001332eb0_0 .net "load_weight", 0 0, L_0x600000a90930;  1 drivers
v0x600001332f40_0 .net "weight_in", 7 0, L_0x600001099360;  1 drivers
L_0x6000010994a0 .concat [ 2 2 0 0], v0x600001359cb0_0, L_0x1400d3e38;
L_0x600001099540 .cmp/eq 4, L_0x6000010994a0, L_0x1400d3e80;
L_0x600001099400 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d3ec8;
L_0x600001099220 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d3f10;
L_0x6000010992c0 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d3f58;
L_0x60000109b200 .cmp/eq 32, L_0x6000010992c0, L_0x1400d3fa0;
S_0x138f67970 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f6d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fef280 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fef2c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001331a70_0 .net *"_ivl_11", 0 0, L_0x60000109bde0;  1 drivers
v0x600001331b00_0 .net *"_ivl_12", 15 0, L_0x60000109be80;  1 drivers
v0x600001331b90_0 .net/s *"_ivl_4", 15 0, L_0x60000109b2a0;  1 drivers
v0x600001331c20_0 .net/s *"_ivl_6", 15 0, L_0x60000109bca0;  1 drivers
v0x600001331cb0_0 .net/s "a_signed", 7 0, v0x600001331e60_0;  1 drivers
v0x600001331d40_0 .net "act_in", 7 0, v0x600001330870_0;  alias, 1 drivers
v0x600001331dd0_0 .var "act_out", 7 0;
v0x600001331e60_0 .var "act_reg", 7 0;
v0x600001331ef0_0 .net "clear_acc", 0 0, L_0x600000aa3e90;  alias, 1 drivers
v0x600001331f80_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001332010_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x6000013320a0_0 .net "load_weight", 0 0, L_0x600000a90930;  alias, 1 drivers
v0x600001332130_0 .net/s "product", 15 0, L_0x60000109bd40;  1 drivers
v0x6000013321c0_0 .net/s "product_ext", 31 0, L_0x600001090000;  1 drivers
v0x600001332250_0 .net "psum_in", 31 0, v0x60000133ccf0_0;  alias, 1 drivers
v0x6000013322e0_0 .var "psum_out", 31 0;
v0x600001332370_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001332400_0 .net/s "w_signed", 7 0, v0x600001332520_0;  1 drivers
v0x600001332490_0 .net "weight_in", 7 0, L_0x600001099360;  alias, 1 drivers
v0x600001332520_0 .var "weight_reg", 7 0;
L_0x60000109b2a0 .extend/s 16, v0x600001331e60_0;
L_0x60000109bca0 .extend/s 16, v0x600001332520_0;
L_0x60000109bd40 .arith/mult 16, L_0x60000109b2a0, L_0x60000109bca0;
L_0x60000109bde0 .part L_0x60000109bd40, 15, 1;
LS_0x60000109be80_0_0 .concat [ 1 1 1 1], L_0x60000109bde0, L_0x60000109bde0, L_0x60000109bde0, L_0x60000109bde0;
LS_0x60000109be80_0_4 .concat [ 1 1 1 1], L_0x60000109bde0, L_0x60000109bde0, L_0x60000109bde0, L_0x60000109bde0;
LS_0x60000109be80_0_8 .concat [ 1 1 1 1], L_0x60000109bde0, L_0x60000109bde0, L_0x60000109bde0, L_0x60000109bde0;
LS_0x60000109be80_0_12 .concat [ 1 1 1 1], L_0x60000109bde0, L_0x60000109bde0, L_0x60000109bde0, L_0x60000109bde0;
L_0x60000109be80 .concat [ 4 4 4 4], LS_0x60000109be80_0_0, LS_0x60000109be80_0_4, LS_0x60000109be80_0_8, LS_0x60000109be80_0_12;
L_0x600001090000 .concat [ 16 16 0 0], L_0x60000109bd40, L_0x60000109be80;
S_0x138f67ae0 .scope generate, "pe_row[2]" "pe_row[2]" 9 213, 9 213 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc4a00 .param/l "row" 1 9 213, +C4<010>;
S_0x13982dd60 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f67ae0;
 .timescale 0 0;
P_0x600003bc4a80 .param/l "col" 1 9 214, +C4<00>;
L_0x600000aa3c60 .functor AND 1, v0x600001359d40_0, L_0x600001090140, C4<1>, C4<1>;
L_0x600000aa3cd0 .functor AND 1, L_0x600001090320, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000aa36b0 .functor OR 1, L_0x600001090280, L_0x600000aa3cd0, C4<0>, C4<0>;
L_0x600000aa3100 .functor AND 1, L_0x1400d5080, L_0x600000aa36b0, C4<1>, C4<1>;
L_0x600000aa2ca0 .functor AND 1, L_0x600000aa3100, L_0x600001090460, C4<1>, C4<1>;
v0x600001333b10_0 .net *"_ivl_0", 2 0, L_0x6000010900a0;  1 drivers
L_0x1400d4078 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001333ba0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d4078;  1 drivers
v0x600001333c30_0 .net *"_ivl_13", 0 0, L_0x600001090280;  1 drivers
L_0x1400d40c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001333cc0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d40c0;  1 drivers
v0x600001333d50_0 .net *"_ivl_17", 0 0, L_0x600001090320;  1 drivers
v0x600001333de0_0 .net *"_ivl_20", 0 0, L_0x600000aa3cd0;  1 drivers
v0x600001333e70_0 .net *"_ivl_22", 0 0, L_0x600000aa36b0;  1 drivers
v0x600001333f00_0 .net *"_ivl_24", 0 0, L_0x600000aa3100;  1 drivers
v0x600001334000_0 .net *"_ivl_25", 31 0, L_0x6000010903c0;  1 drivers
L_0x1400d4108 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001334090_0 .net *"_ivl_28", 15 0, L_0x1400d4108;  1 drivers
L_0x1400d4150 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001334120_0 .net/2u *"_ivl_29", 31 0, L_0x1400d4150;  1 drivers
L_0x1400d3fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013341b0_0 .net *"_ivl_3", 0 0, L_0x1400d3fe8;  1 drivers
v0x600001334240_0 .net *"_ivl_31", 0 0, L_0x600001090460;  1 drivers
L_0x1400d4030 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013342d0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d4030;  1 drivers
v0x600001334360_0 .net *"_ivl_6", 0 0, L_0x600001090140;  1 drivers
v0x6000013343f0_0 .net "do_clear", 0 0, L_0x600000aa2ca0;  1 drivers
v0x600001334480_0 .net "load_weight", 0 0, L_0x600000aa3c60;  1 drivers
v0x600001334510_0 .net "weight_in", 7 0, L_0x6000010901e0;  1 drivers
L_0x6000010900a0 .concat [ 2 1 0 0], v0x600001359cb0_0, L_0x1400d3fe8;
L_0x600001090140 .cmp/eq 3, L_0x6000010900a0, L_0x1400d4030;
L_0x600001090280 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4078;
L_0x600001090320 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d40c0;
L_0x6000010903c0 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d4108;
L_0x600001090460 .cmp/eq 32, L_0x6000010903c0, L_0x1400d4150;
S_0x138f65320 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x13982dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fef300 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fef340 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001332fd0_0 .net *"_ivl_11", 0 0, L_0x6000010906e0;  1 drivers
v0x600001333060_0 .net *"_ivl_12", 15 0, L_0x600001090780;  1 drivers
v0x6000013330f0_0 .net/s *"_ivl_4", 15 0, L_0x600001090500;  1 drivers
v0x600001333180_0 .net/s *"_ivl_6", 15 0, L_0x6000010905a0;  1 drivers
v0x600001333210_0 .net/s "a_signed", 7 0, v0x6000013333c0_0;  1 drivers
v0x6000013332a0_0 .net "act_in", 7 0, L_0x600000a99b90;  alias, 1 drivers
v0x600001333330_0 .var "act_out", 7 0;
v0x6000013333c0_0 .var "act_reg", 7 0;
v0x600001333450_0 .net "clear_acc", 0 0, L_0x600000aa2ca0;  alias, 1 drivers
v0x6000013334e0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001333570_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x600001333600_0 .net "load_weight", 0 0, L_0x600000aa3c60;  alias, 1 drivers
v0x600001333690_0 .net/s "product", 15 0, L_0x600001090640;  1 drivers
v0x600001333720_0 .net/s "product_ext", 31 0, L_0x600001090820;  1 drivers
v0x6000013337b0_0 .net "psum_in", 31 0, v0x60000133e250_0;  alias, 1 drivers
v0x600001333840_0 .var "psum_out", 31 0;
v0x6000013338d0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001333960_0 .net/s "w_signed", 7 0, v0x600001333a80_0;  1 drivers
v0x6000013339f0_0 .net "weight_in", 7 0, L_0x6000010901e0;  alias, 1 drivers
v0x600001333a80_0 .var "weight_reg", 7 0;
L_0x600001090500 .extend/s 16, v0x6000013333c0_0;
L_0x6000010905a0 .extend/s 16, v0x600001333a80_0;
L_0x600001090640 .arith/mult 16, L_0x600001090500, L_0x6000010905a0;
L_0x6000010906e0 .part L_0x600001090640, 15, 1;
LS_0x600001090780_0_0 .concat [ 1 1 1 1], L_0x6000010906e0, L_0x6000010906e0, L_0x6000010906e0, L_0x6000010906e0;
LS_0x600001090780_0_4 .concat [ 1 1 1 1], L_0x6000010906e0, L_0x6000010906e0, L_0x6000010906e0, L_0x6000010906e0;
LS_0x600001090780_0_8 .concat [ 1 1 1 1], L_0x6000010906e0, L_0x6000010906e0, L_0x6000010906e0, L_0x6000010906e0;
LS_0x600001090780_0_12 .concat [ 1 1 1 1], L_0x6000010906e0, L_0x6000010906e0, L_0x6000010906e0, L_0x6000010906e0;
L_0x600001090780 .concat [ 4 4 4 4], LS_0x600001090780_0_0, LS_0x600001090780_0_4, LS_0x600001090780_0_8, LS_0x600001090780_0_12;
L_0x600001090820 .concat [ 16 16 0 0], L_0x600001090640, L_0x600001090780;
S_0x138f65490 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f67ae0;
 .timescale 0 0;
P_0x600003bc4b80 .param/l "col" 1 9 214, +C4<01>;
L_0x600000aa1f80 .functor AND 1, v0x600001359d40_0, L_0x600001090960, C4<1>, C4<1>;
L_0x600000aa1b20 .functor AND 1, L_0x600001090b40, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000aa16c0 .functor OR 1, L_0x600001090aa0, L_0x600000aa1b20, C4<0>, C4<0>;
L_0x600000aa1260 .functor AND 1, L_0x1400d5080, L_0x600000aa16c0, C4<1>, C4<1>;
L_0x600000aa0e00 .functor AND 1, L_0x600000aa1260, L_0x600001090c80, C4<1>, C4<1>;
v0x6000013350e0_0 .net *"_ivl_0", 2 0, L_0x6000010908c0;  1 drivers
L_0x1400d4228 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001335170_0 .net/2u *"_ivl_11", 2 0, L_0x1400d4228;  1 drivers
v0x600001335200_0 .net *"_ivl_13", 0 0, L_0x600001090aa0;  1 drivers
L_0x1400d4270 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001335290_0 .net/2u *"_ivl_15", 2 0, L_0x1400d4270;  1 drivers
v0x600001335320_0 .net *"_ivl_17", 0 0, L_0x600001090b40;  1 drivers
v0x6000013353b0_0 .net *"_ivl_20", 0 0, L_0x600000aa1b20;  1 drivers
v0x600001335440_0 .net *"_ivl_22", 0 0, L_0x600000aa16c0;  1 drivers
v0x6000013354d0_0 .net *"_ivl_24", 0 0, L_0x600000aa1260;  1 drivers
v0x600001335560_0 .net *"_ivl_25", 31 0, L_0x600001090be0;  1 drivers
L_0x1400d42b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013355f0_0 .net *"_ivl_28", 15 0, L_0x1400d42b8;  1 drivers
L_0x1400d4300 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001335680_0 .net/2u *"_ivl_29", 31 0, L_0x1400d4300;  1 drivers
L_0x1400d4198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001335710_0 .net *"_ivl_3", 0 0, L_0x1400d4198;  1 drivers
v0x6000013357a0_0 .net *"_ivl_31", 0 0, L_0x600001090c80;  1 drivers
L_0x1400d41e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001335830_0 .net/2u *"_ivl_4", 2 0, L_0x1400d41e0;  1 drivers
v0x6000013358c0_0 .net *"_ivl_6", 0 0, L_0x600001090960;  1 drivers
v0x600001335950_0 .net "do_clear", 0 0, L_0x600000aa0e00;  1 drivers
v0x6000013359e0_0 .net "load_weight", 0 0, L_0x600000aa1f80;  1 drivers
v0x600001335a70_0 .net "weight_in", 7 0, L_0x600001090a00;  1 drivers
L_0x6000010908c0 .concat [ 2 1 0 0], v0x600001359cb0_0, L_0x1400d4198;
L_0x600001090960 .cmp/eq 3, L_0x6000010908c0, L_0x1400d41e0;
L_0x600001090aa0 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4228;
L_0x600001090b40 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4270;
L_0x600001090be0 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d42b8;
L_0x600001090c80 .cmp/eq 32, L_0x600001090be0, L_0x1400d4300;
S_0x138f62cd0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f65490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fef380 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fef3c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000013345a0_0 .net *"_ivl_11", 0 0, L_0x600001090f00;  1 drivers
v0x600001334630_0 .net *"_ivl_12", 15 0, L_0x600001090fa0;  1 drivers
v0x6000013346c0_0 .net/s *"_ivl_4", 15 0, L_0x600001090d20;  1 drivers
v0x600001334750_0 .net/s *"_ivl_6", 15 0, L_0x600001090dc0;  1 drivers
v0x6000013347e0_0 .net/s "a_signed", 7 0, v0x600001334990_0;  1 drivers
v0x600001334870_0 .net "act_in", 7 0, v0x600001333330_0;  alias, 1 drivers
v0x600001334900_0 .var "act_out", 7 0;
v0x600001334990_0 .var "act_reg", 7 0;
v0x600001334a20_0 .net "clear_acc", 0 0, L_0x600000aa0e00;  alias, 1 drivers
v0x600001334ab0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001334b40_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x600001334bd0_0 .net "load_weight", 0 0, L_0x600000aa1f80;  alias, 1 drivers
v0x600001334c60_0 .net/s "product", 15 0, L_0x600001090e60;  1 drivers
v0x600001334cf0_0 .net/s "product_ext", 31 0, L_0x600001091040;  1 drivers
v0x600001334d80_0 .net "psum_in", 31 0, v0x60000133f7b0_0;  alias, 1 drivers
v0x600001334e10_0 .var "psum_out", 31 0;
v0x600001334ea0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001334f30_0 .net/s "w_signed", 7 0, v0x600001335050_0;  1 drivers
v0x600001334fc0_0 .net "weight_in", 7 0, L_0x600001090a00;  alias, 1 drivers
v0x600001335050_0 .var "weight_reg", 7 0;
L_0x600001090d20 .extend/s 16, v0x600001334990_0;
L_0x600001090dc0 .extend/s 16, v0x600001335050_0;
L_0x600001090e60 .arith/mult 16, L_0x600001090d20, L_0x600001090dc0;
L_0x600001090f00 .part L_0x600001090e60, 15, 1;
LS_0x600001090fa0_0_0 .concat [ 1 1 1 1], L_0x600001090f00, L_0x600001090f00, L_0x600001090f00, L_0x600001090f00;
LS_0x600001090fa0_0_4 .concat [ 1 1 1 1], L_0x600001090f00, L_0x600001090f00, L_0x600001090f00, L_0x600001090f00;
LS_0x600001090fa0_0_8 .concat [ 1 1 1 1], L_0x600001090f00, L_0x600001090f00, L_0x600001090f00, L_0x600001090f00;
LS_0x600001090fa0_0_12 .concat [ 1 1 1 1], L_0x600001090f00, L_0x600001090f00, L_0x600001090f00, L_0x600001090f00;
L_0x600001090fa0 .concat [ 4 4 4 4], LS_0x600001090fa0_0_0, LS_0x600001090fa0_0_4, LS_0x600001090fa0_0_8, LS_0x600001090fa0_0_12;
L_0x600001091040 .concat [ 16 16 0 0], L_0x600001090e60, L_0x600001090fa0;
S_0x138f62e40 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f67ae0;
 .timescale 0 0;
P_0x600003bc4c80 .param/l "col" 1 9 214, +C4<010>;
L_0x600000aa00e0 .functor AND 1, v0x600001359d40_0, L_0x600001091180, C4<1>, C4<1>;
L_0x600000aa3250 .functor AND 1, L_0x600001091400, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000aa31e0 .functor OR 1, L_0x600001091360, L_0x600000aa3250, C4<0>, C4<0>;
L_0x600000aa3170 .functor AND 1, L_0x1400d5080, L_0x600000aa31e0, C4<1>, C4<1>;
L_0x600000aa35d0 .functor AND 1, L_0x600000aa3170, L_0x600001091540, C4<1>, C4<1>;
v0x600001336640_0 .net *"_ivl_0", 3 0, L_0x6000010910e0;  1 drivers
L_0x1400d43d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013366d0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d43d8;  1 drivers
v0x600001336760_0 .net *"_ivl_13", 0 0, L_0x600001091360;  1 drivers
L_0x1400d4420 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013367f0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d4420;  1 drivers
v0x600001336880_0 .net *"_ivl_17", 0 0, L_0x600001091400;  1 drivers
v0x600001336910_0 .net *"_ivl_20", 0 0, L_0x600000aa3250;  1 drivers
v0x6000013369a0_0 .net *"_ivl_22", 0 0, L_0x600000aa31e0;  1 drivers
v0x600001336a30_0 .net *"_ivl_24", 0 0, L_0x600000aa3170;  1 drivers
v0x600001336ac0_0 .net *"_ivl_25", 31 0, L_0x6000010914a0;  1 drivers
L_0x1400d4468 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001336b50_0 .net *"_ivl_28", 15 0, L_0x1400d4468;  1 drivers
L_0x1400d44b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001336be0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d44b0;  1 drivers
L_0x1400d4348 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001336c70_0 .net *"_ivl_3", 1 0, L_0x1400d4348;  1 drivers
v0x600001336d00_0 .net *"_ivl_31", 0 0, L_0x600001091540;  1 drivers
L_0x1400d4390 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001336d90_0 .net/2u *"_ivl_4", 3 0, L_0x1400d4390;  1 drivers
v0x600001336e20_0 .net *"_ivl_6", 0 0, L_0x600001091180;  1 drivers
v0x600001336eb0_0 .net "do_clear", 0 0, L_0x600000aa35d0;  1 drivers
v0x600001336f40_0 .net "load_weight", 0 0, L_0x600000aa00e0;  1 drivers
v0x600001336fd0_0 .net "weight_in", 7 0, L_0x600001091220;  1 drivers
L_0x6000010910e0 .concat [ 2 2 0 0], v0x600001359cb0_0, L_0x1400d4348;
L_0x600001091180 .cmp/eq 4, L_0x6000010910e0, L_0x1400d4390;
L_0x600001091360 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d43d8;
L_0x600001091400 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4420;
L_0x6000010914a0 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d4468;
L_0x600001091540 .cmp/eq 32, L_0x6000010914a0, L_0x1400d44b0;
S_0x138f60680 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f62e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fef180 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fef1c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001335b00_0 .net *"_ivl_11", 0 0, L_0x6000010917c0;  1 drivers
v0x600001335b90_0 .net *"_ivl_12", 15 0, L_0x600001091860;  1 drivers
v0x600001335c20_0 .net/s *"_ivl_4", 15 0, L_0x6000010915e0;  1 drivers
v0x600001335cb0_0 .net/s *"_ivl_6", 15 0, L_0x600001091680;  1 drivers
v0x600001335d40_0 .net/s "a_signed", 7 0, v0x600001335ef0_0;  1 drivers
v0x600001335dd0_0 .net "act_in", 7 0, v0x600001334900_0;  alias, 1 drivers
v0x600001335e60_0 .var "act_out", 7 0;
v0x600001335ef0_0 .var "act_reg", 7 0;
v0x600001335f80_0 .net "clear_acc", 0 0, L_0x600000aa35d0;  alias, 1 drivers
v0x600001336010_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x6000013360a0_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x600001336130_0 .net "load_weight", 0 0, L_0x600000aa00e0;  alias, 1 drivers
v0x6000013361c0_0 .net/s "product", 15 0, L_0x600001091720;  1 drivers
v0x600001336250_0 .net/s "product_ext", 31 0, L_0x600001091900;  1 drivers
v0x6000013362e0_0 .net "psum_in", 31 0, v0x600001330d80_0;  alias, 1 drivers
v0x600001336370_0 .var "psum_out", 31 0;
v0x600001336400_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001336490_0 .net/s "w_signed", 7 0, v0x6000013365b0_0;  1 drivers
v0x600001336520_0 .net "weight_in", 7 0, L_0x600001091220;  alias, 1 drivers
v0x6000013365b0_0 .var "weight_reg", 7 0;
L_0x6000010915e0 .extend/s 16, v0x600001335ef0_0;
L_0x600001091680 .extend/s 16, v0x6000013365b0_0;
L_0x600001091720 .arith/mult 16, L_0x6000010915e0, L_0x600001091680;
L_0x6000010917c0 .part L_0x600001091720, 15, 1;
LS_0x600001091860_0_0 .concat [ 1 1 1 1], L_0x6000010917c0, L_0x6000010917c0, L_0x6000010917c0, L_0x6000010917c0;
LS_0x600001091860_0_4 .concat [ 1 1 1 1], L_0x6000010917c0, L_0x6000010917c0, L_0x6000010917c0, L_0x6000010917c0;
LS_0x600001091860_0_8 .concat [ 1 1 1 1], L_0x6000010917c0, L_0x6000010917c0, L_0x6000010917c0, L_0x6000010917c0;
LS_0x600001091860_0_12 .concat [ 1 1 1 1], L_0x6000010917c0, L_0x6000010917c0, L_0x6000010917c0, L_0x6000010917c0;
L_0x600001091860 .concat [ 4 4 4 4], LS_0x600001091860_0_0, LS_0x600001091860_0_4, LS_0x600001091860_0_8, LS_0x600001091860_0_12;
L_0x600001091900 .concat [ 16 16 0 0], L_0x600001091720, L_0x600001091860;
S_0x138f607f0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f67ae0;
 .timescale 0 0;
P_0x600003bc4d80 .param/l "col" 1 9 214, +C4<011>;
L_0x600000ab80e0 .functor AND 1, v0x600001359d40_0, L_0x600001091a40, C4<1>, C4<1>;
L_0x600000ab8150 .functor AND 1, L_0x600001091c20, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000ab81c0 .functor OR 1, L_0x600001091b80, L_0x600000ab8150, C4<0>, C4<0>;
L_0x600000ab8230 .functor AND 1, L_0x1400d5080, L_0x600000ab81c0, C4<1>, C4<1>;
L_0x600000ab82a0 .functor AND 1, L_0x600000ab8230, L_0x600001091d60, C4<1>, C4<1>;
v0x600001337ba0_0 .net *"_ivl_0", 3 0, L_0x6000010919a0;  1 drivers
L_0x1400d4588 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001337c30_0 .net/2u *"_ivl_11", 2 0, L_0x1400d4588;  1 drivers
v0x600001337cc0_0 .net *"_ivl_13", 0 0, L_0x600001091b80;  1 drivers
L_0x1400d45d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001337d50_0 .net/2u *"_ivl_15", 2 0, L_0x1400d45d0;  1 drivers
v0x600001337de0_0 .net *"_ivl_17", 0 0, L_0x600001091c20;  1 drivers
v0x600001337e70_0 .net *"_ivl_20", 0 0, L_0x600000ab8150;  1 drivers
v0x600001337f00_0 .net *"_ivl_22", 0 0, L_0x600000ab81c0;  1 drivers
v0x600001348000_0 .net *"_ivl_24", 0 0, L_0x600000ab8230;  1 drivers
v0x600001348090_0 .net *"_ivl_25", 31 0, L_0x600001091cc0;  1 drivers
L_0x1400d4618 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001348120_0 .net *"_ivl_28", 15 0, L_0x1400d4618;  1 drivers
L_0x1400d4660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013481b0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d4660;  1 drivers
L_0x1400d44f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001348240_0 .net *"_ivl_3", 1 0, L_0x1400d44f8;  1 drivers
v0x6000013482d0_0 .net *"_ivl_31", 0 0, L_0x600001091d60;  1 drivers
L_0x1400d4540 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001348360_0 .net/2u *"_ivl_4", 3 0, L_0x1400d4540;  1 drivers
v0x6000013483f0_0 .net *"_ivl_6", 0 0, L_0x600001091a40;  1 drivers
v0x600001348480_0 .net "do_clear", 0 0, L_0x600000ab82a0;  1 drivers
v0x600001348510_0 .net "load_weight", 0 0, L_0x600000ab80e0;  1 drivers
v0x6000013485a0_0 .net "weight_in", 7 0, L_0x600001091ae0;  1 drivers
L_0x6000010919a0 .concat [ 2 2 0 0], v0x600001359cb0_0, L_0x1400d44f8;
L_0x600001091a40 .cmp/eq 4, L_0x6000010919a0, L_0x1400d4540;
L_0x600001091b80 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4588;
L_0x600001091c20 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d45d0;
L_0x600001091cc0 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d4618;
L_0x600001091d60 .cmp/eq 32, L_0x600001091cc0, L_0x1400d4660;
S_0x138f5e030 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f607f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fef400 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fef440 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001337060_0 .net *"_ivl_11", 0 0, L_0x600001091fe0;  1 drivers
v0x6000013370f0_0 .net *"_ivl_12", 15 0, L_0x600001092080;  1 drivers
v0x600001337180_0 .net/s *"_ivl_4", 15 0, L_0x600001091e00;  1 drivers
v0x600001337210_0 .net/s *"_ivl_6", 15 0, L_0x600001091ea0;  1 drivers
v0x6000013372a0_0 .net/s "a_signed", 7 0, v0x600001337450_0;  1 drivers
v0x600001337330_0 .net "act_in", 7 0, v0x600001335e60_0;  alias, 1 drivers
v0x6000013373c0_0 .var "act_out", 7 0;
v0x600001337450_0 .var "act_reg", 7 0;
v0x6000013374e0_0 .net "clear_acc", 0 0, L_0x600000ab82a0;  alias, 1 drivers
v0x600001337570_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001337600_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x600001337690_0 .net "load_weight", 0 0, L_0x600000ab80e0;  alias, 1 drivers
v0x600001337720_0 .net/s "product", 15 0, L_0x600001091f40;  1 drivers
v0x6000013377b0_0 .net/s "product_ext", 31 0, L_0x600001092120;  1 drivers
v0x600001337840_0 .net "psum_in", 31 0, v0x6000013322e0_0;  alias, 1 drivers
v0x6000013378d0_0 .var "psum_out", 31 0;
v0x600001337960_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000013379f0_0 .net/s "w_signed", 7 0, v0x600001337b10_0;  1 drivers
v0x600001337a80_0 .net "weight_in", 7 0, L_0x600001091ae0;  alias, 1 drivers
v0x600001337b10_0 .var "weight_reg", 7 0;
L_0x600001091e00 .extend/s 16, v0x600001337450_0;
L_0x600001091ea0 .extend/s 16, v0x600001337b10_0;
L_0x600001091f40 .arith/mult 16, L_0x600001091e00, L_0x600001091ea0;
L_0x600001091fe0 .part L_0x600001091f40, 15, 1;
LS_0x600001092080_0_0 .concat [ 1 1 1 1], L_0x600001091fe0, L_0x600001091fe0, L_0x600001091fe0, L_0x600001091fe0;
LS_0x600001092080_0_4 .concat [ 1 1 1 1], L_0x600001091fe0, L_0x600001091fe0, L_0x600001091fe0, L_0x600001091fe0;
LS_0x600001092080_0_8 .concat [ 1 1 1 1], L_0x600001091fe0, L_0x600001091fe0, L_0x600001091fe0, L_0x600001091fe0;
LS_0x600001092080_0_12 .concat [ 1 1 1 1], L_0x600001091fe0, L_0x600001091fe0, L_0x600001091fe0, L_0x600001091fe0;
L_0x600001092080 .concat [ 4 4 4 4], LS_0x600001092080_0_0, LS_0x600001092080_0_4, LS_0x600001092080_0_8, LS_0x600001092080_0_12;
L_0x600001092120 .concat [ 16 16 0 0], L_0x600001091f40, L_0x600001092080;
S_0x138f5e1a0 .scope generate, "pe_row[3]" "pe_row[3]" 9 213, 9 213 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc4e80 .param/l "row" 1 9 213, +C4<011>;
S_0x138f5b9e0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f5e1a0;
 .timescale 0 0;
P_0x600003bc4f00 .param/l "col" 1 9 214, +C4<00>;
L_0x600000ab83f0 .functor AND 1, v0x600001359d40_0, L_0x600001092260, C4<1>, C4<1>;
L_0x600000ab8460 .functor AND 1, L_0x6000010923a0, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000ab84d0 .functor OR 1, L_0x6000010912c0, L_0x600000ab8460, C4<0>, C4<0>;
L_0x600000ab8540 .functor AND 1, L_0x1400d5080, L_0x600000ab84d0, C4<1>, C4<1>;
L_0x600000ab85b0 .functor AND 1, L_0x600000ab8540, L_0x6000010924e0, C4<1>, C4<1>;
v0x600001349170_0 .net *"_ivl_0", 2 0, L_0x6000010921c0;  1 drivers
L_0x1400d4738 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001349200_0 .net/2u *"_ivl_11", 2 0, L_0x1400d4738;  1 drivers
v0x600001349290_0 .net *"_ivl_13", 0 0, L_0x6000010912c0;  1 drivers
L_0x1400d4780 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001349320_0 .net/2u *"_ivl_15", 2 0, L_0x1400d4780;  1 drivers
v0x6000013493b0_0 .net *"_ivl_17", 0 0, L_0x6000010923a0;  1 drivers
v0x600001349440_0 .net *"_ivl_20", 0 0, L_0x600000ab8460;  1 drivers
v0x6000013494d0_0 .net *"_ivl_22", 0 0, L_0x600000ab84d0;  1 drivers
v0x600001349560_0 .net *"_ivl_24", 0 0, L_0x600000ab8540;  1 drivers
v0x6000013495f0_0 .net *"_ivl_25", 31 0, L_0x600001092440;  1 drivers
L_0x1400d47c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001349680_0 .net *"_ivl_28", 15 0, L_0x1400d47c8;  1 drivers
L_0x1400d4810 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001349710_0 .net/2u *"_ivl_29", 31 0, L_0x1400d4810;  1 drivers
L_0x1400d46a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013497a0_0 .net *"_ivl_3", 0 0, L_0x1400d46a8;  1 drivers
v0x600001349830_0 .net *"_ivl_31", 0 0, L_0x6000010924e0;  1 drivers
L_0x1400d46f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013498c0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d46f0;  1 drivers
v0x600001349950_0 .net *"_ivl_6", 0 0, L_0x600001092260;  1 drivers
v0x6000013499e0_0 .net "do_clear", 0 0, L_0x600000ab85b0;  1 drivers
v0x600001349a70_0 .net "load_weight", 0 0, L_0x600000ab83f0;  1 drivers
v0x600001349b00_0 .net "weight_in", 7 0, L_0x600001092300;  1 drivers
L_0x6000010921c0 .concat [ 2 1 0 0], v0x600001359cb0_0, L_0x1400d46a8;
L_0x600001092260 .cmp/eq 3, L_0x6000010921c0, L_0x1400d46f0;
L_0x6000010912c0 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4738;
L_0x6000010923a0 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4780;
L_0x600001092440 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d47c8;
L_0x6000010924e0 .cmp/eq 32, L_0x600001092440, L_0x1400d4810;
S_0x138f5bb50 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f5b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fef480 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fef4c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001348630_0 .net *"_ivl_11", 0 0, L_0x600001092760;  1 drivers
v0x6000013486c0_0 .net *"_ivl_12", 15 0, L_0x600001092800;  1 drivers
v0x600001348750_0 .net/s *"_ivl_4", 15 0, L_0x600001092580;  1 drivers
v0x6000013487e0_0 .net/s *"_ivl_6", 15 0, L_0x600001092620;  1 drivers
v0x600001348870_0 .net/s "a_signed", 7 0, v0x600001348a20_0;  1 drivers
v0x600001348900_0 .net "act_in", 7 0, L_0x600000a99b20;  alias, 1 drivers
v0x600001348990_0 .var "act_out", 7 0;
v0x600001348a20_0 .var "act_reg", 7 0;
v0x600001348ab0_0 .net "clear_acc", 0 0, L_0x600000ab85b0;  alias, 1 drivers
v0x600001348b40_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001348bd0_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x600001348c60_0 .net "load_weight", 0 0, L_0x600000ab83f0;  alias, 1 drivers
v0x600001348cf0_0 .net/s "product", 15 0, L_0x6000010926c0;  1 drivers
v0x600001348d80_0 .net/s "product_ext", 31 0, L_0x6000010928a0;  1 drivers
v0x600001348e10_0 .net "psum_in", 31 0, v0x600001333840_0;  alias, 1 drivers
v0x600001348ea0_0 .var "psum_out", 31 0;
v0x600001348f30_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001348fc0_0 .net/s "w_signed", 7 0, v0x6000013490e0_0;  1 drivers
v0x600001349050_0 .net "weight_in", 7 0, L_0x600001092300;  alias, 1 drivers
v0x6000013490e0_0 .var "weight_reg", 7 0;
L_0x600001092580 .extend/s 16, v0x600001348a20_0;
L_0x600001092620 .extend/s 16, v0x6000013490e0_0;
L_0x6000010926c0 .arith/mult 16, L_0x600001092580, L_0x600001092620;
L_0x600001092760 .part L_0x6000010926c0, 15, 1;
LS_0x600001092800_0_0 .concat [ 1 1 1 1], L_0x600001092760, L_0x600001092760, L_0x600001092760, L_0x600001092760;
LS_0x600001092800_0_4 .concat [ 1 1 1 1], L_0x600001092760, L_0x600001092760, L_0x600001092760, L_0x600001092760;
LS_0x600001092800_0_8 .concat [ 1 1 1 1], L_0x600001092760, L_0x600001092760, L_0x600001092760, L_0x600001092760;
LS_0x600001092800_0_12 .concat [ 1 1 1 1], L_0x600001092760, L_0x600001092760, L_0x600001092760, L_0x600001092760;
L_0x600001092800 .concat [ 4 4 4 4], LS_0x600001092800_0_0, LS_0x600001092800_0_4, LS_0x600001092800_0_8, LS_0x600001092800_0_12;
L_0x6000010928a0 .concat [ 16 16 0 0], L_0x6000010926c0, L_0x600001092800;
S_0x138f59390 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f5e1a0;
 .timescale 0 0;
P_0x600003bc5000 .param/l "col" 1 9 214, +C4<01>;
L_0x600000ab8700 .functor AND 1, v0x600001359d40_0, L_0x6000010929e0, C4<1>, C4<1>;
L_0x600000ab8770 .functor AND 1, L_0x600001092bc0, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000ab87e0 .functor OR 1, L_0x600001092b20, L_0x600000ab8770, C4<0>, C4<0>;
L_0x600000ab8850 .functor AND 1, L_0x1400d5080, L_0x600000ab87e0, C4<1>, C4<1>;
L_0x600000ab88c0 .functor AND 1, L_0x600000ab8850, L_0x600001092d00, C4<1>, C4<1>;
v0x60000134a6d0_0 .net *"_ivl_0", 2 0, L_0x600001092940;  1 drivers
L_0x1400d48e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000134a760_0 .net/2u *"_ivl_11", 2 0, L_0x1400d48e8;  1 drivers
v0x60000134a7f0_0 .net *"_ivl_13", 0 0, L_0x600001092b20;  1 drivers
L_0x1400d4930 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000134a880_0 .net/2u *"_ivl_15", 2 0, L_0x1400d4930;  1 drivers
v0x60000134a910_0 .net *"_ivl_17", 0 0, L_0x600001092bc0;  1 drivers
v0x60000134a9a0_0 .net *"_ivl_20", 0 0, L_0x600000ab8770;  1 drivers
v0x60000134aa30_0 .net *"_ivl_22", 0 0, L_0x600000ab87e0;  1 drivers
v0x60000134aac0_0 .net *"_ivl_24", 0 0, L_0x600000ab8850;  1 drivers
v0x60000134ab50_0 .net *"_ivl_25", 31 0, L_0x600001092c60;  1 drivers
L_0x1400d4978 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000134abe0_0 .net *"_ivl_28", 15 0, L_0x1400d4978;  1 drivers
L_0x1400d49c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000134ac70_0 .net/2u *"_ivl_29", 31 0, L_0x1400d49c0;  1 drivers
L_0x1400d4858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000134ad00_0 .net *"_ivl_3", 0 0, L_0x1400d4858;  1 drivers
v0x60000134ad90_0 .net *"_ivl_31", 0 0, L_0x600001092d00;  1 drivers
L_0x1400d48a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000134ae20_0 .net/2u *"_ivl_4", 2 0, L_0x1400d48a0;  1 drivers
v0x60000134aeb0_0 .net *"_ivl_6", 0 0, L_0x6000010929e0;  1 drivers
v0x60000134af40_0 .net "do_clear", 0 0, L_0x600000ab88c0;  1 drivers
v0x60000134afd0_0 .net "load_weight", 0 0, L_0x600000ab8700;  1 drivers
v0x60000134b060_0 .net "weight_in", 7 0, L_0x600001092a80;  1 drivers
L_0x600001092940 .concat [ 2 1 0 0], v0x600001359cb0_0, L_0x1400d4858;
L_0x6000010929e0 .cmp/eq 3, L_0x600001092940, L_0x1400d48a0;
L_0x600001092b20 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d48e8;
L_0x600001092bc0 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4930;
L_0x600001092c60 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d4978;
L_0x600001092d00 .cmp/eq 32, L_0x600001092c60, L_0x1400d49c0;
S_0x138f59500 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f59390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fef500 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fef540 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001349b90_0 .net *"_ivl_11", 0 0, L_0x600001092f80;  1 drivers
v0x600001349c20_0 .net *"_ivl_12", 15 0, L_0x600001093020;  1 drivers
v0x600001349cb0_0 .net/s *"_ivl_4", 15 0, L_0x600001092da0;  1 drivers
v0x600001349d40_0 .net/s *"_ivl_6", 15 0, L_0x600001092e40;  1 drivers
v0x600001349dd0_0 .net/s "a_signed", 7 0, v0x600001349f80_0;  1 drivers
v0x600001349e60_0 .net "act_in", 7 0, v0x600001348990_0;  alias, 1 drivers
v0x600001349ef0_0 .var "act_out", 7 0;
v0x600001349f80_0 .var "act_reg", 7 0;
v0x60000134a010_0 .net "clear_acc", 0 0, L_0x600000ab88c0;  alias, 1 drivers
v0x60000134a0a0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000134a130_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x60000134a1c0_0 .net "load_weight", 0 0, L_0x600000ab8700;  alias, 1 drivers
v0x60000134a250_0 .net/s "product", 15 0, L_0x600001092ee0;  1 drivers
v0x60000134a2e0_0 .net/s "product_ext", 31 0, L_0x6000010930c0;  1 drivers
v0x60000134a370_0 .net "psum_in", 31 0, v0x600001334e10_0;  alias, 1 drivers
v0x60000134a400_0 .var "psum_out", 31 0;
v0x60000134a490_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000134a520_0 .net/s "w_signed", 7 0, v0x60000134a640_0;  1 drivers
v0x60000134a5b0_0 .net "weight_in", 7 0, L_0x600001092a80;  alias, 1 drivers
v0x60000134a640_0 .var "weight_reg", 7 0;
L_0x600001092da0 .extend/s 16, v0x600001349f80_0;
L_0x600001092e40 .extend/s 16, v0x60000134a640_0;
L_0x600001092ee0 .arith/mult 16, L_0x600001092da0, L_0x600001092e40;
L_0x600001092f80 .part L_0x600001092ee0, 15, 1;
LS_0x600001093020_0_0 .concat [ 1 1 1 1], L_0x600001092f80, L_0x600001092f80, L_0x600001092f80, L_0x600001092f80;
LS_0x600001093020_0_4 .concat [ 1 1 1 1], L_0x600001092f80, L_0x600001092f80, L_0x600001092f80, L_0x600001092f80;
LS_0x600001093020_0_8 .concat [ 1 1 1 1], L_0x600001092f80, L_0x600001092f80, L_0x600001092f80, L_0x600001092f80;
LS_0x600001093020_0_12 .concat [ 1 1 1 1], L_0x600001092f80, L_0x600001092f80, L_0x600001092f80, L_0x600001092f80;
L_0x600001093020 .concat [ 4 4 4 4], LS_0x600001093020_0_0, LS_0x600001093020_0_4, LS_0x600001093020_0_8, LS_0x600001093020_0_12;
L_0x6000010930c0 .concat [ 16 16 0 0], L_0x600001092ee0, L_0x600001093020;
S_0x138f56d40 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f5e1a0;
 .timescale 0 0;
P_0x600003bc5100 .param/l "col" 1 9 214, +C4<010>;
L_0x600000ab8a10 .functor AND 1, v0x600001359d40_0, L_0x600001093200, C4<1>, C4<1>;
L_0x600000ab8a80 .functor AND 1, L_0x6000010933e0, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000ab8af0 .functor OR 1, L_0x600001093340, L_0x600000ab8a80, C4<0>, C4<0>;
L_0x600000ab8b60 .functor AND 1, L_0x1400d5080, L_0x600000ab8af0, C4<1>, C4<1>;
L_0x600000ab8bd0 .functor AND 1, L_0x600000ab8b60, L_0x600001093520, C4<1>, C4<1>;
v0x60000134bc30_0 .net *"_ivl_0", 3 0, L_0x600001093160;  1 drivers
L_0x1400d4a98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000134bcc0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d4a98;  1 drivers
v0x60000134bd50_0 .net *"_ivl_13", 0 0, L_0x600001093340;  1 drivers
L_0x1400d4ae0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000134bde0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d4ae0;  1 drivers
v0x60000134be70_0 .net *"_ivl_17", 0 0, L_0x6000010933e0;  1 drivers
v0x60000134bf00_0 .net *"_ivl_20", 0 0, L_0x600000ab8a80;  1 drivers
v0x60000134c000_0 .net *"_ivl_22", 0 0, L_0x600000ab8af0;  1 drivers
v0x60000134c090_0 .net *"_ivl_24", 0 0, L_0x600000ab8b60;  1 drivers
v0x60000134c120_0 .net *"_ivl_25", 31 0, L_0x600001093480;  1 drivers
L_0x1400d4b28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000134c1b0_0 .net *"_ivl_28", 15 0, L_0x1400d4b28;  1 drivers
L_0x1400d4b70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000134c240_0 .net/2u *"_ivl_29", 31 0, L_0x1400d4b70;  1 drivers
L_0x1400d4a08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000134c2d0_0 .net *"_ivl_3", 1 0, L_0x1400d4a08;  1 drivers
v0x60000134c360_0 .net *"_ivl_31", 0 0, L_0x600001093520;  1 drivers
L_0x1400d4a50 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000134c3f0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d4a50;  1 drivers
v0x60000134c480_0 .net *"_ivl_6", 0 0, L_0x600001093200;  1 drivers
v0x60000134c510_0 .net "do_clear", 0 0, L_0x600000ab8bd0;  1 drivers
v0x60000134c5a0_0 .net "load_weight", 0 0, L_0x600000ab8a10;  1 drivers
v0x60000134c630_0 .net "weight_in", 7 0, L_0x6000010932a0;  1 drivers
L_0x600001093160 .concat [ 2 2 0 0], v0x600001359cb0_0, L_0x1400d4a08;
L_0x600001093200 .cmp/eq 4, L_0x600001093160, L_0x1400d4a50;
L_0x600001093340 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4a98;
L_0x6000010933e0 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4ae0;
L_0x600001093480 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d4b28;
L_0x600001093520 .cmp/eq 32, L_0x600001093480, L_0x1400d4b70;
S_0x138f56eb0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f56d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fef580 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fef5c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000134b0f0_0 .net *"_ivl_11", 0 0, L_0x6000010937a0;  1 drivers
v0x60000134b180_0 .net *"_ivl_12", 15 0, L_0x600001093840;  1 drivers
v0x60000134b210_0 .net/s *"_ivl_4", 15 0, L_0x6000010935c0;  1 drivers
v0x60000134b2a0_0 .net/s *"_ivl_6", 15 0, L_0x600001093660;  1 drivers
v0x60000134b330_0 .net/s "a_signed", 7 0, v0x60000134b4e0_0;  1 drivers
v0x60000134b3c0_0 .net "act_in", 7 0, v0x600001349ef0_0;  alias, 1 drivers
v0x60000134b450_0 .var "act_out", 7 0;
v0x60000134b4e0_0 .var "act_reg", 7 0;
v0x60000134b570_0 .net "clear_acc", 0 0, L_0x600000ab8bd0;  alias, 1 drivers
v0x60000134b600_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000134b690_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x60000134b720_0 .net "load_weight", 0 0, L_0x600000ab8a10;  alias, 1 drivers
v0x60000134b7b0_0 .net/s "product", 15 0, L_0x600001093700;  1 drivers
v0x60000134b840_0 .net/s "product_ext", 31 0, L_0x6000010938e0;  1 drivers
v0x60000134b8d0_0 .net "psum_in", 31 0, v0x600001336370_0;  alias, 1 drivers
v0x60000134b960_0 .var "psum_out", 31 0;
v0x60000134b9f0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000134ba80_0 .net/s "w_signed", 7 0, v0x60000134bba0_0;  1 drivers
v0x60000134bb10_0 .net "weight_in", 7 0, L_0x6000010932a0;  alias, 1 drivers
v0x60000134bba0_0 .var "weight_reg", 7 0;
L_0x6000010935c0 .extend/s 16, v0x60000134b4e0_0;
L_0x600001093660 .extend/s 16, v0x60000134bba0_0;
L_0x600001093700 .arith/mult 16, L_0x6000010935c0, L_0x600001093660;
L_0x6000010937a0 .part L_0x600001093700, 15, 1;
LS_0x600001093840_0_0 .concat [ 1 1 1 1], L_0x6000010937a0, L_0x6000010937a0, L_0x6000010937a0, L_0x6000010937a0;
LS_0x600001093840_0_4 .concat [ 1 1 1 1], L_0x6000010937a0, L_0x6000010937a0, L_0x6000010937a0, L_0x6000010937a0;
LS_0x600001093840_0_8 .concat [ 1 1 1 1], L_0x6000010937a0, L_0x6000010937a0, L_0x6000010937a0, L_0x6000010937a0;
LS_0x600001093840_0_12 .concat [ 1 1 1 1], L_0x6000010937a0, L_0x6000010937a0, L_0x6000010937a0, L_0x6000010937a0;
L_0x600001093840 .concat [ 4 4 4 4], LS_0x600001093840_0_0, LS_0x600001093840_0_4, LS_0x600001093840_0_8, LS_0x600001093840_0_12;
L_0x6000010938e0 .concat [ 16 16 0 0], L_0x600001093700, L_0x600001093840;
S_0x138f546f0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f5e1a0;
 .timescale 0 0;
P_0x600003bc5200 .param/l "col" 1 9 214, +C4<011>;
L_0x600000ab8d20 .functor AND 1, v0x600001359d40_0, L_0x600001093a20, C4<1>, C4<1>;
L_0x600000ab8d90 .functor AND 1, L_0x600001093c00, v0x6000013587e0_0, C4<1>, C4<1>;
L_0x600000ab8e00 .functor OR 1, L_0x600001093b60, L_0x600000ab8d90, C4<0>, C4<0>;
L_0x600000ab8e70 .functor AND 1, L_0x1400d5080, L_0x600000ab8e00, C4<1>, C4<1>;
L_0x600000ab8ee0 .functor AND 1, L_0x600000ab8e70, L_0x600001093d40, C4<1>, C4<1>;
v0x60000134d200_0 .net *"_ivl_0", 3 0, L_0x600001093980;  1 drivers
L_0x1400d4c48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000134d290_0 .net/2u *"_ivl_11", 2 0, L_0x1400d4c48;  1 drivers
v0x60000134d320_0 .net *"_ivl_13", 0 0, L_0x600001093b60;  1 drivers
L_0x1400d4c90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000134d3b0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d4c90;  1 drivers
v0x60000134d440_0 .net *"_ivl_17", 0 0, L_0x600001093c00;  1 drivers
v0x60000134d4d0_0 .net *"_ivl_20", 0 0, L_0x600000ab8d90;  1 drivers
v0x60000134d560_0 .net *"_ivl_22", 0 0, L_0x600000ab8e00;  1 drivers
v0x60000134d5f0_0 .net *"_ivl_24", 0 0, L_0x600000ab8e70;  1 drivers
v0x60000134d680_0 .net *"_ivl_25", 31 0, L_0x600001093ca0;  1 drivers
L_0x1400d4cd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000134d710_0 .net *"_ivl_28", 15 0, L_0x1400d4cd8;  1 drivers
L_0x1400d4d20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000134d7a0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d4d20;  1 drivers
L_0x1400d4bb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000134d830_0 .net *"_ivl_3", 1 0, L_0x1400d4bb8;  1 drivers
v0x60000134d8c0_0 .net *"_ivl_31", 0 0, L_0x600001093d40;  1 drivers
L_0x1400d4c00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000134d950_0 .net/2u *"_ivl_4", 3 0, L_0x1400d4c00;  1 drivers
v0x60000134d9e0_0 .net *"_ivl_6", 0 0, L_0x600001093a20;  1 drivers
v0x60000134da70_0 .net "do_clear", 0 0, L_0x600000ab8ee0;  1 drivers
v0x60000134db00_0 .net "load_weight", 0 0, L_0x600000ab8d20;  1 drivers
v0x60000134db90_0 .net "weight_in", 7 0, L_0x600001093ac0;  1 drivers
L_0x600001093980 .concat [ 2 2 0 0], v0x600001359cb0_0, L_0x1400d4bb8;
L_0x600001093a20 .cmp/eq 4, L_0x600001093980, L_0x1400d4c00;
L_0x600001093b60 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4c48;
L_0x600001093c00 .cmp/eq 3, v0x60000134fa80_0, L_0x1400d4c90;
L_0x600001093ca0 .concat [ 16 16 0 0], v0x60000134f180_0, L_0x1400d4cd8;
L_0x600001093d40 .cmp/eq 32, L_0x600001093ca0, L_0x1400d4d20;
S_0x138f54860 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f546f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fef600 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fef640 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000134c6c0_0 .net *"_ivl_11", 0 0, L_0x600001094000;  1 drivers
v0x60000134c750_0 .net *"_ivl_12", 15 0, L_0x6000010940a0;  1 drivers
v0x60000134c7e0_0 .net/s *"_ivl_4", 15 0, L_0x600001093de0;  1 drivers
v0x60000134c870_0 .net/s *"_ivl_6", 15 0, L_0x600001093e80;  1 drivers
v0x60000134c900_0 .net/s "a_signed", 7 0, v0x60000134cab0_0;  1 drivers
v0x60000134c990_0 .net "act_in", 7 0, v0x60000134b450_0;  alias, 1 drivers
v0x60000134ca20_0 .var "act_out", 7 0;
v0x60000134cab0_0 .var "act_reg", 7 0;
v0x60000134cb40_0 .net "clear_acc", 0 0, L_0x600000ab8ee0;  alias, 1 drivers
v0x60000134cbd0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000134cc60_0 .net "enable", 0 0, L_0x600000ab96c0;  alias, 1 drivers
v0x60000134ccf0_0 .net "load_weight", 0 0, L_0x600000ab8d20;  alias, 1 drivers
v0x60000134cd80_0 .net/s "product", 15 0, L_0x600001093f20;  1 drivers
v0x60000134ce10_0 .net/s "product_ext", 31 0, L_0x600001094140;  1 drivers
v0x60000134cea0_0 .net "psum_in", 31 0, v0x6000013378d0_0;  alias, 1 drivers
v0x60000134cf30_0 .var "psum_out", 31 0;
v0x60000134cfc0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000134d050_0 .net/s "w_signed", 7 0, v0x60000134d170_0;  1 drivers
v0x60000134d0e0_0 .net "weight_in", 7 0, L_0x600001093ac0;  alias, 1 drivers
v0x60000134d170_0 .var "weight_reg", 7 0;
L_0x600001093de0 .extend/s 16, v0x60000134cab0_0;
L_0x600001093e80 .extend/s 16, v0x60000134d170_0;
L_0x600001093f20 .arith/mult 16, L_0x600001093de0, L_0x600001093e80;
L_0x600001094000 .part L_0x600001093f20, 15, 1;
LS_0x6000010940a0_0_0 .concat [ 1 1 1 1], L_0x600001094000, L_0x600001094000, L_0x600001094000, L_0x600001094000;
LS_0x6000010940a0_0_4 .concat [ 1 1 1 1], L_0x600001094000, L_0x600001094000, L_0x600001094000, L_0x600001094000;
LS_0x6000010940a0_0_8 .concat [ 1 1 1 1], L_0x600001094000, L_0x600001094000, L_0x600001094000, L_0x600001094000;
LS_0x6000010940a0_0_12 .concat [ 1 1 1 1], L_0x600001094000, L_0x600001094000, L_0x600001094000, L_0x600001094000;
L_0x6000010940a0 .concat [ 4 4 4 4], LS_0x6000010940a0_0_0, LS_0x6000010940a0_0_4, LS_0x6000010940a0_0_8, LS_0x6000010940a0_0_12;
L_0x600001094140 .concat [ 16 16 0 0], L_0x600001093f20, L_0x6000010940a0;
S_0x138f520a0 .scope generate, "wire_col0[0]" "wire_col0[0]" 9 198, 9 198 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc5300 .param/l "row" 1 9 198, +C4<00>;
L_0x600000a9a450 .functor BUFZ 8, v0x600001327960_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138f52210 .scope generate, "wire_col0[1]" "wire_col0[1]" 9 198, 9 198 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc5380 .param/l "row" 1 9 198, +C4<01>;
L_0x600000a99ff0 .functor BUFZ 8, v0x600001327c30_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138f4fa50 .scope generate, "wire_col0[2]" "wire_col0[2]" 9 198, 9 198 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc5400 .param/l "row" 1 9 198, +C4<010>;
L_0x600000a99b90 .functor BUFZ 8, v0x600001327f00_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138f4fbc0 .scope generate, "wire_col0[3]" "wire_col0[3]" 9 198, 9 198 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc5480 .param/l "row" 1 9 198, +C4<011>;
L_0x600000a99b20 .functor BUFZ 8, v0x600001338240_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138f4d400 .scope generate, "wire_output[0]" "wire_output[0]" 9 279, 9 279 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc5500 .param/l "col" 1 9 279, +C4<00>;
L_0x600000ab93b0 .functor BUFZ 32, v0x600001327600_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000134dc20_0 .net *"_ivl_2", 31 0, L_0x600000ab93b0;  1 drivers
S_0x138f4d570 .scope generate, "wire_output[1]" "wire_output[1]" 9 279, 9 279 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc5580 .param/l "col" 1 9 279, +C4<01>;
L_0x600000ab9420 .functor BUFZ 32, v0x600001327720_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000134dcb0_0 .net *"_ivl_2", 31 0, L_0x600000ab9420;  1 drivers
S_0x138f4adb0 .scope generate, "wire_output[2]" "wire_output[2]" 9 279, 9 279 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc5600 .param/l "col" 1 9 279, +C4<010>;
L_0x600000ab9490 .functor BUFZ 32, v0x600001327840_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000134dd40_0 .net *"_ivl_2", 31 0, L_0x600000ab9490;  1 drivers
S_0x138f4af20 .scope generate, "wire_output[3]" "wire_output[3]" 9 279, 9 279 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc5680 .param/l "col" 1 9 279, +C4<011>;
L_0x600000ab9500 .functor BUFZ 32, L_0x600000ab9340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000134ddd0_0 .net *"_ivl_2", 31 0, L_0x600000ab9500;  1 drivers
S_0x138f48760 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 9 206, 9 206 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc5700 .param/l "col" 1 9 206, +C4<00>;
S_0x138f488d0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 9 206, 9 206 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc5780 .param/l "col" 1 9 206, +C4<01>;
S_0x138f46110 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 9 206, 9 206 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc5800 .param/l "col" 1 9 206, +C4<010>;
S_0x138f46280 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 9 206, 9 206 0, S_0x138fb1770;
 .timescale 0 0;
P_0x600003bc5880 .param/l "col" 1 9 206, +C4<011>;
S_0x13985f0d0 .scope module, "sram_inst" "sram_subsystem" 6 480, 11 11 0, S_0x138fd3630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x13985f240 .param/l "ADDR_WIDTH" 0 11 15, +C4<00000000000000000000000000010100>;
P_0x13985f280 .param/l "BANK_BITS" 1 11 69, +C4<00000000000000000000000000000010>;
P_0x13985f2c0 .param/l "BANK_DEPTH" 0 11 13, +C4<00000000000000000000000100000000>;
P_0x13985f300 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000100000000>;
P_0x13985f340 .param/l "NUM_BANKS" 0 11 12, +C4<00000000000000000000000000000100>;
P_0x13985f380 .param/l "WORD_BITS" 1 11 70, +C4<00000000000000000000000000001000>;
L_0x600000aba4c0 .functor BUFZ 256, v0x600001342520_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000aba530 .functor BUFZ 256, v0x600001343060_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000aba5a0 .functor BUFZ 256, v0x600001341e60_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600001341440_0 .var/i "b", 31 0;
v0x6000013414d0 .array "bank_addr", 3 0, 7 0;
v0x600001341560_0 .net "bank_dma", 1 0, L_0x600001097d40;  1 drivers
v0x6000013415f0_0 .var "bank_dma_d", 1 0;
v0x600001341680_0 .net "bank_mxu_a", 1 0, L_0x600001097b60;  1 drivers
v0x600001341710_0 .var "bank_mxu_a_d", 1 0;
v0x6000013417a0_0 .net "bank_mxu_o", 1 0, L_0x600001097c00;  1 drivers
v0x600001341830_0 .net "bank_mxu_w", 1 0, L_0x600001097ac0;  1 drivers
v0x6000013418c0_0 .var "bank_mxu_w_d", 1 0;
v0x600001341950 .array "bank_rdata", 3 0;
v0x600001341950_0 .net v0x600001341950 0, 255 0, v0x600001340090_0; 1 drivers
v0x600001341950_1 .net v0x600001341950 1, 255 0, v0x6000013405a0_0; 1 drivers
v0x600001341950_2 .net v0x600001341950 2, 255 0, v0x600001340ab0_0; 1 drivers
v0x600001341950_3 .net v0x600001341950 3, 255 0, v0x600001340fc0_0; 1 drivers
v0x6000013419e0_0 .var "bank_re", 3 0;
v0x600001341a70_0 .net "bank_vpu", 1 0, L_0x600001097ca0;  1 drivers
v0x600001341b00_0 .var "bank_vpu_d", 1 0;
v0x600001341b90 .array "bank_wdata", 3 0, 255 0;
v0x600001341c20_0 .var "bank_we", 3 0;
v0x600001341cb0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001341d40_0 .net "dma_addr", 19 0, v0x600001323f00_0;  alias, 1 drivers
v0x600001341dd0_0 .net "dma_rdata", 255 0, L_0x600000aba5a0;  alias, 1 drivers
v0x600001341e60_0 .var "dma_rdata_reg", 255 0;
v0x600001341ef0_0 .net "dma_re", 0 0, L_0x600000ab9f80;  alias, 1 drivers
v0x600001341f80_0 .net "dma_ready", 0 0, L_0x6000010a83c0;  alias, 1 drivers
v0x600001342010_0 .net "dma_wdata", 255 0, L_0x600000ab9ea0;  alias, 1 drivers
v0x6000013420a0_0 .net "dma_we", 0 0, L_0x600000ab9f10;  alias, 1 drivers
v0x600001342130_0 .var "grant_dma", 3 0;
v0x6000013421c0_0 .var "grant_mxu_a", 3 0;
v0x600001342250_0 .var "grant_mxu_o", 3 0;
v0x6000013422e0_0 .var "grant_mxu_w", 3 0;
v0x600001342370_0 .var "grant_vpu", 3 0;
v0x600001342400_0 .net "mxu_a_addr", 19 0, L_0x600001094f00;  alias, 1 drivers
v0x600001342490_0 .net "mxu_a_rdata", 255 0, L_0x600000aba4c0;  alias, 1 drivers
v0x600001342520_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000013425b0_0 .net "mxu_a_re", 0 0, L_0x600001094fa0;  alias, 1 drivers
v0x600001342640_0 .net "mxu_a_ready", 0 0, L_0x6000010a8280;  alias, 1 drivers
v0x6000013426d0_0 .net "mxu_o_addr", 19 0, L_0x600001095180;  alias, 1 drivers
v0x600001342760_0 .net "mxu_o_ready", 0 0, L_0x6000010a8320;  alias, 1 drivers
v0x6000013427f0_0 .net "mxu_o_wdata", 255 0, L_0x600001095360;  alias, 1 drivers
v0x600001342880_0 .net "mxu_o_we", 0 0, L_0x600000ab9960;  alias, 1 drivers
v0x600001342910_0 .net "mxu_w_addr", 19 0, L_0x600001094c80;  alias, 1 drivers
v0x6000013429a0_0 .net "mxu_w_rdata", 255 0, v0x600001342a30_0;  alias, 1 drivers
v0x600001342a30_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001342ac0_0 .net "mxu_w_re", 0 0, L_0x600001094d20;  alias, 1 drivers
v0x600001342b50_0 .net "mxu_w_ready", 0 0, L_0x6000010a8140;  alias, 1 drivers
v0x600001342be0_0 .var "req_dma", 3 0;
v0x600001342c70_0 .var "req_mxu_a", 3 0;
v0x600001342d00_0 .var "req_mxu_o", 3 0;
v0x600001342d90_0 .var "req_mxu_w", 3 0;
v0x600001342e20_0 .var "req_vpu", 3 0;
v0x600001342eb0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001342f40_0 .net "vpu_addr", 19 0, v0x600001344870_0;  alias, 1 drivers
v0x600001342fd0_0 .net "vpu_rdata", 255 0, L_0x600000aba530;  alias, 1 drivers
v0x600001343060_0 .var "vpu_rdata_reg", 255 0;
v0x6000013430f0_0 .net "vpu_re", 0 0, L_0x600000ab9d50;  alias, 1 drivers
v0x600001343180_0 .net "vpu_ready", 0 0, L_0x6000010a81e0;  alias, 1 drivers
v0x600001343210_0 .net "vpu_wdata", 255 0, L_0x600000ab9c70;  alias, 1 drivers
v0x6000013432a0_0 .net "vpu_we", 0 0, L_0x600000ab9ce0;  alias, 1 drivers
v0x600001343330_0 .net "word_dma", 7 0, L_0x6000010a80a0;  1 drivers
v0x6000013433c0_0 .net "word_mxu_a", 7 0, L_0x600001097e80;  1 drivers
v0x600001343450_0 .net "word_mxu_o", 7 0, L_0x600001097f20;  1 drivers
v0x6000013434e0_0 .net "word_mxu_w", 7 0, L_0x600001097de0;  1 drivers
v0x600001343570_0 .net "word_vpu", 7 0, L_0x6000010a8000;  1 drivers
E_0x600003bc6080/0 .event anyedge, v0x6000013418c0_0, v0x600001340090_0, v0x6000013405a0_0, v0x600001340ab0_0;
E_0x600003bc6080/1 .event anyedge, v0x600001340fc0_0, v0x600001341710_0, v0x600001341b00_0, v0x6000013415f0_0;
E_0x600003bc6080 .event/or E_0x600003bc6080/0, E_0x600003bc6080/1;
E_0x600003bc6100/0 .event anyedge, v0x600001342d90_0, v0x600001342c70_0, v0x600001342d00_0, v0x600001342e20_0;
E_0x600003bc6100/1 .event anyedge, v0x600001342be0_0, v0x6000013422e0_0, v0x6000013434e0_0, v0x6000013421c0_0;
E_0x600003bc6100/2 .event anyedge, v0x6000013433c0_0, v0x600001342250_0, v0x600001343450_0, v0x6000013427f0_0;
E_0x600003bc6100/3 .event anyedge, v0x600001342370_0, v0x600001343570_0, v0x600001343210_0, v0x6000013432a0_0;
E_0x600003bc6100/4 .event anyedge, v0x6000013430f0_0, v0x600001342130_0, v0x600001343330_0, v0x600001324240_0;
E_0x600003bc6100/5 .event anyedge, v0x600001324360_0, v0x600001324090_0;
E_0x600003bc6100 .event/or E_0x600003bc6100/0, E_0x600003bc6100/1, E_0x600003bc6100/2, E_0x600003bc6100/3, E_0x600003bc6100/4, E_0x600003bc6100/5;
E_0x600003bc6140/0 .event anyedge, v0x600001342ac0_0, v0x600001341830_0, v0x6000013425b0_0, v0x600001341680_0;
E_0x600003bc6140/1 .event anyedge, v0x600001342880_0, v0x6000013417a0_0, v0x6000013432a0_0, v0x6000013430f0_0;
E_0x600003bc6140/2 .event anyedge, v0x600001341a70_0, v0x600001324360_0, v0x600001324090_0, v0x600001341560_0;
E_0x600003bc6140 .event/or E_0x600003bc6140/0, E_0x600003bc6140/1, E_0x600003bc6140/2;
L_0x6000010975c0 .part v0x600001341c20_0, 0, 1;
L_0x600001097660 .part v0x6000013419e0_0, 0, 1;
L_0x600001097700 .part v0x600001341c20_0, 1, 1;
L_0x6000010977a0 .part v0x6000013419e0_0, 1, 1;
L_0x600001097840 .part v0x600001341c20_0, 2, 1;
L_0x6000010978e0 .part v0x6000013419e0_0, 2, 1;
L_0x600001097980 .part v0x600001341c20_0, 3, 1;
L_0x600001097a20 .part v0x6000013419e0_0, 3, 1;
L_0x600001097ac0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001094c80 (v0x600001341200_0) S_0x1398314b0;
L_0x600001097b60 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001094f00 (v0x600001341200_0) S_0x1398314b0;
L_0x600001097c00 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001095180 (v0x600001341200_0) S_0x1398314b0;
L_0x600001097ca0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001344870_0 (v0x600001341200_0) S_0x1398314b0;
L_0x600001097d40 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001323f00_0 (v0x600001341200_0) S_0x1398314b0;
L_0x600001097de0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001094c80 (v0x600001341320_0) S_0x139831620;
L_0x600001097e80 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001094f00 (v0x600001341320_0) S_0x139831620;
L_0x600001097f20 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001095180 (v0x600001341320_0) S_0x139831620;
L_0x6000010a8000 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001344870_0 (v0x600001341320_0) S_0x139831620;
L_0x6000010a80a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001323f00_0 (v0x600001341320_0) S_0x139831620;
L_0x6000010a8140 .part/v v0x6000013422e0_0, L_0x600001097ac0, 1;
L_0x6000010a8280 .part/v v0x6000013421c0_0, L_0x600001097b60, 1;
L_0x6000010a8320 .part/v v0x600001342250_0, L_0x600001097c00, 1;
L_0x6000010a81e0 .part/v v0x600001342370_0, L_0x600001097ca0, 1;
L_0x6000010a83c0 .part/v v0x600001342130_0, L_0x600001097d40, 1;
S_0x13983e160 .scope generate, "bank_gen[0]" "bank_gen[0]" 11 184, 11 184 0, S_0x13985f0d0;
 .timescale 0 0;
P_0x600003bc6180 .param/l "i" 1 11 184, +C4<00>;
S_0x13983e2d0 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x13983e160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000feeb80 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000feebc0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000013414d0_0 .array/port v0x6000013414d0, 0;
v0x60000134fde0_0 .net "addr", 7 0, v0x6000013414d0_0;  1 drivers
v0x60000134fe70_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000134ff00_0 .var/i "i", 31 0;
v0x600001340000 .array "mem", 255 0, 255 0;
v0x600001340090_0 .var "rdata", 255 0;
v0x600001340120_0 .net "re", 0 0, L_0x600001097660;  1 drivers
v0x600001341b90_0 .array/port v0x600001341b90, 0;
v0x6000013401b0_0 .net "wdata", 255 0, v0x600001341b90_0;  1 drivers
v0x600001340240_0 .net "we", 0 0, L_0x6000010975c0;  1 drivers
S_0x1398387a0 .scope generate, "bank_gen[1]" "bank_gen[1]" 11 184, 11 184 0, S_0x13985f0d0;
 .timescale 0 0;
P_0x600003bc62c0 .param/l "i" 1 11 184, +C4<01>;
S_0x139838910 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x1398387a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fef680 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fef6c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000013414d0_1 .array/port v0x6000013414d0, 1;
v0x600001340360_0 .net "addr", 7 0, v0x6000013414d0_1;  1 drivers
v0x6000013403f0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001340480_0 .var/i "i", 31 0;
v0x600001340510 .array "mem", 255 0, 255 0;
v0x6000013405a0_0 .var "rdata", 255 0;
v0x600001340630_0 .net "re", 0 0, L_0x6000010977a0;  1 drivers
v0x600001341b90_1 .array/port v0x600001341b90, 1;
v0x6000013406c0_0 .net "wdata", 255 0, v0x600001341b90_1;  1 drivers
v0x600001340750_0 .net "we", 0 0, L_0x600001097700;  1 drivers
S_0x139836150 .scope generate, "bank_gen[2]" "bank_gen[2]" 11 184, 11 184 0, S_0x13985f0d0;
 .timescale 0 0;
P_0x600003bc6400 .param/l "i" 1 11 184, +C4<010>;
S_0x1398362c0 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x139836150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fef700 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fef740 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000013414d0_2 .array/port v0x6000013414d0, 2;
v0x600001340870_0 .net "addr", 7 0, v0x6000013414d0_2;  1 drivers
v0x600001340900_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001340990_0 .var/i "i", 31 0;
v0x600001340a20 .array "mem", 255 0, 255 0;
v0x600001340ab0_0 .var "rdata", 255 0;
v0x600001340b40_0 .net "re", 0 0, L_0x6000010978e0;  1 drivers
v0x600001341b90_2 .array/port v0x600001341b90, 2;
v0x600001340bd0_0 .net "wdata", 255 0, v0x600001341b90_2;  1 drivers
v0x600001340c60_0 .net "we", 0 0, L_0x600001097840;  1 drivers
S_0x139833b00 .scope generate, "bank_gen[3]" "bank_gen[3]" 11 184, 11 184 0, S_0x13985f0d0;
 .timescale 0 0;
P_0x600003bc6540 .param/l "i" 1 11 184, +C4<011>;
S_0x139833c70 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x139833b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fef780 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fef7c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000013414d0_3 .array/port v0x6000013414d0, 3;
v0x600001340d80_0 .net "addr", 7 0, v0x6000013414d0_3;  1 drivers
v0x600001340e10_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001340ea0_0 .var/i "i", 31 0;
v0x600001340f30 .array "mem", 255 0, 255 0;
v0x600001340fc0_0 .var "rdata", 255 0;
v0x600001341050_0 .net "re", 0 0, L_0x600001097a20;  1 drivers
v0x600001341b90_3 .array/port v0x600001341b90, 3;
v0x6000013410e0_0 .net "wdata", 255 0, v0x600001341b90_3;  1 drivers
v0x600001341170_0 .net "we", 0 0, L_0x600001097980;  1 drivers
S_0x1398314b0 .scope function.vec4.s2, "get_bank" "get_bank" 11 73, 11 73 0, S_0x13985f0d0;
 .timescale 0 0;
v0x600001341200_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x1398314b0
TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x600001341200_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001341200_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x139831620 .scope function.vec4.s8, "get_word" "get_word" 11 81, 11 81 0, S_0x13985f0d0;
 .timescale 0 0;
v0x600001341320_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x139831620
TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x600001341320_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x13982c810 .scope module, "vpu_inst" "vector_unit" 6 407, 12 17 0, S_0x138fd3630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x139031200 .param/l "DATA_WIDTH" 0 12 19, +C4<00000000000000000000000000010000>;
P_0x139031240 .param/l "LANES" 0 12 18, +C4<00000000000000000000000000010000>;
P_0x139031280 .param/l "REDUCE_STAGES" 1 12 201, +C4<00000000000000000000000000000100>;
P_0x1390312c0 .param/l "SRAM_ADDR_W" 0 12 21, +C4<00000000000000000000000000010100>;
P_0x139031300 .param/l "S_DECODE" 1 12 112, C4<001>;
P_0x139031340 .param/l "S_DONE" 1 12 117, C4<110>;
P_0x139031380 .param/l "S_EXECUTE" 1 12 113, C4<010>;
P_0x1390313c0 .param/l "S_IDLE" 1 12 111, C4<000>;
P_0x139031400 .param/l "S_MEM_WAIT" 1 12 114, C4<011>;
P_0x139031440 .param/l "S_REDUCE" 1 12 115, C4<100>;
P_0x139031480 .param/l "S_WRITEBACK" 1 12 116, C4<101>;
P_0x1390314c0 .param/l "VOP_ADD" 1 12 78, C4<00000001>;
P_0x139031500 .param/l "VOP_BCAST" 1 12 92, C4<00110010>;
P_0x139031540 .param/l "VOP_GELU" 1 12 83, C4<00010001>;
P_0x139031580 .param/l "VOP_LOAD" 1 12 90, C4<00110000>;
P_0x1390315c0 .param/l "VOP_MADD" 1 12 81, C4<00000100>;
P_0x139031600 .param/l "VOP_MAX" 1 12 88, C4<00100001>;
P_0x139031640 .param/l "VOP_MIN" 1 12 89, C4<00100010>;
P_0x139031680 .param/l "VOP_MOV" 1 12 93, C4<00110011>;
P_0x1390316c0 .param/l "VOP_MUL" 1 12 80, C4<00000011>;
P_0x139031700 .param/l "VOP_RELU" 1 12 82, C4<00010000>;
P_0x139031740 .param/l "VOP_SIGMOID" 1 12 85, C4<00010011>;
P_0x139031780 .param/l "VOP_SILU" 1 12 84, C4<00010010>;
P_0x1390317c0 .param/l "VOP_STORE" 1 12 91, C4<00110001>;
P_0x139031800 .param/l "VOP_SUB" 1 12 79, C4<00000010>;
P_0x139031840 .param/l "VOP_SUM" 1 12 87, C4<00100000>;
P_0x139031880 .param/l "VOP_TANH" 1 12 86, C4<00010100>;
P_0x1390318c0 .param/l "VOP_ZERO" 1 12 94, C4<00110100>;
P_0x139031900 .param/l "VREG_COUNT" 0 12 20, +C4<00000000000000000000000000100000>;
L_0x600000ab9ab0 .functor BUFZ 256, L_0x600001096da0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab9b20 .functor BUFZ 256, L_0x600001096ee0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab9b90 .functor BUFZ 1, v0x600001344000_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab9c70 .functor BUFZ 256, v0x600001344bd0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab9ce0 .functor BUFZ 1, v0x600001344cf0_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab9d50 .functor BUFZ 1, v0x600001344a20_0, C4<0>, C4<0>, C4<0>;
v0x600001343600_0 .net *"_ivl_48", 255 0, L_0x600001096da0;  1 drivers
v0x600001343690_0 .net *"_ivl_50", 6 0, L_0x600001096e40;  1 drivers
L_0x1400d5428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001343720_0 .net *"_ivl_53", 1 0, L_0x1400d5428;  1 drivers
v0x6000013437b0_0 .net *"_ivl_56", 255 0, L_0x600001096ee0;  1 drivers
v0x600001343840_0 .net *"_ivl_58", 6 0, L_0x600001096f80;  1 drivers
L_0x1400d5470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013438d0_0 .net *"_ivl_61", 1 0, L_0x1400d5470;  1 drivers
L_0x1400d54b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001343960_0 .net/2u *"_ivl_64", 2 0, L_0x1400d54b8;  1 drivers
v0x6000013439f0_0 .var "addr_reg", 19 0;
v0x600001343a80_0 .var "alu_result", 255 0;
v0x600001343b10_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001343ba0_0 .net "cmd", 127 0, v0x600001327330_0;  alias, 1 drivers
v0x600001343c30_0 .net "cmd_done", 0 0, L_0x600000ab9b90;  alias, 1 drivers
v0x600001343cc0_0 .net "cmd_ready", 0 0, L_0x600001097020;  alias, 1 drivers
v0x600001343d50_0 .var "cmd_reg", 127 0;
v0x600001343de0_0 .net "cmd_valid", 0 0, L_0x600000a9e300;  alias, 1 drivers
v0x600001343e70_0 .net "count", 15 0, L_0x600001096d00;  1 drivers
v0x600001343f00_0 .var "count_reg", 15 0;
v0x600001344000_0 .var "done_reg", 0 0;
v0x600001344090_0 .var "elem_count", 15 0;
v0x600001344120_0 .net "imm", 15 0, L_0x600001096bc0;  1 drivers
v0x6000013441b0_0 .var "imm_reg", 15 0;
v0x600001344240_0 .var/i "lane", 31 0;
v0x6000013442d0 .array "lane_a", 15 0;
v0x6000013442d0_0 .net v0x6000013442d0 0, 15 0, L_0x6000010954a0; 1 drivers
v0x6000013442d0_1 .net v0x6000013442d0 1, 15 0, L_0x6000010955e0; 1 drivers
v0x6000013442d0_2 .net v0x6000013442d0 2, 15 0, L_0x600001095720; 1 drivers
v0x6000013442d0_3 .net v0x6000013442d0 3, 15 0, L_0x600001095860; 1 drivers
v0x6000013442d0_4 .net v0x6000013442d0 4, 15 0, L_0x6000010959a0; 1 drivers
v0x6000013442d0_5 .net v0x6000013442d0 5, 15 0, L_0x600001095ae0; 1 drivers
v0x6000013442d0_6 .net v0x6000013442d0 6, 15 0, L_0x600001095c20; 1 drivers
v0x6000013442d0_7 .net v0x6000013442d0 7, 15 0, L_0x600001095d60; 1 drivers
v0x6000013442d0_8 .net v0x6000013442d0 8, 15 0, L_0x600001095ea0; 1 drivers
v0x6000013442d0_9 .net v0x6000013442d0 9, 15 0, L_0x600001095fe0; 1 drivers
v0x6000013442d0_10 .net v0x6000013442d0 10, 15 0, L_0x6000010961c0; 1 drivers
v0x6000013442d0_11 .net v0x6000013442d0 11, 15 0, L_0x600001096260; 1 drivers
v0x6000013442d0_12 .net v0x6000013442d0 12, 15 0, L_0x6000010963a0; 1 drivers
v0x6000013442d0_13 .net v0x6000013442d0 13, 15 0, L_0x6000010964e0; 1 drivers
v0x6000013442d0_14 .net v0x6000013442d0 14, 15 0, L_0x600001096620; 1 drivers
v0x6000013442d0_15 .net v0x6000013442d0 15, 15 0, L_0x600001096760; 1 drivers
v0x600001344360 .array "lane_b", 15 0;
v0x600001344360_0 .net v0x600001344360 0, 15 0, L_0x600001095540; 1 drivers
v0x600001344360_1 .net v0x600001344360 1, 15 0, L_0x600001095680; 1 drivers
v0x600001344360_2 .net v0x600001344360 2, 15 0, L_0x6000010957c0; 1 drivers
v0x600001344360_3 .net v0x600001344360 3, 15 0, L_0x600001095900; 1 drivers
v0x600001344360_4 .net v0x600001344360 4, 15 0, L_0x600001095a40; 1 drivers
v0x600001344360_5 .net v0x600001344360 5, 15 0, L_0x600001095b80; 1 drivers
v0x600001344360_6 .net v0x600001344360 6, 15 0, L_0x600001095cc0; 1 drivers
v0x600001344360_7 .net v0x600001344360 7, 15 0, L_0x600001095e00; 1 drivers
v0x600001344360_8 .net v0x600001344360 8, 15 0, L_0x600001095f40; 1 drivers
v0x600001344360_9 .net v0x600001344360 9, 15 0, L_0x600001096120; 1 drivers
v0x600001344360_10 .net v0x600001344360 10, 15 0, L_0x600001096080; 1 drivers
v0x600001344360_11 .net v0x600001344360 11, 15 0, L_0x600001096300; 1 drivers
v0x600001344360_12 .net v0x600001344360 12, 15 0, L_0x600001096440; 1 drivers
v0x600001344360_13 .net v0x600001344360 13, 15 0, L_0x600001096580; 1 drivers
v0x600001344360_14 .net v0x600001344360 14, 15 0, L_0x6000010966c0; 1 drivers
v0x600001344360_15 .net v0x600001344360 15, 15 0, L_0x600001096800; 1 drivers
v0x6000013443f0 .array "lane_result", 15 0, 15 0;
v0x600001344480_0 .net "mem_addr", 19 0, L_0x600001096c60;  1 drivers
v0x600001344510_0 .var "mem_addr_reg", 19 0;
v0x6000013445a0_0 .net "opcode", 7 0, L_0x6000010968a0;  1 drivers
v0x600001344630_0 .var "reduce_result", 15 0;
v0x6000013446c0 .array "reduce_tree", 79 0, 15 0;
v0x600001344750_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000013447e0_0 .net "sram_addr", 19 0, v0x600001344870_0;  alias, 1 drivers
v0x600001344870_0 .var "sram_addr_reg", 19 0;
v0x600001344900_0 .net "sram_rdata", 255 0, L_0x600000aba530;  alias, 1 drivers
v0x600001344990_0 .net "sram_re", 0 0, L_0x600000ab9d50;  alias, 1 drivers
v0x600001344a20_0 .var "sram_re_reg", 0 0;
v0x600001344ab0_0 .net "sram_ready", 0 0, L_0x6000010a81e0;  alias, 1 drivers
v0x600001344b40_0 .net "sram_wdata", 255 0, L_0x600000ab9c70;  alias, 1 drivers
v0x600001344bd0_0 .var "sram_wdata_reg", 255 0;
v0x600001344c60_0 .net "sram_we", 0 0, L_0x600000ab9ce0;  alias, 1 drivers
v0x600001344cf0_0 .var "sram_we_reg", 0 0;
v0x600001344d80_0 .var/i "stage", 31 0;
v0x600001344e10_0 .var "state", 2 0;
v0x600001344ea0_0 .net "subop", 7 0, L_0x600001096940;  1 drivers
v0x600001344f30_0 .var "subop_reg", 7 0;
v0x600001344fc0_0 .net "vd", 4 0, L_0x6000010969e0;  1 drivers
v0x600001345050_0 .var "vd_reg", 4 0;
v0x6000013450e0 .array "vrf", 31 0, 255 0;
v0x600001345170_0 .net "vs1", 4 0, L_0x600001096a80;  1 drivers
v0x600001345200_0 .net "vs1_data", 255 0, L_0x600000ab9ab0;  1 drivers
v0x600001345290_0 .var "vs1_reg", 4 0;
v0x600001345320_0 .net "vs2", 4 0, L_0x600001096b20;  1 drivers
v0x6000013453b0_0 .net "vs2_data", 255 0, L_0x600000ab9b20;  1 drivers
v0x600001345440_0 .var "vs2_reg", 4 0;
E_0x600003bc6e40/0 .event anyedge, v0x6000013442d0_0, v0x6000013442d0_1, v0x6000013442d0_2, v0x6000013442d0_3;
E_0x600003bc6e40/1 .event anyedge, v0x6000013442d0_4, v0x6000013442d0_5, v0x6000013442d0_6, v0x6000013442d0_7;
E_0x600003bc6e40/2 .event anyedge, v0x6000013442d0_8, v0x6000013442d0_9, v0x6000013442d0_10, v0x6000013442d0_11;
E_0x600003bc6e40/3 .event anyedge, v0x6000013442d0_12, v0x6000013442d0_13, v0x6000013442d0_14, v0x6000013442d0_15;
v0x6000013446c0_0 .array/port v0x6000013446c0, 0;
v0x6000013446c0_1 .array/port v0x6000013446c0, 1;
v0x6000013446c0_2 .array/port v0x6000013446c0, 2;
E_0x600003bc6e40/4 .event anyedge, v0x600001344f30_0, v0x6000013446c0_0, v0x6000013446c0_1, v0x6000013446c0_2;
v0x6000013446c0_3 .array/port v0x6000013446c0, 3;
v0x6000013446c0_4 .array/port v0x6000013446c0, 4;
v0x6000013446c0_5 .array/port v0x6000013446c0, 5;
v0x6000013446c0_6 .array/port v0x6000013446c0, 6;
E_0x600003bc6e40/5 .event anyedge, v0x6000013446c0_3, v0x6000013446c0_4, v0x6000013446c0_5, v0x6000013446c0_6;
v0x6000013446c0_7 .array/port v0x6000013446c0, 7;
v0x6000013446c0_8 .array/port v0x6000013446c0, 8;
v0x6000013446c0_9 .array/port v0x6000013446c0, 9;
v0x6000013446c0_10 .array/port v0x6000013446c0, 10;
E_0x600003bc6e40/6 .event anyedge, v0x6000013446c0_7, v0x6000013446c0_8, v0x6000013446c0_9, v0x6000013446c0_10;
v0x6000013446c0_11 .array/port v0x6000013446c0, 11;
v0x6000013446c0_12 .array/port v0x6000013446c0, 12;
v0x6000013446c0_13 .array/port v0x6000013446c0, 13;
v0x6000013446c0_14 .array/port v0x6000013446c0, 14;
E_0x600003bc6e40/7 .event anyedge, v0x6000013446c0_11, v0x6000013446c0_12, v0x6000013446c0_13, v0x6000013446c0_14;
v0x6000013446c0_15 .array/port v0x6000013446c0, 15;
v0x6000013446c0_16 .array/port v0x6000013446c0, 16;
v0x6000013446c0_17 .array/port v0x6000013446c0, 17;
v0x6000013446c0_18 .array/port v0x6000013446c0, 18;
E_0x600003bc6e40/8 .event anyedge, v0x6000013446c0_15, v0x6000013446c0_16, v0x6000013446c0_17, v0x6000013446c0_18;
v0x6000013446c0_19 .array/port v0x6000013446c0, 19;
v0x6000013446c0_20 .array/port v0x6000013446c0, 20;
v0x6000013446c0_21 .array/port v0x6000013446c0, 21;
v0x6000013446c0_22 .array/port v0x6000013446c0, 22;
E_0x600003bc6e40/9 .event anyedge, v0x6000013446c0_19, v0x6000013446c0_20, v0x6000013446c0_21, v0x6000013446c0_22;
v0x6000013446c0_23 .array/port v0x6000013446c0, 23;
v0x6000013446c0_24 .array/port v0x6000013446c0, 24;
v0x6000013446c0_25 .array/port v0x6000013446c0, 25;
v0x6000013446c0_26 .array/port v0x6000013446c0, 26;
E_0x600003bc6e40/10 .event anyedge, v0x6000013446c0_23, v0x6000013446c0_24, v0x6000013446c0_25, v0x6000013446c0_26;
v0x6000013446c0_27 .array/port v0x6000013446c0, 27;
v0x6000013446c0_28 .array/port v0x6000013446c0, 28;
v0x6000013446c0_29 .array/port v0x6000013446c0, 29;
v0x6000013446c0_30 .array/port v0x6000013446c0, 30;
E_0x600003bc6e40/11 .event anyedge, v0x6000013446c0_27, v0x6000013446c0_28, v0x6000013446c0_29, v0x6000013446c0_30;
v0x6000013446c0_31 .array/port v0x6000013446c0, 31;
v0x6000013446c0_32 .array/port v0x6000013446c0, 32;
v0x6000013446c0_33 .array/port v0x6000013446c0, 33;
v0x6000013446c0_34 .array/port v0x6000013446c0, 34;
E_0x600003bc6e40/12 .event anyedge, v0x6000013446c0_31, v0x6000013446c0_32, v0x6000013446c0_33, v0x6000013446c0_34;
v0x6000013446c0_35 .array/port v0x6000013446c0, 35;
v0x6000013446c0_36 .array/port v0x6000013446c0, 36;
v0x6000013446c0_37 .array/port v0x6000013446c0, 37;
v0x6000013446c0_38 .array/port v0x6000013446c0, 38;
E_0x600003bc6e40/13 .event anyedge, v0x6000013446c0_35, v0x6000013446c0_36, v0x6000013446c0_37, v0x6000013446c0_38;
v0x6000013446c0_39 .array/port v0x6000013446c0, 39;
v0x6000013446c0_40 .array/port v0x6000013446c0, 40;
v0x6000013446c0_41 .array/port v0x6000013446c0, 41;
v0x6000013446c0_42 .array/port v0x6000013446c0, 42;
E_0x600003bc6e40/14 .event anyedge, v0x6000013446c0_39, v0x6000013446c0_40, v0x6000013446c0_41, v0x6000013446c0_42;
v0x6000013446c0_43 .array/port v0x6000013446c0, 43;
v0x6000013446c0_44 .array/port v0x6000013446c0, 44;
v0x6000013446c0_45 .array/port v0x6000013446c0, 45;
v0x6000013446c0_46 .array/port v0x6000013446c0, 46;
E_0x600003bc6e40/15 .event anyedge, v0x6000013446c0_43, v0x6000013446c0_44, v0x6000013446c0_45, v0x6000013446c0_46;
v0x6000013446c0_47 .array/port v0x6000013446c0, 47;
v0x6000013446c0_48 .array/port v0x6000013446c0, 48;
v0x6000013446c0_49 .array/port v0x6000013446c0, 49;
v0x6000013446c0_50 .array/port v0x6000013446c0, 50;
E_0x600003bc6e40/16 .event anyedge, v0x6000013446c0_47, v0x6000013446c0_48, v0x6000013446c0_49, v0x6000013446c0_50;
v0x6000013446c0_51 .array/port v0x6000013446c0, 51;
v0x6000013446c0_52 .array/port v0x6000013446c0, 52;
v0x6000013446c0_53 .array/port v0x6000013446c0, 53;
v0x6000013446c0_54 .array/port v0x6000013446c0, 54;
E_0x600003bc6e40/17 .event anyedge, v0x6000013446c0_51, v0x6000013446c0_52, v0x6000013446c0_53, v0x6000013446c0_54;
v0x6000013446c0_55 .array/port v0x6000013446c0, 55;
v0x6000013446c0_56 .array/port v0x6000013446c0, 56;
v0x6000013446c0_57 .array/port v0x6000013446c0, 57;
v0x6000013446c0_58 .array/port v0x6000013446c0, 58;
E_0x600003bc6e40/18 .event anyedge, v0x6000013446c0_55, v0x6000013446c0_56, v0x6000013446c0_57, v0x6000013446c0_58;
v0x6000013446c0_59 .array/port v0x6000013446c0, 59;
v0x6000013446c0_60 .array/port v0x6000013446c0, 60;
v0x6000013446c0_61 .array/port v0x6000013446c0, 61;
v0x6000013446c0_62 .array/port v0x6000013446c0, 62;
E_0x600003bc6e40/19 .event anyedge, v0x6000013446c0_59, v0x6000013446c0_60, v0x6000013446c0_61, v0x6000013446c0_62;
v0x6000013446c0_63 .array/port v0x6000013446c0, 63;
v0x6000013446c0_64 .array/port v0x6000013446c0, 64;
v0x6000013446c0_65 .array/port v0x6000013446c0, 65;
v0x6000013446c0_66 .array/port v0x6000013446c0, 66;
E_0x600003bc6e40/20 .event anyedge, v0x6000013446c0_63, v0x6000013446c0_64, v0x6000013446c0_65, v0x6000013446c0_66;
v0x6000013446c0_67 .array/port v0x6000013446c0, 67;
v0x6000013446c0_68 .array/port v0x6000013446c0, 68;
v0x6000013446c0_69 .array/port v0x6000013446c0, 69;
v0x6000013446c0_70 .array/port v0x6000013446c0, 70;
E_0x600003bc6e40/21 .event anyedge, v0x6000013446c0_67, v0x6000013446c0_68, v0x6000013446c0_69, v0x6000013446c0_70;
v0x6000013446c0_71 .array/port v0x6000013446c0, 71;
v0x6000013446c0_72 .array/port v0x6000013446c0, 72;
v0x6000013446c0_73 .array/port v0x6000013446c0, 73;
v0x6000013446c0_74 .array/port v0x6000013446c0, 74;
E_0x600003bc6e40/22 .event anyedge, v0x6000013446c0_71, v0x6000013446c0_72, v0x6000013446c0_73, v0x6000013446c0_74;
v0x6000013446c0_75 .array/port v0x6000013446c0, 75;
v0x6000013446c0_76 .array/port v0x6000013446c0, 76;
v0x6000013446c0_77 .array/port v0x6000013446c0, 77;
v0x6000013446c0_78 .array/port v0x6000013446c0, 78;
E_0x600003bc6e40/23 .event anyedge, v0x6000013446c0_75, v0x6000013446c0_76, v0x6000013446c0_77, v0x6000013446c0_78;
v0x6000013446c0_79 .array/port v0x6000013446c0, 79;
E_0x600003bc6e40/24 .event anyedge, v0x6000013446c0_79;
E_0x600003bc6e40 .event/or E_0x600003bc6e40/0, E_0x600003bc6e40/1, E_0x600003bc6e40/2, E_0x600003bc6e40/3, E_0x600003bc6e40/4, E_0x600003bc6e40/5, E_0x600003bc6e40/6, E_0x600003bc6e40/7, E_0x600003bc6e40/8, E_0x600003bc6e40/9, E_0x600003bc6e40/10, E_0x600003bc6e40/11, E_0x600003bc6e40/12, E_0x600003bc6e40/13, E_0x600003bc6e40/14, E_0x600003bc6e40/15, E_0x600003bc6e40/16, E_0x600003bc6e40/17, E_0x600003bc6e40/18, E_0x600003bc6e40/19, E_0x600003bc6e40/20, E_0x600003bc6e40/21, E_0x600003bc6e40/22, E_0x600003bc6e40/23, E_0x600003bc6e40/24;
L_0x6000010954a0 .part L_0x600000ab9ab0, 0, 16;
L_0x600001095540 .part L_0x600000ab9b20, 0, 16;
L_0x6000010955e0 .part L_0x600000ab9ab0, 16, 16;
L_0x600001095680 .part L_0x600000ab9b20, 16, 16;
L_0x600001095720 .part L_0x600000ab9ab0, 32, 16;
L_0x6000010957c0 .part L_0x600000ab9b20, 32, 16;
L_0x600001095860 .part L_0x600000ab9ab0, 48, 16;
L_0x600001095900 .part L_0x600000ab9b20, 48, 16;
L_0x6000010959a0 .part L_0x600000ab9ab0, 64, 16;
L_0x600001095a40 .part L_0x600000ab9b20, 64, 16;
L_0x600001095ae0 .part L_0x600000ab9ab0, 80, 16;
L_0x600001095b80 .part L_0x600000ab9b20, 80, 16;
L_0x600001095c20 .part L_0x600000ab9ab0, 96, 16;
L_0x600001095cc0 .part L_0x600000ab9b20, 96, 16;
L_0x600001095d60 .part L_0x600000ab9ab0, 112, 16;
L_0x600001095e00 .part L_0x600000ab9b20, 112, 16;
L_0x600001095ea0 .part L_0x600000ab9ab0, 128, 16;
L_0x600001095f40 .part L_0x600000ab9b20, 128, 16;
L_0x600001095fe0 .part L_0x600000ab9ab0, 144, 16;
L_0x600001096120 .part L_0x600000ab9b20, 144, 16;
L_0x6000010961c0 .part L_0x600000ab9ab0, 160, 16;
L_0x600001096080 .part L_0x600000ab9b20, 160, 16;
L_0x600001096260 .part L_0x600000ab9ab0, 176, 16;
L_0x600001096300 .part L_0x600000ab9b20, 176, 16;
L_0x6000010963a0 .part L_0x600000ab9ab0, 192, 16;
L_0x600001096440 .part L_0x600000ab9b20, 192, 16;
L_0x6000010964e0 .part L_0x600000ab9ab0, 208, 16;
L_0x600001096580 .part L_0x600000ab9b20, 208, 16;
L_0x600001096620 .part L_0x600000ab9ab0, 224, 16;
L_0x6000010966c0 .part L_0x600000ab9b20, 224, 16;
L_0x600001096760 .part L_0x600000ab9ab0, 240, 16;
L_0x600001096800 .part L_0x600000ab9b20, 240, 16;
L_0x6000010968a0 .part v0x600001327330_0, 120, 8;
L_0x600001096940 .part v0x600001327330_0, 112, 8;
L_0x6000010969e0 .part v0x600001327330_0, 107, 5;
L_0x600001096a80 .part v0x600001327330_0, 102, 5;
L_0x600001096b20 .part v0x600001327330_0, 97, 5;
L_0x600001096bc0 .part v0x600001327330_0, 32, 16;
L_0x600001096c60 .part v0x600001327330_0, 76, 20;
L_0x600001096d00 .part v0x600001327330_0, 48, 16;
L_0x600001096da0 .array/port v0x6000013450e0, L_0x600001096e40;
L_0x600001096e40 .concat [ 5 2 0 0], v0x600001345290_0, L_0x1400d5428;
L_0x600001096ee0 .array/port v0x6000013450e0, L_0x600001096f80;
L_0x600001096f80 .concat [ 5 2 0 0], v0x600001345440_0, L_0x1400d5470;
L_0x600001097020 .cmp/eq 3, v0x600001344e10_0, L_0x1400d54b8;
S_0x13982c980 .scope generate, "lane_extract[0]" "lane_extract[0]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc6e80 .param/l "i" 1 12 137, +C4<00>;
v0x6000013443f0_0 .array/port v0x6000013443f0, 0;
v0x6000013443f0_1 .array/port v0x6000013443f0, 1;
v0x6000013443f0_2 .array/port v0x6000013443f0, 2;
v0x6000013443f0_3 .array/port v0x6000013443f0, 3;
E_0x600003bc6f00/0 .event anyedge, v0x6000013443f0_0, v0x6000013443f0_1, v0x6000013443f0_2, v0x6000013443f0_3;
v0x6000013443f0_4 .array/port v0x6000013443f0, 4;
v0x6000013443f0_5 .array/port v0x6000013443f0, 5;
v0x6000013443f0_6 .array/port v0x6000013443f0, 6;
v0x6000013443f0_7 .array/port v0x6000013443f0, 7;
E_0x600003bc6f00/1 .event anyedge, v0x6000013443f0_4, v0x6000013443f0_5, v0x6000013443f0_6, v0x6000013443f0_7;
v0x6000013443f0_8 .array/port v0x6000013443f0, 8;
v0x6000013443f0_9 .array/port v0x6000013443f0, 9;
v0x6000013443f0_10 .array/port v0x6000013443f0, 10;
v0x6000013443f0_11 .array/port v0x6000013443f0, 11;
E_0x600003bc6f00/2 .event anyedge, v0x6000013443f0_8, v0x6000013443f0_9, v0x6000013443f0_10, v0x6000013443f0_11;
v0x6000013443f0_12 .array/port v0x6000013443f0, 12;
v0x6000013443f0_13 .array/port v0x6000013443f0, 13;
v0x6000013443f0_14 .array/port v0x6000013443f0, 14;
v0x6000013443f0_15 .array/port v0x6000013443f0, 15;
E_0x600003bc6f00/3 .event anyedge, v0x6000013443f0_12, v0x6000013443f0_13, v0x6000013443f0_14, v0x6000013443f0_15;
E_0x600003bc6f00 .event/or E_0x600003bc6f00/0, E_0x600003bc6f00/1, E_0x600003bc6f00/2, E_0x600003bc6f00/3;
E_0x600003bc6f40/0 .event anyedge, v0x600001344f30_0, v0x6000013442d0_0, v0x6000013442d0_1, v0x6000013442d0_2;
E_0x600003bc6f40/1 .event anyedge, v0x6000013442d0_3, v0x6000013442d0_4, v0x6000013442d0_5, v0x6000013442d0_6;
E_0x600003bc6f40/2 .event anyedge, v0x6000013442d0_7, v0x6000013442d0_8, v0x6000013442d0_9, v0x6000013442d0_10;
E_0x600003bc6f40/3 .event anyedge, v0x6000013442d0_11, v0x6000013442d0_12, v0x6000013442d0_13, v0x6000013442d0_14;
E_0x600003bc6f40/4 .event anyedge, v0x6000013442d0_15, v0x600001344360_0, v0x600001344360_1, v0x600001344360_2;
E_0x600003bc6f40/5 .event anyedge, v0x600001344360_3, v0x600001344360_4, v0x600001344360_5, v0x600001344360_6;
E_0x600003bc6f40/6 .event anyedge, v0x600001344360_7, v0x600001344360_8, v0x600001344360_9, v0x600001344360_10;
E_0x600003bc6f40/7 .event anyedge, v0x600001344360_11, v0x600001344360_12, v0x600001344360_13, v0x600001344360_14;
E_0x600003bc6f40/8 .event anyedge, v0x600001344360_15, v0x6000013441b0_0;
E_0x600003bc6f40 .event/or E_0x600003bc6f40/0, E_0x600003bc6f40/1, E_0x600003bc6f40/2, E_0x600003bc6f40/3, E_0x600003bc6f40/4, E_0x600003bc6f40/5, E_0x600003bc6f40/6, E_0x600003bc6f40/7, E_0x600003bc6f40/8;
S_0x139827b70 .scope generate, "lane_extract[1]" "lane_extract[1]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc6f80 .param/l "i" 1 12 137, +C4<01>;
S_0x139827ce0 .scope generate, "lane_extract[2]" "lane_extract[2]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc7000 .param/l "i" 1 12 137, +C4<010>;
S_0x139825520 .scope generate, "lane_extract[3]" "lane_extract[3]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc7080 .param/l "i" 1 12 137, +C4<011>;
S_0x139825690 .scope generate, "lane_extract[4]" "lane_extract[4]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc7140 .param/l "i" 1 12 137, +C4<0100>;
S_0x139822ed0 .scope generate, "lane_extract[5]" "lane_extract[5]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc71c0 .param/l "i" 1 12 137, +C4<0101>;
S_0x139823040 .scope generate, "lane_extract[6]" "lane_extract[6]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc7240 .param/l "i" 1 12 137, +C4<0110>;
S_0x139820880 .scope generate, "lane_extract[7]" "lane_extract[7]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc72c0 .param/l "i" 1 12 137, +C4<0111>;
S_0x1398209f0 .scope generate, "lane_extract[8]" "lane_extract[8]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc7100 .param/l "i" 1 12 137, +C4<01000>;
S_0x13981e230 .scope generate, "lane_extract[9]" "lane_extract[9]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc7380 .param/l "i" 1 12 137, +C4<01001>;
S_0x13981e3a0 .scope generate, "lane_extract[10]" "lane_extract[10]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc7400 .param/l "i" 1 12 137, +C4<01010>;
S_0x13981bbe0 .scope generate, "lane_extract[11]" "lane_extract[11]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc7480 .param/l "i" 1 12 137, +C4<01011>;
S_0x13981bd50 .scope generate, "lane_extract[12]" "lane_extract[12]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc7500 .param/l "i" 1 12 137, +C4<01100>;
S_0x139819590 .scope generate, "lane_extract[13]" "lane_extract[13]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc7580 .param/l "i" 1 12 137, +C4<01101>;
S_0x139819700 .scope generate, "lane_extract[14]" "lane_extract[14]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc7600 .param/l "i" 1 12 137, +C4<01110>;
S_0x139816f40 .scope generate, "lane_extract[15]" "lane_extract[15]" 12 137, 12 137 0, S_0x13982c810;
 .timescale 0 0;
P_0x600003bc7680 .param/l "i" 1 12 137, +C4<01111>;
S_0x1398170b0 .scope generate, "tpc_gen[2]" "tpc_gen[2]" 4 212, 4 212 0, S_0x138f702b0;
 .timescale 0 0;
P_0x600003bc7c00 .param/l "t" 1 4 212, +C4<010>;
v0x600001371d40_0 .net/2u *"_ivl_28", 0 0, L_0x1400d8320;  1 drivers
v0x600001371dd0_0 .net/2u *"_ivl_30", 0 0, L_0x1400d8368;  1 drivers
S_0x138f76e00 .scope module, "tpc_inst" "tensor_processing_cluster" 4 226, 6 15 0, S_0x1398170b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x139022400 .param/l "ACC_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x139022440 .param/l "ARRAY_SIZE" 0 6 17, +C4<00000000000000000000000000000100>;
P_0x139022480 .param/l "DATA_WIDTH" 0 6 18, +C4<00000000000000000000000000001000>;
P_0x1390224c0 .param/l "EXT_ADDR_W" 0 6 32, +C4<00000000000000000000000000101000>;
P_0x139022500 .param/l "EXT_DATA_W" 0 6 33, +C4<00000000000000000000000100000000>;
P_0x139022540 .param/l "MXU_COMPUTE" 1 6 250, C4<010>;
P_0x139022580 .param/l "MXU_DONE" 1 6 252, C4<100>;
P_0x1390225c0 .param/l "MXU_DRAIN" 1 6 251, C4<011>;
P_0x139022600 .param/l "MXU_IDLE" 1 6 248, C4<000>;
P_0x139022640 .param/l "MXU_LOAD_W" 1 6 249, C4<001>;
P_0x139022680 .param/l "SRAM_ADDR_W" 0 6 29, +C4<00000000000000000000000000010100>;
P_0x1390226c0 .param/l "SRAM_BANKS" 0 6 26, +C4<00000000000000000000000000000100>;
P_0x139022700 .param/l "SRAM_DEPTH" 0 6 27, +C4<00000000000000000000000100000000>;
P_0x139022740 .param/l "SRAM_WIDTH" 0 6 28, +C4<00000000000000000000000100000000>;
P_0x139022780 .param/l "TPC_ID" 0 6 36, +C4<00000000000000000000000000000010>;
P_0x1390227c0 .param/l "VPU_DATA_W" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x139022800 .param/l "VPU_LANES" 0 6 22, +C4<00000000000000000000000000010000>;
L_0x600000aba760 .functor BUFZ 1, v0x60000137f450_0, C4<0>, C4<0>, C4<0>;
L_0x600000abec30 .functor OR 1, L_0x6000010a35c0, L_0x6000010a37a0, C4<0>, C4<0>;
L_0x600000abeca0 .functor AND 1, L_0x600000abebc0, L_0x600000abec30, C4<1>, C4<1>;
L_0x600000abed10 .functor BUFZ 1, v0x600001370510_0, C4<0>, C4<0>, C4<0>;
L_0x600000abed80 .functor BUFZ 1, v0x600001370000_0, C4<0>, C4<0>, C4<0>;
L_0x600000abf950 .functor AND 1, L_0x6000010a69e0, L_0x6000010a6760, C4<1>, C4<1>;
L_0x600000abf9c0 .functor AND 1, L_0x600000abf950, L_0x6000010a6800, C4<1>, C4<1>;
v0x60000137d440_0 .net *"_ivl_24", 19 0, L_0x6000010a2ee0;  1 drivers
L_0x1400d7cf0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000137d4d0_0 .net *"_ivl_27", 3 0, L_0x1400d7cf0;  1 drivers
v0x60000137d560_0 .net *"_ivl_28", 19 0, L_0x6000010a2f80;  1 drivers
L_0x1400d7d38 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000137d5f0_0 .net *"_ivl_31", 14 0, L_0x1400d7d38;  1 drivers
L_0x1400d7d80 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000137d680_0 .net/2u *"_ivl_34", 2 0, L_0x1400d7d80;  1 drivers
v0x60000137d710_0 .net *"_ivl_38", 19 0, L_0x6000010a3160;  1 drivers
L_0x1400d7dc8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000137d7a0_0 .net *"_ivl_41", 3 0, L_0x1400d7dc8;  1 drivers
v0x60000137d830_0 .net *"_ivl_42", 19 0, L_0x6000010a3200;  1 drivers
L_0x1400d7e10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000137d8c0_0 .net *"_ivl_45", 3 0, L_0x1400d7e10;  1 drivers
L_0x1400d7e58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000137d950_0 .net/2u *"_ivl_48", 2 0, L_0x1400d7e58;  1 drivers
v0x60000137d9e0_0 .net *"_ivl_52", 19 0, L_0x6000010a33e0;  1 drivers
L_0x1400d7ea0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000137da70_0 .net *"_ivl_55", 3 0, L_0x1400d7ea0;  1 drivers
v0x60000137db00_0 .net *"_ivl_56", 19 0, L_0x6000010a3480;  1 drivers
L_0x1400d7ee8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000137db90_0 .net *"_ivl_59", 3 0, L_0x1400d7ee8;  1 drivers
L_0x1400d7f30 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000137dc20_0 .net *"_ivl_63", 127 0, L_0x1400d7f30;  1 drivers
v0x60000137dcb0_0 .net *"_ivl_65", 127 0, L_0x6000010a3660;  1 drivers
L_0x1400d7f78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000137dd40_0 .net/2u *"_ivl_68", 2 0, L_0x1400d7f78;  1 drivers
v0x60000137ddd0_0 .net *"_ivl_70", 0 0, L_0x6000010a35c0;  1 drivers
L_0x1400d7fc0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000137de60_0 .net/2u *"_ivl_72", 2 0, L_0x1400d7fc0;  1 drivers
v0x60000137def0_0 .net *"_ivl_74", 0 0, L_0x6000010a37a0;  1 drivers
v0x60000137df80_0 .net *"_ivl_77", 0 0, L_0x600000abec30;  1 drivers
v0x60000137e010_0 .net *"_ivl_87", 0 0, L_0x600000abf950;  1 drivers
v0x60000137e0a0_0 .net *"_ivl_89", 0 0, L_0x6000010a6800;  1 drivers
v0x60000137e130_0 .var "act_data_d", 31 0;
v0x60000137e1c0_0 .var "act_valid_d", 0 0;
v0x60000137e250_0 .var "act_valid_d2", 0 0;
v0x60000137e2e0_0 .net "axi_araddr", 39 0, L_0x600000abf5d0;  alias, 1 drivers
v0x60000137e370_0 .net "axi_arlen", 7 0, L_0x600000abf640;  alias, 1 drivers
v0x60000137e400_0 .net "axi_arready", 0 0, L_0x6000010a6d00;  1 drivers
v0x60000137e490_0 .net "axi_arvalid", 0 0, v0x60000135a2e0_0;  1 drivers
v0x60000137e520_0 .net "axi_awaddr", 39 0, L_0x600000abf330;  alias, 1 drivers
v0x60000137e5b0_0 .net "axi_awlen", 7 0, L_0x600000abf3a0;  alias, 1 drivers
v0x60000137e640_0 .net "axi_awready", 0 0, L_0x6000010a6b20;  1 drivers
v0x60000137e6d0_0 .net "axi_awvalid", 0 0, v0x60000135a6d0_0;  1 drivers
v0x60000137e760_0 .net "axi_bready", 0 0, L_0x1400d8128;  1 drivers
v0x60000137e7f0_0 .net "axi_bresp", 1 0, L_0x600000ab5ab0;  alias, 1 drivers
v0x60000137e880_0 .net "axi_bvalid", 0 0, L_0x6000010a6c60;  1 drivers
v0x60000137e910_0 .net "axi_rdata", 255 0, L_0x600000ab5ce0;  alias, 1 drivers
v0x60000137e9a0_0 .net "axi_rlast", 0 0, L_0x6000010a6da0;  1 drivers
v0x60000137ea30_0 .net "axi_rready", 0 0, v0x60000135aac0_0;  1 drivers
v0x60000137eac0_0 .net "axi_rvalid", 0 0, L_0x6000010a6e40;  1 drivers
v0x60000137eb50_0 .net "axi_wdata", 255 0, L_0x600000abf480;  alias, 1 drivers
v0x60000137ebe0_0 .net "axi_wlast", 0 0, v0x60000135ad90_0;  1 drivers
v0x60000137ec70_0 .net "axi_wready", 0 0, L_0x6000010a6bc0;  1 drivers
v0x60000137ed00_0 .net "axi_wvalid", 0 0, v0x60000135af40_0;  1 drivers
v0x60000137ed90_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000137ee20_0 .net "dma_lcp_done", 0 0, L_0x600000abf100;  1 drivers
v0x60000137eeb0_0 .net "dma_lcp_ready", 0 0, L_0x6000010a5860;  1 drivers
v0x60000137ef40_0 .net "dma_sram_addr", 19 0, v0x60000135be70_0;  1 drivers
v0x60000137efd0_0 .net "dma_sram_rdata", 255 0, L_0x600000abf8e0;  1 drivers
v0x60000137f060_0 .net "dma_sram_re", 0 0, L_0x600000abf2c0;  1 drivers
v0x60000137f0f0_0 .net "dma_sram_ready", 0 0, L_0x6000010a66c0;  1 drivers
v0x60000137f180_0 .net "dma_sram_wdata", 255 0, L_0x600000abf1e0;  1 drivers
v0x60000137f210_0 .net "dma_sram_we", 0 0, L_0x600000abf250;  1 drivers
v0x60000137f2a0_0 .net "global_sync_in", 0 0, L_0x600000ab7020;  alias, 1 drivers
v0x60000137f330 .array "instr_mem", 4095 0, 127 0;
v0x60000137f3c0_0 .var "instr_rdata_reg", 127 0;
v0x60000137f450_0 .var "instr_valid_reg", 0 0;
v0x60000137f4e0_0 .net "lcp_dma_cmd", 127 0, v0x60000135d9e0_0;  1 drivers
v0x60000137f570_0 .net "lcp_dma_valid", 0 0, L_0x600000ababc0;  1 drivers
v0x60000137f600_0 .net "lcp_imem_addr", 19 0, L_0x600000aba8b0;  1 drivers
v0x60000137f690_0 .net "lcp_imem_data", 127 0, v0x60000137f3c0_0;  1 drivers
v0x60000137f720_0 .net "lcp_imem_re", 0 0, L_0x600000aba920;  1 drivers
v0x60000137f7b0_0 .net "lcp_imem_valid", 0 0, L_0x600000aba760;  1 drivers
v0x60000137f840_0 .net "lcp_mxu_cmd", 127 0, v0x60000135e6d0_0;  1 drivers
v0x60000137f8d0_0 .net "lcp_mxu_valid", 0 0, L_0x600000abaa00;  1 drivers
v0x60000137f960_0 .net "lcp_vpu_cmd", 127 0, v0x60000135f2a0_0;  1 drivers
v0x60000137f9f0_0 .net "lcp_vpu_valid", 0 0, L_0x600000abaae0;  1 drivers
v0x60000137fa80_0 .net "mxu_a_addr", 19 0, L_0x6000010a32a0;  1 drivers
v0x60000137fb10_0 .net "mxu_a_rdata", 255 0, L_0x600000abf800;  1 drivers
v0x60000137fba0_0 .net "mxu_a_re", 0 0, L_0x6000010a3340;  1 drivers
v0x60000137fc30_0 .net "mxu_a_ready", 0 0, L_0x6000010a6580;  1 drivers
v0x60000137fcc0_0 .net "mxu_cfg_k", 15 0, L_0x6000010a9cc0;  1 drivers
v0x60000137fd50_0 .net "mxu_cfg_m", 15 0, L_0x6000010a9b80;  1 drivers
v0x60000137fde0_0 .net "mxu_cfg_n", 15 0, L_0x6000010a9c20;  1 drivers
v0x60000137fe70_0 .var "mxu_col_cnt", 4 0;
v0x60000137ff00_0 .var "mxu_cycle_cnt", 15 0;
v0x600001370000_0 .var "mxu_done_reg", 0 0;
v0x600001370090_0 .net "mxu_dst_addr", 15 0, L_0x6000010a99a0;  1 drivers
v0x600001370120_0 .net "mxu_lcp_done", 0 0, L_0x600000abed80;  1 drivers
v0x6000013701b0_0 .net "mxu_lcp_ready", 0 0, L_0x600000abed10;  1 drivers
v0x600001370240_0 .net "mxu_o_addr", 19 0, L_0x6000010a3520;  1 drivers
v0x6000013702d0_0 .net "mxu_o_ready", 0 0, L_0x6000010a6620;  1 drivers
v0x600001370360_0 .net "mxu_o_wdata", 255 0, L_0x6000010a3700;  1 drivers
v0x6000013703f0_0 .net "mxu_o_we", 0 0, L_0x600000abeca0;  1 drivers
v0x600001370480_0 .var "mxu_out_cnt", 15 0;
v0x600001370510_0 .var "mxu_ready_reg", 0 0;
v0x6000013705a0_0 .net "mxu_src0_addr", 15 0, L_0x6000010a9a40;  1 drivers
v0x600001370630_0 .net "mxu_src1_addr", 15 0, L_0x6000010a9ae0;  1 drivers
v0x6000013706c0_0 .var "mxu_start_array", 0 0;
v0x600001370750_0 .var "mxu_start_array_d", 0 0;
v0x6000013707e0_0 .var "mxu_state", 2 0;
v0x600001370870_0 .net "mxu_subop", 7 0, L_0x6000010a9900;  1 drivers
v0x600001370900_0 .net "mxu_w_addr", 19 0, L_0x6000010a3020;  1 drivers
v0x600001370990_0 .net "mxu_w_rdata", 255 0, v0x60000137a9a0_0;  1 drivers
v0x600001370a20_0 .net "mxu_w_re", 0 0, L_0x6000010a30c0;  1 drivers
v0x600001370ab0_0 .net "mxu_w_ready", 0 0, L_0x6000010a6440;  1 drivers
v0x600001370b40_0 .net "noc_data_write", 0 0, L_0x600000abf9c0;  1 drivers
v0x600001370bd0_0 .net "noc_rx_addr", 19 0, L_0x1400d82d8;  alias, 1 drivers
v0x600001370c60_0 .net "noc_rx_data", 255 0, L_0x1400d8290;  alias, 1 drivers
v0x600001370cf0_0 .net "noc_rx_is_instr", 0 0, L_0x6000010a6a80;  1 drivers
v0x600001370d80_0 .net "noc_rx_ready", 0 0, L_0x6000010a6760;  1 drivers
v0x600001370e10_0 .net "noc_rx_valid", 0 0, L_0x6000010a69e0;  1 drivers
L_0x1400d81b8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001370ea0_0 .net "noc_tx_addr", 19 0, L_0x1400d81b8;  1 drivers
L_0x1400d8170 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001370f30_0 .net "noc_tx_data", 255 0, L_0x1400d8170;  1 drivers
L_0x1400d8248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001370fc0_0 .net "noc_tx_ready", 0 0, L_0x1400d8248;  1 drivers
L_0x1400d8200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001371050_0 .net "noc_tx_valid", 0 0, L_0x1400d8200;  1 drivers
v0x6000013710e0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001371170_0 .net "sync_grant", 0 0, L_0x6000010a6940;  1 drivers
v0x600001371200_0 .net "sync_request", 0 0, v0x60000135f0f0_0;  1 drivers
v0x600001371290_0 .net "systolic_busy", 0 0, L_0x600000abeae0;  1 drivers
v0x600001371320_0 .net "systolic_done", 0 0, L_0x6000010a29e0;  1 drivers
v0x6000013713b0_0 .net "systolic_result", 127 0, L_0x6000010a2580;  1 drivers
v0x600001371440_0 .net "systolic_result_valid", 0 0, L_0x600000abebc0;  1 drivers
v0x6000013714d0_0 .net "tpc_busy", 0 0, L_0x600000abaca0;  1 drivers
v0x600001371560_0 .net "tpc_done", 0 0, v0x60000135dd40_0;  1 drivers
v0x6000013715f0_0 .net "tpc_error", 0 0, v0x60000135de60_0;  1 drivers
v0x600001371680_0 .net "tpc_start", 0 0, L_0x6000010a68a0;  1 drivers
v0x600001371710_0 .net "tpc_start_pc", 19 0, L_0x600000ab7250;  alias, 1 drivers
v0x6000013717a0_0 .net "vpu_lcp_done", 0 0, L_0x600000abeed0;  1 drivers
v0x600001371830_0 .net "vpu_lcp_ready", 0 0, L_0x6000010a5360;  1 drivers
v0x6000013718c0_0 .net "vpu_sram_addr", 19 0, v0x60000137c7e0_0;  1 drivers
v0x600001371950_0 .net "vpu_sram_rdata", 255 0, L_0x600000abf870;  1 drivers
v0x6000013719e0_0 .net "vpu_sram_re", 0 0, L_0x600000abf090;  1 drivers
v0x600001371a70_0 .net "vpu_sram_ready", 0 0, L_0x6000010a64e0;  1 drivers
v0x600001371b00_0 .net "vpu_sram_wdata", 255 0, L_0x600000abefb0;  1 drivers
v0x600001371b90_0 .net "vpu_sram_we", 0 0, L_0x600000abf020;  1 drivers
v0x600001371c20_0 .var "weight_load_col_d", 1 0;
v0x600001371cb0_0 .var "weight_load_en_d", 0 0;
L_0x6000010a9900 .part v0x60000135e6d0_0, 112, 8;
L_0x6000010a99a0 .part v0x60000135e6d0_0, 96, 16;
L_0x6000010a9a40 .part v0x60000135e6d0_0, 80, 16;
L_0x6000010a9ae0 .part v0x60000135e6d0_0, 64, 16;
L_0x6000010a9b80 .part v0x60000135e6d0_0, 48, 16;
L_0x6000010a9c20 .part v0x60000135e6d0_0, 32, 16;
L_0x6000010a9cc0 .part v0x60000135e6d0_0, 16, 16;
L_0x6000010a2e40 .part v0x60000137a9a0_0, 0, 32;
L_0x6000010a2ee0 .concat [ 16 4 0 0], L_0x6000010a9ae0, L_0x1400d7cf0;
L_0x6000010a2f80 .concat [ 5 15 0 0], v0x60000137fe70_0, L_0x1400d7d38;
L_0x6000010a3020 .arith/sum 20, L_0x6000010a2ee0, L_0x6000010a2f80;
L_0x6000010a30c0 .cmp/eq 3, v0x6000013707e0_0, L_0x1400d7d80;
L_0x6000010a3160 .concat [ 16 4 0 0], L_0x6000010a9a40, L_0x1400d7dc8;
L_0x6000010a3200 .concat [ 16 4 0 0], v0x60000137ff00_0, L_0x1400d7e10;
L_0x6000010a32a0 .arith/sum 20, L_0x6000010a3160, L_0x6000010a3200;
L_0x6000010a3340 .cmp/eq 3, v0x6000013707e0_0, L_0x1400d7e58;
L_0x6000010a33e0 .concat [ 16 4 0 0], L_0x6000010a99a0, L_0x1400d7ea0;
L_0x6000010a3480 .concat [ 16 4 0 0], v0x600001370480_0, L_0x1400d7ee8;
L_0x6000010a3520 .arith/sum 20, L_0x6000010a33e0, L_0x6000010a3480;
L_0x6000010a3660 .part L_0x6000010a2580, 0, 128;
L_0x6000010a3700 .concat [ 128 128 0 0], L_0x6000010a3660, L_0x1400d7f30;
L_0x6000010a35c0 .cmp/eq 3, v0x6000013707e0_0, L_0x1400d7f78;
L_0x6000010a37a0 .cmp/eq 3, v0x6000013707e0_0, L_0x1400d7fc0;
L_0x6000010a6760 .reduce/nor L_0x600000abaca0;
L_0x6000010a6800 .reduce/nor L_0x6000010a6a80;
S_0x138f76f70 .scope module, "dma_inst" "dma_engine" 6 431, 7 14 0, S_0x138f76e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x139022a00 .param/l "BYTES_PER_WORD" 1 7 101, +C4<00000000000000000000000000100000>;
P_0x139022a40 .param/l "DATA_WIDTH" 0 7 17, +C4<00000000000000000000000100000000>;
P_0x139022a80 .param/l "DMA_LOAD" 1 7 98, C4<00000001>;
P_0x139022ac0 .param/l "DMA_STORE" 1 7 99, C4<00000010>;
P_0x139022b00 .param/l "EXT_ADDR_W" 0 7 15, +C4<00000000000000000000000000101000>;
P_0x139022b40 .param/l "INT_ADDR_W" 0 7 16, +C4<00000000000000000000000000010100>;
P_0x139022b80 .param/l "MAX_BURST" 0 7 18, +C4<00000000000000000000000000010000>;
P_0x139022bc0 .param/l "S_DECODE" 1 7 108, C4<0001>;
P_0x139022c00 .param/l "S_DONE" 1 7 123, C4<1100>;
P_0x139022c40 .param/l "S_IDLE" 1 7 107, C4<0000>;
P_0x139022c80 .param/l "S_LOAD_ADDR" 1 7 110, C4<0010>;
P_0x139022cc0 .param/l "S_LOAD_DATA" 1 7 111, C4<0011>;
P_0x139022d00 .param/l "S_LOAD_WRITE" 1 7 112, C4<0100>;
P_0x139022d40 .param/l "S_NEXT_COL" 1 7 121, C4<1010>;
P_0x139022d80 .param/l "S_NEXT_ROW" 1 7 122, C4<1011>;
P_0x139022dc0 .param/l "S_STORE_ADDR" 1 7 117, C4<0111>;
P_0x139022e00 .param/l "S_STORE_CAP" 1 7 116, C4<1101>;
P_0x139022e40 .param/l "S_STORE_DATA" 1 7 118, C4<1000>;
P_0x139022e80 .param/l "S_STORE_REQ" 1 7 114, C4<0101>;
P_0x139022ec0 .param/l "S_STORE_RESP" 1 7 119, C4<1001>;
P_0x139022f00 .param/l "S_STORE_WAIT" 1 7 115, C4<0110>;
L_0x600000abf100 .functor BUFZ 1, v0x60000135b570_0, C4<0>, C4<0>, C4<0>;
L_0x600000abf1e0 .functor BUFZ 256, v0x60000135c240_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000abf250 .functor BUFZ 1, v0x60000135c360_0, C4<0>, C4<0>, C4<0>;
L_0x600000abf2c0 .functor BUFZ 1, v0x60000135c090_0, C4<0>, C4<0>, C4<0>;
L_0x600000abf330 .functor BUFZ 40, v0x60000135a400_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000abf3a0 .functor BUFZ 8, v0x60000135a520_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000abf480 .functor BUFZ 256, v0x60000135ac70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000abf5d0 .functor BUFZ 40, v0x60000135a010_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000abf640 .functor BUFZ 8, v0x60000135a130_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1400d80e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001359ef0_0 .net/2u *"_ivl_14", 3 0, L_0x1400d80e0;  1 drivers
v0x600001359f80_0 .net "axi_araddr", 39 0, L_0x600000abf5d0;  alias, 1 drivers
v0x60000135a010_0 .var "axi_araddr_reg", 39 0;
v0x60000135a0a0_0 .net "axi_arlen", 7 0, L_0x600000abf640;  alias, 1 drivers
v0x60000135a130_0 .var "axi_arlen_reg", 7 0;
v0x60000135a1c0_0 .net "axi_arready", 0 0, L_0x6000010a6d00;  alias, 1 drivers
v0x60000135a250_0 .net "axi_arvalid", 0 0, v0x60000135a2e0_0;  alias, 1 drivers
v0x60000135a2e0_0 .var "axi_arvalid_reg", 0 0;
v0x60000135a370_0 .net "axi_awaddr", 39 0, L_0x600000abf330;  alias, 1 drivers
v0x60000135a400_0 .var "axi_awaddr_reg", 39 0;
v0x60000135a490_0 .net "axi_awlen", 7 0, L_0x600000abf3a0;  alias, 1 drivers
v0x60000135a520_0 .var "axi_awlen_reg", 7 0;
v0x60000135a5b0_0 .net "axi_awready", 0 0, L_0x6000010a6b20;  alias, 1 drivers
v0x60000135a640_0 .net "axi_awvalid", 0 0, v0x60000135a6d0_0;  alias, 1 drivers
v0x60000135a6d0_0 .var "axi_awvalid_reg", 0 0;
v0x60000135a760_0 .net "axi_bready", 0 0, L_0x1400d8128;  alias, 1 drivers
v0x60000135a7f0_0 .net "axi_bresp", 1 0, L_0x600000ab5ab0;  alias, 1 drivers
v0x60000135a880_0 .net "axi_bvalid", 0 0, L_0x6000010a6c60;  alias, 1 drivers
v0x60000135a910_0 .net "axi_rdata", 255 0, L_0x600000ab5ce0;  alias, 1 drivers
v0x60000135a9a0_0 .net "axi_rlast", 0 0, L_0x6000010a6da0;  alias, 1 drivers
v0x60000135aa30_0 .net "axi_rready", 0 0, v0x60000135aac0_0;  alias, 1 drivers
v0x60000135aac0_0 .var "axi_rready_reg", 0 0;
v0x60000135ab50_0 .net "axi_rvalid", 0 0, L_0x6000010a6e40;  alias, 1 drivers
v0x60000135abe0_0 .net "axi_wdata", 255 0, L_0x600000abf480;  alias, 1 drivers
v0x60000135ac70_0 .var "axi_wdata_reg", 255 0;
v0x60000135ad00_0 .net "axi_wlast", 0 0, v0x60000135ad90_0;  alias, 1 drivers
v0x60000135ad90_0 .var "axi_wlast_reg", 0 0;
v0x60000135ae20_0 .net "axi_wready", 0 0, L_0x6000010a6bc0;  alias, 1 drivers
v0x60000135aeb0_0 .net "axi_wvalid", 0 0, v0x60000135af40_0;  alias, 1 drivers
v0x60000135af40_0 .var "axi_wvalid_reg", 0 0;
v0x60000135afd0_0 .net "cfg_cols", 11 0, L_0x6000010a5680;  1 drivers
v0x60000135b060_0 .net "cfg_rows", 11 0, L_0x6000010a55e0;  1 drivers
v0x60000135b0f0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000135b180_0 .net "cmd", 127 0, v0x60000135d9e0_0;  alias, 1 drivers
v0x60000135b210_0 .net "cmd_done", 0 0, L_0x600000abf100;  alias, 1 drivers
v0x60000135b2a0_0 .net "cmd_ready", 0 0, L_0x6000010a5860;  alias, 1 drivers
v0x60000135b330_0 .net "cmd_valid", 0 0, L_0x600000ababc0;  alias, 1 drivers
v0x60000135b3c0_0 .var "col_count", 11 0;
v0x60000135b450_0 .var "cols_cfg", 11 0;
v0x60000135b4e0_0 .var "data_buf", 255 0;
v0x60000135b570_0 .var "done_reg", 0 0;
v0x60000135b600_0 .net "ext_addr", 39 0, L_0x6000010a54a0;  1 drivers
v0x60000135b690_0 .var "ext_base", 39 0;
v0x60000135b720_0 .var "ext_ptr", 39 0;
v0x60000135b7b0_0 .net "ext_stride", 11 0, L_0x6000010a5720;  1 drivers
v0x60000135b840_0 .var "ext_stride_cfg", 11 0;
v0x60000135b8d0_0 .net "int_addr", 19 0, L_0x6000010a5540;  1 drivers
v0x60000135b960_0 .var "int_base", 19 0;
v0x60000135b9f0_0 .var "int_ptr", 19 0;
v0x60000135ba80_0 .net "int_stride", 11 0, L_0x6000010a57c0;  1 drivers
v0x60000135bb10_0 .var "int_stride_cfg", 11 0;
v0x60000135bba0_0 .var "op_type", 7 0;
v0x60000135bc30_0 .var "row_count", 11 0;
v0x60000135bcc0_0 .var "rows_cfg", 11 0;
v0x60000135bd50_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000135bde0_0 .net "sram_addr", 19 0, v0x60000135be70_0;  alias, 1 drivers
v0x60000135be70_0 .var "sram_addr_reg", 19 0;
v0x60000135bf00_0 .net "sram_rdata", 255 0, L_0x600000abf8e0;  alias, 1 drivers
v0x60000135c000_0 .net "sram_re", 0 0, L_0x600000abf2c0;  alias, 1 drivers
v0x60000135c090_0 .var "sram_re_reg", 0 0;
v0x60000135c120_0 .net "sram_ready", 0 0, L_0x6000010a66c0;  alias, 1 drivers
v0x60000135c1b0_0 .net "sram_wdata", 255 0, L_0x600000abf1e0;  alias, 1 drivers
v0x60000135c240_0 .var "sram_wdata_reg", 255 0;
v0x60000135c2d0_0 .net "sram_we", 0 0, L_0x600000abf250;  alias, 1 drivers
v0x60000135c360_0 .var "sram_we_reg", 0 0;
v0x60000135c3f0_0 .var "state", 3 0;
v0x60000135c480_0 .net "subop", 7 0, L_0x6000010a5400;  1 drivers
L_0x6000010a5400 .part v0x60000135d9e0_0, 112, 8;
L_0x6000010a54a0 .part v0x60000135d9e0_0, 72, 40;
L_0x6000010a5540 .part v0x60000135d9e0_0, 52, 20;
L_0x6000010a55e0 .part v0x60000135d9e0_0, 40, 12;
L_0x6000010a5680 .part v0x60000135d9e0_0, 28, 12;
L_0x6000010a5720 .part v0x60000135d9e0_0, 16, 12;
L_0x6000010a57c0 .part v0x60000135d9e0_0, 4, 12;
L_0x6000010a5860 .cmp/eq 4, v0x60000135c3f0_0, L_0x1400d80e0;
S_0x138fc34f0 .scope module, "lcp_inst" "local_cmd_processor" 6 193, 8 12 0, S_0x138f76e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x139023000 .param/l "INSTR_DEPTH" 0 8 14, +C4<00000000000000000001000000000000>;
P_0x139023040 .param/l "INSTR_WIDTH" 0 8 13, +C4<00000000000000000000000010000000>;
P_0x139023080 .param/l "MAX_LOOP_NEST" 0 8 15, +C4<00000000000000000000000000000100>;
P_0x1390230c0 .param/l "OP_BARRIER" 1 8 87, C4<00000111>;
P_0x139023100 .param/l "OP_DMA" 1 8 83, C4<00000011>;
P_0x139023140 .param/l "OP_ENDLOOP" 1 8 86, C4<00000110>;
P_0x139023180 .param/l "OP_HALT" 1 8 88, C4<11111111>;
P_0x1390231c0 .param/l "OP_LOOP" 1 8 85, C4<00000101>;
P_0x139023200 .param/l "OP_NOP" 1 8 80, C4<00000000>;
P_0x139023240 .param/l "OP_SYNC" 1 8 84, C4<00000100>;
P_0x139023280 .param/l "OP_TENSOR" 1 8 81, C4<00000001>;
P_0x1390232c0 .param/l "OP_VECTOR" 1 8 82, C4<00000010>;
P_0x139023300 .param/l "SRAM_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x139023340 .param/l "SYNC_ALL" 1 8 94, C4<11111111>;
P_0x139023380 .param/l "SYNC_DMA" 1 8 93, C4<00000011>;
P_0x1390233c0 .param/l "SYNC_MXU" 1 8 91, C4<00000001>;
P_0x139023400 .param/l "SYNC_VPU" 1 8 92, C4<00000010>;
P_0x139023440 .param/l "S_BARRIER" 1 8 107, C4<0111>;
P_0x139023480 .param/l "S_CHECK_DEP" 1 8 104, C4<0100>;
P_0x1390234c0 .param/l "S_DECODE" 1 8 103, C4<0011>;
P_0x139023500 .param/l "S_ERROR" 1 8 109, C4<1001>;
P_0x139023540 .param/l "S_FETCH" 1 8 101, C4<0001>;
P_0x139023580 .param/l "S_FETCH_WAIT" 1 8 102, C4<0010>;
P_0x1390235c0 .param/l "S_HALTED" 1 8 108, C4<1000>;
P_0x139023600 .param/l "S_IDLE" 1 8 100, C4<0000>;
P_0x139023640 .param/l "S_ISSUE" 1 8 105, C4<0101>;
P_0x139023680 .param/l "S_WAIT_SYNC" 1 8 106, C4<0110>;
L_0x600000aba7d0 .functor AND 1, L_0x6000010a8fa0, L_0x6000010a90e0, C4<1>, C4<1>;
L_0x600000aba840 .functor AND 1, L_0x600000aba7d0, L_0x6000010a9220, C4<1>, C4<1>;
L_0x600000aba8b0 .functor BUFZ 20, v0x60000135e010_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000aba920 .functor BUFZ 1, v0x60000135e1c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000abaa00 .functor BUFZ 1, v0x60000135e910_0, C4<0>, C4<0>, C4<0>;
L_0x600000abaae0 .functor BUFZ 1, v0x60000135f4e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000ababc0 .functor BUFZ 1, v0x60000135dc20_0, C4<0>, C4<0>, C4<0>;
L_0x600000abac30 .functor AND 1, L_0x6000010a9680, L_0x6000010a9720, C4<1>, C4<1>;
L_0x600000abaca0 .functor AND 1, L_0x600000abac30, L_0x6000010a97c0, C4<1>, C4<1>;
L_0x1400d57d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000135c5a0_0 .net *"_ivl_11", 23 0, L_0x1400d57d0;  1 drivers
L_0x1400d5818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000135c630_0 .net/2u *"_ivl_12", 31 0, L_0x1400d5818;  1 drivers
v0x60000135c6c0_0 .net *"_ivl_14", 0 0, L_0x6000010a8fa0;  1 drivers
v0x60000135c750_0 .net *"_ivl_16", 31 0, L_0x6000010a9040;  1 drivers
L_0x1400d5860 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000135c7e0_0 .net *"_ivl_19", 23 0, L_0x1400d5860;  1 drivers
L_0x1400d58a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000135c870_0 .net/2u *"_ivl_20", 31 0, L_0x1400d58a8;  1 drivers
v0x60000135c900_0 .net *"_ivl_22", 0 0, L_0x6000010a90e0;  1 drivers
v0x60000135c990_0 .net *"_ivl_25", 0 0, L_0x600000aba7d0;  1 drivers
v0x60000135ca20_0 .net *"_ivl_26", 31 0, L_0x6000010a9180;  1 drivers
L_0x1400d58f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000135cab0_0 .net *"_ivl_29", 23 0, L_0x1400d58f0;  1 drivers
L_0x1400d5938 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000135cb40_0 .net/2u *"_ivl_30", 31 0, L_0x1400d5938;  1 drivers
v0x60000135cbd0_0 .net *"_ivl_32", 0 0, L_0x6000010a9220;  1 drivers
v0x60000135cc60_0 .net *"_ivl_36", 31 0, L_0x6000010a92c0;  1 drivers
L_0x1400d5980 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000135ccf0_0 .net *"_ivl_39", 23 0, L_0x1400d5980;  1 drivers
L_0x1400d59c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000135cd80_0 .net/2u *"_ivl_40", 31 0, L_0x1400d59c8;  1 drivers
v0x60000135ce10_0 .net *"_ivl_44", 31 0, L_0x6000010a9400;  1 drivers
L_0x1400d5a10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000135cea0_0 .net *"_ivl_47", 23 0, L_0x1400d5a10;  1 drivers
L_0x1400d5a58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000135cf30_0 .net/2u *"_ivl_48", 31 0, L_0x1400d5a58;  1 drivers
v0x60000135cfc0_0 .net *"_ivl_52", 31 0, L_0x6000010a9540;  1 drivers
L_0x1400d5aa0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000135d050_0 .net *"_ivl_55", 23 0, L_0x1400d5aa0;  1 drivers
L_0x1400d5ae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000135d0e0_0 .net/2u *"_ivl_56", 31 0, L_0x1400d5ae8;  1 drivers
L_0x1400d5b30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000135d170_0 .net/2u *"_ivl_76", 3 0, L_0x1400d5b30;  1 drivers
v0x60000135d200_0 .net *"_ivl_78", 0 0, L_0x6000010a9680;  1 drivers
v0x60000135d290_0 .net *"_ivl_8", 31 0, L_0x6000010a8f00;  1 drivers
L_0x1400d5b78 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000135d320_0 .net/2u *"_ivl_80", 3 0, L_0x1400d5b78;  1 drivers
v0x60000135d3b0_0 .net *"_ivl_82", 0 0, L_0x6000010a9720;  1 drivers
v0x60000135d440_0 .net *"_ivl_85", 0 0, L_0x600000abac30;  1 drivers
L_0x1400d5bc0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000135d4d0_0 .net/2u *"_ivl_86", 3 0, L_0x1400d5bc0;  1 drivers
v0x60000135d560_0 .net *"_ivl_88", 0 0, L_0x6000010a97c0;  1 drivers
v0x60000135d5f0_0 .net "all_done", 0 0, L_0x600000aba840;  1 drivers
v0x60000135d680_0 .net "busy", 0 0, L_0x600000abaca0;  alias, 1 drivers
v0x60000135d710_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000135d7a0_0 .var "decoded_opcode", 7 0;
v0x60000135d830_0 .var "decoded_subop", 7 0;
v0x60000135d8c0_0 .net "dma_clear", 0 0, L_0x6000010a95e0;  1 drivers
v0x60000135d950_0 .net "dma_cmd", 127 0, v0x60000135d9e0_0;  alias, 1 drivers
v0x60000135d9e0_0 .var "dma_cmd_reg", 127 0;
v0x60000135da70_0 .net "dma_done", 0 0, L_0x600000abf100;  alias, 1 drivers
v0x60000135db00_0 .net "dma_ready", 0 0, L_0x6000010a5860;  alias, 1 drivers
v0x60000135db90_0 .net "dma_valid", 0 0, L_0x600000ababc0;  alias, 1 drivers
v0x60000135dc20_0 .var "dma_valid_reg", 0 0;
v0x60000135dcb0_0 .net "done", 0 0, v0x60000135dd40_0;  alias, 1 drivers
v0x60000135dd40_0 .var "done_reg", 0 0;
v0x60000135ddd0_0 .net "error", 0 0, v0x60000135de60_0;  alias, 1 drivers
v0x60000135de60_0 .var "error_reg", 0 0;
v0x60000135def0_0 .net "global_sync_in", 0 0, L_0x600000ab7020;  alias, 1 drivers
v0x60000135df80_0 .net "imem_addr", 19 0, L_0x600000aba8b0;  alias, 1 drivers
v0x60000135e010_0 .var "imem_addr_reg", 19 0;
v0x60000135e0a0_0 .net "imem_data", 127 0, v0x60000137f3c0_0;  alias, 1 drivers
v0x60000135e130_0 .net "imem_re", 0 0, L_0x600000aba920;  alias, 1 drivers
v0x60000135e1c0_0 .var "imem_re_reg", 0 0;
v0x60000135e250_0 .net "imem_valid", 0 0, L_0x600000aba760;  alias, 1 drivers
v0x60000135e2e0_0 .var "instr_reg", 127 0;
v0x60000135e370_0 .net "loop_count", 15 0, L_0x6000010a8dc0;  1 drivers
v0x60000135e400 .array "loop_counter", 3 0, 15 0;
v0x60000135e490_0 .var "loop_sp", 1 0;
v0x60000135e520 .array "loop_start_addr", 3 0, 19 0;
v0x60000135e5b0_0 .net "mxu_clear", 0 0, L_0x6000010a9360;  1 drivers
v0x60000135e640_0 .net "mxu_cmd", 127 0, v0x60000135e6d0_0;  alias, 1 drivers
v0x60000135e6d0_0 .var "mxu_cmd_reg", 127 0;
v0x60000135e760_0 .net "mxu_done", 0 0, L_0x600000abed80;  alias, 1 drivers
v0x60000135e7f0_0 .net "mxu_ready", 0 0, L_0x600000abed10;  alias, 1 drivers
v0x60000135e880_0 .net "mxu_valid", 0 0, L_0x600000abaa00;  alias, 1 drivers
v0x60000135e910_0 .var "mxu_valid_reg", 0 0;
v0x60000135e9a0_0 .net "opcode", 7 0, L_0x6000010a8c80;  1 drivers
v0x60000135ea30_0 .var "pc", 19 0;
v0x60000135eac0_0 .var "pending_dma", 7 0;
v0x60000135eb50_0 .var "pending_mxu", 7 0;
v0x60000135ebe0_0 .var "pending_vpu", 7 0;
v0x60000135ec70_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000135ed00_0 .net "start", 0 0, L_0x6000010a68a0;  alias, 1 drivers
v0x60000135ed90_0 .net "start_pc", 19 0, L_0x600000ab7250;  alias, 1 drivers
v0x60000135ee20_0 .var "state", 3 0;
v0x60000135eeb0_0 .net "subop", 7 0, L_0x6000010a8d20;  1 drivers
v0x60000135ef40_0 .net "sync_grant", 0 0, L_0x6000010a6940;  alias, 1 drivers
v0x60000135efd0_0 .net "sync_mask", 7 0, L_0x6000010a8e60;  1 drivers
v0x60000135f060_0 .net "sync_request", 0 0, v0x60000135f0f0_0;  alias, 1 drivers
v0x60000135f0f0_0 .var "sync_request_reg", 0 0;
v0x60000135f180_0 .net "vpu_clear", 0 0, L_0x6000010a94a0;  1 drivers
v0x60000135f210_0 .net "vpu_cmd", 127 0, v0x60000135f2a0_0;  alias, 1 drivers
v0x60000135f2a0_0 .var "vpu_cmd_reg", 127 0;
v0x60000135f330_0 .net "vpu_done", 0 0, L_0x600000abeed0;  alias, 1 drivers
v0x60000135f3c0_0 .net "vpu_ready", 0 0, L_0x6000010a5360;  alias, 1 drivers
v0x60000135f450_0 .net "vpu_valid", 0 0, L_0x600000abaae0;  alias, 1 drivers
v0x60000135f4e0_0 .var "vpu_valid_reg", 0 0;
L_0x6000010a8c80 .part v0x60000137f3c0_0, 120, 8;
L_0x6000010a8d20 .part v0x60000137f3c0_0, 112, 8;
L_0x6000010a8dc0 .part v0x60000137f3c0_0, 32, 16;
L_0x6000010a8e60 .part v0x60000137f3c0_0, 104, 8;
L_0x6000010a8f00 .concat [ 8 24 0 0], v0x60000135eb50_0, L_0x1400d57d0;
L_0x6000010a8fa0 .cmp/eq 32, L_0x6000010a8f00, L_0x1400d5818;
L_0x6000010a9040 .concat [ 8 24 0 0], v0x60000135ebe0_0, L_0x1400d5860;
L_0x6000010a90e0 .cmp/eq 32, L_0x6000010a9040, L_0x1400d58a8;
L_0x6000010a9180 .concat [ 8 24 0 0], v0x60000135eac0_0, L_0x1400d58f0;
L_0x6000010a9220 .cmp/eq 32, L_0x6000010a9180, L_0x1400d5938;
L_0x6000010a92c0 .concat [ 8 24 0 0], v0x60000135eb50_0, L_0x1400d5980;
L_0x6000010a9360 .cmp/eq 32, L_0x6000010a92c0, L_0x1400d59c8;
L_0x6000010a9400 .concat [ 8 24 0 0], v0x60000135ebe0_0, L_0x1400d5a10;
L_0x6000010a94a0 .cmp/eq 32, L_0x6000010a9400, L_0x1400d5a58;
L_0x6000010a9540 .concat [ 8 24 0 0], v0x60000135eac0_0, L_0x1400d5aa0;
L_0x6000010a95e0 .cmp/eq 32, L_0x6000010a9540, L_0x1400d5ae8;
L_0x6000010a9680 .cmp/ne 4, v0x60000135ee20_0, L_0x1400d5b30;
L_0x6000010a9720 .cmp/ne 4, v0x60000135ee20_0, L_0x1400d5b78;
L_0x6000010a97c0 .cmp/ne 4, v0x60000135ee20_0, L_0x1400d5bc0;
S_0x138fc38d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 212, 8 212 0, S_0x138fc34f0;
 .timescale 0 0;
v0x60000135c510_0 .var/i "i", 31 0;
S_0x138fc1570 .scope module, "mxu_array" "systolic_array" 6 296, 9 13 0, S_0x138f76e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x138fc16e0 .param/l "ACC_WIDTH" 0 9 16, +C4<00000000000000000000000000100000>;
P_0x138fc1720 .param/l "ARRAY_SIZE" 0 9 14, +C4<00000000000000000000000000000100>;
P_0x138fc1760 .param/l "DATA_WIDTH" 0 9 15, +C4<00000000000000000000000000001000>;
P_0x138fc17a0 .param/l "S_COMPUTE" 1 9 51, C4<010>;
P_0x138fc17e0 .param/l "S_DONE" 1 9 53, C4<100>;
P_0x138fc1820 .param/l "S_DRAIN" 1 9 52, C4<011>;
P_0x138fc1860 .param/l "S_IDLE" 1 9 49, C4<000>;
P_0x138fc18a0 .param/l "S_LOAD" 1 9 50, C4<001>;
L_0x600000abe8b0 .functor OR 1, L_0x6000010a2620, L_0x6000010a26c0, C4<0>, C4<0>;
L_0x600000abe920 .functor AND 1, L_0x6000010a2760, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abe990 .functor AND 1, L_0x600000abe920, L_0x6000010a2800, C4<1>, C4<1>;
L_0x600000abea00 .functor OR 1, L_0x600000abe8b0, L_0x600000abe990, C4<0>, C4<0>;
L_0x600000abea70 .functor BUFZ 1, L_0x600000abea00, C4<0>, C4<0>, C4<0>;
L_0x600000abeae0 .functor AND 1, L_0x6000010a28a0, L_0x6000010a2940, C4<1>, C4<1>;
L_0x600000abeb50 .functor AND 1, L_0x6000010a2b20, L_0x6000010a2bc0, C4<1>, C4<1>;
L_0x600000abebc0 .functor AND 1, L_0x600000abeb50, L_0x6000010a2da0, C4<1>, C4<1>;
v0x600001365dd0_0 .net *"_ivl_101", 0 0, L_0x6000010a2da0;  1 drivers
L_0x1400d7948 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001365e60_0 .net/2u *"_ivl_37", 2 0, L_0x1400d7948;  1 drivers
v0x600001365ef0_0 .net *"_ivl_39", 0 0, L_0x6000010a2620;  1 drivers
L_0x1400d7990 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001365f80_0 .net/2u *"_ivl_41", 2 0, L_0x1400d7990;  1 drivers
v0x600001366010_0 .net *"_ivl_43", 0 0, L_0x6000010a26c0;  1 drivers
v0x6000013660a0_0 .net *"_ivl_46", 0 0, L_0x600000abe8b0;  1 drivers
L_0x1400d79d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001366130_0 .net/2u *"_ivl_47", 2 0, L_0x1400d79d8;  1 drivers
v0x6000013661c0_0 .net *"_ivl_49", 0 0, L_0x6000010a2760;  1 drivers
v0x600001366250_0 .net *"_ivl_52", 0 0, L_0x600000abe920;  1 drivers
v0x6000013662e0_0 .net *"_ivl_54", 0 0, L_0x6000010a2800;  1 drivers
v0x600001366370_0 .net *"_ivl_56", 0 0, L_0x600000abe990;  1 drivers
L_0x1400d7a20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001366400_0 .net/2u *"_ivl_61", 2 0, L_0x1400d7a20;  1 drivers
v0x600001366490_0 .net *"_ivl_63", 0 0, L_0x6000010a28a0;  1 drivers
L_0x1400d7a68 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001366520_0 .net/2u *"_ivl_65", 2 0, L_0x1400d7a68;  1 drivers
v0x6000013665b0_0 .net *"_ivl_67", 0 0, L_0x6000010a2940;  1 drivers
L_0x1400d7ab0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001366640_0 .net/2u *"_ivl_71", 2 0, L_0x1400d7ab0;  1 drivers
L_0x1400d7af8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013666d0_0 .net/2u *"_ivl_75", 2 0, L_0x1400d7af8;  1 drivers
L_0x1400d7b88 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001366760_0 .net/2u *"_ivl_81", 2 0, L_0x1400d7b88;  1 drivers
v0x6000013667f0_0 .net *"_ivl_83", 0 0, L_0x6000010a2b20;  1 drivers
v0x600001366880_0 .net *"_ivl_85", 0 0, L_0x6000010a2bc0;  1 drivers
v0x600001366910_0 .net *"_ivl_88", 0 0, L_0x600000abeb50;  1 drivers
v0x6000013669a0_0 .net *"_ivl_89", 31 0, L_0x6000010a2c60;  1 drivers
L_0x1400d7bd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001366a30_0 .net *"_ivl_92", 15 0, L_0x1400d7bd0;  1 drivers
L_0x1400dbfe0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001366ac0_0 .net *"_ivl_93", 31 0, L_0x1400dbfe0;  1 drivers
L_0x1400d7c18 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001366b50_0 .net/2u *"_ivl_97", 31 0, L_0x1400d7c18;  1 drivers
v0x600001366be0_0 .net *"_ivl_99", 31 0, L_0x6000010a2d00;  1 drivers
v0x600001366c70_0 .net "act_data", 31 0, v0x60000137e130_0;  1 drivers
v0x600001366d00 .array "act_h", 19 0;
v0x600001366d00_0 .net v0x600001366d00 0, 7 0, L_0x600000abb020; 1 drivers
v0x600001366d00_1 .net v0x600001366d00 1, 7 0, v0x6000013506c0_0; 1 drivers
v0x600001366d00_2 .net v0x600001366d00 2, 7 0, v0x600001351c20_0; 1 drivers
v0x600001366d00_3 .net v0x600001366d00 3, 7 0, v0x600001353180_0; 1 drivers
v0x600001366d00_4 .net v0x600001366d00 4, 7 0, v0x600001354750_0; 1 drivers
v0x600001366d00_5 .net v0x600001366d00 5, 7 0, L_0x600000abb090; 1 drivers
v0x600001366d00_6 .net v0x600001366d00 6, 7 0, v0x600001355cb0_0; 1 drivers
v0x600001366d00_7 .net v0x600001366d00 7, 7 0, v0x600001357210_0; 1 drivers
v0x600001366d00_8 .net v0x600001366d00 8, 7 0, v0x6000013687e0_0; 1 drivers
v0x600001366d00_9 .net v0x600001366d00 9, 7 0, v0x600001369d40_0; 1 drivers
v0x600001366d00_10 .net v0x600001366d00 10, 7 0, L_0x600000abb100; 1 drivers
v0x600001366d00_11 .net v0x600001366d00 11, 7 0, v0x60000136b2a0_0; 1 drivers
v0x600001366d00_12 .net v0x600001366d00 12, 7 0, v0x60000136c870_0; 1 drivers
v0x600001366d00_13 .net v0x600001366d00 13, 7 0, v0x60000136ddd0_0; 1 drivers
v0x600001366d00_14 .net v0x600001366d00 14, 7 0, v0x60000136f330_0; 1 drivers
v0x600001366d00_15 .net v0x600001366d00 15, 7 0, L_0x600000abb170; 1 drivers
v0x600001366d00_16 .net v0x600001366d00 16, 7 0, v0x600001360900_0; 1 drivers
v0x600001366d00_17 .net v0x600001366d00 17, 7 0, v0x600001361e60_0; 1 drivers
v0x600001366d00_18 .net v0x600001366d00 18, 7 0, v0x6000013633c0_0; 1 drivers
v0x600001366d00_19 .net v0x600001366d00 19, 7 0, v0x600001364990_0; 1 drivers
v0x600001366d90_0 .net "act_ready", 0 0, L_0x6000010a2a80;  1 drivers
v0x600001366e20_0 .net "act_valid", 0 0, v0x60000137e250_0;  1 drivers
v0x600001366eb0_0 .net "busy", 0 0, L_0x600000abeae0;  alias, 1 drivers
v0x600001366f40_0 .net "cfg_k_tiles", 15 0, L_0x6000010a9cc0;  alias, 1 drivers
L_0x1400d7c60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001366fd0_0 .net "clear_acc", 0 0, L_0x1400d7c60;  1 drivers
v0x600001367060_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x6000013670f0_0 .var "cycle_count", 15 0;
v0x600001367180_0 .var "cycle_count_next", 15 0;
v0x60000135f570_5 .array/port v0x60000135f570, 5;
v0x600001367210 .array "deskew_output", 3 0;
v0x600001367210_0 .net v0x600001367210 0, 31 0, v0x60000135f570_5; 1 drivers
v0x60000135f690_3 .array/port v0x60000135f690, 3;
v0x600001367210_1 .net v0x600001367210 1, 31 0, v0x60000135f690_3; 1 drivers
v0x60000135f7b0_1 .array/port v0x60000135f7b0, 1;
v0x600001367210_2 .net v0x600001367210 2, 31 0, v0x60000135f7b0_1; 1 drivers
v0x600001367210_3 .net v0x600001367210 3, 31 0, L_0x600000abe680; 1 drivers
v0x6000013672a0_0 .net "done", 0 0, L_0x6000010a29e0;  alias, 1 drivers
L_0x1400d7b40 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001367330_0 .net "drain_delay", 15 0, L_0x1400d7b40;  1 drivers
v0x6000013673c0_0 .net "pe_enable", 0 0, L_0x600000abea00;  1 drivers
v0x600001367450 .array "psum_bottom", 3 0;
v0x600001367450_0 .net v0x600001367450 0, 31 0, L_0x600000abe370; 1 drivers
v0x600001367450_1 .net v0x600001367450 1, 31 0, L_0x600000abe450; 1 drivers
v0x600001367450_2 .net v0x600001367450 2, 31 0, L_0x600000abe530; 1 drivers
v0x600001367450_3 .net v0x600001367450 3, 31 0, L_0x600000abe610; 1 drivers
L_0x1400d5d28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013674e0 .array "psum_v", 19 0;
v0x6000013674e0_0 .net v0x6000013674e0 0, 31 0, L_0x1400d5d28; 1 drivers
L_0x1400d5d70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013674e0_1 .net v0x6000013674e0 1, 31 0, L_0x1400d5d70; 1 drivers
L_0x1400d5db8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013674e0_2 .net v0x6000013674e0 2, 31 0, L_0x1400d5db8; 1 drivers
L_0x1400d5e00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013674e0_3 .net v0x6000013674e0 3, 31 0, L_0x1400d5e00; 1 drivers
v0x6000013674e0_4 .net v0x6000013674e0 4, 31 0, v0x600001350bd0_0; 1 drivers
v0x6000013674e0_5 .net v0x6000013674e0 5, 31 0, v0x600001352130_0; 1 drivers
v0x6000013674e0_6 .net v0x6000013674e0 6, 31 0, v0x600001353690_0; 1 drivers
v0x6000013674e0_7 .net v0x6000013674e0 7, 31 0, v0x600001354c60_0; 1 drivers
v0x6000013674e0_8 .net v0x6000013674e0 8, 31 0, v0x6000013561c0_0; 1 drivers
v0x6000013674e0_9 .net v0x6000013674e0 9, 31 0, v0x600001357720_0; 1 drivers
v0x6000013674e0_10 .net v0x6000013674e0 10, 31 0, v0x600001368cf0_0; 1 drivers
v0x6000013674e0_11 .net v0x6000013674e0 11, 31 0, v0x60000136a250_0; 1 drivers
v0x6000013674e0_12 .net v0x6000013674e0 12, 31 0, v0x60000136b7b0_0; 1 drivers
v0x6000013674e0_13 .net v0x6000013674e0 13, 31 0, v0x60000136cd80_0; 1 drivers
v0x6000013674e0_14 .net v0x6000013674e0 14, 31 0, v0x60000136e2e0_0; 1 drivers
v0x6000013674e0_15 .net v0x6000013674e0 15, 31 0, v0x60000136f840_0; 1 drivers
v0x6000013674e0_16 .net v0x6000013674e0 16, 31 0, v0x600001360e10_0; 1 drivers
v0x6000013674e0_17 .net v0x6000013674e0 17, 31 0, v0x600001362370_0; 1 drivers
v0x6000013674e0_18 .net v0x6000013674e0 18, 31 0, v0x6000013638d0_0; 1 drivers
v0x6000013674e0_19 .net v0x6000013674e0 19, 31 0, v0x600001364ea0_0; 1 drivers
v0x600001367570_0 .net "result_data", 127 0, L_0x6000010a2580;  alias, 1 drivers
L_0x1400d7ca8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001367600_0 .net "result_ready", 0 0, L_0x1400d7ca8;  1 drivers
v0x600001367690_0 .net "result_valid", 0 0, L_0x600000abebc0;  alias, 1 drivers
v0x600001367720_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000013677b0_0 .net "skew_enable", 0 0, L_0x600000abea70;  1 drivers
v0x600001367840 .array "skew_input", 3 0;
v0x600001367840_0 .net v0x600001367840 0, 7 0, L_0x6000010a9e00; 1 drivers
v0x600001367840_1 .net v0x600001367840 1, 7 0, L_0x6000010a9f40; 1 drivers
v0x600001367840_2 .net v0x600001367840 2, 7 0, L_0x6000010aa080; 1 drivers
v0x600001367840_3 .net v0x600001367840 3, 7 0, L_0x6000010aa1c0; 1 drivers
v0x6000013678d0 .array "skew_output", 3 0;
v0x6000013678d0_0 .net v0x6000013678d0 0, 7 0, v0x60000135f8d0_0; 1 drivers
v0x6000013678d0_1 .net v0x6000013678d0 1, 7 0, v0x60000135fba0_0; 1 drivers
v0x6000013678d0_2 .net v0x6000013678d0 2, 7 0, v0x60000135fe70_0; 1 drivers
v0x6000013678d0_3 .net v0x6000013678d0 3, 7 0, v0x6000013501b0_0; 1 drivers
v0x600001367960_0 .net "start", 0 0, v0x600001370750_0;  1 drivers
v0x6000013679f0_0 .var "state", 2 0;
v0x600001367a80_0 .var "state_next", 2 0;
v0x600001367b10_0 .net "weight_load_col", 1 0, v0x600001371c20_0;  1 drivers
v0x600001367ba0_0 .net "weight_load_data", 31 0, L_0x6000010a2e40;  1 drivers
v0x600001367c30_0 .net "weight_load_en", 0 0, v0x600001371cb0_0;  1 drivers
E_0x600003bd8e40/0 .event anyedge, v0x6000013679f0_0, v0x6000013670f0_0, v0x600001367960_0, v0x600001367c30_0;
E_0x600003bd8e40/1 .event anyedge, v0x600001366f40_0, v0x600001367330_0;
E_0x600003bd8e40 .event/or E_0x600003bd8e40/0, E_0x600003bd8e40/1;
L_0x6000010a9d60 .part v0x60000137e130_0, 0, 8;
L_0x1400d5c08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000010a9e00 .functor MUXZ 8, L_0x1400d5c08, L_0x6000010a9d60, v0x60000137e250_0, C4<>;
L_0x6000010a9ea0 .part v0x60000137e130_0, 8, 8;
L_0x1400d5c50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000010a9f40 .functor MUXZ 8, L_0x1400d5c50, L_0x6000010a9ea0, v0x60000137e250_0, C4<>;
L_0x6000010a9fe0 .part v0x60000137e130_0, 16, 8;
L_0x1400d5c98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000010aa080 .functor MUXZ 8, L_0x1400d5c98, L_0x6000010a9fe0, v0x60000137e250_0, C4<>;
L_0x6000010aa120 .part v0x60000137e130_0, 24, 8;
L_0x1400d5ce0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000010aa1c0 .functor MUXZ 8, L_0x1400d5ce0, L_0x6000010aa120, v0x60000137e250_0, C4<>;
L_0x6000010aa3a0 .part L_0x6000010a2e40, 0, 8;
L_0x6000010aabc0 .part L_0x6000010a2e40, 0, 8;
L_0x6000010ab3e0 .part L_0x6000010a2e40, 0, 8;
L_0x6000010abc00 .part L_0x6000010a2e40, 0, 8;
L_0x6000010ac460 .part L_0x6000010a2e40, 8, 8;
L_0x6000010acc80 .part L_0x6000010a2e40, 8, 8;
L_0x6000010ad4a0 .part L_0x6000010a2e40, 8, 8;
L_0x6000010adcc0 .part L_0x6000010a2e40, 8, 8;
L_0x6000010ae4e0 .part L_0x6000010a2e40, 16, 8;
L_0x6000010aed00 .part L_0x6000010a2e40, 16, 8;
L_0x6000010af520 .part L_0x6000010a2e40, 16, 8;
L_0x6000010afde0 .part L_0x6000010a2e40, 16, 8;
L_0x6000010a0640 .part L_0x6000010a2e40, 24, 8;
L_0x6000010a0e60 .part L_0x6000010a2e40, 24, 8;
L_0x6000010a1680 .part L_0x6000010a2e40, 24, 8;
L_0x6000010a1ea0 .part L_0x6000010a2e40, 24, 8;
L_0x6000010a2580 .concat8 [ 32 32 32 32], L_0x600000abe6f0, L_0x600000abe760, L_0x600000abe7d0, L_0x600000abe840;
L_0x6000010a2620 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d7948;
L_0x6000010a26c0 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d7990;
L_0x6000010a2760 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d79d8;
L_0x6000010a2800 .reduce/nor v0x600001371cb0_0;
L_0x6000010a28a0 .cmp/ne 3, v0x6000013679f0_0, L_0x1400d7a20;
L_0x6000010a2940 .cmp/ne 3, v0x6000013679f0_0, L_0x1400d7a68;
L_0x6000010a29e0 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d7ab0;
L_0x6000010a2a80 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d7af8;
L_0x6000010a2b20 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d7b88;
L_0x6000010a2bc0 .cmp/ge 16, v0x6000013670f0_0, L_0x1400d7b40;
L_0x6000010a2c60 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d7bd0;
L_0x6000010a2d00 .arith/sum 32, L_0x1400dbfe0, L_0x1400d7c18;
L_0x6000010a2da0 .cmp/gt 32, L_0x6000010a2d00, L_0x6000010a2c60;
S_0x138fc1a60 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 9 248, 9 248 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600000fefb80 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000110>;
P_0x600000fefbc0 .param/l "col" 1 9 248, +C4<00>;
L_0x600000abe370 .functor BUFZ 32, v0x600001360e10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fc1bd0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fc1a60;
 .timescale 0 0;
v0x60000135f570 .array "delay_stages", 5 0, 31 0;
v0x60000135f600_0 .var/i "i", 31 0;
S_0x138fc1d40 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 9 248, 9 248 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600000fefc00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000100>;
P_0x600000fefc40 .param/l "col" 1 9 248, +C4<01>;
L_0x600000abe450 .functor BUFZ 32, v0x600001362370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fc1eb0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fc1d40;
 .timescale 0 0;
v0x60000135f690 .array "delay_stages", 3 0, 31 0;
v0x60000135f720_0 .var/i "i", 31 0;
S_0x138fc2020 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 9 248, 9 248 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600000fefc80 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000010>;
P_0x600000fefcc0 .param/l "col" 1 9 248, +C4<010>;
L_0x600000abe530 .functor BUFZ 32, v0x6000013638d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fc2190 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fc2020;
 .timescale 0 0;
v0x60000135f7b0 .array "delay_stages", 1 0, 31 0;
v0x60000135f840_0 .var/i "i", 31 0;
S_0x138fc2300 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 9 248, 9 248 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600000fefd00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000000>;
P_0x600000fefd40 .param/l "col" 1 9 248, +C4<011>;
L_0x600000abe610 .functor BUFZ 32, v0x600001364ea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fc2470 .scope generate, "col_no_delay" "col_no_delay" 9 253, 9 253 0, S_0x138fc2300;
 .timescale 0 0;
L_0x600000abe680 .functor BUFZ 32, L_0x600000abe610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fc25e0 .scope generate, "gen_skew[0]" "gen_skew[0]" 9 142, 9 142 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bd90c0 .param/l "row" 1 9 142, +C4<00>;
v0x60000135f960_0 .net *"_ivl_1", 7 0, L_0x6000010a9d60;  1 drivers
v0x60000135f9f0_0 .net/2u *"_ivl_2", 7 0, L_0x1400d5c08;  1 drivers
S_0x138fc2750 .scope generate, "row0_skew" "row0_skew" 9 146, 9 146 0, S_0x138fc25e0;
 .timescale 0 0;
v0x60000135f8d0_0 .var "out_reg", 7 0;
S_0x138fc28c0 .scope generate, "gen_skew[1]" "gen_skew[1]" 9 142, 9 142 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bd9140 .param/l "row" 1 9 142, +C4<01>;
v0x60000135fc30_0 .net *"_ivl_1", 7 0, L_0x6000010a9ea0;  1 drivers
v0x60000135fcc0_0 .net/2u *"_ivl_2", 7 0, L_0x1400d5c50;  1 drivers
S_0x138fc2a30 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138fc28c0;
 .timescale 0 0;
v0x60000135fa80 .array "delay_stages", 0 0, 7 0;
v0x60000135fb10_0 .var/i "i", 31 0;
v0x60000135fba0_0 .var "out_reg", 7 0;
S_0x138fc2ba0 .scope generate, "gen_skew[2]" "gen_skew[2]" 9 142, 9 142 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bd91c0 .param/l "row" 1 9 142, +C4<010>;
v0x60000135ff00_0 .net *"_ivl_1", 7 0, L_0x6000010a9fe0;  1 drivers
v0x600001350000_0 .net/2u *"_ivl_2", 7 0, L_0x1400d5c98;  1 drivers
S_0x138fc2d10 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138fc2ba0;
 .timescale 0 0;
v0x60000135fd50 .array "delay_stages", 1 0, 7 0;
v0x60000135fde0_0 .var/i "i", 31 0;
v0x60000135fe70_0 .var "out_reg", 7 0;
S_0x138fc2e80 .scope generate, "gen_skew[3]" "gen_skew[3]" 9 142, 9 142 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bd9240 .param/l "row" 1 9 142, +C4<011>;
v0x600001350240_0 .net *"_ivl_1", 7 0, L_0x6000010aa120;  1 drivers
v0x6000013502d0_0 .net/2u *"_ivl_2", 7 0, L_0x1400d5ce0;  1 drivers
S_0x138f7edc0 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138fc2e80;
 .timescale 0 0;
v0x600001350090 .array "delay_stages", 2 0, 7 0;
v0x600001350120_0 .var/i "i", 31 0;
v0x6000013501b0_0 .var "out_reg", 7 0;
S_0x138f7ef30 .scope generate, "pe_row[0]" "pe_row[0]" 9 213, 9 213 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bd9080 .param/l "row" 1 9 213, +C4<00>;
S_0x138f7f0a0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f7ef30;
 .timescale 0 0;
P_0x600003bd9300 .param/l "col" 1 9 214, +C4<00>;
L_0x600000abb1e0 .functor AND 1, v0x600001371cb0_0, L_0x6000010aa300, C4<1>, C4<1>;
L_0x600000abb250 .functor AND 1, L_0x6000010aa4e0, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abb2c0 .functor OR 1, L_0x6000010aa440, L_0x600000abb250, C4<0>, C4<0>;
L_0x600000abb330 .functor AND 1, L_0x1400d7c60, L_0x600000abb2c0, C4<1>, C4<1>;
L_0x600000abb3a0 .functor AND 1, L_0x600000abb330, L_0x6000010aa620, C4<1>, C4<1>;
v0x600001350ea0_0 .net *"_ivl_0", 2 0, L_0x6000010aa260;  1 drivers
L_0x1400d5ed8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001350f30_0 .net/2u *"_ivl_11", 2 0, L_0x1400d5ed8;  1 drivers
v0x600001350fc0_0 .net *"_ivl_13", 0 0, L_0x6000010aa440;  1 drivers
L_0x1400d5f20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001351050_0 .net/2u *"_ivl_15", 2 0, L_0x1400d5f20;  1 drivers
v0x6000013510e0_0 .net *"_ivl_17", 0 0, L_0x6000010aa4e0;  1 drivers
v0x600001351170_0 .net *"_ivl_20", 0 0, L_0x600000abb250;  1 drivers
v0x600001351200_0 .net *"_ivl_22", 0 0, L_0x600000abb2c0;  1 drivers
v0x600001351290_0 .net *"_ivl_24", 0 0, L_0x600000abb330;  1 drivers
v0x600001351320_0 .net *"_ivl_25", 31 0, L_0x6000010aa580;  1 drivers
L_0x1400d5f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013513b0_0 .net *"_ivl_28", 15 0, L_0x1400d5f68;  1 drivers
L_0x1400d5fb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001351440_0 .net/2u *"_ivl_29", 31 0, L_0x1400d5fb0;  1 drivers
L_0x1400d5e48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013514d0_0 .net *"_ivl_3", 0 0, L_0x1400d5e48;  1 drivers
v0x600001351560_0 .net *"_ivl_31", 0 0, L_0x6000010aa620;  1 drivers
L_0x1400d5e90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013515f0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d5e90;  1 drivers
v0x600001351680_0 .net *"_ivl_6", 0 0, L_0x6000010aa300;  1 drivers
v0x600001351710_0 .net "do_clear", 0 0, L_0x600000abb3a0;  1 drivers
v0x6000013517a0_0 .net "load_weight", 0 0, L_0x600000abb1e0;  1 drivers
v0x600001351830_0 .net "weight_in", 7 0, L_0x6000010aa3a0;  1 drivers
L_0x6000010aa260 .concat [ 2 1 0 0], v0x600001371c20_0, L_0x1400d5e48;
L_0x6000010aa300 .cmp/eq 3, L_0x6000010aa260, L_0x1400d5e90;
L_0x6000010aa440 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d5ed8;
L_0x6000010aa4e0 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d5f20;
L_0x6000010aa580 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d5f68;
L_0x6000010aa620 .cmp/eq 32, L_0x6000010aa580, L_0x1400d5fb0;
S_0x138f7f210 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7f0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fefe00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fefe40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001350360_0 .net *"_ivl_11", 0 0, L_0x6000010aa8a0;  1 drivers
v0x6000013503f0_0 .net *"_ivl_12", 15 0, L_0x6000010aa940;  1 drivers
v0x600001350480_0 .net/s *"_ivl_4", 15 0, L_0x6000010aa6c0;  1 drivers
v0x600001350510_0 .net/s *"_ivl_6", 15 0, L_0x6000010aa760;  1 drivers
v0x6000013505a0_0 .net/s "a_signed", 7 0, v0x600001350750_0;  1 drivers
v0x600001350630_0 .net "act_in", 7 0, L_0x600000abb020;  alias, 1 drivers
v0x6000013506c0_0 .var "act_out", 7 0;
v0x600001350750_0 .var "act_reg", 7 0;
v0x6000013507e0_0 .net "clear_acc", 0 0, L_0x600000abb3a0;  alias, 1 drivers
v0x600001350870_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001350900_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x600001350990_0 .net "load_weight", 0 0, L_0x600000abb1e0;  alias, 1 drivers
v0x600001350a20_0 .net/s "product", 15 0, L_0x6000010aa800;  1 drivers
v0x600001350ab0_0 .net/s "product_ext", 31 0, L_0x6000010aa9e0;  1 drivers
v0x600001350b40_0 .net "psum_in", 31 0, L_0x1400d5d28;  alias, 1 drivers
v0x600001350bd0_0 .var "psum_out", 31 0;
v0x600001350c60_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001350cf0_0 .net/s "w_signed", 7 0, v0x600001350e10_0;  1 drivers
v0x600001350d80_0 .net "weight_in", 7 0, L_0x6000010aa3a0;  alias, 1 drivers
v0x600001350e10_0 .var "weight_reg", 7 0;
L_0x6000010aa6c0 .extend/s 16, v0x600001350750_0;
L_0x6000010aa760 .extend/s 16, v0x600001350e10_0;
L_0x6000010aa800 .arith/mult 16, L_0x6000010aa6c0, L_0x6000010aa760;
L_0x6000010aa8a0 .part L_0x6000010aa800, 15, 1;
LS_0x6000010aa940_0_0 .concat [ 1 1 1 1], L_0x6000010aa8a0, L_0x6000010aa8a0, L_0x6000010aa8a0, L_0x6000010aa8a0;
LS_0x6000010aa940_0_4 .concat [ 1 1 1 1], L_0x6000010aa8a0, L_0x6000010aa8a0, L_0x6000010aa8a0, L_0x6000010aa8a0;
LS_0x6000010aa940_0_8 .concat [ 1 1 1 1], L_0x6000010aa8a0, L_0x6000010aa8a0, L_0x6000010aa8a0, L_0x6000010aa8a0;
LS_0x6000010aa940_0_12 .concat [ 1 1 1 1], L_0x6000010aa8a0, L_0x6000010aa8a0, L_0x6000010aa8a0, L_0x6000010aa8a0;
L_0x6000010aa940 .concat [ 4 4 4 4], LS_0x6000010aa940_0_0, LS_0x6000010aa940_0_4, LS_0x6000010aa940_0_8, LS_0x6000010aa940_0_12;
L_0x6000010aa9e0 .concat [ 16 16 0 0], L_0x6000010aa800, L_0x6000010aa940;
S_0x138f7f380 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f7ef30;
 .timescale 0 0;
P_0x600003bd9400 .param/l "col" 1 9 214, +C4<01>;
L_0x600000abb4f0 .functor AND 1, v0x600001371cb0_0, L_0x6000010aab20, C4<1>, C4<1>;
L_0x600000abb560 .functor AND 1, L_0x6000010aad00, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abb5d0 .functor OR 1, L_0x6000010aac60, L_0x600000abb560, C4<0>, C4<0>;
L_0x600000abb640 .functor AND 1, L_0x1400d7c60, L_0x600000abb5d0, C4<1>, C4<1>;
L_0x600000abb6b0 .functor AND 1, L_0x600000abb640, L_0x6000010aae40, C4<1>, C4<1>;
v0x600001352400_0 .net *"_ivl_0", 2 0, L_0x6000010aaa80;  1 drivers
L_0x1400d6088 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001352490_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6088;  1 drivers
v0x600001352520_0 .net *"_ivl_13", 0 0, L_0x6000010aac60;  1 drivers
L_0x1400d60d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013525b0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d60d0;  1 drivers
v0x600001352640_0 .net *"_ivl_17", 0 0, L_0x6000010aad00;  1 drivers
v0x6000013526d0_0 .net *"_ivl_20", 0 0, L_0x600000abb560;  1 drivers
v0x600001352760_0 .net *"_ivl_22", 0 0, L_0x600000abb5d0;  1 drivers
v0x6000013527f0_0 .net *"_ivl_24", 0 0, L_0x600000abb640;  1 drivers
v0x600001352880_0 .net *"_ivl_25", 31 0, L_0x6000010aada0;  1 drivers
L_0x1400d6118 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001352910_0 .net *"_ivl_28", 15 0, L_0x1400d6118;  1 drivers
L_0x1400d6160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013529a0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6160;  1 drivers
L_0x1400d5ff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001352a30_0 .net *"_ivl_3", 0 0, L_0x1400d5ff8;  1 drivers
v0x600001352ac0_0 .net *"_ivl_31", 0 0, L_0x6000010aae40;  1 drivers
L_0x1400d6040 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001352b50_0 .net/2u *"_ivl_4", 2 0, L_0x1400d6040;  1 drivers
v0x600001352be0_0 .net *"_ivl_6", 0 0, L_0x6000010aab20;  1 drivers
v0x600001352c70_0 .net "do_clear", 0 0, L_0x600000abb6b0;  1 drivers
v0x600001352d00_0 .net "load_weight", 0 0, L_0x600000abb4f0;  1 drivers
v0x600001352d90_0 .net "weight_in", 7 0, L_0x6000010aabc0;  1 drivers
L_0x6000010aaa80 .concat [ 2 1 0 0], v0x600001371c20_0, L_0x1400d5ff8;
L_0x6000010aab20 .cmp/eq 3, L_0x6000010aaa80, L_0x1400d6040;
L_0x6000010aac60 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6088;
L_0x6000010aad00 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d60d0;
L_0x6000010aada0 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d6118;
L_0x6000010aae40 .cmp/eq 32, L_0x6000010aada0, L_0x1400d6160;
S_0x138f7d130 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fefe80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fefec0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000013518c0_0 .net *"_ivl_11", 0 0, L_0x6000010ab0c0;  1 drivers
v0x600001351950_0 .net *"_ivl_12", 15 0, L_0x6000010ab160;  1 drivers
v0x6000013519e0_0 .net/s *"_ivl_4", 15 0, L_0x6000010aaee0;  1 drivers
v0x600001351a70_0 .net/s *"_ivl_6", 15 0, L_0x6000010aaf80;  1 drivers
v0x600001351b00_0 .net/s "a_signed", 7 0, v0x600001351cb0_0;  1 drivers
v0x600001351b90_0 .net "act_in", 7 0, v0x6000013506c0_0;  alias, 1 drivers
v0x600001351c20_0 .var "act_out", 7 0;
v0x600001351cb0_0 .var "act_reg", 7 0;
v0x600001351d40_0 .net "clear_acc", 0 0, L_0x600000abb6b0;  alias, 1 drivers
v0x600001351dd0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001351e60_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x600001351ef0_0 .net "load_weight", 0 0, L_0x600000abb4f0;  alias, 1 drivers
v0x600001351f80_0 .net/s "product", 15 0, L_0x6000010ab020;  1 drivers
v0x600001352010_0 .net/s "product_ext", 31 0, L_0x6000010ab200;  1 drivers
v0x6000013520a0_0 .net "psum_in", 31 0, L_0x1400d5d70;  alias, 1 drivers
v0x600001352130_0 .var "psum_out", 31 0;
v0x6000013521c0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001352250_0 .net/s "w_signed", 7 0, v0x600001352370_0;  1 drivers
v0x6000013522e0_0 .net "weight_in", 7 0, L_0x6000010aabc0;  alias, 1 drivers
v0x600001352370_0 .var "weight_reg", 7 0;
L_0x6000010aaee0 .extend/s 16, v0x600001351cb0_0;
L_0x6000010aaf80 .extend/s 16, v0x600001352370_0;
L_0x6000010ab020 .arith/mult 16, L_0x6000010aaee0, L_0x6000010aaf80;
L_0x6000010ab0c0 .part L_0x6000010ab020, 15, 1;
LS_0x6000010ab160_0_0 .concat [ 1 1 1 1], L_0x6000010ab0c0, L_0x6000010ab0c0, L_0x6000010ab0c0, L_0x6000010ab0c0;
LS_0x6000010ab160_0_4 .concat [ 1 1 1 1], L_0x6000010ab0c0, L_0x6000010ab0c0, L_0x6000010ab0c0, L_0x6000010ab0c0;
LS_0x6000010ab160_0_8 .concat [ 1 1 1 1], L_0x6000010ab0c0, L_0x6000010ab0c0, L_0x6000010ab0c0, L_0x6000010ab0c0;
LS_0x6000010ab160_0_12 .concat [ 1 1 1 1], L_0x6000010ab0c0, L_0x6000010ab0c0, L_0x6000010ab0c0, L_0x6000010ab0c0;
L_0x6000010ab160 .concat [ 4 4 4 4], LS_0x6000010ab160_0_0, LS_0x6000010ab160_0_4, LS_0x6000010ab160_0_8, LS_0x6000010ab160_0_12;
L_0x6000010ab200 .concat [ 16 16 0 0], L_0x6000010ab020, L_0x6000010ab160;
S_0x138f7d2a0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f7ef30;
 .timescale 0 0;
P_0x600003bd9500 .param/l "col" 1 9 214, +C4<010>;
L_0x600000abb800 .functor AND 1, v0x600001371cb0_0, L_0x6000010ab340, C4<1>, C4<1>;
L_0x600000abb870 .functor AND 1, L_0x6000010ab520, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abb8e0 .functor OR 1, L_0x6000010ab480, L_0x600000abb870, C4<0>, C4<0>;
L_0x600000abb950 .functor AND 1, L_0x1400d7c60, L_0x600000abb8e0, C4<1>, C4<1>;
L_0x600000abb9c0 .functor AND 1, L_0x600000abb950, L_0x6000010ab660, C4<1>, C4<1>;
v0x600001353960_0 .net *"_ivl_0", 3 0, L_0x6000010ab2a0;  1 drivers
L_0x1400d6238 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013539f0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6238;  1 drivers
v0x600001353a80_0 .net *"_ivl_13", 0 0, L_0x6000010ab480;  1 drivers
L_0x1400d6280 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001353b10_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6280;  1 drivers
v0x600001353ba0_0 .net *"_ivl_17", 0 0, L_0x6000010ab520;  1 drivers
v0x600001353c30_0 .net *"_ivl_20", 0 0, L_0x600000abb870;  1 drivers
v0x600001353cc0_0 .net *"_ivl_22", 0 0, L_0x600000abb8e0;  1 drivers
v0x600001353d50_0 .net *"_ivl_24", 0 0, L_0x600000abb950;  1 drivers
v0x600001353de0_0 .net *"_ivl_25", 31 0, L_0x6000010ab5c0;  1 drivers
L_0x1400d62c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001353e70_0 .net *"_ivl_28", 15 0, L_0x1400d62c8;  1 drivers
L_0x1400d6310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001353f00_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6310;  1 drivers
L_0x1400d61a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001354000_0 .net *"_ivl_3", 1 0, L_0x1400d61a8;  1 drivers
v0x600001354090_0 .net *"_ivl_31", 0 0, L_0x6000010ab660;  1 drivers
L_0x1400d61f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001354120_0 .net/2u *"_ivl_4", 3 0, L_0x1400d61f0;  1 drivers
v0x6000013541b0_0 .net *"_ivl_6", 0 0, L_0x6000010ab340;  1 drivers
v0x600001354240_0 .net "do_clear", 0 0, L_0x600000abb9c0;  1 drivers
v0x6000013542d0_0 .net "load_weight", 0 0, L_0x600000abb800;  1 drivers
v0x600001354360_0 .net "weight_in", 7 0, L_0x6000010ab3e0;  1 drivers
L_0x6000010ab2a0 .concat [ 2 2 0 0], v0x600001371c20_0, L_0x1400d61a8;
L_0x6000010ab340 .cmp/eq 4, L_0x6000010ab2a0, L_0x1400d61f0;
L_0x6000010ab480 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6238;
L_0x6000010ab520 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6280;
L_0x6000010ab5c0 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d62c8;
L_0x6000010ab660 .cmp/eq 32, L_0x6000010ab5c0, L_0x1400d6310;
S_0x138f7d410 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7d2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000feff00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000feff40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001352e20_0 .net *"_ivl_11", 0 0, L_0x6000010ab8e0;  1 drivers
v0x600001352eb0_0 .net *"_ivl_12", 15 0, L_0x6000010ab980;  1 drivers
v0x600001352f40_0 .net/s *"_ivl_4", 15 0, L_0x6000010ab700;  1 drivers
v0x600001352fd0_0 .net/s *"_ivl_6", 15 0, L_0x6000010ab7a0;  1 drivers
v0x600001353060_0 .net/s "a_signed", 7 0, v0x600001353210_0;  1 drivers
v0x6000013530f0_0 .net "act_in", 7 0, v0x600001351c20_0;  alias, 1 drivers
v0x600001353180_0 .var "act_out", 7 0;
v0x600001353210_0 .var "act_reg", 7 0;
v0x6000013532a0_0 .net "clear_acc", 0 0, L_0x600000abb9c0;  alias, 1 drivers
v0x600001353330_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x6000013533c0_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x600001353450_0 .net "load_weight", 0 0, L_0x600000abb800;  alias, 1 drivers
v0x6000013534e0_0 .net/s "product", 15 0, L_0x6000010ab840;  1 drivers
v0x600001353570_0 .net/s "product_ext", 31 0, L_0x6000010aba20;  1 drivers
v0x600001353600_0 .net "psum_in", 31 0, L_0x1400d5db8;  alias, 1 drivers
v0x600001353690_0 .var "psum_out", 31 0;
v0x600001353720_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000013537b0_0 .net/s "w_signed", 7 0, v0x6000013538d0_0;  1 drivers
v0x600001353840_0 .net "weight_in", 7 0, L_0x6000010ab3e0;  alias, 1 drivers
v0x6000013538d0_0 .var "weight_reg", 7 0;
L_0x6000010ab700 .extend/s 16, v0x600001353210_0;
L_0x6000010ab7a0 .extend/s 16, v0x6000013538d0_0;
L_0x6000010ab840 .arith/mult 16, L_0x6000010ab700, L_0x6000010ab7a0;
L_0x6000010ab8e0 .part L_0x6000010ab840, 15, 1;
LS_0x6000010ab980_0_0 .concat [ 1 1 1 1], L_0x6000010ab8e0, L_0x6000010ab8e0, L_0x6000010ab8e0, L_0x6000010ab8e0;
LS_0x6000010ab980_0_4 .concat [ 1 1 1 1], L_0x6000010ab8e0, L_0x6000010ab8e0, L_0x6000010ab8e0, L_0x6000010ab8e0;
LS_0x6000010ab980_0_8 .concat [ 1 1 1 1], L_0x6000010ab8e0, L_0x6000010ab8e0, L_0x6000010ab8e0, L_0x6000010ab8e0;
LS_0x6000010ab980_0_12 .concat [ 1 1 1 1], L_0x6000010ab8e0, L_0x6000010ab8e0, L_0x6000010ab8e0, L_0x6000010ab8e0;
L_0x6000010ab980 .concat [ 4 4 4 4], LS_0x6000010ab980_0_0, LS_0x6000010ab980_0_4, LS_0x6000010ab980_0_8, LS_0x6000010ab980_0_12;
L_0x6000010aba20 .concat [ 16 16 0 0], L_0x6000010ab840, L_0x6000010ab980;
S_0x138f7d580 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f7ef30;
 .timescale 0 0;
P_0x600003bd9640 .param/l "col" 1 9 214, +C4<011>;
L_0x600000abbb10 .functor AND 1, v0x600001371cb0_0, L_0x6000010abb60, C4<1>, C4<1>;
L_0x600000abbb80 .functor AND 1, L_0x6000010abd40, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abbbf0 .functor OR 1, L_0x6000010abca0, L_0x600000abbb80, C4<0>, C4<0>;
L_0x600000abbc60 .functor AND 1, L_0x1400d7c60, L_0x600000abbbf0, C4<1>, C4<1>;
L_0x600000abbcd0 .functor AND 1, L_0x600000abbc60, L_0x6000010abe80, C4<1>, C4<1>;
v0x600001354f30_0 .net *"_ivl_0", 3 0, L_0x6000010abac0;  1 drivers
L_0x1400d63e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001354fc0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d63e8;  1 drivers
v0x600001355050_0 .net *"_ivl_13", 0 0, L_0x6000010abca0;  1 drivers
L_0x1400d6430 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013550e0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6430;  1 drivers
v0x600001355170_0 .net *"_ivl_17", 0 0, L_0x6000010abd40;  1 drivers
v0x600001355200_0 .net *"_ivl_20", 0 0, L_0x600000abbb80;  1 drivers
v0x600001355290_0 .net *"_ivl_22", 0 0, L_0x600000abbbf0;  1 drivers
v0x600001355320_0 .net *"_ivl_24", 0 0, L_0x600000abbc60;  1 drivers
v0x6000013553b0_0 .net *"_ivl_25", 31 0, L_0x6000010abde0;  1 drivers
L_0x1400d6478 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001355440_0 .net *"_ivl_28", 15 0, L_0x1400d6478;  1 drivers
L_0x1400d64c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013554d0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d64c0;  1 drivers
L_0x1400d6358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001355560_0 .net *"_ivl_3", 1 0, L_0x1400d6358;  1 drivers
v0x6000013555f0_0 .net *"_ivl_31", 0 0, L_0x6000010abe80;  1 drivers
L_0x1400d63a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001355680_0 .net/2u *"_ivl_4", 3 0, L_0x1400d63a0;  1 drivers
v0x600001355710_0 .net *"_ivl_6", 0 0, L_0x6000010abb60;  1 drivers
v0x6000013557a0_0 .net "do_clear", 0 0, L_0x600000abbcd0;  1 drivers
v0x600001355830_0 .net "load_weight", 0 0, L_0x600000abbb10;  1 drivers
v0x6000013558c0_0 .net "weight_in", 7 0, L_0x6000010abc00;  1 drivers
L_0x6000010abac0 .concat [ 2 2 0 0], v0x600001371c20_0, L_0x1400d6358;
L_0x6000010abb60 .cmp/eq 4, L_0x6000010abac0, L_0x1400d63a0;
L_0x6000010abca0 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d63e8;
L_0x6000010abd40 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6430;
L_0x6000010abde0 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d6478;
L_0x6000010abe80 .cmp/eq 32, L_0x6000010abde0, L_0x1400d64c0;
S_0x138f7d6f0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000feff80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000feffc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000013543f0_0 .net *"_ivl_11", 0 0, L_0x6000010ac140;  1 drivers
v0x600001354480_0 .net *"_ivl_12", 15 0, L_0x6000010ac1e0;  1 drivers
v0x600001354510_0 .net/s *"_ivl_4", 15 0, L_0x6000010abf20;  1 drivers
v0x6000013545a0_0 .net/s *"_ivl_6", 15 0, L_0x6000010ac000;  1 drivers
v0x600001354630_0 .net/s "a_signed", 7 0, v0x6000013547e0_0;  1 drivers
v0x6000013546c0_0 .net "act_in", 7 0, v0x600001353180_0;  alias, 1 drivers
v0x600001354750_0 .var "act_out", 7 0;
v0x6000013547e0_0 .var "act_reg", 7 0;
v0x600001354870_0 .net "clear_acc", 0 0, L_0x600000abbcd0;  alias, 1 drivers
v0x600001354900_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001354990_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x600001354a20_0 .net "load_weight", 0 0, L_0x600000abbb10;  alias, 1 drivers
v0x600001354ab0_0 .net/s "product", 15 0, L_0x6000010ac0a0;  1 drivers
v0x600001354b40_0 .net/s "product_ext", 31 0, L_0x6000010ac280;  1 drivers
v0x600001354bd0_0 .net "psum_in", 31 0, L_0x1400d5e00;  alias, 1 drivers
v0x600001354c60_0 .var "psum_out", 31 0;
v0x600001354cf0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001354d80_0 .net/s "w_signed", 7 0, v0x600001354ea0_0;  1 drivers
v0x600001354e10_0 .net "weight_in", 7 0, L_0x6000010abc00;  alias, 1 drivers
v0x600001354ea0_0 .var "weight_reg", 7 0;
L_0x6000010abf20 .extend/s 16, v0x6000013547e0_0;
L_0x6000010ac000 .extend/s 16, v0x600001354ea0_0;
L_0x6000010ac0a0 .arith/mult 16, L_0x6000010abf20, L_0x6000010ac000;
L_0x6000010ac140 .part L_0x6000010ac0a0, 15, 1;
LS_0x6000010ac1e0_0_0 .concat [ 1 1 1 1], L_0x6000010ac140, L_0x6000010ac140, L_0x6000010ac140, L_0x6000010ac140;
LS_0x6000010ac1e0_0_4 .concat [ 1 1 1 1], L_0x6000010ac140, L_0x6000010ac140, L_0x6000010ac140, L_0x6000010ac140;
LS_0x6000010ac1e0_0_8 .concat [ 1 1 1 1], L_0x6000010ac140, L_0x6000010ac140, L_0x6000010ac140, L_0x6000010ac140;
LS_0x6000010ac1e0_0_12 .concat [ 1 1 1 1], L_0x6000010ac140, L_0x6000010ac140, L_0x6000010ac140, L_0x6000010ac140;
L_0x6000010ac1e0 .concat [ 4 4 4 4], LS_0x6000010ac1e0_0_0, LS_0x6000010ac1e0_0_4, LS_0x6000010ac1e0_0_8, LS_0x6000010ac1e0_0_12;
L_0x6000010ac280 .concat [ 16 16 0 0], L_0x6000010ac0a0, L_0x6000010ac1e0;
S_0x138f7d860 .scope generate, "pe_row[1]" "pe_row[1]" 9 213, 9 213 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bd9740 .param/l "row" 1 9 213, +C4<01>;
S_0x138f7d9d0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f7d860;
 .timescale 0 0;
P_0x600003bd97c0 .param/l "col" 1 9 214, +C4<00>;
L_0x600000abbe20 .functor AND 1, v0x600001371cb0_0, L_0x6000010ac3c0, C4<1>, C4<1>;
L_0x600000abbf00 .functor AND 1, L_0x6000010ac5a0, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abbf70 .functor OR 1, L_0x6000010ac500, L_0x600000abbf00, C4<0>, C4<0>;
L_0x600000abc000 .functor AND 1, L_0x1400d7c60, L_0x600000abbf70, C4<1>, C4<1>;
L_0x600000abc070 .functor AND 1, L_0x600000abc000, L_0x6000010ac6e0, C4<1>, C4<1>;
v0x600001356490_0 .net *"_ivl_0", 2 0, L_0x6000010ac320;  1 drivers
L_0x1400d6598 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001356520_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6598;  1 drivers
v0x6000013565b0_0 .net *"_ivl_13", 0 0, L_0x6000010ac500;  1 drivers
L_0x1400d65e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001356640_0 .net/2u *"_ivl_15", 2 0, L_0x1400d65e0;  1 drivers
v0x6000013566d0_0 .net *"_ivl_17", 0 0, L_0x6000010ac5a0;  1 drivers
v0x600001356760_0 .net *"_ivl_20", 0 0, L_0x600000abbf00;  1 drivers
v0x6000013567f0_0 .net *"_ivl_22", 0 0, L_0x600000abbf70;  1 drivers
v0x600001356880_0 .net *"_ivl_24", 0 0, L_0x600000abc000;  1 drivers
v0x600001356910_0 .net *"_ivl_25", 31 0, L_0x6000010ac640;  1 drivers
L_0x1400d6628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013569a0_0 .net *"_ivl_28", 15 0, L_0x1400d6628;  1 drivers
L_0x1400d6670 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001356a30_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6670;  1 drivers
L_0x1400d6508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001356ac0_0 .net *"_ivl_3", 0 0, L_0x1400d6508;  1 drivers
v0x600001356b50_0 .net *"_ivl_31", 0 0, L_0x6000010ac6e0;  1 drivers
L_0x1400d6550 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001356be0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d6550;  1 drivers
v0x600001356c70_0 .net *"_ivl_6", 0 0, L_0x6000010ac3c0;  1 drivers
v0x600001356d00_0 .net "do_clear", 0 0, L_0x600000abc070;  1 drivers
v0x600001356d90_0 .net "load_weight", 0 0, L_0x600000abbe20;  1 drivers
v0x600001356e20_0 .net "weight_in", 7 0, L_0x6000010ac460;  1 drivers
L_0x6000010ac320 .concat [ 2 1 0 0], v0x600001371c20_0, L_0x1400d6508;
L_0x6000010ac3c0 .cmp/eq 3, L_0x6000010ac320, L_0x1400d6550;
L_0x6000010ac500 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6598;
L_0x6000010ac5a0 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d65e0;
L_0x6000010ac640 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d6628;
L_0x6000010ac6e0 .cmp/eq 32, L_0x6000010ac640, L_0x1400d6670;
S_0x138f7db40 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7d9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000febf80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000febfc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001355950_0 .net *"_ivl_11", 0 0, L_0x6000010ac960;  1 drivers
v0x6000013559e0_0 .net *"_ivl_12", 15 0, L_0x6000010aca00;  1 drivers
v0x600001355a70_0 .net/s *"_ivl_4", 15 0, L_0x6000010ac780;  1 drivers
v0x600001355b00_0 .net/s *"_ivl_6", 15 0, L_0x6000010ac820;  1 drivers
v0x600001355b90_0 .net/s "a_signed", 7 0, v0x600001355d40_0;  1 drivers
v0x600001355c20_0 .net "act_in", 7 0, L_0x600000abb090;  alias, 1 drivers
v0x600001355cb0_0 .var "act_out", 7 0;
v0x600001355d40_0 .var "act_reg", 7 0;
v0x600001355dd0_0 .net "clear_acc", 0 0, L_0x600000abc070;  alias, 1 drivers
v0x600001355e60_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001355ef0_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x600001355f80_0 .net "load_weight", 0 0, L_0x600000abbe20;  alias, 1 drivers
v0x600001356010_0 .net/s "product", 15 0, L_0x6000010ac8c0;  1 drivers
v0x6000013560a0_0 .net/s "product_ext", 31 0, L_0x6000010acaa0;  1 drivers
v0x600001356130_0 .net "psum_in", 31 0, v0x600001350bd0_0;  alias, 1 drivers
v0x6000013561c0_0 .var "psum_out", 31 0;
v0x600001356250_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000013562e0_0 .net/s "w_signed", 7 0, v0x600001356400_0;  1 drivers
v0x600001356370_0 .net "weight_in", 7 0, L_0x6000010ac460;  alias, 1 drivers
v0x600001356400_0 .var "weight_reg", 7 0;
L_0x6000010ac780 .extend/s 16, v0x600001355d40_0;
L_0x6000010ac820 .extend/s 16, v0x600001356400_0;
L_0x6000010ac8c0 .arith/mult 16, L_0x6000010ac780, L_0x6000010ac820;
L_0x6000010ac960 .part L_0x6000010ac8c0, 15, 1;
LS_0x6000010aca00_0_0 .concat [ 1 1 1 1], L_0x6000010ac960, L_0x6000010ac960, L_0x6000010ac960, L_0x6000010ac960;
LS_0x6000010aca00_0_4 .concat [ 1 1 1 1], L_0x6000010ac960, L_0x6000010ac960, L_0x6000010ac960, L_0x6000010ac960;
LS_0x6000010aca00_0_8 .concat [ 1 1 1 1], L_0x6000010ac960, L_0x6000010ac960, L_0x6000010ac960, L_0x6000010ac960;
LS_0x6000010aca00_0_12 .concat [ 1 1 1 1], L_0x6000010ac960, L_0x6000010ac960, L_0x6000010ac960, L_0x6000010ac960;
L_0x6000010aca00 .concat [ 4 4 4 4], LS_0x6000010aca00_0_0, LS_0x6000010aca00_0_4, LS_0x6000010aca00_0_8, LS_0x6000010aca00_0_12;
L_0x6000010acaa0 .concat [ 16 16 0 0], L_0x6000010ac8c0, L_0x6000010aca00;
S_0x138f7dcb0 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f7d860;
 .timescale 0 0;
P_0x600003bd9600 .param/l "col" 1 9 214, +C4<01>;
L_0x600000abc1c0 .functor AND 1, v0x600001371cb0_0, L_0x6000010acbe0, C4<1>, C4<1>;
L_0x600000abc230 .functor AND 1, L_0x6000010acdc0, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abc2a0 .functor OR 1, L_0x6000010acd20, L_0x600000abc230, C4<0>, C4<0>;
L_0x600000abc310 .functor AND 1, L_0x1400d7c60, L_0x600000abc2a0, C4<1>, C4<1>;
L_0x600000abc380 .functor AND 1, L_0x600000abc310, L_0x6000010acf00, C4<1>, C4<1>;
v0x6000013579f0_0 .net *"_ivl_0", 2 0, L_0x6000010acb40;  1 drivers
L_0x1400d6748 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001357a80_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6748;  1 drivers
v0x600001357b10_0 .net *"_ivl_13", 0 0, L_0x6000010acd20;  1 drivers
L_0x1400d6790 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001357ba0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6790;  1 drivers
v0x600001357c30_0 .net *"_ivl_17", 0 0, L_0x6000010acdc0;  1 drivers
v0x600001357cc0_0 .net *"_ivl_20", 0 0, L_0x600000abc230;  1 drivers
v0x600001357d50_0 .net *"_ivl_22", 0 0, L_0x600000abc2a0;  1 drivers
v0x600001357de0_0 .net *"_ivl_24", 0 0, L_0x600000abc310;  1 drivers
v0x600001357e70_0 .net *"_ivl_25", 31 0, L_0x6000010ace60;  1 drivers
L_0x1400d67d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001357f00_0 .net *"_ivl_28", 15 0, L_0x1400d67d8;  1 drivers
L_0x1400d6820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001368000_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6820;  1 drivers
L_0x1400d66b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001368090_0 .net *"_ivl_3", 0 0, L_0x1400d66b8;  1 drivers
v0x600001368120_0 .net *"_ivl_31", 0 0, L_0x6000010acf00;  1 drivers
L_0x1400d6700 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000013681b0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d6700;  1 drivers
v0x600001368240_0 .net *"_ivl_6", 0 0, L_0x6000010acbe0;  1 drivers
v0x6000013682d0_0 .net "do_clear", 0 0, L_0x600000abc380;  1 drivers
v0x600001368360_0 .net "load_weight", 0 0, L_0x600000abc1c0;  1 drivers
v0x6000013683f0_0 .net "weight_in", 7 0, L_0x6000010acc80;  1 drivers
L_0x6000010acb40 .concat [ 2 1 0 0], v0x600001371c20_0, L_0x1400d66b8;
L_0x6000010acbe0 .cmp/eq 3, L_0x6000010acb40, L_0x1400d6700;
L_0x6000010acd20 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6748;
L_0x6000010acdc0 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6790;
L_0x6000010ace60 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d67d8;
L_0x6000010acf00 .cmp/eq 32, L_0x6000010ace60, L_0x1400d6820;
S_0x138f7de20 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7dcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fd3f00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fd3f40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001356eb0_0 .net *"_ivl_11", 0 0, L_0x6000010ad180;  1 drivers
v0x600001356f40_0 .net *"_ivl_12", 15 0, L_0x6000010ad220;  1 drivers
v0x600001356fd0_0 .net/s *"_ivl_4", 15 0, L_0x6000010acfa0;  1 drivers
v0x600001357060_0 .net/s *"_ivl_6", 15 0, L_0x6000010ad040;  1 drivers
v0x6000013570f0_0 .net/s "a_signed", 7 0, v0x6000013572a0_0;  1 drivers
v0x600001357180_0 .net "act_in", 7 0, v0x600001355cb0_0;  alias, 1 drivers
v0x600001357210_0 .var "act_out", 7 0;
v0x6000013572a0_0 .var "act_reg", 7 0;
v0x600001357330_0 .net "clear_acc", 0 0, L_0x600000abc380;  alias, 1 drivers
v0x6000013573c0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001357450_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x6000013574e0_0 .net "load_weight", 0 0, L_0x600000abc1c0;  alias, 1 drivers
v0x600001357570_0 .net/s "product", 15 0, L_0x6000010ad0e0;  1 drivers
v0x600001357600_0 .net/s "product_ext", 31 0, L_0x6000010ad2c0;  1 drivers
v0x600001357690_0 .net "psum_in", 31 0, v0x600001352130_0;  alias, 1 drivers
v0x600001357720_0 .var "psum_out", 31 0;
v0x6000013577b0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001357840_0 .net/s "w_signed", 7 0, v0x600001357960_0;  1 drivers
v0x6000013578d0_0 .net "weight_in", 7 0, L_0x6000010acc80;  alias, 1 drivers
v0x600001357960_0 .var "weight_reg", 7 0;
L_0x6000010acfa0 .extend/s 16, v0x6000013572a0_0;
L_0x6000010ad040 .extend/s 16, v0x600001357960_0;
L_0x6000010ad0e0 .arith/mult 16, L_0x6000010acfa0, L_0x6000010ad040;
L_0x6000010ad180 .part L_0x6000010ad0e0, 15, 1;
LS_0x6000010ad220_0_0 .concat [ 1 1 1 1], L_0x6000010ad180, L_0x6000010ad180, L_0x6000010ad180, L_0x6000010ad180;
LS_0x6000010ad220_0_4 .concat [ 1 1 1 1], L_0x6000010ad180, L_0x6000010ad180, L_0x6000010ad180, L_0x6000010ad180;
LS_0x6000010ad220_0_8 .concat [ 1 1 1 1], L_0x6000010ad180, L_0x6000010ad180, L_0x6000010ad180, L_0x6000010ad180;
LS_0x6000010ad220_0_12 .concat [ 1 1 1 1], L_0x6000010ad180, L_0x6000010ad180, L_0x6000010ad180, L_0x6000010ad180;
L_0x6000010ad220 .concat [ 4 4 4 4], LS_0x6000010ad220_0_0, LS_0x6000010ad220_0_4, LS_0x6000010ad220_0_8, LS_0x6000010ad220_0_12;
L_0x6000010ad2c0 .concat [ 16 16 0 0], L_0x6000010ad0e0, L_0x6000010ad220;
S_0x138f7df90 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f7d860;
 .timescale 0 0;
P_0x600003bd9980 .param/l "col" 1 9 214, +C4<010>;
L_0x600000abc4d0 .functor AND 1, v0x600001371cb0_0, L_0x6000010ad400, C4<1>, C4<1>;
L_0x600000abc540 .functor AND 1, L_0x6000010ad5e0, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abc5b0 .functor OR 1, L_0x6000010ad540, L_0x600000abc540, C4<0>, C4<0>;
L_0x600000abc620 .functor AND 1, L_0x1400d7c60, L_0x600000abc5b0, C4<1>, C4<1>;
L_0x600000abc690 .functor AND 1, L_0x600000abc620, L_0x6000010ad720, C4<1>, C4<1>;
v0x600001368fc0_0 .net *"_ivl_0", 3 0, L_0x6000010ad360;  1 drivers
L_0x1400d68f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001369050_0 .net/2u *"_ivl_11", 2 0, L_0x1400d68f8;  1 drivers
v0x6000013690e0_0 .net *"_ivl_13", 0 0, L_0x6000010ad540;  1 drivers
L_0x1400d6940 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001369170_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6940;  1 drivers
v0x600001369200_0 .net *"_ivl_17", 0 0, L_0x6000010ad5e0;  1 drivers
v0x600001369290_0 .net *"_ivl_20", 0 0, L_0x600000abc540;  1 drivers
v0x600001369320_0 .net *"_ivl_22", 0 0, L_0x600000abc5b0;  1 drivers
v0x6000013693b0_0 .net *"_ivl_24", 0 0, L_0x600000abc620;  1 drivers
v0x600001369440_0 .net *"_ivl_25", 31 0, L_0x6000010ad680;  1 drivers
L_0x1400d6988 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013694d0_0 .net *"_ivl_28", 15 0, L_0x1400d6988;  1 drivers
L_0x1400d69d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001369560_0 .net/2u *"_ivl_29", 31 0, L_0x1400d69d0;  1 drivers
L_0x1400d6868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013695f0_0 .net *"_ivl_3", 1 0, L_0x1400d6868;  1 drivers
v0x600001369680_0 .net *"_ivl_31", 0 0, L_0x6000010ad720;  1 drivers
L_0x1400d68b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001369710_0 .net/2u *"_ivl_4", 3 0, L_0x1400d68b0;  1 drivers
v0x6000013697a0_0 .net *"_ivl_6", 0 0, L_0x6000010ad400;  1 drivers
v0x600001369830_0 .net "do_clear", 0 0, L_0x600000abc690;  1 drivers
v0x6000013698c0_0 .net "load_weight", 0 0, L_0x600000abc4d0;  1 drivers
v0x600001369950_0 .net "weight_in", 7 0, L_0x6000010ad4a0;  1 drivers
L_0x6000010ad360 .concat [ 2 2 0 0], v0x600001371c20_0, L_0x1400d6868;
L_0x6000010ad400 .cmp/eq 4, L_0x6000010ad360, L_0x1400d68b0;
L_0x6000010ad540 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d68f8;
L_0x6000010ad5e0 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6940;
L_0x6000010ad680 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d6988;
L_0x6000010ad720 .cmp/eq 32, L_0x6000010ad680, L_0x1400d69d0;
S_0x138f7e100 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0000 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe0040 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001368480_0 .net *"_ivl_11", 0 0, L_0x6000010ad9a0;  1 drivers
v0x600001368510_0 .net *"_ivl_12", 15 0, L_0x6000010ada40;  1 drivers
v0x6000013685a0_0 .net/s *"_ivl_4", 15 0, L_0x6000010ad7c0;  1 drivers
v0x600001368630_0 .net/s *"_ivl_6", 15 0, L_0x6000010ad860;  1 drivers
v0x6000013686c0_0 .net/s "a_signed", 7 0, v0x600001368870_0;  1 drivers
v0x600001368750_0 .net "act_in", 7 0, v0x600001357210_0;  alias, 1 drivers
v0x6000013687e0_0 .var "act_out", 7 0;
v0x600001368870_0 .var "act_reg", 7 0;
v0x600001368900_0 .net "clear_acc", 0 0, L_0x600000abc690;  alias, 1 drivers
v0x600001368990_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001368a20_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x600001368ab0_0 .net "load_weight", 0 0, L_0x600000abc4d0;  alias, 1 drivers
v0x600001368b40_0 .net/s "product", 15 0, L_0x6000010ad900;  1 drivers
v0x600001368bd0_0 .net/s "product_ext", 31 0, L_0x6000010adae0;  1 drivers
v0x600001368c60_0 .net "psum_in", 31 0, v0x600001353690_0;  alias, 1 drivers
v0x600001368cf0_0 .var "psum_out", 31 0;
v0x600001368d80_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001368e10_0 .net/s "w_signed", 7 0, v0x600001368f30_0;  1 drivers
v0x600001368ea0_0 .net "weight_in", 7 0, L_0x6000010ad4a0;  alias, 1 drivers
v0x600001368f30_0 .var "weight_reg", 7 0;
L_0x6000010ad7c0 .extend/s 16, v0x600001368870_0;
L_0x6000010ad860 .extend/s 16, v0x600001368f30_0;
L_0x6000010ad900 .arith/mult 16, L_0x6000010ad7c0, L_0x6000010ad860;
L_0x6000010ad9a0 .part L_0x6000010ad900, 15, 1;
LS_0x6000010ada40_0_0 .concat [ 1 1 1 1], L_0x6000010ad9a0, L_0x6000010ad9a0, L_0x6000010ad9a0, L_0x6000010ad9a0;
LS_0x6000010ada40_0_4 .concat [ 1 1 1 1], L_0x6000010ad9a0, L_0x6000010ad9a0, L_0x6000010ad9a0, L_0x6000010ad9a0;
LS_0x6000010ada40_0_8 .concat [ 1 1 1 1], L_0x6000010ad9a0, L_0x6000010ad9a0, L_0x6000010ad9a0, L_0x6000010ad9a0;
LS_0x6000010ada40_0_12 .concat [ 1 1 1 1], L_0x6000010ad9a0, L_0x6000010ad9a0, L_0x6000010ad9a0, L_0x6000010ad9a0;
L_0x6000010ada40 .concat [ 4 4 4 4], LS_0x6000010ada40_0_0, LS_0x6000010ada40_0_4, LS_0x6000010ada40_0_8, LS_0x6000010ada40_0_12;
L_0x6000010adae0 .concat [ 16 16 0 0], L_0x6000010ad900, L_0x6000010ada40;
S_0x138f7e270 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f7d860;
 .timescale 0 0;
P_0x600003bd9a80 .param/l "col" 1 9 214, +C4<011>;
L_0x600000abc7e0 .functor AND 1, v0x600001371cb0_0, L_0x6000010adc20, C4<1>, C4<1>;
L_0x600000abc850 .functor AND 1, L_0x6000010ade00, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abc8c0 .functor OR 1, L_0x6000010add60, L_0x600000abc850, C4<0>, C4<0>;
L_0x600000abc930 .functor AND 1, L_0x1400d7c60, L_0x600000abc8c0, C4<1>, C4<1>;
L_0x600000abc9a0 .functor AND 1, L_0x600000abc930, L_0x6000010adf40, C4<1>, C4<1>;
v0x60000136a520_0 .net *"_ivl_0", 3 0, L_0x6000010adb80;  1 drivers
L_0x1400d6aa8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000136a5b0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6aa8;  1 drivers
v0x60000136a640_0 .net *"_ivl_13", 0 0, L_0x6000010add60;  1 drivers
L_0x1400d6af0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000136a6d0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6af0;  1 drivers
v0x60000136a760_0 .net *"_ivl_17", 0 0, L_0x6000010ade00;  1 drivers
v0x60000136a7f0_0 .net *"_ivl_20", 0 0, L_0x600000abc850;  1 drivers
v0x60000136a880_0 .net *"_ivl_22", 0 0, L_0x600000abc8c0;  1 drivers
v0x60000136a910_0 .net *"_ivl_24", 0 0, L_0x600000abc930;  1 drivers
v0x60000136a9a0_0 .net *"_ivl_25", 31 0, L_0x6000010adea0;  1 drivers
L_0x1400d6b38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000136aa30_0 .net *"_ivl_28", 15 0, L_0x1400d6b38;  1 drivers
L_0x1400d6b80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000136aac0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6b80;  1 drivers
L_0x1400d6a18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000136ab50_0 .net *"_ivl_3", 1 0, L_0x1400d6a18;  1 drivers
v0x60000136abe0_0 .net *"_ivl_31", 0 0, L_0x6000010adf40;  1 drivers
L_0x1400d6a60 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000136ac70_0 .net/2u *"_ivl_4", 3 0, L_0x1400d6a60;  1 drivers
v0x60000136ad00_0 .net *"_ivl_6", 0 0, L_0x6000010adc20;  1 drivers
v0x60000136ad90_0 .net "do_clear", 0 0, L_0x600000abc9a0;  1 drivers
v0x60000136ae20_0 .net "load_weight", 0 0, L_0x600000abc7e0;  1 drivers
v0x60000136aeb0_0 .net "weight_in", 7 0, L_0x6000010adcc0;  1 drivers
L_0x6000010adb80 .concat [ 2 2 0 0], v0x600001371c20_0, L_0x1400d6a18;
L_0x6000010adc20 .cmp/eq 4, L_0x6000010adb80, L_0x1400d6a60;
L_0x6000010add60 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6aa8;
L_0x6000010ade00 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6af0;
L_0x6000010adea0 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d6b38;
L_0x6000010adf40 .cmp/eq 32, L_0x6000010adea0, L_0x1400d6b80;
S_0x138f7e3e0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0080 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe00c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000013699e0_0 .net *"_ivl_11", 0 0, L_0x6000010ae1c0;  1 drivers
v0x600001369a70_0 .net *"_ivl_12", 15 0, L_0x6000010ae260;  1 drivers
v0x600001369b00_0 .net/s *"_ivl_4", 15 0, L_0x6000010adfe0;  1 drivers
v0x600001369b90_0 .net/s *"_ivl_6", 15 0, L_0x6000010ae080;  1 drivers
v0x600001369c20_0 .net/s "a_signed", 7 0, v0x600001369dd0_0;  1 drivers
v0x600001369cb0_0 .net "act_in", 7 0, v0x6000013687e0_0;  alias, 1 drivers
v0x600001369d40_0 .var "act_out", 7 0;
v0x600001369dd0_0 .var "act_reg", 7 0;
v0x600001369e60_0 .net "clear_acc", 0 0, L_0x600000abc9a0;  alias, 1 drivers
v0x600001369ef0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001369f80_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x60000136a010_0 .net "load_weight", 0 0, L_0x600000abc7e0;  alias, 1 drivers
v0x60000136a0a0_0 .net/s "product", 15 0, L_0x6000010ae120;  1 drivers
v0x60000136a130_0 .net/s "product_ext", 31 0, L_0x6000010ae300;  1 drivers
v0x60000136a1c0_0 .net "psum_in", 31 0, v0x600001354c60_0;  alias, 1 drivers
v0x60000136a250_0 .var "psum_out", 31 0;
v0x60000136a2e0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000136a370_0 .net/s "w_signed", 7 0, v0x60000136a490_0;  1 drivers
v0x60000136a400_0 .net "weight_in", 7 0, L_0x6000010adcc0;  alias, 1 drivers
v0x60000136a490_0 .var "weight_reg", 7 0;
L_0x6000010adfe0 .extend/s 16, v0x600001369dd0_0;
L_0x6000010ae080 .extend/s 16, v0x60000136a490_0;
L_0x6000010ae120 .arith/mult 16, L_0x6000010adfe0, L_0x6000010ae080;
L_0x6000010ae1c0 .part L_0x6000010ae120, 15, 1;
LS_0x6000010ae260_0_0 .concat [ 1 1 1 1], L_0x6000010ae1c0, L_0x6000010ae1c0, L_0x6000010ae1c0, L_0x6000010ae1c0;
LS_0x6000010ae260_0_4 .concat [ 1 1 1 1], L_0x6000010ae1c0, L_0x6000010ae1c0, L_0x6000010ae1c0, L_0x6000010ae1c0;
LS_0x6000010ae260_0_8 .concat [ 1 1 1 1], L_0x6000010ae1c0, L_0x6000010ae1c0, L_0x6000010ae1c0, L_0x6000010ae1c0;
LS_0x6000010ae260_0_12 .concat [ 1 1 1 1], L_0x6000010ae1c0, L_0x6000010ae1c0, L_0x6000010ae1c0, L_0x6000010ae1c0;
L_0x6000010ae260 .concat [ 4 4 4 4], LS_0x6000010ae260_0_0, LS_0x6000010ae260_0_4, LS_0x6000010ae260_0_8, LS_0x6000010ae260_0_12;
L_0x6000010ae300 .concat [ 16 16 0 0], L_0x6000010ae120, L_0x6000010ae260;
S_0x138f7e550 .scope generate, "pe_row[2]" "pe_row[2]" 9 213, 9 213 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bd9b80 .param/l "row" 1 9 213, +C4<010>;
S_0x138f7e6c0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f7e550;
 .timescale 0 0;
P_0x600003bd9c00 .param/l "col" 1 9 214, +C4<00>;
L_0x600000abcaf0 .functor AND 1, v0x600001371cb0_0, L_0x6000010ae440, C4<1>, C4<1>;
L_0x600000abcb60 .functor AND 1, L_0x6000010ae620, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abcbd0 .functor OR 1, L_0x6000010ae580, L_0x600000abcb60, C4<0>, C4<0>;
L_0x600000abcc40 .functor AND 1, L_0x1400d7c60, L_0x600000abcbd0, C4<1>, C4<1>;
L_0x600000abccb0 .functor AND 1, L_0x600000abcc40, L_0x6000010ae760, C4<1>, C4<1>;
v0x60000136ba80_0 .net *"_ivl_0", 2 0, L_0x6000010ae3a0;  1 drivers
L_0x1400d6c58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000136bb10_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6c58;  1 drivers
v0x60000136bba0_0 .net *"_ivl_13", 0 0, L_0x6000010ae580;  1 drivers
L_0x1400d6ca0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000136bc30_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6ca0;  1 drivers
v0x60000136bcc0_0 .net *"_ivl_17", 0 0, L_0x6000010ae620;  1 drivers
v0x60000136bd50_0 .net *"_ivl_20", 0 0, L_0x600000abcb60;  1 drivers
v0x60000136bde0_0 .net *"_ivl_22", 0 0, L_0x600000abcbd0;  1 drivers
v0x60000136be70_0 .net *"_ivl_24", 0 0, L_0x600000abcc40;  1 drivers
v0x60000136bf00_0 .net *"_ivl_25", 31 0, L_0x6000010ae6c0;  1 drivers
L_0x1400d6ce8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000136c000_0 .net *"_ivl_28", 15 0, L_0x1400d6ce8;  1 drivers
L_0x1400d6d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000136c090_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6d30;  1 drivers
L_0x1400d6bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000136c120_0 .net *"_ivl_3", 0 0, L_0x1400d6bc8;  1 drivers
v0x60000136c1b0_0 .net *"_ivl_31", 0 0, L_0x6000010ae760;  1 drivers
L_0x1400d6c10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000136c240_0 .net/2u *"_ivl_4", 2 0, L_0x1400d6c10;  1 drivers
v0x60000136c2d0_0 .net *"_ivl_6", 0 0, L_0x6000010ae440;  1 drivers
v0x60000136c360_0 .net "do_clear", 0 0, L_0x600000abccb0;  1 drivers
v0x60000136c3f0_0 .net "load_weight", 0 0, L_0x600000abcaf0;  1 drivers
v0x60000136c480_0 .net "weight_in", 7 0, L_0x6000010ae4e0;  1 drivers
L_0x6000010ae3a0 .concat [ 2 1 0 0], v0x600001371c20_0, L_0x1400d6bc8;
L_0x6000010ae440 .cmp/eq 3, L_0x6000010ae3a0, L_0x1400d6c10;
L_0x6000010ae580 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6c58;
L_0x6000010ae620 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6ca0;
L_0x6000010ae6c0 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d6ce8;
L_0x6000010ae760 .cmp/eq 32, L_0x6000010ae6c0, L_0x1400d6d30;
S_0x138f7e830 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7e6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0100 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe0140 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000136af40_0 .net *"_ivl_11", 0 0, L_0x6000010ae9e0;  1 drivers
v0x60000136afd0_0 .net *"_ivl_12", 15 0, L_0x6000010aea80;  1 drivers
v0x60000136b060_0 .net/s *"_ivl_4", 15 0, L_0x6000010ae800;  1 drivers
v0x60000136b0f0_0 .net/s *"_ivl_6", 15 0, L_0x6000010ae8a0;  1 drivers
v0x60000136b180_0 .net/s "a_signed", 7 0, v0x60000136b330_0;  1 drivers
v0x60000136b210_0 .net "act_in", 7 0, L_0x600000abb100;  alias, 1 drivers
v0x60000136b2a0_0 .var "act_out", 7 0;
v0x60000136b330_0 .var "act_reg", 7 0;
v0x60000136b3c0_0 .net "clear_acc", 0 0, L_0x600000abccb0;  alias, 1 drivers
v0x60000136b450_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000136b4e0_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x60000136b570_0 .net "load_weight", 0 0, L_0x600000abcaf0;  alias, 1 drivers
v0x60000136b600_0 .net/s "product", 15 0, L_0x6000010ae940;  1 drivers
v0x60000136b690_0 .net/s "product_ext", 31 0, L_0x6000010aeb20;  1 drivers
v0x60000136b720_0 .net "psum_in", 31 0, v0x6000013561c0_0;  alias, 1 drivers
v0x60000136b7b0_0 .var "psum_out", 31 0;
v0x60000136b840_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000136b8d0_0 .net/s "w_signed", 7 0, v0x60000136b9f0_0;  1 drivers
v0x60000136b960_0 .net "weight_in", 7 0, L_0x6000010ae4e0;  alias, 1 drivers
v0x60000136b9f0_0 .var "weight_reg", 7 0;
L_0x6000010ae800 .extend/s 16, v0x60000136b330_0;
L_0x6000010ae8a0 .extend/s 16, v0x60000136b9f0_0;
L_0x6000010ae940 .arith/mult 16, L_0x6000010ae800, L_0x6000010ae8a0;
L_0x6000010ae9e0 .part L_0x6000010ae940, 15, 1;
LS_0x6000010aea80_0_0 .concat [ 1 1 1 1], L_0x6000010ae9e0, L_0x6000010ae9e0, L_0x6000010ae9e0, L_0x6000010ae9e0;
LS_0x6000010aea80_0_4 .concat [ 1 1 1 1], L_0x6000010ae9e0, L_0x6000010ae9e0, L_0x6000010ae9e0, L_0x6000010ae9e0;
LS_0x6000010aea80_0_8 .concat [ 1 1 1 1], L_0x6000010ae9e0, L_0x6000010ae9e0, L_0x6000010ae9e0, L_0x6000010ae9e0;
LS_0x6000010aea80_0_12 .concat [ 1 1 1 1], L_0x6000010ae9e0, L_0x6000010ae9e0, L_0x6000010ae9e0, L_0x6000010ae9e0;
L_0x6000010aea80 .concat [ 4 4 4 4], LS_0x6000010aea80_0_0, LS_0x6000010aea80_0_4, LS_0x6000010aea80_0_8, LS_0x6000010aea80_0_12;
L_0x6000010aeb20 .concat [ 16 16 0 0], L_0x6000010ae940, L_0x6000010aea80;
S_0x138f7e9a0 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f7e550;
 .timescale 0 0;
P_0x600003bd9d00 .param/l "col" 1 9 214, +C4<01>;
L_0x600000abce00 .functor AND 1, v0x600001371cb0_0, L_0x6000010aec60, C4<1>, C4<1>;
L_0x600000abce70 .functor AND 1, L_0x6000010aee40, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abcee0 .functor OR 1, L_0x6000010aeda0, L_0x600000abce70, C4<0>, C4<0>;
L_0x600000abcf50 .functor AND 1, L_0x1400d7c60, L_0x600000abcee0, C4<1>, C4<1>;
L_0x600000abcfc0 .functor AND 1, L_0x600000abcf50, L_0x6000010aef80, C4<1>, C4<1>;
v0x60000136d050_0 .net *"_ivl_0", 2 0, L_0x6000010aebc0;  1 drivers
L_0x1400d6e08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000136d0e0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6e08;  1 drivers
v0x60000136d170_0 .net *"_ivl_13", 0 0, L_0x6000010aeda0;  1 drivers
L_0x1400d6e50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000136d200_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6e50;  1 drivers
v0x60000136d290_0 .net *"_ivl_17", 0 0, L_0x6000010aee40;  1 drivers
v0x60000136d320_0 .net *"_ivl_20", 0 0, L_0x600000abce70;  1 drivers
v0x60000136d3b0_0 .net *"_ivl_22", 0 0, L_0x600000abcee0;  1 drivers
v0x60000136d440_0 .net *"_ivl_24", 0 0, L_0x600000abcf50;  1 drivers
v0x60000136d4d0_0 .net *"_ivl_25", 31 0, L_0x6000010aeee0;  1 drivers
L_0x1400d6e98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000136d560_0 .net *"_ivl_28", 15 0, L_0x1400d6e98;  1 drivers
L_0x1400d6ee0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000136d5f0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6ee0;  1 drivers
L_0x1400d6d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000136d680_0 .net *"_ivl_3", 0 0, L_0x1400d6d78;  1 drivers
v0x60000136d710_0 .net *"_ivl_31", 0 0, L_0x6000010aef80;  1 drivers
L_0x1400d6dc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000136d7a0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d6dc0;  1 drivers
v0x60000136d830_0 .net *"_ivl_6", 0 0, L_0x6000010aec60;  1 drivers
v0x60000136d8c0_0 .net "do_clear", 0 0, L_0x600000abcfc0;  1 drivers
v0x60000136d950_0 .net "load_weight", 0 0, L_0x600000abce00;  1 drivers
v0x60000136d9e0_0 .net "weight_in", 7 0, L_0x6000010aed00;  1 drivers
L_0x6000010aebc0 .concat [ 2 1 0 0], v0x600001371c20_0, L_0x1400d6d78;
L_0x6000010aec60 .cmp/eq 3, L_0x6000010aebc0, L_0x1400d6dc0;
L_0x6000010aeda0 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6e08;
L_0x6000010aee40 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6e50;
L_0x6000010aeee0 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d6e98;
L_0x6000010aef80 .cmp/eq 32, L_0x6000010aeee0, L_0x1400d6ee0;
S_0x138ff82c0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0180 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe01c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000136c510_0 .net *"_ivl_11", 0 0, L_0x6000010af200;  1 drivers
v0x60000136c5a0_0 .net *"_ivl_12", 15 0, L_0x6000010af2a0;  1 drivers
v0x60000136c630_0 .net/s *"_ivl_4", 15 0, L_0x6000010af020;  1 drivers
v0x60000136c6c0_0 .net/s *"_ivl_6", 15 0, L_0x6000010af0c0;  1 drivers
v0x60000136c750_0 .net/s "a_signed", 7 0, v0x60000136c900_0;  1 drivers
v0x60000136c7e0_0 .net "act_in", 7 0, v0x60000136b2a0_0;  alias, 1 drivers
v0x60000136c870_0 .var "act_out", 7 0;
v0x60000136c900_0 .var "act_reg", 7 0;
v0x60000136c990_0 .net "clear_acc", 0 0, L_0x600000abcfc0;  alias, 1 drivers
v0x60000136ca20_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000136cab0_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x60000136cb40_0 .net "load_weight", 0 0, L_0x600000abce00;  alias, 1 drivers
v0x60000136cbd0_0 .net/s "product", 15 0, L_0x6000010af160;  1 drivers
v0x60000136cc60_0 .net/s "product_ext", 31 0, L_0x6000010af340;  1 drivers
v0x60000136ccf0_0 .net "psum_in", 31 0, v0x600001357720_0;  alias, 1 drivers
v0x60000136cd80_0 .var "psum_out", 31 0;
v0x60000136ce10_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000136cea0_0 .net/s "w_signed", 7 0, v0x60000136cfc0_0;  1 drivers
v0x60000136cf30_0 .net "weight_in", 7 0, L_0x6000010aed00;  alias, 1 drivers
v0x60000136cfc0_0 .var "weight_reg", 7 0;
L_0x6000010af020 .extend/s 16, v0x60000136c900_0;
L_0x6000010af0c0 .extend/s 16, v0x60000136cfc0_0;
L_0x6000010af160 .arith/mult 16, L_0x6000010af020, L_0x6000010af0c0;
L_0x6000010af200 .part L_0x6000010af160, 15, 1;
LS_0x6000010af2a0_0_0 .concat [ 1 1 1 1], L_0x6000010af200, L_0x6000010af200, L_0x6000010af200, L_0x6000010af200;
LS_0x6000010af2a0_0_4 .concat [ 1 1 1 1], L_0x6000010af200, L_0x6000010af200, L_0x6000010af200, L_0x6000010af200;
LS_0x6000010af2a0_0_8 .concat [ 1 1 1 1], L_0x6000010af200, L_0x6000010af200, L_0x6000010af200, L_0x6000010af200;
LS_0x6000010af2a0_0_12 .concat [ 1 1 1 1], L_0x6000010af200, L_0x6000010af200, L_0x6000010af200, L_0x6000010af200;
L_0x6000010af2a0 .concat [ 4 4 4 4], LS_0x6000010af2a0_0_0, LS_0x6000010af2a0_0_4, LS_0x6000010af2a0_0_8, LS_0x6000010af2a0_0_12;
L_0x6000010af340 .concat [ 16 16 0 0], L_0x6000010af160, L_0x6000010af2a0;
S_0x138ff8430 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f7e550;
 .timescale 0 0;
P_0x600003bd9e00 .param/l "col" 1 9 214, +C4<010>;
L_0x600000abd110 .functor AND 1, v0x600001371cb0_0, L_0x6000010af480, C4<1>, C4<1>;
L_0x600000abd180 .functor AND 1, L_0x6000010af700, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abd1f0 .functor OR 1, L_0x6000010af660, L_0x600000abd180, C4<0>, C4<0>;
L_0x600000abd260 .functor AND 1, L_0x1400d7c60, L_0x600000abd1f0, C4<1>, C4<1>;
L_0x600000abd2d0 .functor AND 1, L_0x600000abd260, L_0x6000010af840, C4<1>, C4<1>;
v0x60000136e5b0_0 .net *"_ivl_0", 3 0, L_0x6000010af3e0;  1 drivers
L_0x1400d6fb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000136e640_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6fb8;  1 drivers
v0x60000136e6d0_0 .net *"_ivl_13", 0 0, L_0x6000010af660;  1 drivers
L_0x1400d7000 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000136e760_0 .net/2u *"_ivl_15", 2 0, L_0x1400d7000;  1 drivers
v0x60000136e7f0_0 .net *"_ivl_17", 0 0, L_0x6000010af700;  1 drivers
v0x60000136e880_0 .net *"_ivl_20", 0 0, L_0x600000abd180;  1 drivers
v0x60000136e910_0 .net *"_ivl_22", 0 0, L_0x600000abd1f0;  1 drivers
v0x60000136e9a0_0 .net *"_ivl_24", 0 0, L_0x600000abd260;  1 drivers
v0x60000136ea30_0 .net *"_ivl_25", 31 0, L_0x6000010af7a0;  1 drivers
L_0x1400d7048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000136eac0_0 .net *"_ivl_28", 15 0, L_0x1400d7048;  1 drivers
L_0x1400d7090 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000136eb50_0 .net/2u *"_ivl_29", 31 0, L_0x1400d7090;  1 drivers
L_0x1400d6f28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000136ebe0_0 .net *"_ivl_3", 1 0, L_0x1400d6f28;  1 drivers
v0x60000136ec70_0 .net *"_ivl_31", 0 0, L_0x6000010af840;  1 drivers
L_0x1400d6f70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000136ed00_0 .net/2u *"_ivl_4", 3 0, L_0x1400d6f70;  1 drivers
v0x60000136ed90_0 .net *"_ivl_6", 0 0, L_0x6000010af480;  1 drivers
v0x60000136ee20_0 .net "do_clear", 0 0, L_0x600000abd2d0;  1 drivers
v0x60000136eeb0_0 .net "load_weight", 0 0, L_0x600000abd110;  1 drivers
v0x60000136ef40_0 .net "weight_in", 7 0, L_0x6000010af520;  1 drivers
L_0x6000010af3e0 .concat [ 2 2 0 0], v0x600001371c20_0, L_0x1400d6f28;
L_0x6000010af480 .cmp/eq 4, L_0x6000010af3e0, L_0x1400d6f70;
L_0x6000010af660 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d6fb8;
L_0x6000010af700 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d7000;
L_0x6000010af7a0 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d7048;
L_0x6000010af840 .cmp/eq 32, L_0x6000010af7a0, L_0x1400d7090;
S_0x138ff85a0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138ff8430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0200 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe0240 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000136da70_0 .net *"_ivl_11", 0 0, L_0x6000010afac0;  1 drivers
v0x60000136db00_0 .net *"_ivl_12", 15 0, L_0x6000010afb60;  1 drivers
v0x60000136db90_0 .net/s *"_ivl_4", 15 0, L_0x6000010af8e0;  1 drivers
v0x60000136dc20_0 .net/s *"_ivl_6", 15 0, L_0x6000010af980;  1 drivers
v0x60000136dcb0_0 .net/s "a_signed", 7 0, v0x60000136de60_0;  1 drivers
v0x60000136dd40_0 .net "act_in", 7 0, v0x60000136c870_0;  alias, 1 drivers
v0x60000136ddd0_0 .var "act_out", 7 0;
v0x60000136de60_0 .var "act_reg", 7 0;
v0x60000136def0_0 .net "clear_acc", 0 0, L_0x600000abd2d0;  alias, 1 drivers
v0x60000136df80_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000136e010_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x60000136e0a0_0 .net "load_weight", 0 0, L_0x600000abd110;  alias, 1 drivers
v0x60000136e130_0 .net/s "product", 15 0, L_0x6000010afa20;  1 drivers
v0x60000136e1c0_0 .net/s "product_ext", 31 0, L_0x6000010afc00;  1 drivers
v0x60000136e250_0 .net "psum_in", 31 0, v0x600001368cf0_0;  alias, 1 drivers
v0x60000136e2e0_0 .var "psum_out", 31 0;
v0x60000136e370_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000136e400_0 .net/s "w_signed", 7 0, v0x60000136e520_0;  1 drivers
v0x60000136e490_0 .net "weight_in", 7 0, L_0x6000010af520;  alias, 1 drivers
v0x60000136e520_0 .var "weight_reg", 7 0;
L_0x6000010af8e0 .extend/s 16, v0x60000136de60_0;
L_0x6000010af980 .extend/s 16, v0x60000136e520_0;
L_0x6000010afa20 .arith/mult 16, L_0x6000010af8e0, L_0x6000010af980;
L_0x6000010afac0 .part L_0x6000010afa20, 15, 1;
LS_0x6000010afb60_0_0 .concat [ 1 1 1 1], L_0x6000010afac0, L_0x6000010afac0, L_0x6000010afac0, L_0x6000010afac0;
LS_0x6000010afb60_0_4 .concat [ 1 1 1 1], L_0x6000010afac0, L_0x6000010afac0, L_0x6000010afac0, L_0x6000010afac0;
LS_0x6000010afb60_0_8 .concat [ 1 1 1 1], L_0x6000010afac0, L_0x6000010afac0, L_0x6000010afac0, L_0x6000010afac0;
LS_0x6000010afb60_0_12 .concat [ 1 1 1 1], L_0x6000010afac0, L_0x6000010afac0, L_0x6000010afac0, L_0x6000010afac0;
L_0x6000010afb60 .concat [ 4 4 4 4], LS_0x6000010afb60_0_0, LS_0x6000010afb60_0_4, LS_0x6000010afb60_0_8, LS_0x6000010afb60_0_12;
L_0x6000010afc00 .concat [ 16 16 0 0], L_0x6000010afa20, L_0x6000010afb60;
S_0x138ff8710 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f7e550;
 .timescale 0 0;
P_0x600003bd9f00 .param/l "col" 1 9 214, +C4<011>;
L_0x600000abd420 .functor AND 1, v0x600001371cb0_0, L_0x6000010afd40, C4<1>, C4<1>;
L_0x600000abd490 .functor AND 1, L_0x6000010aff20, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abd500 .functor OR 1, L_0x6000010afe80, L_0x600000abd490, C4<0>, C4<0>;
L_0x600000abd570 .functor AND 1, L_0x1400d7c60, L_0x600000abd500, C4<1>, C4<1>;
L_0x600000abd5e0 .functor AND 1, L_0x600000abd570, L_0x6000010a00a0, C4<1>, C4<1>;
v0x60000136fb10_0 .net *"_ivl_0", 3 0, L_0x6000010afca0;  1 drivers
L_0x1400d7168 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000136fba0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d7168;  1 drivers
v0x60000136fc30_0 .net *"_ivl_13", 0 0, L_0x6000010afe80;  1 drivers
L_0x1400d71b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000136fcc0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d71b0;  1 drivers
v0x60000136fd50_0 .net *"_ivl_17", 0 0, L_0x6000010aff20;  1 drivers
v0x60000136fde0_0 .net *"_ivl_20", 0 0, L_0x600000abd490;  1 drivers
v0x60000136fe70_0 .net *"_ivl_22", 0 0, L_0x600000abd500;  1 drivers
v0x60000136ff00_0 .net *"_ivl_24", 0 0, L_0x600000abd570;  1 drivers
v0x600001360000_0 .net *"_ivl_25", 31 0, L_0x6000010a0000;  1 drivers
L_0x1400d71f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001360090_0 .net *"_ivl_28", 15 0, L_0x1400d71f8;  1 drivers
L_0x1400d7240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001360120_0 .net/2u *"_ivl_29", 31 0, L_0x1400d7240;  1 drivers
L_0x1400d70d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013601b0_0 .net *"_ivl_3", 1 0, L_0x1400d70d8;  1 drivers
v0x600001360240_0 .net *"_ivl_31", 0 0, L_0x6000010a00a0;  1 drivers
L_0x1400d7120 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013602d0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d7120;  1 drivers
v0x600001360360_0 .net *"_ivl_6", 0 0, L_0x6000010afd40;  1 drivers
v0x6000013603f0_0 .net "do_clear", 0 0, L_0x600000abd5e0;  1 drivers
v0x600001360480_0 .net "load_weight", 0 0, L_0x600000abd420;  1 drivers
v0x600001360510_0 .net "weight_in", 7 0, L_0x6000010afde0;  1 drivers
L_0x6000010afca0 .concat [ 2 2 0 0], v0x600001371c20_0, L_0x1400d70d8;
L_0x6000010afd40 .cmp/eq 4, L_0x6000010afca0, L_0x1400d7120;
L_0x6000010afe80 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d7168;
L_0x6000010aff20 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d71b0;
L_0x6000010a0000 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d71f8;
L_0x6000010a00a0 .cmp/eq 32, L_0x6000010a0000, L_0x1400d7240;
S_0x138fc7820 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138ff8710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0280 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe02c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000136efd0_0 .net *"_ivl_11", 0 0, L_0x6000010a0320;  1 drivers
v0x60000136f060_0 .net *"_ivl_12", 15 0, L_0x6000010a03c0;  1 drivers
v0x60000136f0f0_0 .net/s *"_ivl_4", 15 0, L_0x6000010a0140;  1 drivers
v0x60000136f180_0 .net/s *"_ivl_6", 15 0, L_0x6000010a01e0;  1 drivers
v0x60000136f210_0 .net/s "a_signed", 7 0, v0x60000136f3c0_0;  1 drivers
v0x60000136f2a0_0 .net "act_in", 7 0, v0x60000136ddd0_0;  alias, 1 drivers
v0x60000136f330_0 .var "act_out", 7 0;
v0x60000136f3c0_0 .var "act_reg", 7 0;
v0x60000136f450_0 .net "clear_acc", 0 0, L_0x600000abd5e0;  alias, 1 drivers
v0x60000136f4e0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000136f570_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x60000136f600_0 .net "load_weight", 0 0, L_0x600000abd420;  alias, 1 drivers
v0x60000136f690_0 .net/s "product", 15 0, L_0x6000010a0280;  1 drivers
v0x60000136f720_0 .net/s "product_ext", 31 0, L_0x6000010a0460;  1 drivers
v0x60000136f7b0_0 .net "psum_in", 31 0, v0x60000136a250_0;  alias, 1 drivers
v0x60000136f840_0 .var "psum_out", 31 0;
v0x60000136f8d0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000136f960_0 .net/s "w_signed", 7 0, v0x60000136fa80_0;  1 drivers
v0x60000136f9f0_0 .net "weight_in", 7 0, L_0x6000010afde0;  alias, 1 drivers
v0x60000136fa80_0 .var "weight_reg", 7 0;
L_0x6000010a0140 .extend/s 16, v0x60000136f3c0_0;
L_0x6000010a01e0 .extend/s 16, v0x60000136fa80_0;
L_0x6000010a0280 .arith/mult 16, L_0x6000010a0140, L_0x6000010a01e0;
L_0x6000010a0320 .part L_0x6000010a0280, 15, 1;
LS_0x6000010a03c0_0_0 .concat [ 1 1 1 1], L_0x6000010a0320, L_0x6000010a0320, L_0x6000010a0320, L_0x6000010a0320;
LS_0x6000010a03c0_0_4 .concat [ 1 1 1 1], L_0x6000010a0320, L_0x6000010a0320, L_0x6000010a0320, L_0x6000010a0320;
LS_0x6000010a03c0_0_8 .concat [ 1 1 1 1], L_0x6000010a0320, L_0x6000010a0320, L_0x6000010a0320, L_0x6000010a0320;
LS_0x6000010a03c0_0_12 .concat [ 1 1 1 1], L_0x6000010a0320, L_0x6000010a0320, L_0x6000010a0320, L_0x6000010a0320;
L_0x6000010a03c0 .concat [ 4 4 4 4], LS_0x6000010a03c0_0_0, LS_0x6000010a03c0_0_4, LS_0x6000010a03c0_0_8, LS_0x6000010a03c0_0_12;
L_0x6000010a0460 .concat [ 16 16 0 0], L_0x6000010a0280, L_0x6000010a03c0;
S_0x138fc7990 .scope generate, "pe_row[3]" "pe_row[3]" 9 213, 9 213 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bda000 .param/l "row" 1 9 213, +C4<011>;
S_0x138fc7b00 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138fc7990;
 .timescale 0 0;
P_0x600003bda080 .param/l "col" 1 9 214, +C4<00>;
L_0x600000abd730 .functor AND 1, v0x600001371cb0_0, L_0x6000010a05a0, C4<1>, C4<1>;
L_0x600000abd7a0 .functor AND 1, L_0x6000010a0780, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abd810 .functor OR 1, L_0x6000010a06e0, L_0x600000abd7a0, C4<0>, C4<0>;
L_0x600000abd880 .functor AND 1, L_0x1400d7c60, L_0x600000abd810, C4<1>, C4<1>;
L_0x600000abd8f0 .functor AND 1, L_0x600000abd880, L_0x6000010a08c0, C4<1>, C4<1>;
v0x6000013610e0_0 .net *"_ivl_0", 2 0, L_0x6000010a0500;  1 drivers
L_0x1400d7318 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001361170_0 .net/2u *"_ivl_11", 2 0, L_0x1400d7318;  1 drivers
v0x600001361200_0 .net *"_ivl_13", 0 0, L_0x6000010a06e0;  1 drivers
L_0x1400d7360 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001361290_0 .net/2u *"_ivl_15", 2 0, L_0x1400d7360;  1 drivers
v0x600001361320_0 .net *"_ivl_17", 0 0, L_0x6000010a0780;  1 drivers
v0x6000013613b0_0 .net *"_ivl_20", 0 0, L_0x600000abd7a0;  1 drivers
v0x600001361440_0 .net *"_ivl_22", 0 0, L_0x600000abd810;  1 drivers
v0x6000013614d0_0 .net *"_ivl_24", 0 0, L_0x600000abd880;  1 drivers
v0x600001361560_0 .net *"_ivl_25", 31 0, L_0x6000010a0820;  1 drivers
L_0x1400d73a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013615f0_0 .net *"_ivl_28", 15 0, L_0x1400d73a8;  1 drivers
L_0x1400d73f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001361680_0 .net/2u *"_ivl_29", 31 0, L_0x1400d73f0;  1 drivers
L_0x1400d7288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001361710_0 .net *"_ivl_3", 0 0, L_0x1400d7288;  1 drivers
v0x6000013617a0_0 .net *"_ivl_31", 0 0, L_0x6000010a08c0;  1 drivers
L_0x1400d72d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001361830_0 .net/2u *"_ivl_4", 2 0, L_0x1400d72d0;  1 drivers
v0x6000013618c0_0 .net *"_ivl_6", 0 0, L_0x6000010a05a0;  1 drivers
v0x600001361950_0 .net "do_clear", 0 0, L_0x600000abd8f0;  1 drivers
v0x6000013619e0_0 .net "load_weight", 0 0, L_0x600000abd730;  1 drivers
v0x600001361a70_0 .net "weight_in", 7 0, L_0x6000010a0640;  1 drivers
L_0x6000010a0500 .concat [ 2 1 0 0], v0x600001371c20_0, L_0x1400d7288;
L_0x6000010a05a0 .cmp/eq 3, L_0x6000010a0500, L_0x1400d72d0;
L_0x6000010a06e0 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d7318;
L_0x6000010a0780 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d7360;
L_0x6000010a0820 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d73a8;
L_0x6000010a08c0 .cmp/eq 32, L_0x6000010a0820, L_0x1400d73f0;
S_0x138fc7c70 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fc7b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0300 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe0340 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000013605a0_0 .net *"_ivl_11", 0 0, L_0x6000010a0b40;  1 drivers
v0x600001360630_0 .net *"_ivl_12", 15 0, L_0x6000010a0be0;  1 drivers
v0x6000013606c0_0 .net/s *"_ivl_4", 15 0, L_0x6000010a0960;  1 drivers
v0x600001360750_0 .net/s *"_ivl_6", 15 0, L_0x6000010a0a00;  1 drivers
v0x6000013607e0_0 .net/s "a_signed", 7 0, v0x600001360990_0;  1 drivers
v0x600001360870_0 .net "act_in", 7 0, L_0x600000abb170;  alias, 1 drivers
v0x600001360900_0 .var "act_out", 7 0;
v0x600001360990_0 .var "act_reg", 7 0;
v0x600001360a20_0 .net "clear_acc", 0 0, L_0x600000abd8f0;  alias, 1 drivers
v0x600001360ab0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001360b40_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x600001360bd0_0 .net "load_weight", 0 0, L_0x600000abd730;  alias, 1 drivers
v0x600001360c60_0 .net/s "product", 15 0, L_0x6000010a0aa0;  1 drivers
v0x600001360cf0_0 .net/s "product_ext", 31 0, L_0x6000010a0c80;  1 drivers
v0x600001360d80_0 .net "psum_in", 31 0, v0x60000136b7b0_0;  alias, 1 drivers
v0x600001360e10_0 .var "psum_out", 31 0;
v0x600001360ea0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001360f30_0 .net/s "w_signed", 7 0, v0x600001361050_0;  1 drivers
v0x600001360fc0_0 .net "weight_in", 7 0, L_0x6000010a0640;  alias, 1 drivers
v0x600001361050_0 .var "weight_reg", 7 0;
L_0x6000010a0960 .extend/s 16, v0x600001360990_0;
L_0x6000010a0a00 .extend/s 16, v0x600001361050_0;
L_0x6000010a0aa0 .arith/mult 16, L_0x6000010a0960, L_0x6000010a0a00;
L_0x6000010a0b40 .part L_0x6000010a0aa0, 15, 1;
LS_0x6000010a0be0_0_0 .concat [ 1 1 1 1], L_0x6000010a0b40, L_0x6000010a0b40, L_0x6000010a0b40, L_0x6000010a0b40;
LS_0x6000010a0be0_0_4 .concat [ 1 1 1 1], L_0x6000010a0b40, L_0x6000010a0b40, L_0x6000010a0b40, L_0x6000010a0b40;
LS_0x6000010a0be0_0_8 .concat [ 1 1 1 1], L_0x6000010a0b40, L_0x6000010a0b40, L_0x6000010a0b40, L_0x6000010a0b40;
LS_0x6000010a0be0_0_12 .concat [ 1 1 1 1], L_0x6000010a0b40, L_0x6000010a0b40, L_0x6000010a0b40, L_0x6000010a0b40;
L_0x6000010a0be0 .concat [ 4 4 4 4], LS_0x6000010a0be0_0_0, LS_0x6000010a0be0_0_4, LS_0x6000010a0be0_0_8, LS_0x6000010a0be0_0_12;
L_0x6000010a0c80 .concat [ 16 16 0 0], L_0x6000010a0aa0, L_0x6000010a0be0;
S_0x138fc88d0 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138fc7990;
 .timescale 0 0;
P_0x600003bda180 .param/l "col" 1 9 214, +C4<01>;
L_0x600000abda40 .functor AND 1, v0x600001371cb0_0, L_0x6000010a0dc0, C4<1>, C4<1>;
L_0x600000abdab0 .functor AND 1, L_0x6000010a0fa0, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abdb20 .functor OR 1, L_0x6000010a0f00, L_0x600000abdab0, C4<0>, C4<0>;
L_0x600000abdb90 .functor AND 1, L_0x1400d7c60, L_0x600000abdb20, C4<1>, C4<1>;
L_0x600000abdc00 .functor AND 1, L_0x600000abdb90, L_0x6000010a10e0, C4<1>, C4<1>;
v0x600001362640_0 .net *"_ivl_0", 2 0, L_0x6000010a0d20;  1 drivers
L_0x1400d74c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013626d0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d74c8;  1 drivers
v0x600001362760_0 .net *"_ivl_13", 0 0, L_0x6000010a0f00;  1 drivers
L_0x1400d7510 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013627f0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d7510;  1 drivers
v0x600001362880_0 .net *"_ivl_17", 0 0, L_0x6000010a0fa0;  1 drivers
v0x600001362910_0 .net *"_ivl_20", 0 0, L_0x600000abdab0;  1 drivers
v0x6000013629a0_0 .net *"_ivl_22", 0 0, L_0x600000abdb20;  1 drivers
v0x600001362a30_0 .net *"_ivl_24", 0 0, L_0x600000abdb90;  1 drivers
v0x600001362ac0_0 .net *"_ivl_25", 31 0, L_0x6000010a1040;  1 drivers
L_0x1400d7558 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001362b50_0 .net *"_ivl_28", 15 0, L_0x1400d7558;  1 drivers
L_0x1400d75a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001362be0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d75a0;  1 drivers
L_0x1400d7438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001362c70_0 .net *"_ivl_3", 0 0, L_0x1400d7438;  1 drivers
v0x600001362d00_0 .net *"_ivl_31", 0 0, L_0x6000010a10e0;  1 drivers
L_0x1400d7480 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001362d90_0 .net/2u *"_ivl_4", 2 0, L_0x1400d7480;  1 drivers
v0x600001362e20_0 .net *"_ivl_6", 0 0, L_0x6000010a0dc0;  1 drivers
v0x600001362eb0_0 .net "do_clear", 0 0, L_0x600000abdc00;  1 drivers
v0x600001362f40_0 .net "load_weight", 0 0, L_0x600000abda40;  1 drivers
v0x600001362fd0_0 .net "weight_in", 7 0, L_0x6000010a0e60;  1 drivers
L_0x6000010a0d20 .concat [ 2 1 0 0], v0x600001371c20_0, L_0x1400d7438;
L_0x6000010a0dc0 .cmp/eq 3, L_0x6000010a0d20, L_0x1400d7480;
L_0x6000010a0f00 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d74c8;
L_0x6000010a0fa0 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d7510;
L_0x6000010a1040 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d7558;
L_0x6000010a10e0 .cmp/eq 32, L_0x6000010a1040, L_0x1400d75a0;
S_0x138fc8a40 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fc88d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0380 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe03c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001361b00_0 .net *"_ivl_11", 0 0, L_0x6000010a1360;  1 drivers
v0x600001361b90_0 .net *"_ivl_12", 15 0, L_0x6000010a1400;  1 drivers
v0x600001361c20_0 .net/s *"_ivl_4", 15 0, L_0x6000010a1180;  1 drivers
v0x600001361cb0_0 .net/s *"_ivl_6", 15 0, L_0x6000010a1220;  1 drivers
v0x600001361d40_0 .net/s "a_signed", 7 0, v0x600001361ef0_0;  1 drivers
v0x600001361dd0_0 .net "act_in", 7 0, v0x600001360900_0;  alias, 1 drivers
v0x600001361e60_0 .var "act_out", 7 0;
v0x600001361ef0_0 .var "act_reg", 7 0;
v0x600001361f80_0 .net "clear_acc", 0 0, L_0x600000abdc00;  alias, 1 drivers
v0x600001362010_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x6000013620a0_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x600001362130_0 .net "load_weight", 0 0, L_0x600000abda40;  alias, 1 drivers
v0x6000013621c0_0 .net/s "product", 15 0, L_0x6000010a12c0;  1 drivers
v0x600001362250_0 .net/s "product_ext", 31 0, L_0x6000010a14a0;  1 drivers
v0x6000013622e0_0 .net "psum_in", 31 0, v0x60000136cd80_0;  alias, 1 drivers
v0x600001362370_0 .var "psum_out", 31 0;
v0x600001362400_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001362490_0 .net/s "w_signed", 7 0, v0x6000013625b0_0;  1 drivers
v0x600001362520_0 .net "weight_in", 7 0, L_0x6000010a0e60;  alias, 1 drivers
v0x6000013625b0_0 .var "weight_reg", 7 0;
L_0x6000010a1180 .extend/s 16, v0x600001361ef0_0;
L_0x6000010a1220 .extend/s 16, v0x6000013625b0_0;
L_0x6000010a12c0 .arith/mult 16, L_0x6000010a1180, L_0x6000010a1220;
L_0x6000010a1360 .part L_0x6000010a12c0, 15, 1;
LS_0x6000010a1400_0_0 .concat [ 1 1 1 1], L_0x6000010a1360, L_0x6000010a1360, L_0x6000010a1360, L_0x6000010a1360;
LS_0x6000010a1400_0_4 .concat [ 1 1 1 1], L_0x6000010a1360, L_0x6000010a1360, L_0x6000010a1360, L_0x6000010a1360;
LS_0x6000010a1400_0_8 .concat [ 1 1 1 1], L_0x6000010a1360, L_0x6000010a1360, L_0x6000010a1360, L_0x6000010a1360;
LS_0x6000010a1400_0_12 .concat [ 1 1 1 1], L_0x6000010a1360, L_0x6000010a1360, L_0x6000010a1360, L_0x6000010a1360;
L_0x6000010a1400 .concat [ 4 4 4 4], LS_0x6000010a1400_0_0, LS_0x6000010a1400_0_4, LS_0x6000010a1400_0_8, LS_0x6000010a1400_0_12;
L_0x6000010a14a0 .concat [ 16 16 0 0], L_0x6000010a12c0, L_0x6000010a1400;
S_0x138fc8bb0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138fc7990;
 .timescale 0 0;
P_0x600003bda280 .param/l "col" 1 9 214, +C4<010>;
L_0x600000abdd50 .functor AND 1, v0x600001371cb0_0, L_0x6000010a15e0, C4<1>, C4<1>;
L_0x600000abddc0 .functor AND 1, L_0x6000010a17c0, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abde30 .functor OR 1, L_0x6000010a1720, L_0x600000abddc0, C4<0>, C4<0>;
L_0x600000abdea0 .functor AND 1, L_0x1400d7c60, L_0x600000abde30, C4<1>, C4<1>;
L_0x600000abdf10 .functor AND 1, L_0x600000abdea0, L_0x6000010a1900, C4<1>, C4<1>;
v0x600001363ba0_0 .net *"_ivl_0", 3 0, L_0x6000010a1540;  1 drivers
L_0x1400d7678 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001363c30_0 .net/2u *"_ivl_11", 2 0, L_0x1400d7678;  1 drivers
v0x600001363cc0_0 .net *"_ivl_13", 0 0, L_0x6000010a1720;  1 drivers
L_0x1400d76c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001363d50_0 .net/2u *"_ivl_15", 2 0, L_0x1400d76c0;  1 drivers
v0x600001363de0_0 .net *"_ivl_17", 0 0, L_0x6000010a17c0;  1 drivers
v0x600001363e70_0 .net *"_ivl_20", 0 0, L_0x600000abddc0;  1 drivers
v0x600001363f00_0 .net *"_ivl_22", 0 0, L_0x600000abde30;  1 drivers
v0x600001364000_0 .net *"_ivl_24", 0 0, L_0x600000abdea0;  1 drivers
v0x600001364090_0 .net *"_ivl_25", 31 0, L_0x6000010a1860;  1 drivers
L_0x1400d7708 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001364120_0 .net *"_ivl_28", 15 0, L_0x1400d7708;  1 drivers
L_0x1400d7750 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013641b0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d7750;  1 drivers
L_0x1400d75e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001364240_0 .net *"_ivl_3", 1 0, L_0x1400d75e8;  1 drivers
v0x6000013642d0_0 .net *"_ivl_31", 0 0, L_0x6000010a1900;  1 drivers
L_0x1400d7630 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001364360_0 .net/2u *"_ivl_4", 3 0, L_0x1400d7630;  1 drivers
v0x6000013643f0_0 .net *"_ivl_6", 0 0, L_0x6000010a15e0;  1 drivers
v0x600001364480_0 .net "do_clear", 0 0, L_0x600000abdf10;  1 drivers
v0x600001364510_0 .net "load_weight", 0 0, L_0x600000abdd50;  1 drivers
v0x6000013645a0_0 .net "weight_in", 7 0, L_0x6000010a1680;  1 drivers
L_0x6000010a1540 .concat [ 2 2 0 0], v0x600001371c20_0, L_0x1400d75e8;
L_0x6000010a15e0 .cmp/eq 4, L_0x6000010a1540, L_0x1400d7630;
L_0x6000010a1720 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d7678;
L_0x6000010a17c0 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d76c0;
L_0x6000010a1860 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d7708;
L_0x6000010a1900 .cmp/eq 32, L_0x6000010a1860, L_0x1400d7750;
S_0x138fc8d20 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fc8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0400 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe0440 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001363060_0 .net *"_ivl_11", 0 0, L_0x6000010a1b80;  1 drivers
v0x6000013630f0_0 .net *"_ivl_12", 15 0, L_0x6000010a1c20;  1 drivers
v0x600001363180_0 .net/s *"_ivl_4", 15 0, L_0x6000010a19a0;  1 drivers
v0x600001363210_0 .net/s *"_ivl_6", 15 0, L_0x6000010a1a40;  1 drivers
v0x6000013632a0_0 .net/s "a_signed", 7 0, v0x600001363450_0;  1 drivers
v0x600001363330_0 .net "act_in", 7 0, v0x600001361e60_0;  alias, 1 drivers
v0x6000013633c0_0 .var "act_out", 7 0;
v0x600001363450_0 .var "act_reg", 7 0;
v0x6000013634e0_0 .net "clear_acc", 0 0, L_0x600000abdf10;  alias, 1 drivers
v0x600001363570_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001363600_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x600001363690_0 .net "load_weight", 0 0, L_0x600000abdd50;  alias, 1 drivers
v0x600001363720_0 .net/s "product", 15 0, L_0x6000010a1ae0;  1 drivers
v0x6000013637b0_0 .net/s "product_ext", 31 0, L_0x6000010a1cc0;  1 drivers
v0x600001363840_0 .net "psum_in", 31 0, v0x60000136e2e0_0;  alias, 1 drivers
v0x6000013638d0_0 .var "psum_out", 31 0;
v0x600001363960_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000013639f0_0 .net/s "w_signed", 7 0, v0x600001363b10_0;  1 drivers
v0x600001363a80_0 .net "weight_in", 7 0, L_0x6000010a1680;  alias, 1 drivers
v0x600001363b10_0 .var "weight_reg", 7 0;
L_0x6000010a19a0 .extend/s 16, v0x600001363450_0;
L_0x6000010a1a40 .extend/s 16, v0x600001363b10_0;
L_0x6000010a1ae0 .arith/mult 16, L_0x6000010a19a0, L_0x6000010a1a40;
L_0x6000010a1b80 .part L_0x6000010a1ae0, 15, 1;
LS_0x6000010a1c20_0_0 .concat [ 1 1 1 1], L_0x6000010a1b80, L_0x6000010a1b80, L_0x6000010a1b80, L_0x6000010a1b80;
LS_0x6000010a1c20_0_4 .concat [ 1 1 1 1], L_0x6000010a1b80, L_0x6000010a1b80, L_0x6000010a1b80, L_0x6000010a1b80;
LS_0x6000010a1c20_0_8 .concat [ 1 1 1 1], L_0x6000010a1b80, L_0x6000010a1b80, L_0x6000010a1b80, L_0x6000010a1b80;
LS_0x6000010a1c20_0_12 .concat [ 1 1 1 1], L_0x6000010a1b80, L_0x6000010a1b80, L_0x6000010a1b80, L_0x6000010a1b80;
L_0x6000010a1c20 .concat [ 4 4 4 4], LS_0x6000010a1c20_0_0, LS_0x6000010a1c20_0_4, LS_0x6000010a1c20_0_8, LS_0x6000010a1c20_0_12;
L_0x6000010a1cc0 .concat [ 16 16 0 0], L_0x6000010a1ae0, L_0x6000010a1c20;
S_0x138ffed30 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138fc7990;
 .timescale 0 0;
P_0x600003bda380 .param/l "col" 1 9 214, +C4<011>;
L_0x600000abe060 .functor AND 1, v0x600001371cb0_0, L_0x6000010a1e00, C4<1>, C4<1>;
L_0x600000abe0d0 .functor AND 1, L_0x6000010a1fe0, v0x600001370750_0, C4<1>, C4<1>;
L_0x600000abe140 .functor OR 1, L_0x6000010a1f40, L_0x600000abe0d0, C4<0>, C4<0>;
L_0x600000abe1b0 .functor AND 1, L_0x1400d7c60, L_0x600000abe140, C4<1>, C4<1>;
L_0x600000abe220 .functor AND 1, L_0x600000abe1b0, L_0x6000010a2120, C4<1>, C4<1>;
v0x600001365170_0 .net *"_ivl_0", 3 0, L_0x6000010a1d60;  1 drivers
L_0x1400d7828 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001365200_0 .net/2u *"_ivl_11", 2 0, L_0x1400d7828;  1 drivers
v0x600001365290_0 .net *"_ivl_13", 0 0, L_0x6000010a1f40;  1 drivers
L_0x1400d7870 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001365320_0 .net/2u *"_ivl_15", 2 0, L_0x1400d7870;  1 drivers
v0x6000013653b0_0 .net *"_ivl_17", 0 0, L_0x6000010a1fe0;  1 drivers
v0x600001365440_0 .net *"_ivl_20", 0 0, L_0x600000abe0d0;  1 drivers
v0x6000013654d0_0 .net *"_ivl_22", 0 0, L_0x600000abe140;  1 drivers
v0x600001365560_0 .net *"_ivl_24", 0 0, L_0x600000abe1b0;  1 drivers
v0x6000013655f0_0 .net *"_ivl_25", 31 0, L_0x6000010a2080;  1 drivers
L_0x1400d78b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001365680_0 .net *"_ivl_28", 15 0, L_0x1400d78b8;  1 drivers
L_0x1400d7900 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001365710_0 .net/2u *"_ivl_29", 31 0, L_0x1400d7900;  1 drivers
L_0x1400d7798 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013657a0_0 .net *"_ivl_3", 1 0, L_0x1400d7798;  1 drivers
v0x600001365830_0 .net *"_ivl_31", 0 0, L_0x6000010a2120;  1 drivers
L_0x1400d77e0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013658c0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d77e0;  1 drivers
v0x600001365950_0 .net *"_ivl_6", 0 0, L_0x6000010a1e00;  1 drivers
v0x6000013659e0_0 .net "do_clear", 0 0, L_0x600000abe220;  1 drivers
v0x600001365a70_0 .net "load_weight", 0 0, L_0x600000abe060;  1 drivers
v0x600001365b00_0 .net "weight_in", 7 0, L_0x6000010a1ea0;  1 drivers
L_0x6000010a1d60 .concat [ 2 2 0 0], v0x600001371c20_0, L_0x1400d7798;
L_0x6000010a1e00 .cmp/eq 4, L_0x6000010a1d60, L_0x1400d77e0;
L_0x6000010a1f40 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d7828;
L_0x6000010a1fe0 .cmp/eq 3, v0x6000013679f0_0, L_0x1400d7870;
L_0x6000010a2080 .concat [ 16 16 0 0], v0x6000013670f0_0, L_0x1400d78b8;
L_0x6000010a2120 .cmp/eq 32, L_0x6000010a2080, L_0x1400d7900;
S_0x138ffeea0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138ffed30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0480 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe04c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001364630_0 .net *"_ivl_11", 0 0, L_0x6000010a23a0;  1 drivers
v0x6000013646c0_0 .net *"_ivl_12", 15 0, L_0x6000010a2440;  1 drivers
v0x600001364750_0 .net/s *"_ivl_4", 15 0, L_0x6000010a21c0;  1 drivers
v0x6000013647e0_0 .net/s *"_ivl_6", 15 0, L_0x6000010a2260;  1 drivers
v0x600001364870_0 .net/s "a_signed", 7 0, v0x600001364a20_0;  1 drivers
v0x600001364900_0 .net "act_in", 7 0, v0x6000013633c0_0;  alias, 1 drivers
v0x600001364990_0 .var "act_out", 7 0;
v0x600001364a20_0 .var "act_reg", 7 0;
v0x600001364ab0_0 .net "clear_acc", 0 0, L_0x600000abe220;  alias, 1 drivers
v0x600001364b40_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001364bd0_0 .net "enable", 0 0, L_0x600000abea00;  alias, 1 drivers
v0x600001364c60_0 .net "load_weight", 0 0, L_0x600000abe060;  alias, 1 drivers
v0x600001364cf0_0 .net/s "product", 15 0, L_0x6000010a2300;  1 drivers
v0x600001364d80_0 .net/s "product_ext", 31 0, L_0x6000010a24e0;  1 drivers
v0x600001364e10_0 .net "psum_in", 31 0, v0x60000136f840_0;  alias, 1 drivers
v0x600001364ea0_0 .var "psum_out", 31 0;
v0x600001364f30_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001364fc0_0 .net/s "w_signed", 7 0, v0x6000013650e0_0;  1 drivers
v0x600001365050_0 .net "weight_in", 7 0, L_0x6000010a1ea0;  alias, 1 drivers
v0x6000013650e0_0 .var "weight_reg", 7 0;
L_0x6000010a21c0 .extend/s 16, v0x600001364a20_0;
L_0x6000010a2260 .extend/s 16, v0x6000013650e0_0;
L_0x6000010a2300 .arith/mult 16, L_0x6000010a21c0, L_0x6000010a2260;
L_0x6000010a23a0 .part L_0x6000010a2300, 15, 1;
LS_0x6000010a2440_0_0 .concat [ 1 1 1 1], L_0x6000010a23a0, L_0x6000010a23a0, L_0x6000010a23a0, L_0x6000010a23a0;
LS_0x6000010a2440_0_4 .concat [ 1 1 1 1], L_0x6000010a23a0, L_0x6000010a23a0, L_0x6000010a23a0, L_0x6000010a23a0;
LS_0x6000010a2440_0_8 .concat [ 1 1 1 1], L_0x6000010a23a0, L_0x6000010a23a0, L_0x6000010a23a0, L_0x6000010a23a0;
LS_0x6000010a2440_0_12 .concat [ 1 1 1 1], L_0x6000010a23a0, L_0x6000010a23a0, L_0x6000010a23a0, L_0x6000010a23a0;
L_0x6000010a2440 .concat [ 4 4 4 4], LS_0x6000010a2440_0_0, LS_0x6000010a2440_0_4, LS_0x6000010a2440_0_8, LS_0x6000010a2440_0_12;
L_0x6000010a24e0 .concat [ 16 16 0 0], L_0x6000010a2300, L_0x6000010a2440;
S_0x138fff010 .scope generate, "wire_col0[0]" "wire_col0[0]" 9 198, 9 198 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bda480 .param/l "row" 1 9 198, +C4<00>;
L_0x600000abb020 .functor BUFZ 8, v0x60000135f8d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138ff8f30 .scope generate, "wire_col0[1]" "wire_col0[1]" 9 198, 9 198 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bda500 .param/l "row" 1 9 198, +C4<01>;
L_0x600000abb090 .functor BUFZ 8, v0x60000135fba0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138ff90a0 .scope generate, "wire_col0[2]" "wire_col0[2]" 9 198, 9 198 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bda580 .param/l "row" 1 9 198, +C4<010>;
L_0x600000abb100 .functor BUFZ 8, v0x60000135fe70_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138ff9210 .scope generate, "wire_col0[3]" "wire_col0[3]" 9 198, 9 198 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bda600 .param/l "row" 1 9 198, +C4<011>;
L_0x600000abb170 .functor BUFZ 8, v0x6000013501b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138ff9380 .scope generate, "wire_output[0]" "wire_output[0]" 9 279, 9 279 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bda680 .param/l "col" 1 9 279, +C4<00>;
L_0x600000abe6f0 .functor BUFZ 32, v0x60000135f570_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001365b90_0 .net *"_ivl_2", 31 0, L_0x600000abe6f0;  1 drivers
S_0x138ff94f0 .scope generate, "wire_output[1]" "wire_output[1]" 9 279, 9 279 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bda700 .param/l "col" 1 9 279, +C4<01>;
L_0x600000abe760 .functor BUFZ 32, v0x60000135f690_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001365c20_0 .net *"_ivl_2", 31 0, L_0x600000abe760;  1 drivers
S_0x138ff9660 .scope generate, "wire_output[2]" "wire_output[2]" 9 279, 9 279 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bda780 .param/l "col" 1 9 279, +C4<010>;
L_0x600000abe7d0 .functor BUFZ 32, v0x60000135f7b0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001365cb0_0 .net *"_ivl_2", 31 0, L_0x600000abe7d0;  1 drivers
S_0x138ff97d0 .scope generate, "wire_output[3]" "wire_output[3]" 9 279, 9 279 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bda800 .param/l "col" 1 9 279, +C4<011>;
L_0x600000abe840 .functor BUFZ 32, L_0x600000abe680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001365d40_0 .net *"_ivl_2", 31 0, L_0x600000abe840;  1 drivers
S_0x138ff9940 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 9 206, 9 206 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bda880 .param/l "col" 1 9 206, +C4<00>;
S_0x138ff9ab0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 9 206, 9 206 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bda900 .param/l "col" 1 9 206, +C4<01>;
S_0x138ff9c20 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 9 206, 9 206 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bda980 .param/l "col" 1 9 206, +C4<010>;
S_0x138ff9d90 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 9 206, 9 206 0, S_0x138fc1570;
 .timescale 0 0;
P_0x600003bdaa00 .param/l "col" 1 9 206, +C4<011>;
S_0x138ffa300 .scope module, "sram_inst" "sram_subsystem" 6 480, 11 11 0, S_0x138f76e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x138ffa470 .param/l "ADDR_WIDTH" 0 11 15, +C4<00000000000000000000000000010100>;
P_0x138ffa4b0 .param/l "BANK_BITS" 1 11 69, +C4<00000000000000000000000000000010>;
P_0x138ffa4f0 .param/l "BANK_DEPTH" 0 11 13, +C4<00000000000000000000000100000000>;
P_0x138ffa530 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000100000000>;
P_0x138ffa570 .param/l "NUM_BANKS" 0 11 12, +C4<00000000000000000000000000000100>;
P_0x138ffa5b0 .param/l "WORD_BITS" 1 11 70, +C4<00000000000000000000000000001000>;
L_0x600000abf800 .functor BUFZ 256, v0x60000137a490_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000abf870 .functor BUFZ 256, v0x60000137afd0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000abf8e0 .functor BUFZ 256, v0x600001379dd0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000013793b0_0 .var/i "b", 31 0;
v0x600001379440 .array "bank_addr", 3 0, 7 0;
v0x6000013794d0_0 .net "bank_dma", 1 0, L_0x6000010a6080;  1 drivers
v0x600001379560_0 .var "bank_dma_d", 1 0;
v0x6000013795f0_0 .net "bank_mxu_a", 1 0, L_0x6000010a5ea0;  1 drivers
v0x600001379680_0 .var "bank_mxu_a_d", 1 0;
v0x600001379710_0 .net "bank_mxu_o", 1 0, L_0x6000010a5f40;  1 drivers
v0x6000013797a0_0 .net "bank_mxu_w", 1 0, L_0x6000010a5e00;  1 drivers
v0x600001379830_0 .var "bank_mxu_w_d", 1 0;
v0x6000013798c0 .array "bank_rdata", 3 0;
v0x6000013798c0_0 .net v0x6000013798c0 0, 255 0, v0x600001378000_0; 1 drivers
v0x6000013798c0_1 .net v0x6000013798c0 1, 255 0, v0x600001378510_0; 1 drivers
v0x6000013798c0_2 .net v0x6000013798c0 2, 255 0, v0x600001378a20_0; 1 drivers
v0x6000013798c0_3 .net v0x6000013798c0 3, 255 0, v0x600001378f30_0; 1 drivers
v0x600001379950_0 .var "bank_re", 3 0;
v0x6000013799e0_0 .net "bank_vpu", 1 0, L_0x6000010a5fe0;  1 drivers
v0x600001379a70_0 .var "bank_vpu_d", 1 0;
v0x600001379b00 .array "bank_wdata", 3 0, 255 0;
v0x600001379b90_0 .var "bank_we", 3 0;
v0x600001379c20_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001379cb0_0 .net "dma_addr", 19 0, v0x60000135be70_0;  alias, 1 drivers
v0x600001379d40_0 .net "dma_rdata", 255 0, L_0x600000abf8e0;  alias, 1 drivers
v0x600001379dd0_0 .var "dma_rdata_reg", 255 0;
v0x600001379e60_0 .net "dma_re", 0 0, L_0x600000abf2c0;  alias, 1 drivers
v0x600001379ef0_0 .net "dma_ready", 0 0, L_0x6000010a66c0;  alias, 1 drivers
v0x600001379f80_0 .net "dma_wdata", 255 0, L_0x600000abf1e0;  alias, 1 drivers
v0x60000137a010_0 .net "dma_we", 0 0, L_0x600000abf250;  alias, 1 drivers
v0x60000137a0a0_0 .var "grant_dma", 3 0;
v0x60000137a130_0 .var "grant_mxu_a", 3 0;
v0x60000137a1c0_0 .var "grant_mxu_o", 3 0;
v0x60000137a250_0 .var "grant_mxu_w", 3 0;
v0x60000137a2e0_0 .var "grant_vpu", 3 0;
v0x60000137a370_0 .net "mxu_a_addr", 19 0, L_0x6000010a32a0;  alias, 1 drivers
v0x60000137a400_0 .net "mxu_a_rdata", 255 0, L_0x600000abf800;  alias, 1 drivers
v0x60000137a490_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000137a520_0 .net "mxu_a_re", 0 0, L_0x6000010a3340;  alias, 1 drivers
v0x60000137a5b0_0 .net "mxu_a_ready", 0 0, L_0x6000010a6580;  alias, 1 drivers
v0x60000137a640_0 .net "mxu_o_addr", 19 0, L_0x6000010a3520;  alias, 1 drivers
v0x60000137a6d0_0 .net "mxu_o_ready", 0 0, L_0x6000010a6620;  alias, 1 drivers
v0x60000137a760_0 .net "mxu_o_wdata", 255 0, L_0x6000010a3700;  alias, 1 drivers
v0x60000137a7f0_0 .net "mxu_o_we", 0 0, L_0x600000abeca0;  alias, 1 drivers
v0x60000137a880_0 .net "mxu_w_addr", 19 0, L_0x6000010a3020;  alias, 1 drivers
v0x60000137a910_0 .net "mxu_w_rdata", 255 0, v0x60000137a9a0_0;  alias, 1 drivers
v0x60000137a9a0_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000137aa30_0 .net "mxu_w_re", 0 0, L_0x6000010a30c0;  alias, 1 drivers
v0x60000137aac0_0 .net "mxu_w_ready", 0 0, L_0x6000010a6440;  alias, 1 drivers
v0x60000137ab50_0 .var "req_dma", 3 0;
v0x60000137abe0_0 .var "req_mxu_a", 3 0;
v0x60000137ac70_0 .var "req_mxu_o", 3 0;
v0x60000137ad00_0 .var "req_mxu_w", 3 0;
v0x60000137ad90_0 .var "req_vpu", 3 0;
v0x60000137ae20_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000137aeb0_0 .net "vpu_addr", 19 0, v0x60000137c7e0_0;  alias, 1 drivers
v0x60000137af40_0 .net "vpu_rdata", 255 0, L_0x600000abf870;  alias, 1 drivers
v0x60000137afd0_0 .var "vpu_rdata_reg", 255 0;
v0x60000137b060_0 .net "vpu_re", 0 0, L_0x600000abf090;  alias, 1 drivers
v0x60000137b0f0_0 .net "vpu_ready", 0 0, L_0x6000010a64e0;  alias, 1 drivers
v0x60000137b180_0 .net "vpu_wdata", 255 0, L_0x600000abefb0;  alias, 1 drivers
v0x60000137b210_0 .net "vpu_we", 0 0, L_0x600000abf020;  alias, 1 drivers
v0x60000137b2a0_0 .net "word_dma", 7 0, L_0x6000010a63a0;  1 drivers
v0x60000137b330_0 .net "word_mxu_a", 7 0, L_0x6000010a61c0;  1 drivers
v0x60000137b3c0_0 .net "word_mxu_o", 7 0, L_0x6000010a6260;  1 drivers
v0x60000137b450_0 .net "word_mxu_w", 7 0, L_0x6000010a6120;  1 drivers
v0x60000137b4e0_0 .net "word_vpu", 7 0, L_0x6000010a6300;  1 drivers
E_0x600003bdb200/0 .event anyedge, v0x600001379830_0, v0x600001378000_0, v0x600001378510_0, v0x600001378a20_0;
E_0x600003bdb200/1 .event anyedge, v0x600001378f30_0, v0x600001379680_0, v0x600001379a70_0, v0x600001379560_0;
E_0x600003bdb200 .event/or E_0x600003bdb200/0, E_0x600003bdb200/1;
E_0x600003bdb280/0 .event anyedge, v0x60000137ad00_0, v0x60000137abe0_0, v0x60000137ac70_0, v0x60000137ad90_0;
E_0x600003bdb280/1 .event anyedge, v0x60000137ab50_0, v0x60000137a250_0, v0x60000137b450_0, v0x60000137a130_0;
E_0x600003bdb280/2 .event anyedge, v0x60000137b330_0, v0x60000137a1c0_0, v0x60000137b3c0_0, v0x60000137a760_0;
E_0x600003bdb280/3 .event anyedge, v0x60000137a2e0_0, v0x60000137b4e0_0, v0x60000137b180_0, v0x60000137b210_0;
E_0x600003bdb280/4 .event anyedge, v0x60000137b060_0, v0x60000137a0a0_0, v0x60000137b2a0_0, v0x60000135c1b0_0;
E_0x600003bdb280/5 .event anyedge, v0x60000135c2d0_0, v0x60000135c000_0;
E_0x600003bdb280 .event/or E_0x600003bdb280/0, E_0x600003bdb280/1, E_0x600003bdb280/2, E_0x600003bdb280/3, E_0x600003bdb280/4, E_0x600003bdb280/5;
E_0x600003bdb2c0/0 .event anyedge, v0x60000137aa30_0, v0x6000013797a0_0, v0x60000137a520_0, v0x6000013795f0_0;
E_0x600003bdb2c0/1 .event anyedge, v0x60000137a7f0_0, v0x600001379710_0, v0x60000137b210_0, v0x60000137b060_0;
E_0x600003bdb2c0/2 .event anyedge, v0x6000013799e0_0, v0x60000135c2d0_0, v0x60000135c000_0, v0x6000013794d0_0;
E_0x600003bdb2c0 .event/or E_0x600003bdb2c0/0, E_0x600003bdb2c0/1, E_0x600003bdb2c0/2;
L_0x6000010a5900 .part v0x600001379b90_0, 0, 1;
L_0x6000010a59a0 .part v0x600001379950_0, 0, 1;
L_0x6000010a5a40 .part v0x600001379b90_0, 1, 1;
L_0x6000010a5ae0 .part v0x600001379950_0, 1, 1;
L_0x6000010a5b80 .part v0x600001379b90_0, 2, 1;
L_0x6000010a5c20 .part v0x600001379950_0, 2, 1;
L_0x6000010a5cc0 .part v0x600001379b90_0, 3, 1;
L_0x6000010a5d60 .part v0x600001379950_0, 3, 1;
L_0x6000010a5e00 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000010a3020 (v0x600001379170_0) S_0x138ffb3e0;
L_0x6000010a5ea0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000010a32a0 (v0x600001379170_0) S_0x138ffb3e0;
L_0x6000010a5f40 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000010a3520 (v0x600001379170_0) S_0x138ffb3e0;
L_0x6000010a5fe0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000137c7e0_0 (v0x600001379170_0) S_0x138ffb3e0;
L_0x6000010a6080 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000135be70_0 (v0x600001379170_0) S_0x138ffb3e0;
L_0x6000010a6120 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000010a3020 (v0x600001379290_0) S_0x138ffb550;
L_0x6000010a61c0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000010a32a0 (v0x600001379290_0) S_0x138ffb550;
L_0x6000010a6260 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000010a3520 (v0x600001379290_0) S_0x138ffb550;
L_0x6000010a6300 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000137c7e0_0 (v0x600001379290_0) S_0x138ffb550;
L_0x6000010a63a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000135be70_0 (v0x600001379290_0) S_0x138ffb550;
L_0x6000010a6440 .part/v v0x60000137a250_0, L_0x6000010a5e00, 1;
L_0x6000010a6580 .part/v v0x60000137a130_0, L_0x6000010a5ea0, 1;
L_0x6000010a6620 .part/v v0x60000137a1c0_0, L_0x6000010a5f40, 1;
L_0x6000010a64e0 .part/v v0x60000137a2e0_0, L_0x6000010a5fe0, 1;
L_0x6000010a66c0 .part/v v0x60000137a0a0_0, L_0x6000010a6080, 1;
S_0x138ffa860 .scope generate, "bank_gen[0]" "bank_gen[0]" 11 184, 11 184 0, S_0x138ffa300;
 .timescale 0 0;
P_0x600003bdb300 .param/l "i" 1 11 184, +C4<00>;
S_0x138ffa9d0 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138ffa860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fe0580 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fe05c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001379440_0 .array/port v0x600001379440, 0;
v0x600001367d50_0 .net "addr", 7 0, v0x600001379440_0;  1 drivers
v0x600001367de0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001367e70_0 .var/i "i", 31 0;
v0x600001367f00 .array "mem", 255 0, 255 0;
v0x600001378000_0 .var "rdata", 255 0;
v0x600001378090_0 .net "re", 0 0, L_0x6000010a59a0;  1 drivers
v0x600001379b00_0 .array/port v0x600001379b00, 0;
v0x600001378120_0 .net "wdata", 255 0, v0x600001379b00_0;  1 drivers
v0x6000013781b0_0 .net "we", 0 0, L_0x6000010a5900;  1 drivers
S_0x138ffab40 .scope generate, "bank_gen[1]" "bank_gen[1]" 11 184, 11 184 0, S_0x138ffa300;
 .timescale 0 0;
P_0x600003bdb440 .param/l "i" 1 11 184, +C4<01>;
S_0x138ffacb0 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138ffab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fe0600 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fe0640 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001379440_1 .array/port v0x600001379440, 1;
v0x6000013782d0_0 .net "addr", 7 0, v0x600001379440_1;  1 drivers
v0x600001378360_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x6000013783f0_0 .var/i "i", 31 0;
v0x600001378480 .array "mem", 255 0, 255 0;
v0x600001378510_0 .var "rdata", 255 0;
v0x6000013785a0_0 .net "re", 0 0, L_0x6000010a5ae0;  1 drivers
v0x600001379b00_1 .array/port v0x600001379b00, 1;
v0x600001378630_0 .net "wdata", 255 0, v0x600001379b00_1;  1 drivers
v0x6000013786c0_0 .net "we", 0 0, L_0x6000010a5a40;  1 drivers
S_0x138ffae20 .scope generate, "bank_gen[2]" "bank_gen[2]" 11 184, 11 184 0, S_0x138ffa300;
 .timescale 0 0;
P_0x600003bdb580 .param/l "i" 1 11 184, +C4<010>;
S_0x138ffaf90 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138ffae20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fe0680 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fe06c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001379440_2 .array/port v0x600001379440, 2;
v0x6000013787e0_0 .net "addr", 7 0, v0x600001379440_2;  1 drivers
v0x600001378870_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001378900_0 .var/i "i", 31 0;
v0x600001378990 .array "mem", 255 0, 255 0;
v0x600001378a20_0 .var "rdata", 255 0;
v0x600001378ab0_0 .net "re", 0 0, L_0x6000010a5c20;  1 drivers
v0x600001379b00_2 .array/port v0x600001379b00, 2;
v0x600001378b40_0 .net "wdata", 255 0, v0x600001379b00_2;  1 drivers
v0x600001378bd0_0 .net "we", 0 0, L_0x6000010a5b80;  1 drivers
S_0x138ffb100 .scope generate, "bank_gen[3]" "bank_gen[3]" 11 184, 11 184 0, S_0x138ffa300;
 .timescale 0 0;
P_0x600003bdb6c0 .param/l "i" 1 11 184, +C4<011>;
S_0x138ffb270 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138ffb100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fe0700 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fe0740 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001379440_3 .array/port v0x600001379440, 3;
v0x600001378cf0_0 .net "addr", 7 0, v0x600001379440_3;  1 drivers
v0x600001378d80_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001378e10_0 .var/i "i", 31 0;
v0x600001378ea0 .array "mem", 255 0, 255 0;
v0x600001378f30_0 .var "rdata", 255 0;
v0x600001378fc0_0 .net "re", 0 0, L_0x6000010a5d60;  1 drivers
v0x600001379b00_3 .array/port v0x600001379b00, 3;
v0x600001379050_0 .net "wdata", 255 0, v0x600001379b00_3;  1 drivers
v0x6000013790e0_0 .net "we", 0 0, L_0x6000010a5cc0;  1 drivers
S_0x138ffb3e0 .scope function.vec4.s2, "get_bank" "get_bank" 11 73, 11 73 0, S_0x138ffa300;
 .timescale 0 0;
v0x600001379170_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x138ffb3e0
TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x600001379170_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001379170_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x138ffb550 .scope function.vec4.s8, "get_word" "get_word" 11 81, 11 81 0, S_0x138ffa300;
 .timescale 0 0;
v0x600001379290_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x138ffb550
TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x600001379290_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x138ffb8c0 .scope module, "vpu_inst" "vector_unit" 6 407, 12 17 0, S_0x138f76e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x139024800 .param/l "DATA_WIDTH" 0 12 19, +C4<00000000000000000000000000010000>;
P_0x139024840 .param/l "LANES" 0 12 18, +C4<00000000000000000000000000010000>;
P_0x139024880 .param/l "REDUCE_STAGES" 1 12 201, +C4<00000000000000000000000000000100>;
P_0x1390248c0 .param/l "SRAM_ADDR_W" 0 12 21, +C4<00000000000000000000000000010100>;
P_0x139024900 .param/l "S_DECODE" 1 12 112, C4<001>;
P_0x139024940 .param/l "S_DONE" 1 12 117, C4<110>;
P_0x139024980 .param/l "S_EXECUTE" 1 12 113, C4<010>;
P_0x1390249c0 .param/l "S_IDLE" 1 12 111, C4<000>;
P_0x139024a00 .param/l "S_MEM_WAIT" 1 12 114, C4<011>;
P_0x139024a40 .param/l "S_REDUCE" 1 12 115, C4<100>;
P_0x139024a80 .param/l "S_WRITEBACK" 1 12 116, C4<101>;
P_0x139024ac0 .param/l "VOP_ADD" 1 12 78, C4<00000001>;
P_0x139024b00 .param/l "VOP_BCAST" 1 12 92, C4<00110010>;
P_0x139024b40 .param/l "VOP_GELU" 1 12 83, C4<00010001>;
P_0x139024b80 .param/l "VOP_LOAD" 1 12 90, C4<00110000>;
P_0x139024bc0 .param/l "VOP_MADD" 1 12 81, C4<00000100>;
P_0x139024c00 .param/l "VOP_MAX" 1 12 88, C4<00100001>;
P_0x139024c40 .param/l "VOP_MIN" 1 12 89, C4<00100010>;
P_0x139024c80 .param/l "VOP_MOV" 1 12 93, C4<00110011>;
P_0x139024cc0 .param/l "VOP_MUL" 1 12 80, C4<00000011>;
P_0x139024d00 .param/l "VOP_RELU" 1 12 82, C4<00010000>;
P_0x139024d40 .param/l "VOP_SIGMOID" 1 12 85, C4<00010011>;
P_0x139024d80 .param/l "VOP_SILU" 1 12 84, C4<00010010>;
P_0x139024dc0 .param/l "VOP_STORE" 1 12 91, C4<00110001>;
P_0x139024e00 .param/l "VOP_SUB" 1 12 79, C4<00000010>;
P_0x139024e40 .param/l "VOP_SUM" 1 12 87, C4<00100000>;
P_0x139024e80 .param/l "VOP_TANH" 1 12 86, C4<00010100>;
P_0x139024ec0 .param/l "VOP_ZERO" 1 12 94, C4<00110100>;
P_0x139024f00 .param/l "VREG_COUNT" 0 12 20, +C4<00000000000000000000000000100000>;
L_0x600000abedf0 .functor BUFZ 256, L_0x6000010a50e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000abee60 .functor BUFZ 256, L_0x6000010a5220, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000abeed0 .functor BUFZ 1, v0x60000137bf00_0, C4<0>, C4<0>, C4<0>;
L_0x600000abefb0 .functor BUFZ 256, v0x60000137cb40_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000abf020 .functor BUFZ 1, v0x60000137cc60_0, C4<0>, C4<0>, C4<0>;
L_0x600000abf090 .functor BUFZ 1, v0x60000137c990_0, C4<0>, C4<0>, C4<0>;
v0x60000137b570_0 .net *"_ivl_48", 255 0, L_0x6000010a50e0;  1 drivers
v0x60000137b600_0 .net *"_ivl_50", 6 0, L_0x6000010a5180;  1 drivers
L_0x1400d8008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000137b690_0 .net *"_ivl_53", 1 0, L_0x1400d8008;  1 drivers
v0x60000137b720_0 .net *"_ivl_56", 255 0, L_0x6000010a5220;  1 drivers
v0x60000137b7b0_0 .net *"_ivl_58", 6 0, L_0x6000010a52c0;  1 drivers
L_0x1400d8050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000137b840_0 .net *"_ivl_61", 1 0, L_0x1400d8050;  1 drivers
L_0x1400d8098 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000137b8d0_0 .net/2u *"_ivl_64", 2 0, L_0x1400d8098;  1 drivers
v0x60000137b960_0 .var "addr_reg", 19 0;
v0x60000137b9f0_0 .var "alu_result", 255 0;
v0x60000137ba80_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000137bb10_0 .net "cmd", 127 0, v0x60000135f2a0_0;  alias, 1 drivers
v0x60000137bba0_0 .net "cmd_done", 0 0, L_0x600000abeed0;  alias, 1 drivers
v0x60000137bc30_0 .net "cmd_ready", 0 0, L_0x6000010a5360;  alias, 1 drivers
v0x60000137bcc0_0 .var "cmd_reg", 127 0;
v0x60000137bd50_0 .net "cmd_valid", 0 0, L_0x600000abaae0;  alias, 1 drivers
v0x60000137bde0_0 .net "count", 15 0, L_0x6000010a5040;  1 drivers
v0x60000137be70_0 .var "count_reg", 15 0;
v0x60000137bf00_0 .var "done_reg", 0 0;
v0x60000137c000_0 .var "elem_count", 15 0;
v0x60000137c090_0 .net "imm", 15 0, L_0x6000010a4f00;  1 drivers
v0x60000137c120_0 .var "imm_reg", 15 0;
v0x60000137c1b0_0 .var/i "lane", 31 0;
v0x60000137c240 .array "lane_a", 15 0;
v0x60000137c240_0 .net v0x60000137c240 0, 15 0, L_0x6000010a3840; 1 drivers
v0x60000137c240_1 .net v0x60000137c240 1, 15 0, L_0x6000010a3980; 1 drivers
v0x60000137c240_2 .net v0x60000137c240 2, 15 0, L_0x6000010a3ac0; 1 drivers
v0x60000137c240_3 .net v0x60000137c240 3, 15 0, L_0x6000010a3c00; 1 drivers
v0x60000137c240_4 .net v0x60000137c240 4, 15 0, L_0x6000010a3d40; 1 drivers
v0x60000137c240_5 .net v0x60000137c240 5, 15 0, L_0x6000010a3e80; 1 drivers
v0x60000137c240_6 .net v0x60000137c240 6, 15 0, L_0x6000010af5c0; 1 drivers
v0x60000137c240_7 .net v0x60000137c240 7, 15 0, L_0x6000010a40a0; 1 drivers
v0x60000137c240_8 .net v0x60000137c240 8, 15 0, L_0x6000010a41e0; 1 drivers
v0x60000137c240_9 .net v0x60000137c240 9, 15 0, L_0x6000010a4320; 1 drivers
v0x60000137c240_10 .net v0x60000137c240 10, 15 0, L_0x6000010a4500; 1 drivers
v0x60000137c240_11 .net v0x60000137c240 11, 15 0, L_0x6000010a45a0; 1 drivers
v0x60000137c240_12 .net v0x60000137c240 12, 15 0, L_0x6000010a46e0; 1 drivers
v0x60000137c240_13 .net v0x60000137c240 13, 15 0, L_0x6000010a4820; 1 drivers
v0x60000137c240_14 .net v0x60000137c240 14, 15 0, L_0x6000010a4960; 1 drivers
v0x60000137c240_15 .net v0x60000137c240 15, 15 0, L_0x6000010a4aa0; 1 drivers
v0x60000137c2d0 .array "lane_b", 15 0;
v0x60000137c2d0_0 .net v0x60000137c2d0 0, 15 0, L_0x6000010a38e0; 1 drivers
v0x60000137c2d0_1 .net v0x60000137c2d0 1, 15 0, L_0x6000010a3a20; 1 drivers
v0x60000137c2d0_2 .net v0x60000137c2d0 2, 15 0, L_0x6000010a3b60; 1 drivers
v0x60000137c2d0_3 .net v0x60000137c2d0 3, 15 0, L_0x6000010a3ca0; 1 drivers
v0x60000137c2d0_4 .net v0x60000137c2d0 4, 15 0, L_0x6000010a3de0; 1 drivers
v0x60000137c2d0_5 .net v0x60000137c2d0 5, 15 0, L_0x6000010a3f20; 1 drivers
v0x60000137c2d0_6 .net v0x60000137c2d0 6, 15 0, L_0x6000010a4000; 1 drivers
v0x60000137c2d0_7 .net v0x60000137c2d0 7, 15 0, L_0x6000010a4140; 1 drivers
v0x60000137c2d0_8 .net v0x60000137c2d0 8, 15 0, L_0x6000010a4280; 1 drivers
v0x60000137c2d0_9 .net v0x60000137c2d0 9, 15 0, L_0x6000010a4460; 1 drivers
v0x60000137c2d0_10 .net v0x60000137c2d0 10, 15 0, L_0x6000010a43c0; 1 drivers
v0x60000137c2d0_11 .net v0x60000137c2d0 11, 15 0, L_0x6000010a4640; 1 drivers
v0x60000137c2d0_12 .net v0x60000137c2d0 12, 15 0, L_0x6000010a4780; 1 drivers
v0x60000137c2d0_13 .net v0x60000137c2d0 13, 15 0, L_0x6000010a48c0; 1 drivers
v0x60000137c2d0_14 .net v0x60000137c2d0 14, 15 0, L_0x6000010a4a00; 1 drivers
v0x60000137c2d0_15 .net v0x60000137c2d0 15, 15 0, L_0x6000010a4b40; 1 drivers
v0x60000137c360 .array "lane_result", 15 0, 15 0;
v0x60000137c3f0_0 .net "mem_addr", 19 0, L_0x6000010a4fa0;  1 drivers
v0x60000137c480_0 .var "mem_addr_reg", 19 0;
v0x60000137c510_0 .net "opcode", 7 0, L_0x6000010a4be0;  1 drivers
v0x60000137c5a0_0 .var "reduce_result", 15 0;
v0x60000137c630 .array "reduce_tree", 79 0, 15 0;
v0x60000137c6c0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000137c750_0 .net "sram_addr", 19 0, v0x60000137c7e0_0;  alias, 1 drivers
v0x60000137c7e0_0 .var "sram_addr_reg", 19 0;
v0x60000137c870_0 .net "sram_rdata", 255 0, L_0x600000abf870;  alias, 1 drivers
v0x60000137c900_0 .net "sram_re", 0 0, L_0x600000abf090;  alias, 1 drivers
v0x60000137c990_0 .var "sram_re_reg", 0 0;
v0x60000137ca20_0 .net "sram_ready", 0 0, L_0x6000010a64e0;  alias, 1 drivers
v0x60000137cab0_0 .net "sram_wdata", 255 0, L_0x600000abefb0;  alias, 1 drivers
v0x60000137cb40_0 .var "sram_wdata_reg", 255 0;
v0x60000137cbd0_0 .net "sram_we", 0 0, L_0x600000abf020;  alias, 1 drivers
v0x60000137cc60_0 .var "sram_we_reg", 0 0;
v0x60000137ccf0_0 .var/i "stage", 31 0;
v0x60000137cd80_0 .var "state", 2 0;
v0x60000137ce10_0 .net "subop", 7 0, L_0x6000010a4c80;  1 drivers
v0x60000137cea0_0 .var "subop_reg", 7 0;
v0x60000137cf30_0 .net "vd", 4 0, L_0x6000010a4d20;  1 drivers
v0x60000137cfc0_0 .var "vd_reg", 4 0;
v0x60000137d050 .array "vrf", 31 0, 255 0;
v0x60000137d0e0_0 .net "vs1", 4 0, L_0x6000010a4dc0;  1 drivers
v0x60000137d170_0 .net "vs1_data", 255 0, L_0x600000abedf0;  1 drivers
v0x60000137d200_0 .var "vs1_reg", 4 0;
v0x60000137d290_0 .net "vs2", 4 0, L_0x6000010a4e60;  1 drivers
v0x60000137d320_0 .net "vs2_data", 255 0, L_0x600000abee60;  1 drivers
v0x60000137d3b0_0 .var "vs2_reg", 4 0;
E_0x600003bdbfc0/0 .event anyedge, v0x60000137c240_0, v0x60000137c240_1, v0x60000137c240_2, v0x60000137c240_3;
E_0x600003bdbfc0/1 .event anyedge, v0x60000137c240_4, v0x60000137c240_5, v0x60000137c240_6, v0x60000137c240_7;
E_0x600003bdbfc0/2 .event anyedge, v0x60000137c240_8, v0x60000137c240_9, v0x60000137c240_10, v0x60000137c240_11;
E_0x600003bdbfc0/3 .event anyedge, v0x60000137c240_12, v0x60000137c240_13, v0x60000137c240_14, v0x60000137c240_15;
v0x60000137c630_0 .array/port v0x60000137c630, 0;
v0x60000137c630_1 .array/port v0x60000137c630, 1;
v0x60000137c630_2 .array/port v0x60000137c630, 2;
E_0x600003bdbfc0/4 .event anyedge, v0x60000137cea0_0, v0x60000137c630_0, v0x60000137c630_1, v0x60000137c630_2;
v0x60000137c630_3 .array/port v0x60000137c630, 3;
v0x60000137c630_4 .array/port v0x60000137c630, 4;
v0x60000137c630_5 .array/port v0x60000137c630, 5;
v0x60000137c630_6 .array/port v0x60000137c630, 6;
E_0x600003bdbfc0/5 .event anyedge, v0x60000137c630_3, v0x60000137c630_4, v0x60000137c630_5, v0x60000137c630_6;
v0x60000137c630_7 .array/port v0x60000137c630, 7;
v0x60000137c630_8 .array/port v0x60000137c630, 8;
v0x60000137c630_9 .array/port v0x60000137c630, 9;
v0x60000137c630_10 .array/port v0x60000137c630, 10;
E_0x600003bdbfc0/6 .event anyedge, v0x60000137c630_7, v0x60000137c630_8, v0x60000137c630_9, v0x60000137c630_10;
v0x60000137c630_11 .array/port v0x60000137c630, 11;
v0x60000137c630_12 .array/port v0x60000137c630, 12;
v0x60000137c630_13 .array/port v0x60000137c630, 13;
v0x60000137c630_14 .array/port v0x60000137c630, 14;
E_0x600003bdbfc0/7 .event anyedge, v0x60000137c630_11, v0x60000137c630_12, v0x60000137c630_13, v0x60000137c630_14;
v0x60000137c630_15 .array/port v0x60000137c630, 15;
v0x60000137c630_16 .array/port v0x60000137c630, 16;
v0x60000137c630_17 .array/port v0x60000137c630, 17;
v0x60000137c630_18 .array/port v0x60000137c630, 18;
E_0x600003bdbfc0/8 .event anyedge, v0x60000137c630_15, v0x60000137c630_16, v0x60000137c630_17, v0x60000137c630_18;
v0x60000137c630_19 .array/port v0x60000137c630, 19;
v0x60000137c630_20 .array/port v0x60000137c630, 20;
v0x60000137c630_21 .array/port v0x60000137c630, 21;
v0x60000137c630_22 .array/port v0x60000137c630, 22;
E_0x600003bdbfc0/9 .event anyedge, v0x60000137c630_19, v0x60000137c630_20, v0x60000137c630_21, v0x60000137c630_22;
v0x60000137c630_23 .array/port v0x60000137c630, 23;
v0x60000137c630_24 .array/port v0x60000137c630, 24;
v0x60000137c630_25 .array/port v0x60000137c630, 25;
v0x60000137c630_26 .array/port v0x60000137c630, 26;
E_0x600003bdbfc0/10 .event anyedge, v0x60000137c630_23, v0x60000137c630_24, v0x60000137c630_25, v0x60000137c630_26;
v0x60000137c630_27 .array/port v0x60000137c630, 27;
v0x60000137c630_28 .array/port v0x60000137c630, 28;
v0x60000137c630_29 .array/port v0x60000137c630, 29;
v0x60000137c630_30 .array/port v0x60000137c630, 30;
E_0x600003bdbfc0/11 .event anyedge, v0x60000137c630_27, v0x60000137c630_28, v0x60000137c630_29, v0x60000137c630_30;
v0x60000137c630_31 .array/port v0x60000137c630, 31;
v0x60000137c630_32 .array/port v0x60000137c630, 32;
v0x60000137c630_33 .array/port v0x60000137c630, 33;
v0x60000137c630_34 .array/port v0x60000137c630, 34;
E_0x600003bdbfc0/12 .event anyedge, v0x60000137c630_31, v0x60000137c630_32, v0x60000137c630_33, v0x60000137c630_34;
v0x60000137c630_35 .array/port v0x60000137c630, 35;
v0x60000137c630_36 .array/port v0x60000137c630, 36;
v0x60000137c630_37 .array/port v0x60000137c630, 37;
v0x60000137c630_38 .array/port v0x60000137c630, 38;
E_0x600003bdbfc0/13 .event anyedge, v0x60000137c630_35, v0x60000137c630_36, v0x60000137c630_37, v0x60000137c630_38;
v0x60000137c630_39 .array/port v0x60000137c630, 39;
v0x60000137c630_40 .array/port v0x60000137c630, 40;
v0x60000137c630_41 .array/port v0x60000137c630, 41;
v0x60000137c630_42 .array/port v0x60000137c630, 42;
E_0x600003bdbfc0/14 .event anyedge, v0x60000137c630_39, v0x60000137c630_40, v0x60000137c630_41, v0x60000137c630_42;
v0x60000137c630_43 .array/port v0x60000137c630, 43;
v0x60000137c630_44 .array/port v0x60000137c630, 44;
v0x60000137c630_45 .array/port v0x60000137c630, 45;
v0x60000137c630_46 .array/port v0x60000137c630, 46;
E_0x600003bdbfc0/15 .event anyedge, v0x60000137c630_43, v0x60000137c630_44, v0x60000137c630_45, v0x60000137c630_46;
v0x60000137c630_47 .array/port v0x60000137c630, 47;
v0x60000137c630_48 .array/port v0x60000137c630, 48;
v0x60000137c630_49 .array/port v0x60000137c630, 49;
v0x60000137c630_50 .array/port v0x60000137c630, 50;
E_0x600003bdbfc0/16 .event anyedge, v0x60000137c630_47, v0x60000137c630_48, v0x60000137c630_49, v0x60000137c630_50;
v0x60000137c630_51 .array/port v0x60000137c630, 51;
v0x60000137c630_52 .array/port v0x60000137c630, 52;
v0x60000137c630_53 .array/port v0x60000137c630, 53;
v0x60000137c630_54 .array/port v0x60000137c630, 54;
E_0x600003bdbfc0/17 .event anyedge, v0x60000137c630_51, v0x60000137c630_52, v0x60000137c630_53, v0x60000137c630_54;
v0x60000137c630_55 .array/port v0x60000137c630, 55;
v0x60000137c630_56 .array/port v0x60000137c630, 56;
v0x60000137c630_57 .array/port v0x60000137c630, 57;
v0x60000137c630_58 .array/port v0x60000137c630, 58;
E_0x600003bdbfc0/18 .event anyedge, v0x60000137c630_55, v0x60000137c630_56, v0x60000137c630_57, v0x60000137c630_58;
v0x60000137c630_59 .array/port v0x60000137c630, 59;
v0x60000137c630_60 .array/port v0x60000137c630, 60;
v0x60000137c630_61 .array/port v0x60000137c630, 61;
v0x60000137c630_62 .array/port v0x60000137c630, 62;
E_0x600003bdbfc0/19 .event anyedge, v0x60000137c630_59, v0x60000137c630_60, v0x60000137c630_61, v0x60000137c630_62;
v0x60000137c630_63 .array/port v0x60000137c630, 63;
v0x60000137c630_64 .array/port v0x60000137c630, 64;
v0x60000137c630_65 .array/port v0x60000137c630, 65;
v0x60000137c630_66 .array/port v0x60000137c630, 66;
E_0x600003bdbfc0/20 .event anyedge, v0x60000137c630_63, v0x60000137c630_64, v0x60000137c630_65, v0x60000137c630_66;
v0x60000137c630_67 .array/port v0x60000137c630, 67;
v0x60000137c630_68 .array/port v0x60000137c630, 68;
v0x60000137c630_69 .array/port v0x60000137c630, 69;
v0x60000137c630_70 .array/port v0x60000137c630, 70;
E_0x600003bdbfc0/21 .event anyedge, v0x60000137c630_67, v0x60000137c630_68, v0x60000137c630_69, v0x60000137c630_70;
v0x60000137c630_71 .array/port v0x60000137c630, 71;
v0x60000137c630_72 .array/port v0x60000137c630, 72;
v0x60000137c630_73 .array/port v0x60000137c630, 73;
v0x60000137c630_74 .array/port v0x60000137c630, 74;
E_0x600003bdbfc0/22 .event anyedge, v0x60000137c630_71, v0x60000137c630_72, v0x60000137c630_73, v0x60000137c630_74;
v0x60000137c630_75 .array/port v0x60000137c630, 75;
v0x60000137c630_76 .array/port v0x60000137c630, 76;
v0x60000137c630_77 .array/port v0x60000137c630, 77;
v0x60000137c630_78 .array/port v0x60000137c630, 78;
E_0x600003bdbfc0/23 .event anyedge, v0x60000137c630_75, v0x60000137c630_76, v0x60000137c630_77, v0x60000137c630_78;
v0x60000137c630_79 .array/port v0x60000137c630, 79;
E_0x600003bdbfc0/24 .event anyedge, v0x60000137c630_79;
E_0x600003bdbfc0 .event/or E_0x600003bdbfc0/0, E_0x600003bdbfc0/1, E_0x600003bdbfc0/2, E_0x600003bdbfc0/3, E_0x600003bdbfc0/4, E_0x600003bdbfc0/5, E_0x600003bdbfc0/6, E_0x600003bdbfc0/7, E_0x600003bdbfc0/8, E_0x600003bdbfc0/9, E_0x600003bdbfc0/10, E_0x600003bdbfc0/11, E_0x600003bdbfc0/12, E_0x600003bdbfc0/13, E_0x600003bdbfc0/14, E_0x600003bdbfc0/15, E_0x600003bdbfc0/16, E_0x600003bdbfc0/17, E_0x600003bdbfc0/18, E_0x600003bdbfc0/19, E_0x600003bdbfc0/20, E_0x600003bdbfc0/21, E_0x600003bdbfc0/22, E_0x600003bdbfc0/23, E_0x600003bdbfc0/24;
L_0x6000010a3840 .part L_0x600000abedf0, 0, 16;
L_0x6000010a38e0 .part L_0x600000abee60, 0, 16;
L_0x6000010a3980 .part L_0x600000abedf0, 16, 16;
L_0x6000010a3a20 .part L_0x600000abee60, 16, 16;
L_0x6000010a3ac0 .part L_0x600000abedf0, 32, 16;
L_0x6000010a3b60 .part L_0x600000abee60, 32, 16;
L_0x6000010a3c00 .part L_0x600000abedf0, 48, 16;
L_0x6000010a3ca0 .part L_0x600000abee60, 48, 16;
L_0x6000010a3d40 .part L_0x600000abedf0, 64, 16;
L_0x6000010a3de0 .part L_0x600000abee60, 64, 16;
L_0x6000010a3e80 .part L_0x600000abedf0, 80, 16;
L_0x6000010a3f20 .part L_0x600000abee60, 80, 16;
L_0x6000010af5c0 .part L_0x600000abedf0, 96, 16;
L_0x6000010a4000 .part L_0x600000abee60, 96, 16;
L_0x6000010a40a0 .part L_0x600000abedf0, 112, 16;
L_0x6000010a4140 .part L_0x600000abee60, 112, 16;
L_0x6000010a41e0 .part L_0x600000abedf0, 128, 16;
L_0x6000010a4280 .part L_0x600000abee60, 128, 16;
L_0x6000010a4320 .part L_0x600000abedf0, 144, 16;
L_0x6000010a4460 .part L_0x600000abee60, 144, 16;
L_0x6000010a4500 .part L_0x600000abedf0, 160, 16;
L_0x6000010a43c0 .part L_0x600000abee60, 160, 16;
L_0x6000010a45a0 .part L_0x600000abedf0, 176, 16;
L_0x6000010a4640 .part L_0x600000abee60, 176, 16;
L_0x6000010a46e0 .part L_0x600000abedf0, 192, 16;
L_0x6000010a4780 .part L_0x600000abee60, 192, 16;
L_0x6000010a4820 .part L_0x600000abedf0, 208, 16;
L_0x6000010a48c0 .part L_0x600000abee60, 208, 16;
L_0x6000010a4960 .part L_0x600000abedf0, 224, 16;
L_0x6000010a4a00 .part L_0x600000abee60, 224, 16;
L_0x6000010a4aa0 .part L_0x600000abedf0, 240, 16;
L_0x6000010a4b40 .part L_0x600000abee60, 240, 16;
L_0x6000010a4be0 .part v0x60000135f2a0_0, 120, 8;
L_0x6000010a4c80 .part v0x60000135f2a0_0, 112, 8;
L_0x6000010a4d20 .part v0x60000135f2a0_0, 107, 5;
L_0x6000010a4dc0 .part v0x60000135f2a0_0, 102, 5;
L_0x6000010a4e60 .part v0x60000135f2a0_0, 97, 5;
L_0x6000010a4f00 .part v0x60000135f2a0_0, 32, 16;
L_0x6000010a4fa0 .part v0x60000135f2a0_0, 76, 20;
L_0x6000010a5040 .part v0x60000135f2a0_0, 48, 16;
L_0x6000010a50e0 .array/port v0x60000137d050, L_0x6000010a5180;
L_0x6000010a5180 .concat [ 5 2 0 0], v0x60000137d200_0, L_0x1400d8008;
L_0x6000010a5220 .array/port v0x60000137d050, L_0x6000010a52c0;
L_0x6000010a52c0 .concat [ 5 2 0 0], v0x60000137d3b0_0, L_0x1400d8050;
L_0x6000010a5360 .cmp/eq 3, v0x60000137cd80_0, L_0x1400d8098;
S_0x138ffbd40 .scope generate, "lane_extract[0]" "lane_extract[0]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc000 .param/l "i" 1 12 137, +C4<00>;
v0x60000137c360_0 .array/port v0x60000137c360, 0;
v0x60000137c360_1 .array/port v0x60000137c360, 1;
v0x60000137c360_2 .array/port v0x60000137c360, 2;
v0x60000137c360_3 .array/port v0x60000137c360, 3;
E_0x600003bdc080/0 .event anyedge, v0x60000137c360_0, v0x60000137c360_1, v0x60000137c360_2, v0x60000137c360_3;
v0x60000137c360_4 .array/port v0x60000137c360, 4;
v0x60000137c360_5 .array/port v0x60000137c360, 5;
v0x60000137c360_6 .array/port v0x60000137c360, 6;
v0x60000137c360_7 .array/port v0x60000137c360, 7;
E_0x600003bdc080/1 .event anyedge, v0x60000137c360_4, v0x60000137c360_5, v0x60000137c360_6, v0x60000137c360_7;
v0x60000137c360_8 .array/port v0x60000137c360, 8;
v0x60000137c360_9 .array/port v0x60000137c360, 9;
v0x60000137c360_10 .array/port v0x60000137c360, 10;
v0x60000137c360_11 .array/port v0x60000137c360, 11;
E_0x600003bdc080/2 .event anyedge, v0x60000137c360_8, v0x60000137c360_9, v0x60000137c360_10, v0x60000137c360_11;
v0x60000137c360_12 .array/port v0x60000137c360, 12;
v0x60000137c360_13 .array/port v0x60000137c360, 13;
v0x60000137c360_14 .array/port v0x60000137c360, 14;
v0x60000137c360_15 .array/port v0x60000137c360, 15;
E_0x600003bdc080/3 .event anyedge, v0x60000137c360_12, v0x60000137c360_13, v0x60000137c360_14, v0x60000137c360_15;
E_0x600003bdc080 .event/or E_0x600003bdc080/0, E_0x600003bdc080/1, E_0x600003bdc080/2, E_0x600003bdc080/3;
E_0x600003bdc0c0/0 .event anyedge, v0x60000137cea0_0, v0x60000137c240_0, v0x60000137c240_1, v0x60000137c240_2;
E_0x600003bdc0c0/1 .event anyedge, v0x60000137c240_3, v0x60000137c240_4, v0x60000137c240_5, v0x60000137c240_6;
E_0x600003bdc0c0/2 .event anyedge, v0x60000137c240_7, v0x60000137c240_8, v0x60000137c240_9, v0x60000137c240_10;
E_0x600003bdc0c0/3 .event anyedge, v0x60000137c240_11, v0x60000137c240_12, v0x60000137c240_13, v0x60000137c240_14;
E_0x600003bdc0c0/4 .event anyedge, v0x60000137c240_15, v0x60000137c2d0_0, v0x60000137c2d0_1, v0x60000137c2d0_2;
E_0x600003bdc0c0/5 .event anyedge, v0x60000137c2d0_3, v0x60000137c2d0_4, v0x60000137c2d0_5, v0x60000137c2d0_6;
E_0x600003bdc0c0/6 .event anyedge, v0x60000137c2d0_7, v0x60000137c2d0_8, v0x60000137c2d0_9, v0x60000137c2d0_10;
E_0x600003bdc0c0/7 .event anyedge, v0x60000137c2d0_11, v0x60000137c2d0_12, v0x60000137c2d0_13, v0x60000137c2d0_14;
E_0x600003bdc0c0/8 .event anyedge, v0x60000137c2d0_15, v0x60000137c120_0;
E_0x600003bdc0c0 .event/or E_0x600003bdc0c0/0, E_0x600003bdc0c0/1, E_0x600003bdc0c0/2, E_0x600003bdc0c0/3, E_0x600003bdc0c0/4, E_0x600003bdc0c0/5, E_0x600003bdc0c0/6, E_0x600003bdc0c0/7, E_0x600003bdc0c0/8;
S_0x138ffbeb0 .scope generate, "lane_extract[1]" "lane_extract[1]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc100 .param/l "i" 1 12 137, +C4<01>;
S_0x138ffc020 .scope generate, "lane_extract[2]" "lane_extract[2]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc180 .param/l "i" 1 12 137, +C4<010>;
S_0x138ffc190 .scope generate, "lane_extract[3]" "lane_extract[3]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc200 .param/l "i" 1 12 137, +C4<011>;
S_0x138ffc300 .scope generate, "lane_extract[4]" "lane_extract[4]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc2c0 .param/l "i" 1 12 137, +C4<0100>;
S_0x138ffc470 .scope generate, "lane_extract[5]" "lane_extract[5]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc340 .param/l "i" 1 12 137, +C4<0101>;
S_0x138ffc5e0 .scope generate, "lane_extract[6]" "lane_extract[6]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc3c0 .param/l "i" 1 12 137, +C4<0110>;
S_0x138ffc750 .scope generate, "lane_extract[7]" "lane_extract[7]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc440 .param/l "i" 1 12 137, +C4<0111>;
S_0x138ffc8c0 .scope generate, "lane_extract[8]" "lane_extract[8]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc280 .param/l "i" 1 12 137, +C4<01000>;
S_0x138ffca30 .scope generate, "lane_extract[9]" "lane_extract[9]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc500 .param/l "i" 1 12 137, +C4<01001>;
S_0x138ffcba0 .scope generate, "lane_extract[10]" "lane_extract[10]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc580 .param/l "i" 1 12 137, +C4<01010>;
S_0x138ffcd10 .scope generate, "lane_extract[11]" "lane_extract[11]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc600 .param/l "i" 1 12 137, +C4<01011>;
S_0x138ffce80 .scope generate, "lane_extract[12]" "lane_extract[12]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc680 .param/l "i" 1 12 137, +C4<01100>;
S_0x138ffcff0 .scope generate, "lane_extract[13]" "lane_extract[13]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc700 .param/l "i" 1 12 137, +C4<01101>;
S_0x138ffd160 .scope generate, "lane_extract[14]" "lane_extract[14]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc780 .param/l "i" 1 12 137, +C4<01110>;
S_0x138ffd2d0 .scope generate, "lane_extract[15]" "lane_extract[15]" 12 137, 12 137 0, S_0x138ffb8c0;
 .timescale 0 0;
P_0x600003bdc800 .param/l "i" 1 12 137, +C4<01111>;
S_0x138ffd8c0 .scope generate, "tpc_gen[3]" "tpc_gen[3]" 4 212, 4 212 0, S_0x138f702b0;
 .timescale 0 0;
P_0x600003bdcd80 .param/l "t" 1 4 212, +C4<011>;
v0x6000012a9cb0_0 .net/2u *"_ivl_28", 0 0, L_0x1400daf00;  1 drivers
v0x6000012a9d40_0 .net/2u *"_ivl_30", 0 0, L_0x1400daf48;  1 drivers
S_0x138ffda30 .scope module, "tpc_inst" "tensor_processing_cluster" 4 226, 6 15 0, S_0x138ffd8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x139025800 .param/l "ACC_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x139025840 .param/l "ARRAY_SIZE" 0 6 17, +C4<00000000000000000000000000000100>;
P_0x139025880 .param/l "DATA_WIDTH" 0 6 18, +C4<00000000000000000000000000001000>;
P_0x1390258c0 .param/l "EXT_ADDR_W" 0 6 32, +C4<00000000000000000000000000101000>;
P_0x139025900 .param/l "EXT_DATA_W" 0 6 33, +C4<00000000000000000000000100000000>;
P_0x139025940 .param/l "MXU_COMPUTE" 1 6 250, C4<010>;
P_0x139025980 .param/l "MXU_DONE" 1 6 252, C4<100>;
P_0x1390259c0 .param/l "MXU_DRAIN" 1 6 251, C4<011>;
P_0x139025a00 .param/l "MXU_IDLE" 1 6 248, C4<000>;
P_0x139025a40 .param/l "MXU_LOAD_W" 1 6 249, C4<001>;
P_0x139025a80 .param/l "SRAM_ADDR_W" 0 6 29, +C4<00000000000000000000000000010100>;
P_0x139025ac0 .param/l "SRAM_BANKS" 0 6 26, +C4<00000000000000000000000000000100>;
P_0x139025b00 .param/l "SRAM_DEPTH" 0 6 27, +C4<00000000000000000000000100000000>;
P_0x139025b40 .param/l "SRAM_WIDTH" 0 6 28, +C4<00000000000000000000000100000000>;
P_0x139025b80 .param/l "TPC_ID" 0 6 36, +C4<00000000000000000000000000000011>;
P_0x139025bc0 .param/l "VPU_DATA_W" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x139025c00 .param/l "VPU_LANES" 0 6 22, +C4<00000000000000000000000000010000>;
L_0x600000abfaa0 .functor BUFZ 1, v0x6000012973c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab3e90 .functor OR 1, L_0x6000010b1720, L_0x6000010b1900, C4<0>, C4<0>;
L_0x600000ab3f00 .functor AND 1, L_0x600000ab3e20, L_0x600000ab3e90, C4<1>, C4<1>;
L_0x600000ab3f70 .functor BUFZ 1, v0x6000012a8480_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab4000 .functor BUFZ 1, v0x600001297f00_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab4bd0 .functor AND 1, L_0x6000010b4e60, L_0x6000010b4960, C4<1>, C4<1>;
L_0x600000ab4c40 .functor AND 1, L_0x600000ab4bd0, L_0x6000010b4a00, C4<1>, C4<1>;
v0x6000012953b0_0 .net *"_ivl_24", 19 0, L_0x6000010b1040;  1 drivers
L_0x1400da8d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001295440_0 .net *"_ivl_27", 3 0, L_0x1400da8d0;  1 drivers
v0x6000012954d0_0 .net *"_ivl_28", 19 0, L_0x6000010b10e0;  1 drivers
L_0x1400da918 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001295560_0 .net *"_ivl_31", 14 0, L_0x1400da918;  1 drivers
L_0x1400da960 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000012955f0_0 .net/2u *"_ivl_34", 2 0, L_0x1400da960;  1 drivers
v0x600001295680_0 .net *"_ivl_38", 19 0, L_0x6000010b12c0;  1 drivers
L_0x1400da9a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001295710_0 .net *"_ivl_41", 3 0, L_0x1400da9a8;  1 drivers
v0x6000012957a0_0 .net *"_ivl_42", 19 0, L_0x6000010b1360;  1 drivers
L_0x1400da9f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001295830_0 .net *"_ivl_45", 3 0, L_0x1400da9f0;  1 drivers
L_0x1400daa38 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000012958c0_0 .net/2u *"_ivl_48", 2 0, L_0x1400daa38;  1 drivers
v0x600001295950_0 .net *"_ivl_52", 19 0, L_0x6000010b1540;  1 drivers
L_0x1400daa80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000012959e0_0 .net *"_ivl_55", 3 0, L_0x1400daa80;  1 drivers
v0x600001295a70_0 .net *"_ivl_56", 19 0, L_0x6000010b15e0;  1 drivers
L_0x1400daac8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001295b00_0 .net *"_ivl_59", 3 0, L_0x1400daac8;  1 drivers
L_0x1400dab10 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001295b90_0 .net *"_ivl_63", 127 0, L_0x1400dab10;  1 drivers
v0x600001295c20_0 .net *"_ivl_65", 127 0, L_0x6000010b17c0;  1 drivers
L_0x1400dab58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001295cb0_0 .net/2u *"_ivl_68", 2 0, L_0x1400dab58;  1 drivers
v0x600001295d40_0 .net *"_ivl_70", 0 0, L_0x6000010b1720;  1 drivers
L_0x1400daba0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001295dd0_0 .net/2u *"_ivl_72", 2 0, L_0x1400daba0;  1 drivers
v0x600001295e60_0 .net *"_ivl_74", 0 0, L_0x6000010b1900;  1 drivers
v0x600001295ef0_0 .net *"_ivl_77", 0 0, L_0x600000ab3e90;  1 drivers
v0x600001295f80_0 .net *"_ivl_87", 0 0, L_0x600000ab4bd0;  1 drivers
v0x600001296010_0 .net *"_ivl_89", 0 0, L_0x6000010b4a00;  1 drivers
v0x6000012960a0_0 .var "act_data_d", 31 0;
v0x600001296130_0 .var "act_valid_d", 0 0;
v0x6000012961c0_0 .var "act_valid_d2", 0 0;
v0x600001296250_0 .net "axi_araddr", 39 0, L_0x600000ab4850;  alias, 1 drivers
v0x6000012962e0_0 .net "axi_arlen", 7 0, L_0x600000ab48c0;  alias, 1 drivers
v0x600001296370_0 .net "axi_arready", 0 0, L_0x6000010b5540;  1 drivers
v0x600001296400_0 .net "axi_arvalid", 0 0, v0x600001372250_0;  1 drivers
v0x600001296490_0 .net "axi_awaddr", 39 0, L_0x600000ab45b0;  alias, 1 drivers
v0x600001296520_0 .net "axi_awlen", 7 0, L_0x600000ab4620;  alias, 1 drivers
v0x6000012965b0_0 .net "axi_awready", 0 0, L_0x6000010b50e0;  1 drivers
v0x600001296640_0 .net "axi_awvalid", 0 0, v0x600001372640_0;  1 drivers
v0x6000012966d0_0 .net "axi_bready", 0 0, L_0x1400dad08;  1 drivers
v0x600001296760_0 .net "axi_bresp", 1 0, L_0x600000ab60d0;  alias, 1 drivers
v0x6000012967f0_0 .net "axi_bvalid", 0 0, L_0x6000010b5360;  1 drivers
v0x600001296880_0 .net "axi_rdata", 255 0, L_0x600000ab6300;  alias, 1 drivers
v0x600001296910_0 .net "axi_rlast", 0 0, L_0x6000010b55e0;  1 drivers
v0x6000012969a0_0 .net "axi_rready", 0 0, v0x600001372a30_0;  1 drivers
v0x600001296a30_0 .net "axi_rvalid", 0 0, L_0x6000010b5680;  1 drivers
v0x600001296ac0_0 .net "axi_wdata", 255 0, L_0x600000ab4700;  alias, 1 drivers
v0x600001296b50_0 .net "axi_wlast", 0 0, v0x600001372d00_0;  1 drivers
v0x600001296be0_0 .net "axi_wready", 0 0, L_0x6000010b52c0;  1 drivers
v0x600001296c70_0 .net "axi_wvalid", 0 0, v0x600001372eb0_0;  1 drivers
v0x600001296d00_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001296d90_0 .net "dma_lcp_done", 0 0, L_0x600000ab4380;  1 drivers
v0x600001296e20_0 .net "dma_lcp_ready", 0 0, L_0x6000010b3a20;  1 drivers
v0x600001296eb0_0 .net "dma_sram_addr", 19 0, v0x600001373de0_0;  1 drivers
v0x600001296f40_0 .net "dma_sram_rdata", 255 0, L_0x600000ab4b60;  1 drivers
v0x600001296fd0_0 .net "dma_sram_re", 0 0, L_0x600000ab4540;  1 drivers
v0x600001297060_0 .net "dma_sram_ready", 0 0, L_0x6000010b48c0;  1 drivers
v0x6000012970f0_0 .net "dma_sram_wdata", 255 0, L_0x600000ab4460;  1 drivers
v0x600001297180_0 .net "dma_sram_we", 0 0, L_0x600000ab44d0;  1 drivers
v0x600001297210_0 .net "global_sync_in", 0 0, L_0x600000ab7020;  alias, 1 drivers
v0x6000012972a0 .array "instr_mem", 4095 0, 127 0;
v0x600001297330_0 .var "instr_rdata_reg", 127 0;
v0x6000012973c0_0 .var "instr_valid_reg", 0 0;
v0x600001297450_0 .net "lcp_dma_cmd", 127 0, v0x600001375950_0;  1 drivers
v0x6000012974e0_0 .net "lcp_dma_valid", 0 0, L_0x600000abff00;  1 drivers
v0x600001297570_0 .net "lcp_imem_addr", 19 0, L_0x600000abfbf0;  1 drivers
v0x600001297600_0 .net "lcp_imem_data", 127 0, v0x600001297330_0;  1 drivers
v0x600001297690_0 .net "lcp_imem_re", 0 0, L_0x600000abfc60;  1 drivers
v0x600001297720_0 .net "lcp_imem_valid", 0 0, L_0x600000abfaa0;  1 drivers
v0x6000012977b0_0 .net "lcp_mxu_cmd", 127 0, v0x600001376640_0;  1 drivers
v0x600001297840_0 .net "lcp_mxu_valid", 0 0, L_0x600000abfd40;  1 drivers
v0x6000012978d0_0 .net "lcp_vpu_cmd", 127 0, v0x600001377210_0;  1 drivers
v0x600001297960_0 .net "lcp_vpu_valid", 0 0, L_0x600000abfe20;  1 drivers
v0x6000012979f0_0 .net "mxu_a_addr", 19 0, L_0x6000010b1400;  1 drivers
v0x600001297a80_0 .net "mxu_a_rdata", 255 0, L_0x600000ab4a80;  1 drivers
v0x600001297b10_0 .net "mxu_a_re", 0 0, L_0x6000010b14a0;  1 drivers
v0x600001297ba0_0 .net "mxu_a_ready", 0 0, L_0x6000010b4780;  1 drivers
v0x600001297c30_0 .net "mxu_cfg_k", 15 0, L_0x6000010a7f20;  1 drivers
v0x600001297cc0_0 .net "mxu_cfg_m", 15 0, L_0x6000010a7de0;  1 drivers
v0x600001297d50_0 .net "mxu_cfg_n", 15 0, L_0x6000010a7e80;  1 drivers
v0x600001297de0_0 .var "mxu_col_cnt", 4 0;
v0x600001297e70_0 .var "mxu_cycle_cnt", 15 0;
v0x600001297f00_0 .var "mxu_done_reg", 0 0;
v0x6000012a8000_0 .net "mxu_dst_addr", 15 0, L_0x6000010a7c00;  1 drivers
v0x6000012a8090_0 .net "mxu_lcp_done", 0 0, L_0x600000ab4000;  1 drivers
v0x6000012a8120_0 .net "mxu_lcp_ready", 0 0, L_0x600000ab3f70;  1 drivers
v0x6000012a81b0_0 .net "mxu_o_addr", 19 0, L_0x6000010b1680;  1 drivers
v0x6000012a8240_0 .net "mxu_o_ready", 0 0, L_0x6000010b4820;  1 drivers
v0x6000012a82d0_0 .net "mxu_o_wdata", 255 0, L_0x6000010b1860;  1 drivers
v0x6000012a8360_0 .net "mxu_o_we", 0 0, L_0x600000ab3f00;  1 drivers
v0x6000012a83f0_0 .var "mxu_out_cnt", 15 0;
v0x6000012a8480_0 .var "mxu_ready_reg", 0 0;
v0x6000012a8510_0 .net "mxu_src0_addr", 15 0, L_0x6000010a7ca0;  1 drivers
v0x6000012a85a0_0 .net "mxu_src1_addr", 15 0, L_0x6000010a7d40;  1 drivers
v0x6000012a8630_0 .var "mxu_start_array", 0 0;
v0x6000012a86c0_0 .var "mxu_start_array_d", 0 0;
v0x6000012a8750_0 .var "mxu_state", 2 0;
v0x6000012a87e0_0 .net "mxu_subop", 7 0, L_0x6000010a7b60;  1 drivers
v0x6000012a8870_0 .net "mxu_w_addr", 19 0, L_0x6000010b1180;  1 drivers
v0x6000012a8900_0 .net "mxu_w_rdata", 255 0, v0x600001292910_0;  1 drivers
v0x6000012a8990_0 .net "mxu_w_re", 0 0, L_0x6000010b1220;  1 drivers
v0x6000012a8a20_0 .net "mxu_w_ready", 0 0, L_0x6000010b4640;  1 drivers
v0x6000012a8ab0_0 .net "noc_data_write", 0 0, L_0x600000ab4c40;  1 drivers
v0x6000012a8b40_0 .net "noc_rx_addr", 19 0, L_0x1400daeb8;  alias, 1 drivers
v0x6000012a8bd0_0 .net "noc_rx_data", 255 0, L_0x1400dae70;  alias, 1 drivers
v0x6000012a8c60_0 .net "noc_rx_is_instr", 0 0, L_0x6000010b4fa0;  1 drivers
v0x6000012a8cf0_0 .net "noc_rx_ready", 0 0, L_0x6000010b4960;  1 drivers
v0x6000012a8d80_0 .net "noc_rx_valid", 0 0, L_0x6000010b4e60;  1 drivers
L_0x1400dad98 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012a8e10_0 .net "noc_tx_addr", 19 0, L_0x1400dad98;  1 drivers
L_0x1400dad50 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012a8ea0_0 .net "noc_tx_data", 255 0, L_0x1400dad50;  1 drivers
L_0x1400dae28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000012a8f30_0 .net "noc_tx_ready", 0 0, L_0x1400dae28;  1 drivers
L_0x1400dade0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000012a8fc0_0 .net "noc_tx_valid", 0 0, L_0x1400dade0;  1 drivers
v0x6000012a9050_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000012a90e0_0 .net "sync_grant", 0 0, L_0x6000010b4dc0;  1 drivers
v0x6000012a9170_0 .net "sync_request", 0 0, v0x600001377060_0;  1 drivers
v0x6000012a9200_0 .net "systolic_busy", 0 0, L_0x600000ab3d40;  1 drivers
v0x6000012a9290_0 .net "systolic_done", 0 0, L_0x6000010b0b40;  1 drivers
v0x6000012a9320_0 .net "systolic_result", 127 0, L_0x6000010b06e0;  1 drivers
v0x6000012a93b0_0 .net "systolic_result_valid", 0 0, L_0x600000ab3e20;  1 drivers
v0x6000012a9440_0 .net "tpc_busy", 0 0, L_0x600000abbe90;  1 drivers
v0x6000012a94d0_0 .net "tpc_done", 0 0, v0x600001375cb0_0;  1 drivers
v0x6000012a9560_0 .net "tpc_error", 0 0, v0x600001375dd0_0;  1 drivers
v0x6000012a95f0_0 .net "tpc_start", 0 0, L_0x6000010b4aa0;  1 drivers
v0x6000012a9680_0 .net "tpc_start_pc", 19 0, L_0x600000ab72c0;  alias, 1 drivers
v0x6000012a9710_0 .net "vpu_lcp_done", 0 0, L_0x600000ab4150;  1 drivers
v0x6000012a97a0_0 .net "vpu_lcp_ready", 0 0, L_0x6000010b3520;  1 drivers
v0x6000012a9830_0 .net "vpu_sram_addr", 19 0, v0x600001294750_0;  1 drivers
v0x6000012a98c0_0 .net "vpu_sram_rdata", 255 0, L_0x600000ab4af0;  1 drivers
v0x6000012a9950_0 .net "vpu_sram_re", 0 0, L_0x600000ab4310;  1 drivers
v0x6000012a99e0_0 .net "vpu_sram_ready", 0 0, L_0x6000010b46e0;  1 drivers
v0x6000012a9a70_0 .net "vpu_sram_wdata", 255 0, L_0x600000ab4230;  1 drivers
v0x6000012a9b00_0 .net "vpu_sram_we", 0 0, L_0x600000ab42a0;  1 drivers
v0x6000012a9b90_0 .var "weight_load_col_d", 1 0;
v0x6000012a9c20_0 .var "weight_load_en_d", 0 0;
L_0x6000010a7b60 .part v0x600001376640_0, 112, 8;
L_0x6000010a7c00 .part v0x600001376640_0, 96, 16;
L_0x6000010a7ca0 .part v0x600001376640_0, 80, 16;
L_0x6000010a7d40 .part v0x600001376640_0, 64, 16;
L_0x6000010a7de0 .part v0x600001376640_0, 48, 16;
L_0x6000010a7e80 .part v0x600001376640_0, 32, 16;
L_0x6000010a7f20 .part v0x600001376640_0, 16, 16;
L_0x6000010b0fa0 .part v0x600001292910_0, 0, 32;
L_0x6000010b1040 .concat [ 16 4 0 0], L_0x6000010a7d40, L_0x1400da8d0;
L_0x6000010b10e0 .concat [ 5 15 0 0], v0x600001297de0_0, L_0x1400da918;
L_0x6000010b1180 .arith/sum 20, L_0x6000010b1040, L_0x6000010b10e0;
L_0x6000010b1220 .cmp/eq 3, v0x6000012a8750_0, L_0x1400da960;
L_0x6000010b12c0 .concat [ 16 4 0 0], L_0x6000010a7ca0, L_0x1400da9a8;
L_0x6000010b1360 .concat [ 16 4 0 0], v0x600001297e70_0, L_0x1400da9f0;
L_0x6000010b1400 .arith/sum 20, L_0x6000010b12c0, L_0x6000010b1360;
L_0x6000010b14a0 .cmp/eq 3, v0x6000012a8750_0, L_0x1400daa38;
L_0x6000010b1540 .concat [ 16 4 0 0], L_0x6000010a7c00, L_0x1400daa80;
L_0x6000010b15e0 .concat [ 16 4 0 0], v0x6000012a83f0_0, L_0x1400daac8;
L_0x6000010b1680 .arith/sum 20, L_0x6000010b1540, L_0x6000010b15e0;
L_0x6000010b17c0 .part L_0x6000010b06e0, 0, 128;
L_0x6000010b1860 .concat [ 128 128 0 0], L_0x6000010b17c0, L_0x1400dab10;
L_0x6000010b1720 .cmp/eq 3, v0x6000012a8750_0, L_0x1400dab58;
L_0x6000010b1900 .cmp/eq 3, v0x6000012a8750_0, L_0x1400daba0;
L_0x6000010b4960 .reduce/nor L_0x600000abbe90;
L_0x6000010b4a00 .reduce/nor L_0x6000010b4fa0;
S_0x138ffdf30 .scope module, "dma_inst" "dma_engine" 6 431, 7 14 0, S_0x138ffda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x139025e00 .param/l "BYTES_PER_WORD" 1 7 101, +C4<00000000000000000000000000100000>;
P_0x139025e40 .param/l "DATA_WIDTH" 0 7 17, +C4<00000000000000000000000100000000>;
P_0x139025e80 .param/l "DMA_LOAD" 1 7 98, C4<00000001>;
P_0x139025ec0 .param/l "DMA_STORE" 1 7 99, C4<00000010>;
P_0x139025f00 .param/l "EXT_ADDR_W" 0 7 15, +C4<00000000000000000000000000101000>;
P_0x139025f40 .param/l "INT_ADDR_W" 0 7 16, +C4<00000000000000000000000000010100>;
P_0x139025f80 .param/l "MAX_BURST" 0 7 18, +C4<00000000000000000000000000010000>;
P_0x139025fc0 .param/l "S_DECODE" 1 7 108, C4<0001>;
P_0x139026000 .param/l "S_DONE" 1 7 123, C4<1100>;
P_0x139026040 .param/l "S_IDLE" 1 7 107, C4<0000>;
P_0x139026080 .param/l "S_LOAD_ADDR" 1 7 110, C4<0010>;
P_0x1390260c0 .param/l "S_LOAD_DATA" 1 7 111, C4<0011>;
P_0x139026100 .param/l "S_LOAD_WRITE" 1 7 112, C4<0100>;
P_0x139026140 .param/l "S_NEXT_COL" 1 7 121, C4<1010>;
P_0x139026180 .param/l "S_NEXT_ROW" 1 7 122, C4<1011>;
P_0x1390261c0 .param/l "S_STORE_ADDR" 1 7 117, C4<0111>;
P_0x139026200 .param/l "S_STORE_CAP" 1 7 116, C4<1101>;
P_0x139026240 .param/l "S_STORE_DATA" 1 7 118, C4<1000>;
P_0x139026280 .param/l "S_STORE_REQ" 1 7 114, C4<0101>;
P_0x1390262c0 .param/l "S_STORE_RESP" 1 7 119, C4<1001>;
P_0x139026300 .param/l "S_STORE_WAIT" 1 7 115, C4<0110>;
L_0x600000ab4380 .functor BUFZ 1, v0x6000013734e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab4460 .functor BUFZ 256, v0x6000013741b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab44d0 .functor BUFZ 1, v0x6000013742d0_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab4540 .functor BUFZ 1, v0x600001374000_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab45b0 .functor BUFZ 40, v0x600001372370_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000ab4620 .functor BUFZ 8, v0x600001372490_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000ab4700 .functor BUFZ 256, v0x600001372be0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab4850 .functor BUFZ 40, v0x600001371f80_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000ab48c0 .functor BUFZ 8, v0x6000013720a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1400dacc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001371e60_0 .net/2u *"_ivl_14", 3 0, L_0x1400dacc0;  1 drivers
v0x600001371ef0_0 .net "axi_araddr", 39 0, L_0x600000ab4850;  alias, 1 drivers
v0x600001371f80_0 .var "axi_araddr_reg", 39 0;
v0x600001372010_0 .net "axi_arlen", 7 0, L_0x600000ab48c0;  alias, 1 drivers
v0x6000013720a0_0 .var "axi_arlen_reg", 7 0;
v0x600001372130_0 .net "axi_arready", 0 0, L_0x6000010b5540;  alias, 1 drivers
v0x6000013721c0_0 .net "axi_arvalid", 0 0, v0x600001372250_0;  alias, 1 drivers
v0x600001372250_0 .var "axi_arvalid_reg", 0 0;
v0x6000013722e0_0 .net "axi_awaddr", 39 0, L_0x600000ab45b0;  alias, 1 drivers
v0x600001372370_0 .var "axi_awaddr_reg", 39 0;
v0x600001372400_0 .net "axi_awlen", 7 0, L_0x600000ab4620;  alias, 1 drivers
v0x600001372490_0 .var "axi_awlen_reg", 7 0;
v0x600001372520_0 .net "axi_awready", 0 0, L_0x6000010b50e0;  alias, 1 drivers
v0x6000013725b0_0 .net "axi_awvalid", 0 0, v0x600001372640_0;  alias, 1 drivers
v0x600001372640_0 .var "axi_awvalid_reg", 0 0;
v0x6000013726d0_0 .net "axi_bready", 0 0, L_0x1400dad08;  alias, 1 drivers
v0x600001372760_0 .net "axi_bresp", 1 0, L_0x600000ab60d0;  alias, 1 drivers
v0x6000013727f0_0 .net "axi_bvalid", 0 0, L_0x6000010b5360;  alias, 1 drivers
v0x600001372880_0 .net "axi_rdata", 255 0, L_0x600000ab6300;  alias, 1 drivers
v0x600001372910_0 .net "axi_rlast", 0 0, L_0x6000010b55e0;  alias, 1 drivers
v0x6000013729a0_0 .net "axi_rready", 0 0, v0x600001372a30_0;  alias, 1 drivers
v0x600001372a30_0 .var "axi_rready_reg", 0 0;
v0x600001372ac0_0 .net "axi_rvalid", 0 0, L_0x6000010b5680;  alias, 1 drivers
v0x600001372b50_0 .net "axi_wdata", 255 0, L_0x600000ab4700;  alias, 1 drivers
v0x600001372be0_0 .var "axi_wdata_reg", 255 0;
v0x600001372c70_0 .net "axi_wlast", 0 0, v0x600001372d00_0;  alias, 1 drivers
v0x600001372d00_0 .var "axi_wlast_reg", 0 0;
v0x600001372d90_0 .net "axi_wready", 0 0, L_0x6000010b52c0;  alias, 1 drivers
v0x600001372e20_0 .net "axi_wvalid", 0 0, v0x600001372eb0_0;  alias, 1 drivers
v0x600001372eb0_0 .var "axi_wvalid_reg", 0 0;
v0x600001372f40_0 .net "cfg_cols", 11 0, L_0x6000010b3840;  1 drivers
v0x600001372fd0_0 .net "cfg_rows", 11 0, L_0x6000010b37a0;  1 drivers
v0x600001373060_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x6000013730f0_0 .net "cmd", 127 0, v0x600001375950_0;  alias, 1 drivers
v0x600001373180_0 .net "cmd_done", 0 0, L_0x600000ab4380;  alias, 1 drivers
v0x600001373210_0 .net "cmd_ready", 0 0, L_0x6000010b3a20;  alias, 1 drivers
v0x6000013732a0_0 .net "cmd_valid", 0 0, L_0x600000abff00;  alias, 1 drivers
v0x600001373330_0 .var "col_count", 11 0;
v0x6000013733c0_0 .var "cols_cfg", 11 0;
v0x600001373450_0 .var "data_buf", 255 0;
v0x6000013734e0_0 .var "done_reg", 0 0;
v0x600001373570_0 .net "ext_addr", 39 0, L_0x6000010b3660;  1 drivers
v0x600001373600_0 .var "ext_base", 39 0;
v0x600001373690_0 .var "ext_ptr", 39 0;
v0x600001373720_0 .net "ext_stride", 11 0, L_0x6000010b38e0;  1 drivers
v0x6000013737b0_0 .var "ext_stride_cfg", 11 0;
v0x600001373840_0 .net "int_addr", 19 0, L_0x6000010b3700;  1 drivers
v0x6000013738d0_0 .var "int_base", 19 0;
v0x600001373960_0 .var "int_ptr", 19 0;
v0x6000013739f0_0 .net "int_stride", 11 0, L_0x6000010b3980;  1 drivers
v0x600001373a80_0 .var "int_stride_cfg", 11 0;
v0x600001373b10_0 .var "op_type", 7 0;
v0x600001373ba0_0 .var "row_count", 11 0;
v0x600001373c30_0 .var "rows_cfg", 11 0;
v0x600001373cc0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001373d50_0 .net "sram_addr", 19 0, v0x600001373de0_0;  alias, 1 drivers
v0x600001373de0_0 .var "sram_addr_reg", 19 0;
v0x600001373e70_0 .net "sram_rdata", 255 0, L_0x600000ab4b60;  alias, 1 drivers
v0x600001373f00_0 .net "sram_re", 0 0, L_0x600000ab4540;  alias, 1 drivers
v0x600001374000_0 .var "sram_re_reg", 0 0;
v0x600001374090_0 .net "sram_ready", 0 0, L_0x6000010b48c0;  alias, 1 drivers
v0x600001374120_0 .net "sram_wdata", 255 0, L_0x600000ab4460;  alias, 1 drivers
v0x6000013741b0_0 .var "sram_wdata_reg", 255 0;
v0x600001374240_0 .net "sram_we", 0 0, L_0x600000ab44d0;  alias, 1 drivers
v0x6000013742d0_0 .var "sram_we_reg", 0 0;
v0x600001374360_0 .var "state", 3 0;
v0x6000013743f0_0 .net "subop", 7 0, L_0x6000010b35c0;  1 drivers
L_0x6000010b35c0 .part v0x600001375950_0, 112, 8;
L_0x6000010b3660 .part v0x600001375950_0, 72, 40;
L_0x6000010b3700 .part v0x600001375950_0, 52, 20;
L_0x6000010b37a0 .part v0x600001375950_0, 40, 12;
L_0x6000010b3840 .part v0x600001375950_0, 28, 12;
L_0x6000010b38e0 .part v0x600001375950_0, 16, 12;
L_0x6000010b3980 .part v0x600001375950_0, 4, 12;
L_0x6000010b3a20 .cmp/eq 4, v0x600001374360_0, L_0x1400dacc0;
S_0x138fca210 .scope module, "lcp_inst" "local_cmd_processor" 6 193, 8 12 0, S_0x138ffda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x139026400 .param/l "INSTR_DEPTH" 0 8 14, +C4<00000000000000000001000000000000>;
P_0x139026440 .param/l "INSTR_WIDTH" 0 8 13, +C4<00000000000000000000000010000000>;
P_0x139026480 .param/l "MAX_LOOP_NEST" 0 8 15, +C4<00000000000000000000000000000100>;
P_0x1390264c0 .param/l "OP_BARRIER" 1 8 87, C4<00000111>;
P_0x139026500 .param/l "OP_DMA" 1 8 83, C4<00000011>;
P_0x139026540 .param/l "OP_ENDLOOP" 1 8 86, C4<00000110>;
P_0x139026580 .param/l "OP_HALT" 1 8 88, C4<11111111>;
P_0x1390265c0 .param/l "OP_LOOP" 1 8 85, C4<00000101>;
P_0x139026600 .param/l "OP_NOP" 1 8 80, C4<00000000>;
P_0x139026640 .param/l "OP_SYNC" 1 8 84, C4<00000100>;
P_0x139026680 .param/l "OP_TENSOR" 1 8 81, C4<00000001>;
P_0x1390266c0 .param/l "OP_VECTOR" 1 8 82, C4<00000010>;
P_0x139026700 .param/l "SRAM_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x139026740 .param/l "SYNC_ALL" 1 8 94, C4<11111111>;
P_0x139026780 .param/l "SYNC_DMA" 1 8 93, C4<00000011>;
P_0x1390267c0 .param/l "SYNC_MXU" 1 8 91, C4<00000001>;
P_0x139026800 .param/l "SYNC_VPU" 1 8 92, C4<00000010>;
P_0x139026840 .param/l "S_BARRIER" 1 8 107, C4<0111>;
P_0x139026880 .param/l "S_CHECK_DEP" 1 8 104, C4<0100>;
P_0x1390268c0 .param/l "S_DECODE" 1 8 103, C4<0011>;
P_0x139026900 .param/l "S_ERROR" 1 8 109, C4<1001>;
P_0x139026940 .param/l "S_FETCH" 1 8 101, C4<0001>;
P_0x139026980 .param/l "S_FETCH_WAIT" 1 8 102, C4<0010>;
P_0x1390269c0 .param/l "S_HALTED" 1 8 108, C4<1000>;
P_0x139026a00 .param/l "S_IDLE" 1 8 100, C4<0000>;
P_0x139026a40 .param/l "S_ISSUE" 1 8 105, C4<0101>;
P_0x139026a80 .param/l "S_WAIT_SYNC" 1 8 106, C4<0110>;
L_0x600000abfb10 .functor AND 1, L_0x6000010a7200, L_0x6000010a7340, C4<1>, C4<1>;
L_0x600000abfb80 .functor AND 1, L_0x600000abfb10, L_0x6000010a7480, C4<1>, C4<1>;
L_0x600000abfbf0 .functor BUFZ 20, v0x600001375f80_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000abfc60 .functor BUFZ 1, v0x600001376130_0, C4<0>, C4<0>, C4<0>;
L_0x600000abfd40 .functor BUFZ 1, v0x600001376880_0, C4<0>, C4<0>, C4<0>;
L_0x600000abfe20 .functor BUFZ 1, v0x600001377450_0, C4<0>, C4<0>, C4<0>;
L_0x600000abff00 .functor BUFZ 1, v0x600001375b90_0, C4<0>, C4<0>, C4<0>;
L_0x600000abff70 .functor AND 1, L_0x6000010a78e0, L_0x6000010a7980, C4<1>, C4<1>;
L_0x600000abbe90 .functor AND 1, L_0x600000abff70, L_0x6000010a7a20, C4<1>, C4<1>;
L_0x1400d83b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001374510_0 .net *"_ivl_11", 23 0, L_0x1400d83b0;  1 drivers
L_0x1400d83f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013745a0_0 .net/2u *"_ivl_12", 31 0, L_0x1400d83f8;  1 drivers
v0x600001374630_0 .net *"_ivl_14", 0 0, L_0x6000010a7200;  1 drivers
v0x6000013746c0_0 .net *"_ivl_16", 31 0, L_0x6000010a72a0;  1 drivers
L_0x1400d8440 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001374750_0 .net *"_ivl_19", 23 0, L_0x1400d8440;  1 drivers
L_0x1400d8488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013747e0_0 .net/2u *"_ivl_20", 31 0, L_0x1400d8488;  1 drivers
v0x600001374870_0 .net *"_ivl_22", 0 0, L_0x6000010a7340;  1 drivers
v0x600001374900_0 .net *"_ivl_25", 0 0, L_0x600000abfb10;  1 drivers
v0x600001374990_0 .net *"_ivl_26", 31 0, L_0x6000010a73e0;  1 drivers
L_0x1400d84d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001374a20_0 .net *"_ivl_29", 23 0, L_0x1400d84d0;  1 drivers
L_0x1400d8518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001374ab0_0 .net/2u *"_ivl_30", 31 0, L_0x1400d8518;  1 drivers
v0x600001374b40_0 .net *"_ivl_32", 0 0, L_0x6000010a7480;  1 drivers
v0x600001374bd0_0 .net *"_ivl_36", 31 0, L_0x6000010a7520;  1 drivers
L_0x1400d8560 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001374c60_0 .net *"_ivl_39", 23 0, L_0x1400d8560;  1 drivers
L_0x1400d85a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001374cf0_0 .net/2u *"_ivl_40", 31 0, L_0x1400d85a8;  1 drivers
v0x600001374d80_0 .net *"_ivl_44", 31 0, L_0x6000010a7660;  1 drivers
L_0x1400d85f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001374e10_0 .net *"_ivl_47", 23 0, L_0x1400d85f0;  1 drivers
L_0x1400d8638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001374ea0_0 .net/2u *"_ivl_48", 31 0, L_0x1400d8638;  1 drivers
v0x600001374f30_0 .net *"_ivl_52", 31 0, L_0x6000010a77a0;  1 drivers
L_0x1400d8680 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001374fc0_0 .net *"_ivl_55", 23 0, L_0x1400d8680;  1 drivers
L_0x1400d86c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001375050_0 .net/2u *"_ivl_56", 31 0, L_0x1400d86c8;  1 drivers
L_0x1400d8710 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000013750e0_0 .net/2u *"_ivl_76", 3 0, L_0x1400d8710;  1 drivers
v0x600001375170_0 .net *"_ivl_78", 0 0, L_0x6000010a78e0;  1 drivers
v0x600001375200_0 .net *"_ivl_8", 31 0, L_0x6000010a7160;  1 drivers
L_0x1400d8758 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001375290_0 .net/2u *"_ivl_80", 3 0, L_0x1400d8758;  1 drivers
v0x600001375320_0 .net *"_ivl_82", 0 0, L_0x6000010a7980;  1 drivers
v0x6000013753b0_0 .net *"_ivl_85", 0 0, L_0x600000abff70;  1 drivers
L_0x1400d87a0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001375440_0 .net/2u *"_ivl_86", 3 0, L_0x1400d87a0;  1 drivers
v0x6000013754d0_0 .net *"_ivl_88", 0 0, L_0x6000010a7a20;  1 drivers
v0x600001375560_0 .net "all_done", 0 0, L_0x600000abfb80;  1 drivers
v0x6000013755f0_0 .net "busy", 0 0, L_0x600000abbe90;  alias, 1 drivers
v0x600001375680_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001375710_0 .var "decoded_opcode", 7 0;
v0x6000013757a0_0 .var "decoded_subop", 7 0;
v0x600001375830_0 .net "dma_clear", 0 0, L_0x6000010a7840;  1 drivers
v0x6000013758c0_0 .net "dma_cmd", 127 0, v0x600001375950_0;  alias, 1 drivers
v0x600001375950_0 .var "dma_cmd_reg", 127 0;
v0x6000013759e0_0 .net "dma_done", 0 0, L_0x600000ab4380;  alias, 1 drivers
v0x600001375a70_0 .net "dma_ready", 0 0, L_0x6000010b3a20;  alias, 1 drivers
v0x600001375b00_0 .net "dma_valid", 0 0, L_0x600000abff00;  alias, 1 drivers
v0x600001375b90_0 .var "dma_valid_reg", 0 0;
v0x600001375c20_0 .net "done", 0 0, v0x600001375cb0_0;  alias, 1 drivers
v0x600001375cb0_0 .var "done_reg", 0 0;
v0x600001375d40_0 .net "error", 0 0, v0x600001375dd0_0;  alias, 1 drivers
v0x600001375dd0_0 .var "error_reg", 0 0;
v0x600001375e60_0 .net "global_sync_in", 0 0, L_0x600000ab7020;  alias, 1 drivers
v0x600001375ef0_0 .net "imem_addr", 19 0, L_0x600000abfbf0;  alias, 1 drivers
v0x600001375f80_0 .var "imem_addr_reg", 19 0;
v0x600001376010_0 .net "imem_data", 127 0, v0x600001297330_0;  alias, 1 drivers
v0x6000013760a0_0 .net "imem_re", 0 0, L_0x600000abfc60;  alias, 1 drivers
v0x600001376130_0 .var "imem_re_reg", 0 0;
v0x6000013761c0_0 .net "imem_valid", 0 0, L_0x600000abfaa0;  alias, 1 drivers
v0x600001376250_0 .var "instr_reg", 127 0;
v0x6000013762e0_0 .net "loop_count", 15 0, L_0x6000010a7020;  1 drivers
v0x600001376370 .array "loop_counter", 3 0, 15 0;
v0x600001376400_0 .var "loop_sp", 1 0;
v0x600001376490 .array "loop_start_addr", 3 0, 19 0;
v0x600001376520_0 .net "mxu_clear", 0 0, L_0x6000010a75c0;  1 drivers
v0x6000013765b0_0 .net "mxu_cmd", 127 0, v0x600001376640_0;  alias, 1 drivers
v0x600001376640_0 .var "mxu_cmd_reg", 127 0;
v0x6000013766d0_0 .net "mxu_done", 0 0, L_0x600000ab4000;  alias, 1 drivers
v0x600001376760_0 .net "mxu_ready", 0 0, L_0x600000ab3f70;  alias, 1 drivers
v0x6000013767f0_0 .net "mxu_valid", 0 0, L_0x600000abfd40;  alias, 1 drivers
v0x600001376880_0 .var "mxu_valid_reg", 0 0;
v0x600001376910_0 .net "opcode", 7 0, L_0x6000010a6ee0;  1 drivers
v0x6000013769a0_0 .var "pc", 19 0;
v0x600001376a30_0 .var "pending_dma", 7 0;
v0x600001376ac0_0 .var "pending_mxu", 7 0;
v0x600001376b50_0 .var "pending_vpu", 7 0;
v0x600001376be0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001376c70_0 .net "start", 0 0, L_0x6000010b4aa0;  alias, 1 drivers
v0x600001376d00_0 .net "start_pc", 19 0, L_0x600000ab72c0;  alias, 1 drivers
v0x600001376d90_0 .var "state", 3 0;
v0x600001376e20_0 .net "subop", 7 0, L_0x6000010a6f80;  1 drivers
v0x600001376eb0_0 .net "sync_grant", 0 0, L_0x6000010b4dc0;  alias, 1 drivers
v0x600001376f40_0 .net "sync_mask", 7 0, L_0x6000010a70c0;  1 drivers
v0x600001376fd0_0 .net "sync_request", 0 0, v0x600001377060_0;  alias, 1 drivers
v0x600001377060_0 .var "sync_request_reg", 0 0;
v0x6000013770f0_0 .net "vpu_clear", 0 0, L_0x6000010a7700;  1 drivers
v0x600001377180_0 .net "vpu_cmd", 127 0, v0x600001377210_0;  alias, 1 drivers
v0x600001377210_0 .var "vpu_cmd_reg", 127 0;
v0x6000013772a0_0 .net "vpu_done", 0 0, L_0x600000ab4150;  alias, 1 drivers
v0x600001377330_0 .net "vpu_ready", 0 0, L_0x6000010b3520;  alias, 1 drivers
v0x6000013773c0_0 .net "vpu_valid", 0 0, L_0x600000abfe20;  alias, 1 drivers
v0x600001377450_0 .var "vpu_valid_reg", 0 0;
L_0x6000010a6ee0 .part v0x600001297330_0, 120, 8;
L_0x6000010a6f80 .part v0x600001297330_0, 112, 8;
L_0x6000010a7020 .part v0x600001297330_0, 32, 16;
L_0x6000010a70c0 .part v0x600001297330_0, 104, 8;
L_0x6000010a7160 .concat [ 8 24 0 0], v0x600001376ac0_0, L_0x1400d83b0;
L_0x6000010a7200 .cmp/eq 32, L_0x6000010a7160, L_0x1400d83f8;
L_0x6000010a72a0 .concat [ 8 24 0 0], v0x600001376b50_0, L_0x1400d8440;
L_0x6000010a7340 .cmp/eq 32, L_0x6000010a72a0, L_0x1400d8488;
L_0x6000010a73e0 .concat [ 8 24 0 0], v0x600001376a30_0, L_0x1400d84d0;
L_0x6000010a7480 .cmp/eq 32, L_0x6000010a73e0, L_0x1400d8518;
L_0x6000010a7520 .concat [ 8 24 0 0], v0x600001376ac0_0, L_0x1400d8560;
L_0x6000010a75c0 .cmp/eq 32, L_0x6000010a7520, L_0x1400d85a8;
L_0x6000010a7660 .concat [ 8 24 0 0], v0x600001376b50_0, L_0x1400d85f0;
L_0x6000010a7700 .cmp/eq 32, L_0x6000010a7660, L_0x1400d8638;
L_0x6000010a77a0 .concat [ 8 24 0 0], v0x600001376a30_0, L_0x1400d8680;
L_0x6000010a7840 .cmp/eq 32, L_0x6000010a77a0, L_0x1400d86c8;
L_0x6000010a78e0 .cmp/ne 4, v0x600001376d90_0, L_0x1400d8710;
L_0x6000010a7980 .cmp/ne 4, v0x600001376d90_0, L_0x1400d8758;
L_0x6000010a7a20 .cmp/ne 4, v0x600001376d90_0, L_0x1400d87a0;
S_0x138fca5f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 212, 8 212 0, S_0x138fca210;
 .timescale 0 0;
v0x600001374480_0 .var/i "i", 31 0;
S_0x138fca760 .scope module, "mxu_array" "systolic_array" 6 296, 9 13 0, S_0x138ffda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x138fca8d0 .param/l "ACC_WIDTH" 0 9 16, +C4<00000000000000000000000000100000>;
P_0x138fca910 .param/l "ARRAY_SIZE" 0 9 14, +C4<00000000000000000000000000000100>;
P_0x138fca950 .param/l "DATA_WIDTH" 0 9 15, +C4<00000000000000000000000000001000>;
P_0x138fca990 .param/l "S_COMPUTE" 1 9 51, C4<010>;
P_0x138fca9d0 .param/l "S_DONE" 1 9 53, C4<100>;
P_0x138fcaa10 .param/l "S_DRAIN" 1 9 52, C4<011>;
P_0x138fcaa50 .param/l "S_IDLE" 1 9 49, C4<000>;
P_0x138fcaa90 .param/l "S_LOAD" 1 9 50, C4<001>;
L_0x600000ab3b10 .functor OR 1, L_0x6000010b0780, L_0x6000010b0820, C4<0>, C4<0>;
L_0x600000ab3b80 .functor AND 1, L_0x6000010b08c0, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab3bf0 .functor AND 1, L_0x600000ab3b80, L_0x6000010b0960, C4<1>, C4<1>;
L_0x600000ab3c60 .functor OR 1, L_0x600000ab3b10, L_0x600000ab3bf0, C4<0>, C4<0>;
L_0x600000ab3cd0 .functor BUFZ 1, L_0x600000ab3c60, C4<0>, C4<0>, C4<0>;
L_0x600000ab3d40 .functor AND 1, L_0x6000010b0a00, L_0x6000010b0aa0, C4<1>, C4<1>;
L_0x600000ab3db0 .functor AND 1, L_0x6000010b0c80, L_0x6000010b0d20, C4<1>, C4<1>;
L_0x600000ab3e20 .functor AND 1, L_0x600000ab3db0, L_0x6000010b0f00, C4<1>, C4<1>;
v0x60000129dd40_0 .net *"_ivl_101", 0 0, L_0x6000010b0f00;  1 drivers
L_0x1400da528 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000129ddd0_0 .net/2u *"_ivl_37", 2 0, L_0x1400da528;  1 drivers
v0x60000129de60_0 .net *"_ivl_39", 0 0, L_0x6000010b0780;  1 drivers
L_0x1400da570 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000129def0_0 .net/2u *"_ivl_41", 2 0, L_0x1400da570;  1 drivers
v0x60000129df80_0 .net *"_ivl_43", 0 0, L_0x6000010b0820;  1 drivers
v0x60000129e010_0 .net *"_ivl_46", 0 0, L_0x600000ab3b10;  1 drivers
L_0x1400da5b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000129e0a0_0 .net/2u *"_ivl_47", 2 0, L_0x1400da5b8;  1 drivers
v0x60000129e130_0 .net *"_ivl_49", 0 0, L_0x6000010b08c0;  1 drivers
v0x60000129e1c0_0 .net *"_ivl_52", 0 0, L_0x600000ab3b80;  1 drivers
v0x60000129e250_0 .net *"_ivl_54", 0 0, L_0x6000010b0960;  1 drivers
v0x60000129e2e0_0 .net *"_ivl_56", 0 0, L_0x600000ab3bf0;  1 drivers
L_0x1400da600 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000129e370_0 .net/2u *"_ivl_61", 2 0, L_0x1400da600;  1 drivers
v0x60000129e400_0 .net *"_ivl_63", 0 0, L_0x6000010b0a00;  1 drivers
L_0x1400da648 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000129e490_0 .net/2u *"_ivl_65", 2 0, L_0x1400da648;  1 drivers
v0x60000129e520_0 .net *"_ivl_67", 0 0, L_0x6000010b0aa0;  1 drivers
L_0x1400da690 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000129e5b0_0 .net/2u *"_ivl_71", 2 0, L_0x1400da690;  1 drivers
L_0x1400da6d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000129e640_0 .net/2u *"_ivl_75", 2 0, L_0x1400da6d8;  1 drivers
L_0x1400da768 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000129e6d0_0 .net/2u *"_ivl_81", 2 0, L_0x1400da768;  1 drivers
v0x60000129e760_0 .net *"_ivl_83", 0 0, L_0x6000010b0c80;  1 drivers
v0x60000129e7f0_0 .net *"_ivl_85", 0 0, L_0x6000010b0d20;  1 drivers
v0x60000129e880_0 .net *"_ivl_88", 0 0, L_0x600000ab3db0;  1 drivers
v0x60000129e910_0 .net *"_ivl_89", 31 0, L_0x6000010b0dc0;  1 drivers
L_0x1400da7b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000129e9a0_0 .net *"_ivl_92", 15 0, L_0x1400da7b0;  1 drivers
L_0x1400dc028 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000129ea30_0 .net *"_ivl_93", 31 0, L_0x1400dc028;  1 drivers
L_0x1400da7f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000129eac0_0 .net/2u *"_ivl_97", 31 0, L_0x1400da7f8;  1 drivers
v0x60000129eb50_0 .net *"_ivl_99", 31 0, L_0x6000010b0e60;  1 drivers
v0x60000129ebe0_0 .net "act_data", 31 0, v0x6000012960a0_0;  1 drivers
v0x60000129ec70 .array "act_h", 19 0;
v0x60000129ec70_0 .net v0x60000129ec70 0, 7 0, L_0x600000ab0310; 1 drivers
v0x60000129ec70_1 .net v0x60000129ec70 1, 7 0, v0x600001288630_0; 1 drivers
v0x60000129ec70_2 .net v0x60000129ec70 2, 7 0, v0x600001289b90_0; 1 drivers
v0x60000129ec70_3 .net v0x60000129ec70 3, 7 0, v0x60000128b0f0_0; 1 drivers
v0x60000129ec70_4 .net v0x60000129ec70 4, 7 0, v0x60000128c6c0_0; 1 drivers
v0x60000129ec70_5 .net v0x60000129ec70 5, 7 0, L_0x600000ab0380; 1 drivers
v0x60000129ec70_6 .net v0x60000129ec70 6, 7 0, v0x60000128dc20_0; 1 drivers
v0x60000129ec70_7 .net v0x60000129ec70 7, 7 0, v0x60000128f180_0; 1 drivers
v0x60000129ec70_8 .net v0x60000129ec70 8, 7 0, v0x600001280750_0; 1 drivers
v0x60000129ec70_9 .net v0x60000129ec70 9, 7 0, v0x600001281cb0_0; 1 drivers
v0x60000129ec70_10 .net v0x60000129ec70 10, 7 0, L_0x600000ab03f0; 1 drivers
v0x60000129ec70_11 .net v0x60000129ec70 11, 7 0, v0x600001283210_0; 1 drivers
v0x60000129ec70_12 .net v0x60000129ec70 12, 7 0, v0x6000012847e0_0; 1 drivers
v0x60000129ec70_13 .net v0x60000129ec70 13, 7 0, v0x600001285d40_0; 1 drivers
v0x60000129ec70_14 .net v0x60000129ec70 14, 7 0, v0x6000012872a0_0; 1 drivers
v0x60000129ec70_15 .net v0x60000129ec70 15, 7 0, L_0x600000ab0460; 1 drivers
v0x60000129ec70_16 .net v0x60000129ec70 16, 7 0, v0x600001298870_0; 1 drivers
v0x60000129ec70_17 .net v0x60000129ec70 17, 7 0, v0x600001299dd0_0; 1 drivers
v0x60000129ec70_18 .net v0x60000129ec70 18, 7 0, v0x60000129b330_0; 1 drivers
v0x60000129ec70_19 .net v0x60000129ec70 19, 7 0, v0x60000129c900_0; 1 drivers
v0x60000129ed00_0 .net "act_ready", 0 0, L_0x6000010b0be0;  1 drivers
v0x60000129ed90_0 .net "act_valid", 0 0, v0x6000012961c0_0;  1 drivers
v0x60000129ee20_0 .net "busy", 0 0, L_0x600000ab3d40;  alias, 1 drivers
v0x60000129eeb0_0 .net "cfg_k_tiles", 15 0, L_0x6000010a7f20;  alias, 1 drivers
L_0x1400da840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000129ef40_0 .net "clear_acc", 0 0, L_0x1400da840;  1 drivers
v0x60000129efd0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000129f060_0 .var "cycle_count", 15 0;
v0x60000129f0f0_0 .var "cycle_count_next", 15 0;
v0x6000013774e0_5 .array/port v0x6000013774e0, 5;
v0x60000129f180 .array "deskew_output", 3 0;
v0x60000129f180_0 .net v0x60000129f180 0, 31 0, v0x6000013774e0_5; 1 drivers
v0x600001377600_3 .array/port v0x600001377600, 3;
v0x60000129f180_1 .net v0x60000129f180 1, 31 0, v0x600001377600_3; 1 drivers
v0x600001377720_1 .array/port v0x600001377720, 1;
v0x60000129f180_2 .net v0x60000129f180 2, 31 0, v0x600001377720_1; 1 drivers
v0x60000129f180_3 .net v0x60000129f180 3, 31 0, L_0x600000ab38e0; 1 drivers
v0x60000129f210_0 .net "done", 0 0, L_0x6000010b0b40;  alias, 1 drivers
L_0x1400da720 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000129f2a0_0 .net "drain_delay", 15 0, L_0x1400da720;  1 drivers
v0x60000129f330_0 .net "pe_enable", 0 0, L_0x600000ab3c60;  1 drivers
v0x60000129f3c0 .array "psum_bottom", 3 0;
v0x60000129f3c0_0 .net v0x60000129f3c0 0, 31 0, L_0x600000ab35d0; 1 drivers
v0x60000129f3c0_1 .net v0x60000129f3c0 1, 31 0, L_0x600000ab36b0; 1 drivers
v0x60000129f3c0_2 .net v0x60000129f3c0 2, 31 0, L_0x600000ab3790; 1 drivers
v0x60000129f3c0_3 .net v0x60000129f3c0 3, 31 0, L_0x600000ab3870; 1 drivers
L_0x1400d8908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000129f450 .array "psum_v", 19 0;
v0x60000129f450_0 .net v0x60000129f450 0, 31 0, L_0x1400d8908; 1 drivers
L_0x1400d8950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000129f450_1 .net v0x60000129f450 1, 31 0, L_0x1400d8950; 1 drivers
L_0x1400d8998 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000129f450_2 .net v0x60000129f450 2, 31 0, L_0x1400d8998; 1 drivers
L_0x1400d89e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000129f450_3 .net v0x60000129f450 3, 31 0, L_0x1400d89e0; 1 drivers
v0x60000129f450_4 .net v0x60000129f450 4, 31 0, v0x600001288b40_0; 1 drivers
v0x60000129f450_5 .net v0x60000129f450 5, 31 0, v0x60000128a0a0_0; 1 drivers
v0x60000129f450_6 .net v0x60000129f450 6, 31 0, v0x60000128b600_0; 1 drivers
v0x60000129f450_7 .net v0x60000129f450 7, 31 0, v0x60000128cbd0_0; 1 drivers
v0x60000129f450_8 .net v0x60000129f450 8, 31 0, v0x60000128e130_0; 1 drivers
v0x60000129f450_9 .net v0x60000129f450 9, 31 0, v0x60000128f690_0; 1 drivers
v0x60000129f450_10 .net v0x60000129f450 10, 31 0, v0x600001280c60_0; 1 drivers
v0x60000129f450_11 .net v0x60000129f450 11, 31 0, v0x6000012821c0_0; 1 drivers
v0x60000129f450_12 .net v0x60000129f450 12, 31 0, v0x600001283720_0; 1 drivers
v0x60000129f450_13 .net v0x60000129f450 13, 31 0, v0x600001284cf0_0; 1 drivers
v0x60000129f450_14 .net v0x60000129f450 14, 31 0, v0x600001286250_0; 1 drivers
v0x60000129f450_15 .net v0x60000129f450 15, 31 0, v0x6000012877b0_0; 1 drivers
v0x60000129f450_16 .net v0x60000129f450 16, 31 0, v0x600001298d80_0; 1 drivers
v0x60000129f450_17 .net v0x60000129f450 17, 31 0, v0x60000129a2e0_0; 1 drivers
v0x60000129f450_18 .net v0x60000129f450 18, 31 0, v0x60000129b840_0; 1 drivers
v0x60000129f450_19 .net v0x60000129f450 19, 31 0, v0x60000129ce10_0; 1 drivers
v0x60000129f4e0_0 .net "result_data", 127 0, L_0x6000010b06e0;  alias, 1 drivers
L_0x1400da888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000129f570_0 .net "result_ready", 0 0, L_0x1400da888;  1 drivers
v0x60000129f600_0 .net "result_valid", 0 0, L_0x600000ab3e20;  alias, 1 drivers
v0x60000129f690_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000129f720_0 .net "skew_enable", 0 0, L_0x600000ab3cd0;  1 drivers
v0x60000129f7b0 .array "skew_input", 3 0;
v0x60000129f7b0_0 .net v0x60000129f7b0 0, 7 0, L_0x6000010b8000; 1 drivers
v0x60000129f7b0_1 .net v0x60000129f7b0 1, 7 0, L_0x6000010b8140; 1 drivers
v0x60000129f7b0_2 .net v0x60000129f7b0 2, 7 0, L_0x6000010b8280; 1 drivers
v0x60000129f7b0_3 .net v0x60000129f7b0 3, 7 0, L_0x6000010b83c0; 1 drivers
v0x60000129f840 .array "skew_output", 3 0;
v0x60000129f840_0 .net v0x60000129f840 0, 7 0, v0x600001377840_0; 1 drivers
v0x60000129f840_1 .net v0x60000129f840 1, 7 0, v0x600001377b10_0; 1 drivers
v0x60000129f840_2 .net v0x60000129f840 2, 7 0, v0x600001377de0_0; 1 drivers
v0x60000129f840_3 .net v0x60000129f840 3, 7 0, v0x600001288120_0; 1 drivers
v0x60000129f8d0_0 .net "start", 0 0, v0x6000012a86c0_0;  1 drivers
v0x60000129f960_0 .var "state", 2 0;
v0x60000129f9f0_0 .var "state_next", 2 0;
v0x60000129fa80_0 .net "weight_load_col", 1 0, v0x6000012a9b90_0;  1 drivers
v0x60000129fb10_0 .net "weight_load_data", 31 0, L_0x6000010b0fa0;  1 drivers
v0x60000129fba0_0 .net "weight_load_en", 0 0, v0x6000012a9c20_0;  1 drivers
E_0x600003bde040/0 .event anyedge, v0x60000129f960_0, v0x60000129f060_0, v0x60000129f8d0_0, v0x60000129fba0_0;
E_0x600003bde040/1 .event anyedge, v0x60000129eeb0_0, v0x60000129f2a0_0;
E_0x600003bde040 .event/or E_0x600003bde040/0, E_0x600003bde040/1;
L_0x6000010a8b40 .part v0x6000012960a0_0, 0, 8;
L_0x1400d87e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000010b8000 .functor MUXZ 8, L_0x1400d87e8, L_0x6000010a8b40, v0x6000012961c0_0, C4<>;
L_0x6000010b80a0 .part v0x6000012960a0_0, 8, 8;
L_0x1400d8830 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000010b8140 .functor MUXZ 8, L_0x1400d8830, L_0x6000010b80a0, v0x6000012961c0_0, C4<>;
L_0x6000010b81e0 .part v0x6000012960a0_0, 16, 8;
L_0x1400d8878 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000010b8280 .functor MUXZ 8, L_0x1400d8878, L_0x6000010b81e0, v0x6000012961c0_0, C4<>;
L_0x6000010b8320 .part v0x6000012960a0_0, 24, 8;
L_0x1400d88c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000010b83c0 .functor MUXZ 8, L_0x1400d88c0, L_0x6000010b8320, v0x6000012961c0_0, C4<>;
L_0x6000010b85a0 .part L_0x6000010b0fa0, 0, 8;
L_0x6000010b8dc0 .part L_0x6000010b0fa0, 0, 8;
L_0x6000010b95e0 .part L_0x6000010b0fa0, 0, 8;
L_0x6000010b9e00 .part L_0x6000010b0fa0, 0, 8;
L_0x6000010ba620 .part L_0x6000010b0fa0, 8, 8;
L_0x6000010bae40 .part L_0x6000010b0fa0, 8, 8;
L_0x6000010bb660 .part L_0x6000010b0fa0, 8, 8;
L_0x6000010bbe80 .part L_0x6000010b0fa0, 8, 8;
L_0x6000010bc6e0 .part L_0x6000010b0fa0, 16, 8;
L_0x6000010bcf00 .part L_0x6000010b0fa0, 16, 8;
L_0x6000010bd720 .part L_0x6000010b0fa0, 16, 8;
L_0x6000010bdfe0 .part L_0x6000010b0fa0, 16, 8;
L_0x6000010be800 .part L_0x6000010b0fa0, 24, 8;
L_0x6000010bef80 .part L_0x6000010b0fa0, 24, 8;
L_0x6000010bf7a0 .part L_0x6000010b0fa0, 24, 8;
L_0x6000010b0000 .part L_0x6000010b0fa0, 24, 8;
L_0x6000010b06e0 .concat8 [ 32 32 32 32], L_0x600000ab3950, L_0x600000ab39c0, L_0x600000ab3a30, L_0x600000ab3aa0;
L_0x6000010b0780 .cmp/eq 3, v0x60000129f960_0, L_0x1400da528;
L_0x6000010b0820 .cmp/eq 3, v0x60000129f960_0, L_0x1400da570;
L_0x6000010b08c0 .cmp/eq 3, v0x60000129f960_0, L_0x1400da5b8;
L_0x6000010b0960 .reduce/nor v0x6000012a9c20_0;
L_0x6000010b0a00 .cmp/ne 3, v0x60000129f960_0, L_0x1400da600;
L_0x6000010b0aa0 .cmp/ne 3, v0x60000129f960_0, L_0x1400da648;
L_0x6000010b0b40 .cmp/eq 3, v0x60000129f960_0, L_0x1400da690;
L_0x6000010b0be0 .cmp/eq 3, v0x60000129f960_0, L_0x1400da6d8;
L_0x6000010b0c80 .cmp/eq 3, v0x60000129f960_0, L_0x1400da768;
L_0x6000010b0d20 .cmp/ge 16, v0x60000129f060_0, L_0x1400da720;
L_0x6000010b0dc0 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400da7b0;
L_0x6000010b0e60 .arith/sum 32, L_0x1400dc028, L_0x1400da7f8;
L_0x6000010b0f00 .cmp/gt 32, L_0x6000010b0e60, L_0x6000010b0dc0;
S_0x138fcac50 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 9 248, 9 248 0, S_0x138fca760;
 .timescale 0 0;
P_0x600000fe0b00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000110>;
P_0x600000fe0b40 .param/l "col" 1 9 248, +C4<00>;
L_0x600000ab35d0 .functor BUFZ 32, v0x600001298d80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138ff1300 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fcac50;
 .timescale 0 0;
v0x6000013774e0 .array "delay_stages", 5 0, 31 0;
v0x600001377570_0 .var/i "i", 31 0;
S_0x138ff1470 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 9 248, 9 248 0, S_0x138fca760;
 .timescale 0 0;
P_0x600000fe0b80 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000100>;
P_0x600000fe0bc0 .param/l "col" 1 9 248, +C4<01>;
L_0x600000ab36b0 .functor BUFZ 32, v0x60000129a2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138ff15e0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138ff1470;
 .timescale 0 0;
v0x600001377600 .array "delay_stages", 3 0, 31 0;
v0x600001377690_0 .var/i "i", 31 0;
S_0x138ff1750 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 9 248, 9 248 0, S_0x138fca760;
 .timescale 0 0;
P_0x600000fe0c00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000010>;
P_0x600000fe0c40 .param/l "col" 1 9 248, +C4<010>;
L_0x600000ab3790 .functor BUFZ 32, v0x60000129b840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138ff18c0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138ff1750;
 .timescale 0 0;
v0x600001377720 .array "delay_stages", 1 0, 31 0;
v0x6000013777b0_0 .var/i "i", 31 0;
S_0x138ff1a30 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 9 248, 9 248 0, S_0x138fca760;
 .timescale 0 0;
P_0x600000fe0c80 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000000>;
P_0x600000fe0cc0 .param/l "col" 1 9 248, +C4<011>;
L_0x600000ab3870 .functor BUFZ 32, v0x60000129ce10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138ff1ba0 .scope generate, "col_no_delay" "col_no_delay" 9 253, 9 253 0, S_0x138ff1a30;
 .timescale 0 0;
L_0x600000ab38e0 .functor BUFZ 32, L_0x600000ab3870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138ff1d10 .scope generate, "gen_skew[0]" "gen_skew[0]" 9 142, 9 142 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bde2c0 .param/l "row" 1 9 142, +C4<00>;
v0x6000013778d0_0 .net *"_ivl_1", 7 0, L_0x6000010a8b40;  1 drivers
v0x600001377960_0 .net/2u *"_ivl_2", 7 0, L_0x1400d87e8;  1 drivers
S_0x138ff1e80 .scope generate, "row0_skew" "row0_skew" 9 146, 9 146 0, S_0x138ff1d10;
 .timescale 0 0;
v0x600001377840_0 .var "out_reg", 7 0;
S_0x138ff1ff0 .scope generate, "gen_skew[1]" "gen_skew[1]" 9 142, 9 142 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bde340 .param/l "row" 1 9 142, +C4<01>;
v0x600001377ba0_0 .net *"_ivl_1", 7 0, L_0x6000010b80a0;  1 drivers
v0x600001377c30_0 .net/2u *"_ivl_2", 7 0, L_0x1400d8830;  1 drivers
S_0x138ff2160 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138ff1ff0;
 .timescale 0 0;
v0x6000013779f0 .array "delay_stages", 0 0, 7 0;
v0x600001377a80_0 .var/i "i", 31 0;
v0x600001377b10_0 .var "out_reg", 7 0;
S_0x138ff22d0 .scope generate, "gen_skew[2]" "gen_skew[2]" 9 142, 9 142 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bde3c0 .param/l "row" 1 9 142, +C4<010>;
v0x600001377e70_0 .net *"_ivl_1", 7 0, L_0x6000010b81e0;  1 drivers
v0x600001377f00_0 .net/2u *"_ivl_2", 7 0, L_0x1400d8878;  1 drivers
S_0x138ff0ca0 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138ff22d0;
 .timescale 0 0;
v0x600001377cc0 .array "delay_stages", 1 0, 7 0;
v0x600001377d50_0 .var/i "i", 31 0;
v0x600001377de0_0 .var "out_reg", 7 0;
S_0x138ff0e10 .scope generate, "gen_skew[3]" "gen_skew[3]" 9 142, 9 142 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bde440 .param/l "row" 1 9 142, +C4<011>;
v0x6000012881b0_0 .net *"_ivl_1", 7 0, L_0x6000010b8320;  1 drivers
v0x600001288240_0 .net/2u *"_ivl_2", 7 0, L_0x1400d88c0;  1 drivers
S_0x138ff0f80 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138ff0e10;
 .timescale 0 0;
v0x600001288000 .array "delay_stages", 2 0, 7 0;
v0x600001288090_0 .var/i "i", 31 0;
v0x600001288120_0 .var "out_reg", 7 0;
S_0x138fee650 .scope generate, "pe_row[0]" "pe_row[0]" 9 213, 9 213 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bde280 .param/l "row" 1 9 213, +C4<00>;
S_0x138fee7c0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138fee650;
 .timescale 0 0;
P_0x600003bde500 .param/l "col" 1 9 214, +C4<00>;
L_0x600000ab04d0 .functor AND 1, v0x6000012a9c20_0, L_0x6000010b8500, C4<1>, C4<1>;
L_0x600000ab0540 .functor AND 1, L_0x6000010b86e0, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab05b0 .functor OR 1, L_0x6000010b8640, L_0x600000ab0540, C4<0>, C4<0>;
L_0x600000ab0620 .functor AND 1, L_0x1400da840, L_0x600000ab05b0, C4<1>, C4<1>;
L_0x600000ab0690 .functor AND 1, L_0x600000ab0620, L_0x6000010b8820, C4<1>, C4<1>;
v0x600001288e10_0 .net *"_ivl_0", 2 0, L_0x6000010b8460;  1 drivers
L_0x1400d8ab8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001288ea0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d8ab8;  1 drivers
v0x600001288f30_0 .net *"_ivl_13", 0 0, L_0x6000010b8640;  1 drivers
L_0x1400d8b00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001288fc0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d8b00;  1 drivers
v0x600001289050_0 .net *"_ivl_17", 0 0, L_0x6000010b86e0;  1 drivers
v0x6000012890e0_0 .net *"_ivl_20", 0 0, L_0x600000ab0540;  1 drivers
v0x600001289170_0 .net *"_ivl_22", 0 0, L_0x600000ab05b0;  1 drivers
v0x600001289200_0 .net *"_ivl_24", 0 0, L_0x600000ab0620;  1 drivers
v0x600001289290_0 .net *"_ivl_25", 31 0, L_0x6000010b8780;  1 drivers
L_0x1400d8b48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001289320_0 .net *"_ivl_28", 15 0, L_0x1400d8b48;  1 drivers
L_0x1400d8b90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012893b0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d8b90;  1 drivers
L_0x1400d8a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001289440_0 .net *"_ivl_3", 0 0, L_0x1400d8a28;  1 drivers
v0x6000012894d0_0 .net *"_ivl_31", 0 0, L_0x6000010b8820;  1 drivers
L_0x1400d8a70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001289560_0 .net/2u *"_ivl_4", 2 0, L_0x1400d8a70;  1 drivers
v0x6000012895f0_0 .net *"_ivl_6", 0 0, L_0x6000010b8500;  1 drivers
v0x600001289680_0 .net "do_clear", 0 0, L_0x600000ab0690;  1 drivers
v0x600001289710_0 .net "load_weight", 0 0, L_0x600000ab04d0;  1 drivers
v0x6000012897a0_0 .net "weight_in", 7 0, L_0x6000010b85a0;  1 drivers
L_0x6000010b8460 .concat [ 2 1 0 0], v0x6000012a9b90_0, L_0x1400d8a28;
L_0x6000010b8500 .cmp/eq 3, L_0x6000010b8460, L_0x1400d8a70;
L_0x6000010b8640 .cmp/eq 3, v0x60000129f960_0, L_0x1400d8ab8;
L_0x6000010b86e0 .cmp/eq 3, v0x60000129f960_0, L_0x1400d8b00;
L_0x6000010b8780 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400d8b48;
L_0x6000010b8820 .cmp/eq 32, L_0x6000010b8780, L_0x1400d8b90;
S_0x138fee930 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fee7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0d80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe0dc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000012882d0_0 .net *"_ivl_11", 0 0, L_0x6000010b8aa0;  1 drivers
v0x600001288360_0 .net *"_ivl_12", 15 0, L_0x6000010b8b40;  1 drivers
v0x6000012883f0_0 .net/s *"_ivl_4", 15 0, L_0x6000010b88c0;  1 drivers
v0x600001288480_0 .net/s *"_ivl_6", 15 0, L_0x6000010b8960;  1 drivers
v0x600001288510_0 .net/s "a_signed", 7 0, v0x6000012886c0_0;  1 drivers
v0x6000012885a0_0 .net "act_in", 7 0, L_0x600000ab0310;  alias, 1 drivers
v0x600001288630_0 .var "act_out", 7 0;
v0x6000012886c0_0 .var "act_reg", 7 0;
v0x600001288750_0 .net "clear_acc", 0 0, L_0x600000ab0690;  alias, 1 drivers
v0x6000012887e0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001288870_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x600001288900_0 .net "load_weight", 0 0, L_0x600000ab04d0;  alias, 1 drivers
v0x600001288990_0 .net/s "product", 15 0, L_0x6000010b8a00;  1 drivers
v0x600001288a20_0 .net/s "product_ext", 31 0, L_0x6000010b8be0;  1 drivers
v0x600001288ab0_0 .net "psum_in", 31 0, L_0x1400d8908;  alias, 1 drivers
v0x600001288b40_0 .var "psum_out", 31 0;
v0x600001288bd0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001288c60_0 .net/s "w_signed", 7 0, v0x600001288d80_0;  1 drivers
v0x600001288cf0_0 .net "weight_in", 7 0, L_0x6000010b85a0;  alias, 1 drivers
v0x600001288d80_0 .var "weight_reg", 7 0;
L_0x6000010b88c0 .extend/s 16, v0x6000012886c0_0;
L_0x6000010b8960 .extend/s 16, v0x600001288d80_0;
L_0x6000010b8a00 .arith/mult 16, L_0x6000010b88c0, L_0x6000010b8960;
L_0x6000010b8aa0 .part L_0x6000010b8a00, 15, 1;
LS_0x6000010b8b40_0_0 .concat [ 1 1 1 1], L_0x6000010b8aa0, L_0x6000010b8aa0, L_0x6000010b8aa0, L_0x6000010b8aa0;
LS_0x6000010b8b40_0_4 .concat [ 1 1 1 1], L_0x6000010b8aa0, L_0x6000010b8aa0, L_0x6000010b8aa0, L_0x6000010b8aa0;
LS_0x6000010b8b40_0_8 .concat [ 1 1 1 1], L_0x6000010b8aa0, L_0x6000010b8aa0, L_0x6000010b8aa0, L_0x6000010b8aa0;
LS_0x6000010b8b40_0_12 .concat [ 1 1 1 1], L_0x6000010b8aa0, L_0x6000010b8aa0, L_0x6000010b8aa0, L_0x6000010b8aa0;
L_0x6000010b8b40 .concat [ 4 4 4 4], LS_0x6000010b8b40_0_0, LS_0x6000010b8b40_0_4, LS_0x6000010b8b40_0_8, LS_0x6000010b8b40_0_12;
L_0x6000010b8be0 .concat [ 16 16 0 0], L_0x6000010b8a00, L_0x6000010b8b40;
S_0x138fec000 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138fee650;
 .timescale 0 0;
P_0x600003bde600 .param/l "col" 1 9 214, +C4<01>;
L_0x600000ab07e0 .functor AND 1, v0x6000012a9c20_0, L_0x6000010b8d20, C4<1>, C4<1>;
L_0x600000ab0850 .functor AND 1, L_0x6000010b8f00, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab08c0 .functor OR 1, L_0x6000010b8e60, L_0x600000ab0850, C4<0>, C4<0>;
L_0x600000ab0930 .functor AND 1, L_0x1400da840, L_0x600000ab08c0, C4<1>, C4<1>;
L_0x600000ab09a0 .functor AND 1, L_0x600000ab0930, L_0x6000010b9040, C4<1>, C4<1>;
v0x60000128a370_0 .net *"_ivl_0", 2 0, L_0x6000010b8c80;  1 drivers
L_0x1400d8c68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000128a400_0 .net/2u *"_ivl_11", 2 0, L_0x1400d8c68;  1 drivers
v0x60000128a490_0 .net *"_ivl_13", 0 0, L_0x6000010b8e60;  1 drivers
L_0x1400d8cb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000128a520_0 .net/2u *"_ivl_15", 2 0, L_0x1400d8cb0;  1 drivers
v0x60000128a5b0_0 .net *"_ivl_17", 0 0, L_0x6000010b8f00;  1 drivers
v0x60000128a640_0 .net *"_ivl_20", 0 0, L_0x600000ab0850;  1 drivers
v0x60000128a6d0_0 .net *"_ivl_22", 0 0, L_0x600000ab08c0;  1 drivers
v0x60000128a760_0 .net *"_ivl_24", 0 0, L_0x600000ab0930;  1 drivers
v0x60000128a7f0_0 .net *"_ivl_25", 31 0, L_0x6000010b8fa0;  1 drivers
L_0x1400d8cf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000128a880_0 .net *"_ivl_28", 15 0, L_0x1400d8cf8;  1 drivers
L_0x1400d8d40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000128a910_0 .net/2u *"_ivl_29", 31 0, L_0x1400d8d40;  1 drivers
L_0x1400d8bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000128a9a0_0 .net *"_ivl_3", 0 0, L_0x1400d8bd8;  1 drivers
v0x60000128aa30_0 .net *"_ivl_31", 0 0, L_0x6000010b9040;  1 drivers
L_0x1400d8c20 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000128aac0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d8c20;  1 drivers
v0x60000128ab50_0 .net *"_ivl_6", 0 0, L_0x6000010b8d20;  1 drivers
v0x60000128abe0_0 .net "do_clear", 0 0, L_0x600000ab09a0;  1 drivers
v0x60000128ac70_0 .net "load_weight", 0 0, L_0x600000ab07e0;  1 drivers
v0x60000128ad00_0 .net "weight_in", 7 0, L_0x6000010b8dc0;  1 drivers
L_0x6000010b8c80 .concat [ 2 1 0 0], v0x6000012a9b90_0, L_0x1400d8bd8;
L_0x6000010b8d20 .cmp/eq 3, L_0x6000010b8c80, L_0x1400d8c20;
L_0x6000010b8e60 .cmp/eq 3, v0x60000129f960_0, L_0x1400d8c68;
L_0x6000010b8f00 .cmp/eq 3, v0x60000129f960_0, L_0x1400d8cb0;
L_0x6000010b8fa0 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400d8cf8;
L_0x6000010b9040 .cmp/eq 32, L_0x6000010b8fa0, L_0x1400d8d40;
S_0x138fec170 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fec000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0e00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe0e40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001289830_0 .net *"_ivl_11", 0 0, L_0x6000010b92c0;  1 drivers
v0x6000012898c0_0 .net *"_ivl_12", 15 0, L_0x6000010b9360;  1 drivers
v0x600001289950_0 .net/s *"_ivl_4", 15 0, L_0x6000010b90e0;  1 drivers
v0x6000012899e0_0 .net/s *"_ivl_6", 15 0, L_0x6000010b9180;  1 drivers
v0x600001289a70_0 .net/s "a_signed", 7 0, v0x600001289c20_0;  1 drivers
v0x600001289b00_0 .net "act_in", 7 0, v0x600001288630_0;  alias, 1 drivers
v0x600001289b90_0 .var "act_out", 7 0;
v0x600001289c20_0 .var "act_reg", 7 0;
v0x600001289cb0_0 .net "clear_acc", 0 0, L_0x600000ab09a0;  alias, 1 drivers
v0x600001289d40_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001289dd0_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x600001289e60_0 .net "load_weight", 0 0, L_0x600000ab07e0;  alias, 1 drivers
v0x600001289ef0_0 .net/s "product", 15 0, L_0x6000010b9220;  1 drivers
v0x600001289f80_0 .net/s "product_ext", 31 0, L_0x6000010b9400;  1 drivers
v0x60000128a010_0 .net "psum_in", 31 0, L_0x1400d8950;  alias, 1 drivers
v0x60000128a0a0_0 .var "psum_out", 31 0;
v0x60000128a130_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000128a1c0_0 .net/s "w_signed", 7 0, v0x60000128a2e0_0;  1 drivers
v0x60000128a250_0 .net "weight_in", 7 0, L_0x6000010b8dc0;  alias, 1 drivers
v0x60000128a2e0_0 .var "weight_reg", 7 0;
L_0x6000010b90e0 .extend/s 16, v0x600001289c20_0;
L_0x6000010b9180 .extend/s 16, v0x60000128a2e0_0;
L_0x6000010b9220 .arith/mult 16, L_0x6000010b90e0, L_0x6000010b9180;
L_0x6000010b92c0 .part L_0x6000010b9220, 15, 1;
LS_0x6000010b9360_0_0 .concat [ 1 1 1 1], L_0x6000010b92c0, L_0x6000010b92c0, L_0x6000010b92c0, L_0x6000010b92c0;
LS_0x6000010b9360_0_4 .concat [ 1 1 1 1], L_0x6000010b92c0, L_0x6000010b92c0, L_0x6000010b92c0, L_0x6000010b92c0;
LS_0x6000010b9360_0_8 .concat [ 1 1 1 1], L_0x6000010b92c0, L_0x6000010b92c0, L_0x6000010b92c0, L_0x6000010b92c0;
LS_0x6000010b9360_0_12 .concat [ 1 1 1 1], L_0x6000010b92c0, L_0x6000010b92c0, L_0x6000010b92c0, L_0x6000010b92c0;
L_0x6000010b9360 .concat [ 4 4 4 4], LS_0x6000010b9360_0_0, LS_0x6000010b9360_0_4, LS_0x6000010b9360_0_8, LS_0x6000010b9360_0_12;
L_0x6000010b9400 .concat [ 16 16 0 0], L_0x6000010b9220, L_0x6000010b9360;
S_0x138fec2e0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138fee650;
 .timescale 0 0;
P_0x600003bde700 .param/l "col" 1 9 214, +C4<010>;
L_0x600000ab0af0 .functor AND 1, v0x6000012a9c20_0, L_0x6000010b9540, C4<1>, C4<1>;
L_0x600000ab0b60 .functor AND 1, L_0x6000010b9720, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab0bd0 .functor OR 1, L_0x6000010b9680, L_0x600000ab0b60, C4<0>, C4<0>;
L_0x600000ab0c40 .functor AND 1, L_0x1400da840, L_0x600000ab0bd0, C4<1>, C4<1>;
L_0x600000ab0cb0 .functor AND 1, L_0x600000ab0c40, L_0x6000010b9860, C4<1>, C4<1>;
v0x60000128b8d0_0 .net *"_ivl_0", 3 0, L_0x6000010b94a0;  1 drivers
L_0x1400d8e18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000128b960_0 .net/2u *"_ivl_11", 2 0, L_0x1400d8e18;  1 drivers
v0x60000128b9f0_0 .net *"_ivl_13", 0 0, L_0x6000010b9680;  1 drivers
L_0x1400d8e60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000128ba80_0 .net/2u *"_ivl_15", 2 0, L_0x1400d8e60;  1 drivers
v0x60000128bb10_0 .net *"_ivl_17", 0 0, L_0x6000010b9720;  1 drivers
v0x60000128bba0_0 .net *"_ivl_20", 0 0, L_0x600000ab0b60;  1 drivers
v0x60000128bc30_0 .net *"_ivl_22", 0 0, L_0x600000ab0bd0;  1 drivers
v0x60000128bcc0_0 .net *"_ivl_24", 0 0, L_0x600000ab0c40;  1 drivers
v0x60000128bd50_0 .net *"_ivl_25", 31 0, L_0x6000010b97c0;  1 drivers
L_0x1400d8ea8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000128bde0_0 .net *"_ivl_28", 15 0, L_0x1400d8ea8;  1 drivers
L_0x1400d8ef0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000128be70_0 .net/2u *"_ivl_29", 31 0, L_0x1400d8ef0;  1 drivers
L_0x1400d8d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000128bf00_0 .net *"_ivl_3", 1 0, L_0x1400d8d88;  1 drivers
v0x60000128c000_0 .net *"_ivl_31", 0 0, L_0x6000010b9860;  1 drivers
L_0x1400d8dd0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000128c090_0 .net/2u *"_ivl_4", 3 0, L_0x1400d8dd0;  1 drivers
v0x60000128c120_0 .net *"_ivl_6", 0 0, L_0x6000010b9540;  1 drivers
v0x60000128c1b0_0 .net "do_clear", 0 0, L_0x600000ab0cb0;  1 drivers
v0x60000128c240_0 .net "load_weight", 0 0, L_0x600000ab0af0;  1 drivers
v0x60000128c2d0_0 .net "weight_in", 7 0, L_0x6000010b95e0;  1 drivers
L_0x6000010b94a0 .concat [ 2 2 0 0], v0x6000012a9b90_0, L_0x1400d8d88;
L_0x6000010b9540 .cmp/eq 4, L_0x6000010b94a0, L_0x1400d8dd0;
L_0x6000010b9680 .cmp/eq 3, v0x60000129f960_0, L_0x1400d8e18;
L_0x6000010b9720 .cmp/eq 3, v0x60000129f960_0, L_0x1400d8e60;
L_0x6000010b97c0 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400d8ea8;
L_0x6000010b9860 .cmp/eq 32, L_0x6000010b97c0, L_0x1400d8ef0;
S_0x138fe99b0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fec2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0e80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe0ec0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000128ad90_0 .net *"_ivl_11", 0 0, L_0x6000010b9ae0;  1 drivers
v0x60000128ae20_0 .net *"_ivl_12", 15 0, L_0x6000010b9b80;  1 drivers
v0x60000128aeb0_0 .net/s *"_ivl_4", 15 0, L_0x6000010b9900;  1 drivers
v0x60000128af40_0 .net/s *"_ivl_6", 15 0, L_0x6000010b99a0;  1 drivers
v0x60000128afd0_0 .net/s "a_signed", 7 0, v0x60000128b180_0;  1 drivers
v0x60000128b060_0 .net "act_in", 7 0, v0x600001289b90_0;  alias, 1 drivers
v0x60000128b0f0_0 .var "act_out", 7 0;
v0x60000128b180_0 .var "act_reg", 7 0;
v0x60000128b210_0 .net "clear_acc", 0 0, L_0x600000ab0cb0;  alias, 1 drivers
v0x60000128b2a0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000128b330_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x60000128b3c0_0 .net "load_weight", 0 0, L_0x600000ab0af0;  alias, 1 drivers
v0x60000128b450_0 .net/s "product", 15 0, L_0x6000010b9a40;  1 drivers
v0x60000128b4e0_0 .net/s "product_ext", 31 0, L_0x6000010b9c20;  1 drivers
v0x60000128b570_0 .net "psum_in", 31 0, L_0x1400d8998;  alias, 1 drivers
v0x60000128b600_0 .var "psum_out", 31 0;
v0x60000128b690_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000128b720_0 .net/s "w_signed", 7 0, v0x60000128b840_0;  1 drivers
v0x60000128b7b0_0 .net "weight_in", 7 0, L_0x6000010b95e0;  alias, 1 drivers
v0x60000128b840_0 .var "weight_reg", 7 0;
L_0x6000010b9900 .extend/s 16, v0x60000128b180_0;
L_0x6000010b99a0 .extend/s 16, v0x60000128b840_0;
L_0x6000010b9a40 .arith/mult 16, L_0x6000010b9900, L_0x6000010b99a0;
L_0x6000010b9ae0 .part L_0x6000010b9a40, 15, 1;
LS_0x6000010b9b80_0_0 .concat [ 1 1 1 1], L_0x6000010b9ae0, L_0x6000010b9ae0, L_0x6000010b9ae0, L_0x6000010b9ae0;
LS_0x6000010b9b80_0_4 .concat [ 1 1 1 1], L_0x6000010b9ae0, L_0x6000010b9ae0, L_0x6000010b9ae0, L_0x6000010b9ae0;
LS_0x6000010b9b80_0_8 .concat [ 1 1 1 1], L_0x6000010b9ae0, L_0x6000010b9ae0, L_0x6000010b9ae0, L_0x6000010b9ae0;
LS_0x6000010b9b80_0_12 .concat [ 1 1 1 1], L_0x6000010b9ae0, L_0x6000010b9ae0, L_0x6000010b9ae0, L_0x6000010b9ae0;
L_0x6000010b9b80 .concat [ 4 4 4 4], LS_0x6000010b9b80_0_0, LS_0x6000010b9b80_0_4, LS_0x6000010b9b80_0_8, LS_0x6000010b9b80_0_12;
L_0x6000010b9c20 .concat [ 16 16 0 0], L_0x6000010b9a40, L_0x6000010b9b80;
S_0x138fe9b20 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138fee650;
 .timescale 0 0;
P_0x600003bde840 .param/l "col" 1 9 214, +C4<011>;
L_0x600000ab0e00 .functor AND 1, v0x6000012a9c20_0, L_0x6000010b9d60, C4<1>, C4<1>;
L_0x600000ab0e70 .functor AND 1, L_0x6000010b9f40, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab0ee0 .functor OR 1, L_0x6000010b9ea0, L_0x600000ab0e70, C4<0>, C4<0>;
L_0x600000ab0f50 .functor AND 1, L_0x1400da840, L_0x600000ab0ee0, C4<1>, C4<1>;
L_0x600000ab0fc0 .functor AND 1, L_0x600000ab0f50, L_0x6000010ba080, C4<1>, C4<1>;
v0x60000128cea0_0 .net *"_ivl_0", 3 0, L_0x6000010b9cc0;  1 drivers
L_0x1400d8fc8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000128cf30_0 .net/2u *"_ivl_11", 2 0, L_0x1400d8fc8;  1 drivers
v0x60000128cfc0_0 .net *"_ivl_13", 0 0, L_0x6000010b9ea0;  1 drivers
L_0x1400d9010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000128d050_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9010;  1 drivers
v0x60000128d0e0_0 .net *"_ivl_17", 0 0, L_0x6000010b9f40;  1 drivers
v0x60000128d170_0 .net *"_ivl_20", 0 0, L_0x600000ab0e70;  1 drivers
v0x60000128d200_0 .net *"_ivl_22", 0 0, L_0x600000ab0ee0;  1 drivers
v0x60000128d290_0 .net *"_ivl_24", 0 0, L_0x600000ab0f50;  1 drivers
v0x60000128d320_0 .net *"_ivl_25", 31 0, L_0x6000010b9fe0;  1 drivers
L_0x1400d9058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000128d3b0_0 .net *"_ivl_28", 15 0, L_0x1400d9058;  1 drivers
L_0x1400d90a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000128d440_0 .net/2u *"_ivl_29", 31 0, L_0x1400d90a0;  1 drivers
L_0x1400d8f38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000128d4d0_0 .net *"_ivl_3", 1 0, L_0x1400d8f38;  1 drivers
v0x60000128d560_0 .net *"_ivl_31", 0 0, L_0x6000010ba080;  1 drivers
L_0x1400d8f80 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000128d5f0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d8f80;  1 drivers
v0x60000128d680_0 .net *"_ivl_6", 0 0, L_0x6000010b9d60;  1 drivers
v0x60000128d710_0 .net "do_clear", 0 0, L_0x600000ab0fc0;  1 drivers
v0x60000128d7a0_0 .net "load_weight", 0 0, L_0x600000ab0e00;  1 drivers
v0x60000128d830_0 .net "weight_in", 7 0, L_0x6000010b9e00;  1 drivers
L_0x6000010b9cc0 .concat [ 2 2 0 0], v0x6000012a9b90_0, L_0x1400d8f38;
L_0x6000010b9d60 .cmp/eq 4, L_0x6000010b9cc0, L_0x1400d8f80;
L_0x6000010b9ea0 .cmp/eq 3, v0x60000129f960_0, L_0x1400d8fc8;
L_0x6000010b9f40 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9010;
L_0x6000010b9fe0 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400d9058;
L_0x6000010ba080 .cmp/eq 32, L_0x6000010b9fe0, L_0x1400d90a0;
S_0x138fe9c90 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fe9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0f00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe0f40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000128c360_0 .net *"_ivl_11", 0 0, L_0x6000010ba300;  1 drivers
v0x60000128c3f0_0 .net *"_ivl_12", 15 0, L_0x6000010ba3a0;  1 drivers
v0x60000128c480_0 .net/s *"_ivl_4", 15 0, L_0x6000010ba120;  1 drivers
v0x60000128c510_0 .net/s *"_ivl_6", 15 0, L_0x6000010ba1c0;  1 drivers
v0x60000128c5a0_0 .net/s "a_signed", 7 0, v0x60000128c750_0;  1 drivers
v0x60000128c630_0 .net "act_in", 7 0, v0x60000128b0f0_0;  alias, 1 drivers
v0x60000128c6c0_0 .var "act_out", 7 0;
v0x60000128c750_0 .var "act_reg", 7 0;
v0x60000128c7e0_0 .net "clear_acc", 0 0, L_0x600000ab0fc0;  alias, 1 drivers
v0x60000128c870_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000128c900_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x60000128c990_0 .net "load_weight", 0 0, L_0x600000ab0e00;  alias, 1 drivers
v0x60000128ca20_0 .net/s "product", 15 0, L_0x6000010ba260;  1 drivers
v0x60000128cab0_0 .net/s "product_ext", 31 0, L_0x6000010ba440;  1 drivers
v0x60000128cb40_0 .net "psum_in", 31 0, L_0x1400d89e0;  alias, 1 drivers
v0x60000128cbd0_0 .var "psum_out", 31 0;
v0x60000128cc60_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000128ccf0_0 .net/s "w_signed", 7 0, v0x60000128ce10_0;  1 drivers
v0x60000128cd80_0 .net "weight_in", 7 0, L_0x6000010b9e00;  alias, 1 drivers
v0x60000128ce10_0 .var "weight_reg", 7 0;
L_0x6000010ba120 .extend/s 16, v0x60000128c750_0;
L_0x6000010ba1c0 .extend/s 16, v0x60000128ce10_0;
L_0x6000010ba260 .arith/mult 16, L_0x6000010ba120, L_0x6000010ba1c0;
L_0x6000010ba300 .part L_0x6000010ba260, 15, 1;
LS_0x6000010ba3a0_0_0 .concat [ 1 1 1 1], L_0x6000010ba300, L_0x6000010ba300, L_0x6000010ba300, L_0x6000010ba300;
LS_0x6000010ba3a0_0_4 .concat [ 1 1 1 1], L_0x6000010ba300, L_0x6000010ba300, L_0x6000010ba300, L_0x6000010ba300;
LS_0x6000010ba3a0_0_8 .concat [ 1 1 1 1], L_0x6000010ba300, L_0x6000010ba300, L_0x6000010ba300, L_0x6000010ba300;
LS_0x6000010ba3a0_0_12 .concat [ 1 1 1 1], L_0x6000010ba300, L_0x6000010ba300, L_0x6000010ba300, L_0x6000010ba300;
L_0x6000010ba3a0 .concat [ 4 4 4 4], LS_0x6000010ba3a0_0_0, LS_0x6000010ba3a0_0_4, LS_0x6000010ba3a0_0_8, LS_0x6000010ba3a0_0_12;
L_0x6000010ba440 .concat [ 16 16 0 0], L_0x6000010ba260, L_0x6000010ba3a0;
S_0x138fe7360 .scope generate, "pe_row[1]" "pe_row[1]" 9 213, 9 213 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bde940 .param/l "row" 1 9 213, +C4<01>;
S_0x138fe74d0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138fe7360;
 .timescale 0 0;
P_0x600003bde9c0 .param/l "col" 1 9 214, +C4<00>;
L_0x600000ab1110 .functor AND 1, v0x6000012a9c20_0, L_0x6000010ba580, C4<1>, C4<1>;
L_0x600000ab11f0 .functor AND 1, L_0x6000010ba760, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab1260 .functor OR 1, L_0x6000010ba6c0, L_0x600000ab11f0, C4<0>, C4<0>;
L_0x600000ab12d0 .functor AND 1, L_0x1400da840, L_0x600000ab1260, C4<1>, C4<1>;
L_0x600000ab1340 .functor AND 1, L_0x600000ab12d0, L_0x6000010ba8a0, C4<1>, C4<1>;
v0x60000128e400_0 .net *"_ivl_0", 2 0, L_0x6000010ba4e0;  1 drivers
L_0x1400d9178 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000128e490_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9178;  1 drivers
v0x60000128e520_0 .net *"_ivl_13", 0 0, L_0x6000010ba6c0;  1 drivers
L_0x1400d91c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000128e5b0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d91c0;  1 drivers
v0x60000128e640_0 .net *"_ivl_17", 0 0, L_0x6000010ba760;  1 drivers
v0x60000128e6d0_0 .net *"_ivl_20", 0 0, L_0x600000ab11f0;  1 drivers
v0x60000128e760_0 .net *"_ivl_22", 0 0, L_0x600000ab1260;  1 drivers
v0x60000128e7f0_0 .net *"_ivl_24", 0 0, L_0x600000ab12d0;  1 drivers
v0x60000128e880_0 .net *"_ivl_25", 31 0, L_0x6000010ba800;  1 drivers
L_0x1400d9208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000128e910_0 .net *"_ivl_28", 15 0, L_0x1400d9208;  1 drivers
L_0x1400d9250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000128e9a0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9250;  1 drivers
L_0x1400d90e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000128ea30_0 .net *"_ivl_3", 0 0, L_0x1400d90e8;  1 drivers
v0x60000128eac0_0 .net *"_ivl_31", 0 0, L_0x6000010ba8a0;  1 drivers
L_0x1400d9130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000128eb50_0 .net/2u *"_ivl_4", 2 0, L_0x1400d9130;  1 drivers
v0x60000128ebe0_0 .net *"_ivl_6", 0 0, L_0x6000010ba580;  1 drivers
v0x60000128ec70_0 .net "do_clear", 0 0, L_0x600000ab1340;  1 drivers
v0x60000128ed00_0 .net "load_weight", 0 0, L_0x600000ab1110;  1 drivers
v0x60000128ed90_0 .net "weight_in", 7 0, L_0x6000010ba620;  1 drivers
L_0x6000010ba4e0 .concat [ 2 1 0 0], v0x6000012a9b90_0, L_0x1400d90e8;
L_0x6000010ba580 .cmp/eq 3, L_0x6000010ba4e0, L_0x1400d9130;
L_0x6000010ba6c0 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9178;
L_0x6000010ba760 .cmp/eq 3, v0x60000129f960_0, L_0x1400d91c0;
L_0x6000010ba800 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400d9208;
L_0x6000010ba8a0 .cmp/eq 32, L_0x6000010ba800, L_0x1400d9250;
S_0x138fe7640 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fe74d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe0f80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe0fc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000128d8c0_0 .net *"_ivl_11", 0 0, L_0x6000010bab20;  1 drivers
v0x60000128d950_0 .net *"_ivl_12", 15 0, L_0x6000010babc0;  1 drivers
v0x60000128d9e0_0 .net/s *"_ivl_4", 15 0, L_0x6000010ba940;  1 drivers
v0x60000128da70_0 .net/s *"_ivl_6", 15 0, L_0x6000010ba9e0;  1 drivers
v0x60000128db00_0 .net/s "a_signed", 7 0, v0x60000128dcb0_0;  1 drivers
v0x60000128db90_0 .net "act_in", 7 0, L_0x600000ab0380;  alias, 1 drivers
v0x60000128dc20_0 .var "act_out", 7 0;
v0x60000128dcb0_0 .var "act_reg", 7 0;
v0x60000128dd40_0 .net "clear_acc", 0 0, L_0x600000ab1340;  alias, 1 drivers
v0x60000128ddd0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000128de60_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x60000128def0_0 .net "load_weight", 0 0, L_0x600000ab1110;  alias, 1 drivers
v0x60000128df80_0 .net/s "product", 15 0, L_0x6000010baa80;  1 drivers
v0x60000128e010_0 .net/s "product_ext", 31 0, L_0x6000010bac60;  1 drivers
v0x60000128e0a0_0 .net "psum_in", 31 0, v0x600001288b40_0;  alias, 1 drivers
v0x60000128e130_0 .var "psum_out", 31 0;
v0x60000128e1c0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000128e250_0 .net/s "w_signed", 7 0, v0x60000128e370_0;  1 drivers
v0x60000128e2e0_0 .net "weight_in", 7 0, L_0x6000010ba620;  alias, 1 drivers
v0x60000128e370_0 .var "weight_reg", 7 0;
L_0x6000010ba940 .extend/s 16, v0x60000128dcb0_0;
L_0x6000010ba9e0 .extend/s 16, v0x60000128e370_0;
L_0x6000010baa80 .arith/mult 16, L_0x6000010ba940, L_0x6000010ba9e0;
L_0x6000010bab20 .part L_0x6000010baa80, 15, 1;
LS_0x6000010babc0_0_0 .concat [ 1 1 1 1], L_0x6000010bab20, L_0x6000010bab20, L_0x6000010bab20, L_0x6000010bab20;
LS_0x6000010babc0_0_4 .concat [ 1 1 1 1], L_0x6000010bab20, L_0x6000010bab20, L_0x6000010bab20, L_0x6000010bab20;
LS_0x6000010babc0_0_8 .concat [ 1 1 1 1], L_0x6000010bab20, L_0x6000010bab20, L_0x6000010bab20, L_0x6000010bab20;
LS_0x6000010babc0_0_12 .concat [ 1 1 1 1], L_0x6000010bab20, L_0x6000010bab20, L_0x6000010bab20, L_0x6000010bab20;
L_0x6000010babc0 .concat [ 4 4 4 4], LS_0x6000010babc0_0_0, LS_0x6000010babc0_0_4, LS_0x6000010babc0_0_8, LS_0x6000010babc0_0_12;
L_0x6000010bac60 .concat [ 16 16 0 0], L_0x6000010baa80, L_0x6000010babc0;
S_0x138fe4d10 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138fe7360;
 .timescale 0 0;
P_0x600003bde800 .param/l "col" 1 9 214, +C4<01>;
L_0x600000ab1490 .functor AND 1, v0x6000012a9c20_0, L_0x6000010bada0, C4<1>, C4<1>;
L_0x600000ab1500 .functor AND 1, L_0x6000010baf80, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab1570 .functor OR 1, L_0x6000010baee0, L_0x600000ab1500, C4<0>, C4<0>;
L_0x600000ab15e0 .functor AND 1, L_0x1400da840, L_0x600000ab1570, C4<1>, C4<1>;
L_0x600000ab1650 .functor AND 1, L_0x600000ab15e0, L_0x6000010bb0c0, C4<1>, C4<1>;
v0x60000128f960_0 .net *"_ivl_0", 2 0, L_0x6000010bad00;  1 drivers
L_0x1400d9328 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000128f9f0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9328;  1 drivers
v0x60000128fa80_0 .net *"_ivl_13", 0 0, L_0x6000010baee0;  1 drivers
L_0x1400d9370 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000128fb10_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9370;  1 drivers
v0x60000128fba0_0 .net *"_ivl_17", 0 0, L_0x6000010baf80;  1 drivers
v0x60000128fc30_0 .net *"_ivl_20", 0 0, L_0x600000ab1500;  1 drivers
v0x60000128fcc0_0 .net *"_ivl_22", 0 0, L_0x600000ab1570;  1 drivers
v0x60000128fd50_0 .net *"_ivl_24", 0 0, L_0x600000ab15e0;  1 drivers
v0x60000128fde0_0 .net *"_ivl_25", 31 0, L_0x6000010bb020;  1 drivers
L_0x1400d93b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000128fe70_0 .net *"_ivl_28", 15 0, L_0x1400d93b8;  1 drivers
L_0x1400d9400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000128ff00_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9400;  1 drivers
L_0x1400d9298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001280000_0 .net *"_ivl_3", 0 0, L_0x1400d9298;  1 drivers
v0x600001280090_0 .net *"_ivl_31", 0 0, L_0x6000010bb0c0;  1 drivers
L_0x1400d92e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001280120_0 .net/2u *"_ivl_4", 2 0, L_0x1400d92e0;  1 drivers
v0x6000012801b0_0 .net *"_ivl_6", 0 0, L_0x6000010bada0;  1 drivers
v0x600001280240_0 .net "do_clear", 0 0, L_0x600000ab1650;  1 drivers
v0x6000012802d0_0 .net "load_weight", 0 0, L_0x600000ab1490;  1 drivers
v0x600001280360_0 .net "weight_in", 7 0, L_0x6000010bae40;  1 drivers
L_0x6000010bad00 .concat [ 2 1 0 0], v0x6000012a9b90_0, L_0x1400d9298;
L_0x6000010bada0 .cmp/eq 3, L_0x6000010bad00, L_0x1400d92e0;
L_0x6000010baee0 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9328;
L_0x6000010baf80 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9370;
L_0x6000010bb020 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400d93b8;
L_0x6000010bb0c0 .cmp/eq 32, L_0x6000010bb020, L_0x1400d9400;
S_0x138fe4e80 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fe4d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe1000 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe1040 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000128ee20_0 .net *"_ivl_11", 0 0, L_0x6000010bb340;  1 drivers
v0x60000128eeb0_0 .net *"_ivl_12", 15 0, L_0x6000010bb3e0;  1 drivers
v0x60000128ef40_0 .net/s *"_ivl_4", 15 0, L_0x6000010bb160;  1 drivers
v0x60000128efd0_0 .net/s *"_ivl_6", 15 0, L_0x6000010bb200;  1 drivers
v0x60000128f060_0 .net/s "a_signed", 7 0, v0x60000128f210_0;  1 drivers
v0x60000128f0f0_0 .net "act_in", 7 0, v0x60000128dc20_0;  alias, 1 drivers
v0x60000128f180_0 .var "act_out", 7 0;
v0x60000128f210_0 .var "act_reg", 7 0;
v0x60000128f2a0_0 .net "clear_acc", 0 0, L_0x600000ab1650;  alias, 1 drivers
v0x60000128f330_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000128f3c0_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x60000128f450_0 .net "load_weight", 0 0, L_0x600000ab1490;  alias, 1 drivers
v0x60000128f4e0_0 .net/s "product", 15 0, L_0x6000010bb2a0;  1 drivers
v0x60000128f570_0 .net/s "product_ext", 31 0, L_0x6000010bb480;  1 drivers
v0x60000128f600_0 .net "psum_in", 31 0, v0x60000128a0a0_0;  alias, 1 drivers
v0x60000128f690_0 .var "psum_out", 31 0;
v0x60000128f720_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000128f7b0_0 .net/s "w_signed", 7 0, v0x60000128f8d0_0;  1 drivers
v0x60000128f840_0 .net "weight_in", 7 0, L_0x6000010bae40;  alias, 1 drivers
v0x60000128f8d0_0 .var "weight_reg", 7 0;
L_0x6000010bb160 .extend/s 16, v0x60000128f210_0;
L_0x6000010bb200 .extend/s 16, v0x60000128f8d0_0;
L_0x6000010bb2a0 .arith/mult 16, L_0x6000010bb160, L_0x6000010bb200;
L_0x6000010bb340 .part L_0x6000010bb2a0, 15, 1;
LS_0x6000010bb3e0_0_0 .concat [ 1 1 1 1], L_0x6000010bb340, L_0x6000010bb340, L_0x6000010bb340, L_0x6000010bb340;
LS_0x6000010bb3e0_0_4 .concat [ 1 1 1 1], L_0x6000010bb340, L_0x6000010bb340, L_0x6000010bb340, L_0x6000010bb340;
LS_0x6000010bb3e0_0_8 .concat [ 1 1 1 1], L_0x6000010bb340, L_0x6000010bb340, L_0x6000010bb340, L_0x6000010bb340;
LS_0x6000010bb3e0_0_12 .concat [ 1 1 1 1], L_0x6000010bb340, L_0x6000010bb340, L_0x6000010bb340, L_0x6000010bb340;
L_0x6000010bb3e0 .concat [ 4 4 4 4], LS_0x6000010bb3e0_0_0, LS_0x6000010bb3e0_0_4, LS_0x6000010bb3e0_0_8, LS_0x6000010bb3e0_0_12;
L_0x6000010bb480 .concat [ 16 16 0 0], L_0x6000010bb2a0, L_0x6000010bb3e0;
S_0x138fe4ff0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138fe7360;
 .timescale 0 0;
P_0x600003bdeb80 .param/l "col" 1 9 214, +C4<010>;
L_0x600000ab17a0 .functor AND 1, v0x6000012a9c20_0, L_0x6000010bb5c0, C4<1>, C4<1>;
L_0x600000ab1180 .functor AND 1, L_0x6000010bb7a0, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab1810 .functor OR 1, L_0x6000010bb700, L_0x600000ab1180, C4<0>, C4<0>;
L_0x600000ab1880 .functor AND 1, L_0x1400da840, L_0x600000ab1810, C4<1>, C4<1>;
L_0x600000ab18f0 .functor AND 1, L_0x600000ab1880, L_0x6000010bb8e0, C4<1>, C4<1>;
v0x600001280f30_0 .net *"_ivl_0", 3 0, L_0x6000010bb520;  1 drivers
L_0x1400d94d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001280fc0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d94d8;  1 drivers
v0x600001281050_0 .net *"_ivl_13", 0 0, L_0x6000010bb700;  1 drivers
L_0x1400d9520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000012810e0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9520;  1 drivers
v0x600001281170_0 .net *"_ivl_17", 0 0, L_0x6000010bb7a0;  1 drivers
v0x600001281200_0 .net *"_ivl_20", 0 0, L_0x600000ab1180;  1 drivers
v0x600001281290_0 .net *"_ivl_22", 0 0, L_0x600000ab1810;  1 drivers
v0x600001281320_0 .net *"_ivl_24", 0 0, L_0x600000ab1880;  1 drivers
v0x6000012813b0_0 .net *"_ivl_25", 31 0, L_0x6000010bb840;  1 drivers
L_0x1400d9568 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001281440_0 .net *"_ivl_28", 15 0, L_0x1400d9568;  1 drivers
L_0x1400d95b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012814d0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d95b0;  1 drivers
L_0x1400d9448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001281560_0 .net *"_ivl_3", 1 0, L_0x1400d9448;  1 drivers
v0x6000012815f0_0 .net *"_ivl_31", 0 0, L_0x6000010bb8e0;  1 drivers
L_0x1400d9490 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001281680_0 .net/2u *"_ivl_4", 3 0, L_0x1400d9490;  1 drivers
v0x600001281710_0 .net *"_ivl_6", 0 0, L_0x6000010bb5c0;  1 drivers
v0x6000012817a0_0 .net "do_clear", 0 0, L_0x600000ab18f0;  1 drivers
v0x600001281830_0 .net "load_weight", 0 0, L_0x600000ab17a0;  1 drivers
v0x6000012818c0_0 .net "weight_in", 7 0, L_0x6000010bb660;  1 drivers
L_0x6000010bb520 .concat [ 2 2 0 0], v0x6000012a9b90_0, L_0x1400d9448;
L_0x6000010bb5c0 .cmp/eq 4, L_0x6000010bb520, L_0x1400d9490;
L_0x6000010bb700 .cmp/eq 3, v0x60000129f960_0, L_0x1400d94d8;
L_0x6000010bb7a0 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9520;
L_0x6000010bb840 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400d9568;
L_0x6000010bb8e0 .cmp/eq 32, L_0x6000010bb840, L_0x1400d95b0;
S_0x138fe26c0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fe4ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe1100 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe1140 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000012803f0_0 .net *"_ivl_11", 0 0, L_0x6000010bbb60;  1 drivers
v0x600001280480_0 .net *"_ivl_12", 15 0, L_0x6000010bbc00;  1 drivers
v0x600001280510_0 .net/s *"_ivl_4", 15 0, L_0x6000010bb980;  1 drivers
v0x6000012805a0_0 .net/s *"_ivl_6", 15 0, L_0x6000010bba20;  1 drivers
v0x600001280630_0 .net/s "a_signed", 7 0, v0x6000012807e0_0;  1 drivers
v0x6000012806c0_0 .net "act_in", 7 0, v0x60000128f180_0;  alias, 1 drivers
v0x600001280750_0 .var "act_out", 7 0;
v0x6000012807e0_0 .var "act_reg", 7 0;
v0x600001280870_0 .net "clear_acc", 0 0, L_0x600000ab18f0;  alias, 1 drivers
v0x600001280900_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001280990_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x600001280a20_0 .net "load_weight", 0 0, L_0x600000ab17a0;  alias, 1 drivers
v0x600001280ab0_0 .net/s "product", 15 0, L_0x6000010bbac0;  1 drivers
v0x600001280b40_0 .net/s "product_ext", 31 0, L_0x6000010bbca0;  1 drivers
v0x600001280bd0_0 .net "psum_in", 31 0, v0x60000128b600_0;  alias, 1 drivers
v0x600001280c60_0 .var "psum_out", 31 0;
v0x600001280cf0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001280d80_0 .net/s "w_signed", 7 0, v0x600001280ea0_0;  1 drivers
v0x600001280e10_0 .net "weight_in", 7 0, L_0x6000010bb660;  alias, 1 drivers
v0x600001280ea0_0 .var "weight_reg", 7 0;
L_0x6000010bb980 .extend/s 16, v0x6000012807e0_0;
L_0x6000010bba20 .extend/s 16, v0x600001280ea0_0;
L_0x6000010bbac0 .arith/mult 16, L_0x6000010bb980, L_0x6000010bba20;
L_0x6000010bbb60 .part L_0x6000010bbac0, 15, 1;
LS_0x6000010bbc00_0_0 .concat [ 1 1 1 1], L_0x6000010bbb60, L_0x6000010bbb60, L_0x6000010bbb60, L_0x6000010bbb60;
LS_0x6000010bbc00_0_4 .concat [ 1 1 1 1], L_0x6000010bbb60, L_0x6000010bbb60, L_0x6000010bbb60, L_0x6000010bbb60;
LS_0x6000010bbc00_0_8 .concat [ 1 1 1 1], L_0x6000010bbb60, L_0x6000010bbb60, L_0x6000010bbb60, L_0x6000010bbb60;
LS_0x6000010bbc00_0_12 .concat [ 1 1 1 1], L_0x6000010bbb60, L_0x6000010bbb60, L_0x6000010bbb60, L_0x6000010bbb60;
L_0x6000010bbc00 .concat [ 4 4 4 4], LS_0x6000010bbc00_0_0, LS_0x6000010bbc00_0_4, LS_0x6000010bbc00_0_8, LS_0x6000010bbc00_0_12;
L_0x6000010bbca0 .concat [ 16 16 0 0], L_0x6000010bbac0, L_0x6000010bbc00;
S_0x138fe2830 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138fe7360;
 .timescale 0 0;
P_0x600003bdec80 .param/l "col" 1 9 214, +C4<011>;
L_0x600000ab1a40 .functor AND 1, v0x6000012a9c20_0, L_0x6000010bbde0, C4<1>, C4<1>;
L_0x600000ab1ab0 .functor AND 1, L_0x6000010bc000, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab1b20 .functor OR 1, L_0x6000010bbf20, L_0x600000ab1ab0, C4<0>, C4<0>;
L_0x600000ab1b90 .functor AND 1, L_0x1400da840, L_0x600000ab1b20, C4<1>, C4<1>;
L_0x600000ab1c00 .functor AND 1, L_0x600000ab1b90, L_0x6000010bc140, C4<1>, C4<1>;
v0x600001282490_0 .net *"_ivl_0", 3 0, L_0x6000010bbd40;  1 drivers
L_0x1400d9688 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001282520_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9688;  1 drivers
v0x6000012825b0_0 .net *"_ivl_13", 0 0, L_0x6000010bbf20;  1 drivers
L_0x1400d96d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001282640_0 .net/2u *"_ivl_15", 2 0, L_0x1400d96d0;  1 drivers
v0x6000012826d0_0 .net *"_ivl_17", 0 0, L_0x6000010bc000;  1 drivers
v0x600001282760_0 .net *"_ivl_20", 0 0, L_0x600000ab1ab0;  1 drivers
v0x6000012827f0_0 .net *"_ivl_22", 0 0, L_0x600000ab1b20;  1 drivers
v0x600001282880_0 .net *"_ivl_24", 0 0, L_0x600000ab1b90;  1 drivers
v0x600001282910_0 .net *"_ivl_25", 31 0, L_0x6000010bc0a0;  1 drivers
L_0x1400d9718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012829a0_0 .net *"_ivl_28", 15 0, L_0x1400d9718;  1 drivers
L_0x1400d9760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001282a30_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9760;  1 drivers
L_0x1400d95f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001282ac0_0 .net *"_ivl_3", 1 0, L_0x1400d95f8;  1 drivers
v0x600001282b50_0 .net *"_ivl_31", 0 0, L_0x6000010bc140;  1 drivers
L_0x1400d9640 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001282be0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d9640;  1 drivers
v0x600001282c70_0 .net *"_ivl_6", 0 0, L_0x6000010bbde0;  1 drivers
v0x600001282d00_0 .net "do_clear", 0 0, L_0x600000ab1c00;  1 drivers
v0x600001282d90_0 .net "load_weight", 0 0, L_0x600000ab1a40;  1 drivers
v0x600001282e20_0 .net "weight_in", 7 0, L_0x6000010bbe80;  1 drivers
L_0x6000010bbd40 .concat [ 2 2 0 0], v0x6000012a9b90_0, L_0x1400d95f8;
L_0x6000010bbde0 .cmp/eq 4, L_0x6000010bbd40, L_0x1400d9640;
L_0x6000010bbf20 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9688;
L_0x6000010bc000 .cmp/eq 3, v0x60000129f960_0, L_0x1400d96d0;
L_0x6000010bc0a0 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400d9718;
L_0x6000010bc140 .cmp/eq 32, L_0x6000010bc0a0, L_0x1400d9760;
S_0x138fe29a0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fe2830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe1180 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe11c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001281950_0 .net *"_ivl_11", 0 0, L_0x6000010bc3c0;  1 drivers
v0x6000012819e0_0 .net *"_ivl_12", 15 0, L_0x6000010bc460;  1 drivers
v0x600001281a70_0 .net/s *"_ivl_4", 15 0, L_0x6000010bc1e0;  1 drivers
v0x600001281b00_0 .net/s *"_ivl_6", 15 0, L_0x6000010bc280;  1 drivers
v0x600001281b90_0 .net/s "a_signed", 7 0, v0x600001281d40_0;  1 drivers
v0x600001281c20_0 .net "act_in", 7 0, v0x600001280750_0;  alias, 1 drivers
v0x600001281cb0_0 .var "act_out", 7 0;
v0x600001281d40_0 .var "act_reg", 7 0;
v0x600001281dd0_0 .net "clear_acc", 0 0, L_0x600000ab1c00;  alias, 1 drivers
v0x600001281e60_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001281ef0_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x600001281f80_0 .net "load_weight", 0 0, L_0x600000ab1a40;  alias, 1 drivers
v0x600001282010_0 .net/s "product", 15 0, L_0x6000010bc320;  1 drivers
v0x6000012820a0_0 .net/s "product_ext", 31 0, L_0x6000010bc500;  1 drivers
v0x600001282130_0 .net "psum_in", 31 0, v0x60000128cbd0_0;  alias, 1 drivers
v0x6000012821c0_0 .var "psum_out", 31 0;
v0x600001282250_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000012822e0_0 .net/s "w_signed", 7 0, v0x600001282400_0;  1 drivers
v0x600001282370_0 .net "weight_in", 7 0, L_0x6000010bbe80;  alias, 1 drivers
v0x600001282400_0 .var "weight_reg", 7 0;
L_0x6000010bc1e0 .extend/s 16, v0x600001281d40_0;
L_0x6000010bc280 .extend/s 16, v0x600001282400_0;
L_0x6000010bc320 .arith/mult 16, L_0x6000010bc1e0, L_0x6000010bc280;
L_0x6000010bc3c0 .part L_0x6000010bc320, 15, 1;
LS_0x6000010bc460_0_0 .concat [ 1 1 1 1], L_0x6000010bc3c0, L_0x6000010bc3c0, L_0x6000010bc3c0, L_0x6000010bc3c0;
LS_0x6000010bc460_0_4 .concat [ 1 1 1 1], L_0x6000010bc3c0, L_0x6000010bc3c0, L_0x6000010bc3c0, L_0x6000010bc3c0;
LS_0x6000010bc460_0_8 .concat [ 1 1 1 1], L_0x6000010bc3c0, L_0x6000010bc3c0, L_0x6000010bc3c0, L_0x6000010bc3c0;
LS_0x6000010bc460_0_12 .concat [ 1 1 1 1], L_0x6000010bc3c0, L_0x6000010bc3c0, L_0x6000010bc3c0, L_0x6000010bc3c0;
L_0x6000010bc460 .concat [ 4 4 4 4], LS_0x6000010bc460_0_0, LS_0x6000010bc460_0_4, LS_0x6000010bc460_0_8, LS_0x6000010bc460_0_12;
L_0x6000010bc500 .concat [ 16 16 0 0], L_0x6000010bc320, L_0x6000010bc460;
S_0x138fe0070 .scope generate, "pe_row[2]" "pe_row[2]" 9 213, 9 213 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bded80 .param/l "row" 1 9 213, +C4<010>;
S_0x138fe01e0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138fe0070;
 .timescale 0 0;
P_0x600003bdee00 .param/l "col" 1 9 214, +C4<00>;
L_0x600000ab1d50 .functor AND 1, v0x6000012a9c20_0, L_0x6000010bc640, C4<1>, C4<1>;
L_0x600000ab1dc0 .functor AND 1, L_0x6000010bc820, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab1e30 .functor OR 1, L_0x6000010bc780, L_0x600000ab1dc0, C4<0>, C4<0>;
L_0x600000ab1ea0 .functor AND 1, L_0x1400da840, L_0x600000ab1e30, C4<1>, C4<1>;
L_0x600000ab1f10 .functor AND 1, L_0x600000ab1ea0, L_0x6000010bc960, C4<1>, C4<1>;
v0x6000012839f0_0 .net *"_ivl_0", 2 0, L_0x6000010bc5a0;  1 drivers
L_0x1400d9838 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001283a80_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9838;  1 drivers
v0x600001283b10_0 .net *"_ivl_13", 0 0, L_0x6000010bc780;  1 drivers
L_0x1400d9880 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001283ba0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9880;  1 drivers
v0x600001283c30_0 .net *"_ivl_17", 0 0, L_0x6000010bc820;  1 drivers
v0x600001283cc0_0 .net *"_ivl_20", 0 0, L_0x600000ab1dc0;  1 drivers
v0x600001283d50_0 .net *"_ivl_22", 0 0, L_0x600000ab1e30;  1 drivers
v0x600001283de0_0 .net *"_ivl_24", 0 0, L_0x600000ab1ea0;  1 drivers
v0x600001283e70_0 .net *"_ivl_25", 31 0, L_0x6000010bc8c0;  1 drivers
L_0x1400d98c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001283f00_0 .net *"_ivl_28", 15 0, L_0x1400d98c8;  1 drivers
L_0x1400d9910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001284000_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9910;  1 drivers
L_0x1400d97a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001284090_0 .net *"_ivl_3", 0 0, L_0x1400d97a8;  1 drivers
v0x600001284120_0 .net *"_ivl_31", 0 0, L_0x6000010bc960;  1 drivers
L_0x1400d97f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000012841b0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d97f0;  1 drivers
v0x600001284240_0 .net *"_ivl_6", 0 0, L_0x6000010bc640;  1 drivers
v0x6000012842d0_0 .net "do_clear", 0 0, L_0x600000ab1f10;  1 drivers
v0x600001284360_0 .net "load_weight", 0 0, L_0x600000ab1d50;  1 drivers
v0x6000012843f0_0 .net "weight_in", 7 0, L_0x6000010bc6e0;  1 drivers
L_0x6000010bc5a0 .concat [ 2 1 0 0], v0x6000012a9b90_0, L_0x1400d97a8;
L_0x6000010bc640 .cmp/eq 3, L_0x6000010bc5a0, L_0x1400d97f0;
L_0x6000010bc780 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9838;
L_0x6000010bc820 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9880;
L_0x6000010bc8c0 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400d98c8;
L_0x6000010bc960 .cmp/eq 32, L_0x6000010bc8c0, L_0x1400d9910;
S_0x138fe0350 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fe01e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe1200 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe1240 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001282eb0_0 .net *"_ivl_11", 0 0, L_0x6000010bcbe0;  1 drivers
v0x600001282f40_0 .net *"_ivl_12", 15 0, L_0x6000010bcc80;  1 drivers
v0x600001282fd0_0 .net/s *"_ivl_4", 15 0, L_0x6000010bca00;  1 drivers
v0x600001283060_0 .net/s *"_ivl_6", 15 0, L_0x6000010bcaa0;  1 drivers
v0x6000012830f0_0 .net/s "a_signed", 7 0, v0x6000012832a0_0;  1 drivers
v0x600001283180_0 .net "act_in", 7 0, L_0x600000ab03f0;  alias, 1 drivers
v0x600001283210_0 .var "act_out", 7 0;
v0x6000012832a0_0 .var "act_reg", 7 0;
v0x600001283330_0 .net "clear_acc", 0 0, L_0x600000ab1f10;  alias, 1 drivers
v0x6000012833c0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001283450_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x6000012834e0_0 .net "load_weight", 0 0, L_0x600000ab1d50;  alias, 1 drivers
v0x600001283570_0 .net/s "product", 15 0, L_0x6000010bcb40;  1 drivers
v0x600001283600_0 .net/s "product_ext", 31 0, L_0x6000010bcd20;  1 drivers
v0x600001283690_0 .net "psum_in", 31 0, v0x60000128e130_0;  alias, 1 drivers
v0x600001283720_0 .var "psum_out", 31 0;
v0x6000012837b0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001283840_0 .net/s "w_signed", 7 0, v0x600001283960_0;  1 drivers
v0x6000012838d0_0 .net "weight_in", 7 0, L_0x6000010bc6e0;  alias, 1 drivers
v0x600001283960_0 .var "weight_reg", 7 0;
L_0x6000010bca00 .extend/s 16, v0x6000012832a0_0;
L_0x6000010bcaa0 .extend/s 16, v0x600001283960_0;
L_0x6000010bcb40 .arith/mult 16, L_0x6000010bca00, L_0x6000010bcaa0;
L_0x6000010bcbe0 .part L_0x6000010bcb40, 15, 1;
LS_0x6000010bcc80_0_0 .concat [ 1 1 1 1], L_0x6000010bcbe0, L_0x6000010bcbe0, L_0x6000010bcbe0, L_0x6000010bcbe0;
LS_0x6000010bcc80_0_4 .concat [ 1 1 1 1], L_0x6000010bcbe0, L_0x6000010bcbe0, L_0x6000010bcbe0, L_0x6000010bcbe0;
LS_0x6000010bcc80_0_8 .concat [ 1 1 1 1], L_0x6000010bcbe0, L_0x6000010bcbe0, L_0x6000010bcbe0, L_0x6000010bcbe0;
LS_0x6000010bcc80_0_12 .concat [ 1 1 1 1], L_0x6000010bcbe0, L_0x6000010bcbe0, L_0x6000010bcbe0, L_0x6000010bcbe0;
L_0x6000010bcc80 .concat [ 4 4 4 4], LS_0x6000010bcc80_0_0, LS_0x6000010bcc80_0_4, LS_0x6000010bcc80_0_8, LS_0x6000010bcc80_0_12;
L_0x6000010bcd20 .concat [ 16 16 0 0], L_0x6000010bcb40, L_0x6000010bcc80;
S_0x138fdda20 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138fe0070;
 .timescale 0 0;
P_0x600003bdef00 .param/l "col" 1 9 214, +C4<01>;
L_0x600000ab2060 .functor AND 1, v0x6000012a9c20_0, L_0x6000010bce60, C4<1>, C4<1>;
L_0x600000ab20d0 .functor AND 1, L_0x6000010bd040, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab2140 .functor OR 1, L_0x6000010bcfa0, L_0x600000ab20d0, C4<0>, C4<0>;
L_0x600000ab21b0 .functor AND 1, L_0x1400da840, L_0x600000ab2140, C4<1>, C4<1>;
L_0x600000ab2220 .functor AND 1, L_0x600000ab21b0, L_0x6000010bd180, C4<1>, C4<1>;
v0x600001284fc0_0 .net *"_ivl_0", 2 0, L_0x6000010bcdc0;  1 drivers
L_0x1400d99e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001285050_0 .net/2u *"_ivl_11", 2 0, L_0x1400d99e8;  1 drivers
v0x6000012850e0_0 .net *"_ivl_13", 0 0, L_0x6000010bcfa0;  1 drivers
L_0x1400d9a30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001285170_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9a30;  1 drivers
v0x600001285200_0 .net *"_ivl_17", 0 0, L_0x6000010bd040;  1 drivers
v0x600001285290_0 .net *"_ivl_20", 0 0, L_0x600000ab20d0;  1 drivers
v0x600001285320_0 .net *"_ivl_22", 0 0, L_0x600000ab2140;  1 drivers
v0x6000012853b0_0 .net *"_ivl_24", 0 0, L_0x600000ab21b0;  1 drivers
v0x600001285440_0 .net *"_ivl_25", 31 0, L_0x6000010bd0e0;  1 drivers
L_0x1400d9a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012854d0_0 .net *"_ivl_28", 15 0, L_0x1400d9a78;  1 drivers
L_0x1400d9ac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001285560_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9ac0;  1 drivers
L_0x1400d9958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000012855f0_0 .net *"_ivl_3", 0 0, L_0x1400d9958;  1 drivers
v0x600001285680_0 .net *"_ivl_31", 0 0, L_0x6000010bd180;  1 drivers
L_0x1400d99a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001285710_0 .net/2u *"_ivl_4", 2 0, L_0x1400d99a0;  1 drivers
v0x6000012857a0_0 .net *"_ivl_6", 0 0, L_0x6000010bce60;  1 drivers
v0x600001285830_0 .net "do_clear", 0 0, L_0x600000ab2220;  1 drivers
v0x6000012858c0_0 .net "load_weight", 0 0, L_0x600000ab2060;  1 drivers
v0x600001285950_0 .net "weight_in", 7 0, L_0x6000010bcf00;  1 drivers
L_0x6000010bcdc0 .concat [ 2 1 0 0], v0x6000012a9b90_0, L_0x1400d9958;
L_0x6000010bce60 .cmp/eq 3, L_0x6000010bcdc0, L_0x1400d99a0;
L_0x6000010bcfa0 .cmp/eq 3, v0x60000129f960_0, L_0x1400d99e8;
L_0x6000010bd040 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9a30;
L_0x6000010bd0e0 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400d9a78;
L_0x6000010bd180 .cmp/eq 32, L_0x6000010bd0e0, L_0x1400d9ac0;
S_0x138fddb90 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fdda20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe1280 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe12c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001284480_0 .net *"_ivl_11", 0 0, L_0x6000010bd400;  1 drivers
v0x600001284510_0 .net *"_ivl_12", 15 0, L_0x6000010bd4a0;  1 drivers
v0x6000012845a0_0 .net/s *"_ivl_4", 15 0, L_0x6000010bd220;  1 drivers
v0x600001284630_0 .net/s *"_ivl_6", 15 0, L_0x6000010bd2c0;  1 drivers
v0x6000012846c0_0 .net/s "a_signed", 7 0, v0x600001284870_0;  1 drivers
v0x600001284750_0 .net "act_in", 7 0, v0x600001283210_0;  alias, 1 drivers
v0x6000012847e0_0 .var "act_out", 7 0;
v0x600001284870_0 .var "act_reg", 7 0;
v0x600001284900_0 .net "clear_acc", 0 0, L_0x600000ab2220;  alias, 1 drivers
v0x600001284990_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001284a20_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x600001284ab0_0 .net "load_weight", 0 0, L_0x600000ab2060;  alias, 1 drivers
v0x600001284b40_0 .net/s "product", 15 0, L_0x6000010bd360;  1 drivers
v0x600001284bd0_0 .net/s "product_ext", 31 0, L_0x6000010bd540;  1 drivers
v0x600001284c60_0 .net "psum_in", 31 0, v0x60000128f690_0;  alias, 1 drivers
v0x600001284cf0_0 .var "psum_out", 31 0;
v0x600001284d80_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001284e10_0 .net/s "w_signed", 7 0, v0x600001284f30_0;  1 drivers
v0x600001284ea0_0 .net "weight_in", 7 0, L_0x6000010bcf00;  alias, 1 drivers
v0x600001284f30_0 .var "weight_reg", 7 0;
L_0x6000010bd220 .extend/s 16, v0x600001284870_0;
L_0x6000010bd2c0 .extend/s 16, v0x600001284f30_0;
L_0x6000010bd360 .arith/mult 16, L_0x6000010bd220, L_0x6000010bd2c0;
L_0x6000010bd400 .part L_0x6000010bd360, 15, 1;
LS_0x6000010bd4a0_0_0 .concat [ 1 1 1 1], L_0x6000010bd400, L_0x6000010bd400, L_0x6000010bd400, L_0x6000010bd400;
LS_0x6000010bd4a0_0_4 .concat [ 1 1 1 1], L_0x6000010bd400, L_0x6000010bd400, L_0x6000010bd400, L_0x6000010bd400;
LS_0x6000010bd4a0_0_8 .concat [ 1 1 1 1], L_0x6000010bd400, L_0x6000010bd400, L_0x6000010bd400, L_0x6000010bd400;
LS_0x6000010bd4a0_0_12 .concat [ 1 1 1 1], L_0x6000010bd400, L_0x6000010bd400, L_0x6000010bd400, L_0x6000010bd400;
L_0x6000010bd4a0 .concat [ 4 4 4 4], LS_0x6000010bd4a0_0_0, LS_0x6000010bd4a0_0_4, LS_0x6000010bd4a0_0_8, LS_0x6000010bd4a0_0_12;
L_0x6000010bd540 .concat [ 16 16 0 0], L_0x6000010bd360, L_0x6000010bd4a0;
S_0x138fddd00 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138fe0070;
 .timescale 0 0;
P_0x600003bdf000 .param/l "col" 1 9 214, +C4<010>;
L_0x600000ab2370 .functor AND 1, v0x6000012a9c20_0, L_0x6000010bd680, C4<1>, C4<1>;
L_0x600000ab23e0 .functor AND 1, L_0x6000010bd900, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab2450 .functor OR 1, L_0x6000010bd860, L_0x600000ab23e0, C4<0>, C4<0>;
L_0x600000ab24c0 .functor AND 1, L_0x1400da840, L_0x600000ab2450, C4<1>, C4<1>;
L_0x600000ab2530 .functor AND 1, L_0x600000ab24c0, L_0x6000010bda40, C4<1>, C4<1>;
v0x600001286520_0 .net *"_ivl_0", 3 0, L_0x6000010bd5e0;  1 drivers
L_0x1400d9b98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000012865b0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9b98;  1 drivers
v0x600001286640_0 .net *"_ivl_13", 0 0, L_0x6000010bd860;  1 drivers
L_0x1400d9be0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000012866d0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9be0;  1 drivers
v0x600001286760_0 .net *"_ivl_17", 0 0, L_0x6000010bd900;  1 drivers
v0x6000012867f0_0 .net *"_ivl_20", 0 0, L_0x600000ab23e0;  1 drivers
v0x600001286880_0 .net *"_ivl_22", 0 0, L_0x600000ab2450;  1 drivers
v0x600001286910_0 .net *"_ivl_24", 0 0, L_0x600000ab24c0;  1 drivers
v0x6000012869a0_0 .net *"_ivl_25", 31 0, L_0x6000010bd9a0;  1 drivers
L_0x1400d9c28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001286a30_0 .net *"_ivl_28", 15 0, L_0x1400d9c28;  1 drivers
L_0x1400d9c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001286ac0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9c70;  1 drivers
L_0x1400d9b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001286b50_0 .net *"_ivl_3", 1 0, L_0x1400d9b08;  1 drivers
v0x600001286be0_0 .net *"_ivl_31", 0 0, L_0x6000010bda40;  1 drivers
L_0x1400d9b50 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001286c70_0 .net/2u *"_ivl_4", 3 0, L_0x1400d9b50;  1 drivers
v0x600001286d00_0 .net *"_ivl_6", 0 0, L_0x6000010bd680;  1 drivers
v0x600001286d90_0 .net "do_clear", 0 0, L_0x600000ab2530;  1 drivers
v0x600001286e20_0 .net "load_weight", 0 0, L_0x600000ab2370;  1 drivers
v0x600001286eb0_0 .net "weight_in", 7 0, L_0x6000010bd720;  1 drivers
L_0x6000010bd5e0 .concat [ 2 2 0 0], v0x6000012a9b90_0, L_0x1400d9b08;
L_0x6000010bd680 .cmp/eq 4, L_0x6000010bd5e0, L_0x1400d9b50;
L_0x6000010bd860 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9b98;
L_0x6000010bd900 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9be0;
L_0x6000010bd9a0 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400d9c28;
L_0x6000010bda40 .cmp/eq 32, L_0x6000010bd9a0, L_0x1400d9c70;
S_0x138fdb3d0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fddd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe1080 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe10c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000012859e0_0 .net *"_ivl_11", 0 0, L_0x6000010bdcc0;  1 drivers
v0x600001285a70_0 .net *"_ivl_12", 15 0, L_0x6000010bdd60;  1 drivers
v0x600001285b00_0 .net/s *"_ivl_4", 15 0, L_0x6000010bdae0;  1 drivers
v0x600001285b90_0 .net/s *"_ivl_6", 15 0, L_0x6000010bdb80;  1 drivers
v0x600001285c20_0 .net/s "a_signed", 7 0, v0x600001285dd0_0;  1 drivers
v0x600001285cb0_0 .net "act_in", 7 0, v0x6000012847e0_0;  alias, 1 drivers
v0x600001285d40_0 .var "act_out", 7 0;
v0x600001285dd0_0 .var "act_reg", 7 0;
v0x600001285e60_0 .net "clear_acc", 0 0, L_0x600000ab2530;  alias, 1 drivers
v0x600001285ef0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001285f80_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x600001286010_0 .net "load_weight", 0 0, L_0x600000ab2370;  alias, 1 drivers
v0x6000012860a0_0 .net/s "product", 15 0, L_0x6000010bdc20;  1 drivers
v0x600001286130_0 .net/s "product_ext", 31 0, L_0x6000010bde00;  1 drivers
v0x6000012861c0_0 .net "psum_in", 31 0, v0x600001280c60_0;  alias, 1 drivers
v0x600001286250_0 .var "psum_out", 31 0;
v0x6000012862e0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001286370_0 .net/s "w_signed", 7 0, v0x600001286490_0;  1 drivers
v0x600001286400_0 .net "weight_in", 7 0, L_0x6000010bd720;  alias, 1 drivers
v0x600001286490_0 .var "weight_reg", 7 0;
L_0x6000010bdae0 .extend/s 16, v0x600001285dd0_0;
L_0x6000010bdb80 .extend/s 16, v0x600001286490_0;
L_0x6000010bdc20 .arith/mult 16, L_0x6000010bdae0, L_0x6000010bdb80;
L_0x6000010bdcc0 .part L_0x6000010bdc20, 15, 1;
LS_0x6000010bdd60_0_0 .concat [ 1 1 1 1], L_0x6000010bdcc0, L_0x6000010bdcc0, L_0x6000010bdcc0, L_0x6000010bdcc0;
LS_0x6000010bdd60_0_4 .concat [ 1 1 1 1], L_0x6000010bdcc0, L_0x6000010bdcc0, L_0x6000010bdcc0, L_0x6000010bdcc0;
LS_0x6000010bdd60_0_8 .concat [ 1 1 1 1], L_0x6000010bdcc0, L_0x6000010bdcc0, L_0x6000010bdcc0, L_0x6000010bdcc0;
LS_0x6000010bdd60_0_12 .concat [ 1 1 1 1], L_0x6000010bdcc0, L_0x6000010bdcc0, L_0x6000010bdcc0, L_0x6000010bdcc0;
L_0x6000010bdd60 .concat [ 4 4 4 4], LS_0x6000010bdd60_0_0, LS_0x6000010bdd60_0_4, LS_0x6000010bdd60_0_8, LS_0x6000010bdd60_0_12;
L_0x6000010bde00 .concat [ 16 16 0 0], L_0x6000010bdc20, L_0x6000010bdd60;
S_0x138fdb540 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138fe0070;
 .timescale 0 0;
P_0x600003bdf100 .param/l "col" 1 9 214, +C4<011>;
L_0x600000ab2680 .functor AND 1, v0x6000012a9c20_0, L_0x6000010bdf40, C4<1>, C4<1>;
L_0x600000ab26f0 .functor AND 1, L_0x6000010be120, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab2760 .functor OR 1, L_0x6000010be080, L_0x600000ab26f0, C4<0>, C4<0>;
L_0x600000ab27d0 .functor AND 1, L_0x1400da840, L_0x600000ab2760, C4<1>, C4<1>;
L_0x600000ab2840 .functor AND 1, L_0x600000ab27d0, L_0x6000010be260, C4<1>, C4<1>;
v0x600001287a80_0 .net *"_ivl_0", 3 0, L_0x6000010bdea0;  1 drivers
L_0x1400d9d48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001287b10_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9d48;  1 drivers
v0x600001287ba0_0 .net *"_ivl_13", 0 0, L_0x6000010be080;  1 drivers
L_0x1400d9d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001287c30_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9d90;  1 drivers
v0x600001287cc0_0 .net *"_ivl_17", 0 0, L_0x6000010be120;  1 drivers
v0x600001287d50_0 .net *"_ivl_20", 0 0, L_0x600000ab26f0;  1 drivers
v0x600001287de0_0 .net *"_ivl_22", 0 0, L_0x600000ab2760;  1 drivers
v0x600001287e70_0 .net *"_ivl_24", 0 0, L_0x600000ab27d0;  1 drivers
v0x600001287f00_0 .net *"_ivl_25", 31 0, L_0x6000010be1c0;  1 drivers
L_0x1400d9dd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001298000_0 .net *"_ivl_28", 15 0, L_0x1400d9dd8;  1 drivers
L_0x1400d9e20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001298090_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9e20;  1 drivers
L_0x1400d9cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001298120_0 .net *"_ivl_3", 1 0, L_0x1400d9cb8;  1 drivers
v0x6000012981b0_0 .net *"_ivl_31", 0 0, L_0x6000010be260;  1 drivers
L_0x1400d9d00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001298240_0 .net/2u *"_ivl_4", 3 0, L_0x1400d9d00;  1 drivers
v0x6000012982d0_0 .net *"_ivl_6", 0 0, L_0x6000010bdf40;  1 drivers
v0x600001298360_0 .net "do_clear", 0 0, L_0x600000ab2840;  1 drivers
v0x6000012983f0_0 .net "load_weight", 0 0, L_0x600000ab2680;  1 drivers
v0x600001298480_0 .net "weight_in", 7 0, L_0x6000010bdfe0;  1 drivers
L_0x6000010bdea0 .concat [ 2 2 0 0], v0x6000012a9b90_0, L_0x1400d9cb8;
L_0x6000010bdf40 .cmp/eq 4, L_0x6000010bdea0, L_0x1400d9d00;
L_0x6000010be080 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9d48;
L_0x6000010be120 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9d90;
L_0x6000010be1c0 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400d9dd8;
L_0x6000010be260 .cmp/eq 32, L_0x6000010be1c0, L_0x1400d9e20;
S_0x138fdb6b0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fdb540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe1300 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe1340 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001286f40_0 .net *"_ivl_11", 0 0, L_0x6000010be4e0;  1 drivers
v0x600001286fd0_0 .net *"_ivl_12", 15 0, L_0x6000010be580;  1 drivers
v0x600001287060_0 .net/s *"_ivl_4", 15 0, L_0x6000010be300;  1 drivers
v0x6000012870f0_0 .net/s *"_ivl_6", 15 0, L_0x6000010be3a0;  1 drivers
v0x600001287180_0 .net/s "a_signed", 7 0, v0x600001287330_0;  1 drivers
v0x600001287210_0 .net "act_in", 7 0, v0x600001285d40_0;  alias, 1 drivers
v0x6000012872a0_0 .var "act_out", 7 0;
v0x600001287330_0 .var "act_reg", 7 0;
v0x6000012873c0_0 .net "clear_acc", 0 0, L_0x600000ab2840;  alias, 1 drivers
v0x600001287450_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x6000012874e0_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x600001287570_0 .net "load_weight", 0 0, L_0x600000ab2680;  alias, 1 drivers
v0x600001287600_0 .net/s "product", 15 0, L_0x6000010be440;  1 drivers
v0x600001287690_0 .net/s "product_ext", 31 0, L_0x6000010be620;  1 drivers
v0x600001287720_0 .net "psum_in", 31 0, v0x6000012821c0_0;  alias, 1 drivers
v0x6000012877b0_0 .var "psum_out", 31 0;
v0x600001287840_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000012878d0_0 .net/s "w_signed", 7 0, v0x6000012879f0_0;  1 drivers
v0x600001287960_0 .net "weight_in", 7 0, L_0x6000010bdfe0;  alias, 1 drivers
v0x6000012879f0_0 .var "weight_reg", 7 0;
L_0x6000010be300 .extend/s 16, v0x600001287330_0;
L_0x6000010be3a0 .extend/s 16, v0x6000012879f0_0;
L_0x6000010be440 .arith/mult 16, L_0x6000010be300, L_0x6000010be3a0;
L_0x6000010be4e0 .part L_0x6000010be440, 15, 1;
LS_0x6000010be580_0_0 .concat [ 1 1 1 1], L_0x6000010be4e0, L_0x6000010be4e0, L_0x6000010be4e0, L_0x6000010be4e0;
LS_0x6000010be580_0_4 .concat [ 1 1 1 1], L_0x6000010be4e0, L_0x6000010be4e0, L_0x6000010be4e0, L_0x6000010be4e0;
LS_0x6000010be580_0_8 .concat [ 1 1 1 1], L_0x6000010be4e0, L_0x6000010be4e0, L_0x6000010be4e0, L_0x6000010be4e0;
LS_0x6000010be580_0_12 .concat [ 1 1 1 1], L_0x6000010be4e0, L_0x6000010be4e0, L_0x6000010be4e0, L_0x6000010be4e0;
L_0x6000010be580 .concat [ 4 4 4 4], LS_0x6000010be580_0_0, LS_0x6000010be580_0_4, LS_0x6000010be580_0_8, LS_0x6000010be580_0_12;
L_0x6000010be620 .concat [ 16 16 0 0], L_0x6000010be440, L_0x6000010be580;
S_0x138fd8d80 .scope generate, "pe_row[3]" "pe_row[3]" 9 213, 9 213 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bdf200 .param/l "row" 1 9 213, +C4<011>;
S_0x138fd8ef0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138fd8d80;
 .timescale 0 0;
P_0x600003bdf280 .param/l "col" 1 9 214, +C4<00>;
L_0x600000ab2990 .functor AND 1, v0x6000012a9c20_0, L_0x6000010be760, C4<1>, C4<1>;
L_0x600000ab2a00 .functor AND 1, L_0x6000010be8a0, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab2a70 .functor OR 1, L_0x6000010bd7c0, L_0x600000ab2a00, C4<0>, C4<0>;
L_0x600000ab2ae0 .functor AND 1, L_0x1400da840, L_0x600000ab2a70, C4<1>, C4<1>;
L_0x600000ab2b50 .functor AND 1, L_0x600000ab2ae0, L_0x6000010be9e0, C4<1>, C4<1>;
v0x600001299050_0 .net *"_ivl_0", 2 0, L_0x6000010be6c0;  1 drivers
L_0x1400d9ef8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000012990e0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9ef8;  1 drivers
v0x600001299170_0 .net *"_ivl_13", 0 0, L_0x6000010bd7c0;  1 drivers
L_0x1400d9f40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001299200_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9f40;  1 drivers
v0x600001299290_0 .net *"_ivl_17", 0 0, L_0x6000010be8a0;  1 drivers
v0x600001299320_0 .net *"_ivl_20", 0 0, L_0x600000ab2a00;  1 drivers
v0x6000012993b0_0 .net *"_ivl_22", 0 0, L_0x600000ab2a70;  1 drivers
v0x600001299440_0 .net *"_ivl_24", 0 0, L_0x600000ab2ae0;  1 drivers
v0x6000012994d0_0 .net *"_ivl_25", 31 0, L_0x6000010be940;  1 drivers
L_0x1400d9f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001299560_0 .net *"_ivl_28", 15 0, L_0x1400d9f88;  1 drivers
L_0x1400d9fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000012995f0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9fd0;  1 drivers
L_0x1400d9e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001299680_0 .net *"_ivl_3", 0 0, L_0x1400d9e68;  1 drivers
v0x600001299710_0 .net *"_ivl_31", 0 0, L_0x6000010be9e0;  1 drivers
L_0x1400d9eb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000012997a0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d9eb0;  1 drivers
v0x600001299830_0 .net *"_ivl_6", 0 0, L_0x6000010be760;  1 drivers
v0x6000012998c0_0 .net "do_clear", 0 0, L_0x600000ab2b50;  1 drivers
v0x600001299950_0 .net "load_weight", 0 0, L_0x600000ab2990;  1 drivers
v0x6000012999e0_0 .net "weight_in", 7 0, L_0x6000010be800;  1 drivers
L_0x6000010be6c0 .concat [ 2 1 0 0], v0x6000012a9b90_0, L_0x1400d9e68;
L_0x6000010be760 .cmp/eq 3, L_0x6000010be6c0, L_0x1400d9eb0;
L_0x6000010bd7c0 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9ef8;
L_0x6000010be8a0 .cmp/eq 3, v0x60000129f960_0, L_0x1400d9f40;
L_0x6000010be940 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400d9f88;
L_0x6000010be9e0 .cmp/eq 32, L_0x6000010be940, L_0x1400d9fd0;
S_0x138fd9060 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fd8ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe1380 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe13c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001298510_0 .net *"_ivl_11", 0 0, L_0x6000010bec60;  1 drivers
v0x6000012985a0_0 .net *"_ivl_12", 15 0, L_0x6000010bed00;  1 drivers
v0x600001298630_0 .net/s *"_ivl_4", 15 0, L_0x6000010bea80;  1 drivers
v0x6000012986c0_0 .net/s *"_ivl_6", 15 0, L_0x6000010beb20;  1 drivers
v0x600001298750_0 .net/s "a_signed", 7 0, v0x600001298900_0;  1 drivers
v0x6000012987e0_0 .net "act_in", 7 0, L_0x600000ab0460;  alias, 1 drivers
v0x600001298870_0 .var "act_out", 7 0;
v0x600001298900_0 .var "act_reg", 7 0;
v0x600001298990_0 .net "clear_acc", 0 0, L_0x600000ab2b50;  alias, 1 drivers
v0x600001298a20_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001298ab0_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x600001298b40_0 .net "load_weight", 0 0, L_0x600000ab2990;  alias, 1 drivers
v0x600001298bd0_0 .net/s "product", 15 0, L_0x6000010bebc0;  1 drivers
v0x600001298c60_0 .net/s "product_ext", 31 0, L_0x6000010beda0;  1 drivers
v0x600001298cf0_0 .net "psum_in", 31 0, v0x600001283720_0;  alias, 1 drivers
v0x600001298d80_0 .var "psum_out", 31 0;
v0x600001298e10_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001298ea0_0 .net/s "w_signed", 7 0, v0x600001298fc0_0;  1 drivers
v0x600001298f30_0 .net "weight_in", 7 0, L_0x6000010be800;  alias, 1 drivers
v0x600001298fc0_0 .var "weight_reg", 7 0;
L_0x6000010bea80 .extend/s 16, v0x600001298900_0;
L_0x6000010beb20 .extend/s 16, v0x600001298fc0_0;
L_0x6000010bebc0 .arith/mult 16, L_0x6000010bea80, L_0x6000010beb20;
L_0x6000010bec60 .part L_0x6000010bebc0, 15, 1;
LS_0x6000010bed00_0_0 .concat [ 1 1 1 1], L_0x6000010bec60, L_0x6000010bec60, L_0x6000010bec60, L_0x6000010bec60;
LS_0x6000010bed00_0_4 .concat [ 1 1 1 1], L_0x6000010bec60, L_0x6000010bec60, L_0x6000010bec60, L_0x6000010bec60;
LS_0x6000010bed00_0_8 .concat [ 1 1 1 1], L_0x6000010bec60, L_0x6000010bec60, L_0x6000010bec60, L_0x6000010bec60;
LS_0x6000010bed00_0_12 .concat [ 1 1 1 1], L_0x6000010bec60, L_0x6000010bec60, L_0x6000010bec60, L_0x6000010bec60;
L_0x6000010bed00 .concat [ 4 4 4 4], LS_0x6000010bed00_0_0, LS_0x6000010bed00_0_4, LS_0x6000010bed00_0_8, LS_0x6000010bed00_0_12;
L_0x6000010beda0 .concat [ 16 16 0 0], L_0x6000010bebc0, L_0x6000010bed00;
S_0x138fd6730 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138fd8d80;
 .timescale 0 0;
P_0x600003bdf380 .param/l "col" 1 9 214, +C4<01>;
L_0x600000ab2ca0 .functor AND 1, v0x6000012a9c20_0, L_0x6000010beee0, C4<1>, C4<1>;
L_0x600000ab2d10 .functor AND 1, L_0x6000010bf0c0, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab2d80 .functor OR 1, L_0x6000010bf020, L_0x600000ab2d10, C4<0>, C4<0>;
L_0x600000ab2df0 .functor AND 1, L_0x1400da840, L_0x600000ab2d80, C4<1>, C4<1>;
L_0x600000ab2e60 .functor AND 1, L_0x600000ab2df0, L_0x6000010bf200, C4<1>, C4<1>;
v0x60000129a5b0_0 .net *"_ivl_0", 2 0, L_0x6000010bee40;  1 drivers
L_0x1400da0a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000129a640_0 .net/2u *"_ivl_11", 2 0, L_0x1400da0a8;  1 drivers
v0x60000129a6d0_0 .net *"_ivl_13", 0 0, L_0x6000010bf020;  1 drivers
L_0x1400da0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000129a760_0 .net/2u *"_ivl_15", 2 0, L_0x1400da0f0;  1 drivers
v0x60000129a7f0_0 .net *"_ivl_17", 0 0, L_0x6000010bf0c0;  1 drivers
v0x60000129a880_0 .net *"_ivl_20", 0 0, L_0x600000ab2d10;  1 drivers
v0x60000129a910_0 .net *"_ivl_22", 0 0, L_0x600000ab2d80;  1 drivers
v0x60000129a9a0_0 .net *"_ivl_24", 0 0, L_0x600000ab2df0;  1 drivers
v0x60000129aa30_0 .net *"_ivl_25", 31 0, L_0x6000010bf160;  1 drivers
L_0x1400da138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000129aac0_0 .net *"_ivl_28", 15 0, L_0x1400da138;  1 drivers
L_0x1400da180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000129ab50_0 .net/2u *"_ivl_29", 31 0, L_0x1400da180;  1 drivers
L_0x1400da018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000129abe0_0 .net *"_ivl_3", 0 0, L_0x1400da018;  1 drivers
v0x60000129ac70_0 .net *"_ivl_31", 0 0, L_0x6000010bf200;  1 drivers
L_0x1400da060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000129ad00_0 .net/2u *"_ivl_4", 2 0, L_0x1400da060;  1 drivers
v0x60000129ad90_0 .net *"_ivl_6", 0 0, L_0x6000010beee0;  1 drivers
v0x60000129ae20_0 .net "do_clear", 0 0, L_0x600000ab2e60;  1 drivers
v0x60000129aeb0_0 .net "load_weight", 0 0, L_0x600000ab2ca0;  1 drivers
v0x60000129af40_0 .net "weight_in", 7 0, L_0x6000010bef80;  1 drivers
L_0x6000010bee40 .concat [ 2 1 0 0], v0x6000012a9b90_0, L_0x1400da018;
L_0x6000010beee0 .cmp/eq 3, L_0x6000010bee40, L_0x1400da060;
L_0x6000010bf020 .cmp/eq 3, v0x60000129f960_0, L_0x1400da0a8;
L_0x6000010bf0c0 .cmp/eq 3, v0x60000129f960_0, L_0x1400da0f0;
L_0x6000010bf160 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400da138;
L_0x6000010bf200 .cmp/eq 32, L_0x6000010bf160, L_0x1400da180;
S_0x138fd68a0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fd6730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe1400 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe1440 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001299a70_0 .net *"_ivl_11", 0 0, L_0x6000010bf480;  1 drivers
v0x600001299b00_0 .net *"_ivl_12", 15 0, L_0x6000010bf520;  1 drivers
v0x600001299b90_0 .net/s *"_ivl_4", 15 0, L_0x6000010bf2a0;  1 drivers
v0x600001299c20_0 .net/s *"_ivl_6", 15 0, L_0x6000010bf340;  1 drivers
v0x600001299cb0_0 .net/s "a_signed", 7 0, v0x600001299e60_0;  1 drivers
v0x600001299d40_0 .net "act_in", 7 0, v0x600001298870_0;  alias, 1 drivers
v0x600001299dd0_0 .var "act_out", 7 0;
v0x600001299e60_0 .var "act_reg", 7 0;
v0x600001299ef0_0 .net "clear_acc", 0 0, L_0x600000ab2e60;  alias, 1 drivers
v0x600001299f80_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000129a010_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x60000129a0a0_0 .net "load_weight", 0 0, L_0x600000ab2ca0;  alias, 1 drivers
v0x60000129a130_0 .net/s "product", 15 0, L_0x6000010bf3e0;  1 drivers
v0x60000129a1c0_0 .net/s "product_ext", 31 0, L_0x6000010bf5c0;  1 drivers
v0x60000129a250_0 .net "psum_in", 31 0, v0x600001284cf0_0;  alias, 1 drivers
v0x60000129a2e0_0 .var "psum_out", 31 0;
v0x60000129a370_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000129a400_0 .net/s "w_signed", 7 0, v0x60000129a520_0;  1 drivers
v0x60000129a490_0 .net "weight_in", 7 0, L_0x6000010bef80;  alias, 1 drivers
v0x60000129a520_0 .var "weight_reg", 7 0;
L_0x6000010bf2a0 .extend/s 16, v0x600001299e60_0;
L_0x6000010bf340 .extend/s 16, v0x60000129a520_0;
L_0x6000010bf3e0 .arith/mult 16, L_0x6000010bf2a0, L_0x6000010bf340;
L_0x6000010bf480 .part L_0x6000010bf3e0, 15, 1;
LS_0x6000010bf520_0_0 .concat [ 1 1 1 1], L_0x6000010bf480, L_0x6000010bf480, L_0x6000010bf480, L_0x6000010bf480;
LS_0x6000010bf520_0_4 .concat [ 1 1 1 1], L_0x6000010bf480, L_0x6000010bf480, L_0x6000010bf480, L_0x6000010bf480;
LS_0x6000010bf520_0_8 .concat [ 1 1 1 1], L_0x6000010bf480, L_0x6000010bf480, L_0x6000010bf480, L_0x6000010bf480;
LS_0x6000010bf520_0_12 .concat [ 1 1 1 1], L_0x6000010bf480, L_0x6000010bf480, L_0x6000010bf480, L_0x6000010bf480;
L_0x6000010bf520 .concat [ 4 4 4 4], LS_0x6000010bf520_0_0, LS_0x6000010bf520_0_4, LS_0x6000010bf520_0_8, LS_0x6000010bf520_0_12;
L_0x6000010bf5c0 .concat [ 16 16 0 0], L_0x6000010bf3e0, L_0x6000010bf520;
S_0x138fd6a10 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138fd8d80;
 .timescale 0 0;
P_0x600003bdf480 .param/l "col" 1 9 214, +C4<010>;
L_0x600000ab2fb0 .functor AND 1, v0x6000012a9c20_0, L_0x6000010bf700, C4<1>, C4<1>;
L_0x600000ab3020 .functor AND 1, L_0x6000010bf8e0, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab3090 .functor OR 1, L_0x6000010bf840, L_0x600000ab3020, C4<0>, C4<0>;
L_0x600000ab3100 .functor AND 1, L_0x1400da840, L_0x600000ab3090, C4<1>, C4<1>;
L_0x600000ab3170 .functor AND 1, L_0x600000ab3100, L_0x6000010bfa20, C4<1>, C4<1>;
v0x60000129bb10_0 .net *"_ivl_0", 3 0, L_0x6000010bf660;  1 drivers
L_0x1400da258 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000129bba0_0 .net/2u *"_ivl_11", 2 0, L_0x1400da258;  1 drivers
v0x60000129bc30_0 .net *"_ivl_13", 0 0, L_0x6000010bf840;  1 drivers
L_0x1400da2a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000129bcc0_0 .net/2u *"_ivl_15", 2 0, L_0x1400da2a0;  1 drivers
v0x60000129bd50_0 .net *"_ivl_17", 0 0, L_0x6000010bf8e0;  1 drivers
v0x60000129bde0_0 .net *"_ivl_20", 0 0, L_0x600000ab3020;  1 drivers
v0x60000129be70_0 .net *"_ivl_22", 0 0, L_0x600000ab3090;  1 drivers
v0x60000129bf00_0 .net *"_ivl_24", 0 0, L_0x600000ab3100;  1 drivers
v0x60000129c000_0 .net *"_ivl_25", 31 0, L_0x6000010bf980;  1 drivers
L_0x1400da2e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000129c090_0 .net *"_ivl_28", 15 0, L_0x1400da2e8;  1 drivers
L_0x1400da330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000129c120_0 .net/2u *"_ivl_29", 31 0, L_0x1400da330;  1 drivers
L_0x1400da1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000129c1b0_0 .net *"_ivl_3", 1 0, L_0x1400da1c8;  1 drivers
v0x60000129c240_0 .net *"_ivl_31", 0 0, L_0x6000010bfa20;  1 drivers
L_0x1400da210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000129c2d0_0 .net/2u *"_ivl_4", 3 0, L_0x1400da210;  1 drivers
v0x60000129c360_0 .net *"_ivl_6", 0 0, L_0x6000010bf700;  1 drivers
v0x60000129c3f0_0 .net "do_clear", 0 0, L_0x600000ab3170;  1 drivers
v0x60000129c480_0 .net "load_weight", 0 0, L_0x600000ab2fb0;  1 drivers
v0x60000129c510_0 .net "weight_in", 7 0, L_0x6000010bf7a0;  1 drivers
L_0x6000010bf660 .concat [ 2 2 0 0], v0x6000012a9b90_0, L_0x1400da1c8;
L_0x6000010bf700 .cmp/eq 4, L_0x6000010bf660, L_0x1400da210;
L_0x6000010bf840 .cmp/eq 3, v0x60000129f960_0, L_0x1400da258;
L_0x6000010bf8e0 .cmp/eq 3, v0x60000129f960_0, L_0x1400da2a0;
L_0x6000010bf980 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400da2e8;
L_0x6000010bfa20 .cmp/eq 32, L_0x6000010bf980, L_0x1400da330;
S_0x138fd40e0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fd6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe1480 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe14c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000129afd0_0 .net *"_ivl_11", 0 0, L_0x6000010bfca0;  1 drivers
v0x60000129b060_0 .net *"_ivl_12", 15 0, L_0x6000010bfd40;  1 drivers
v0x60000129b0f0_0 .net/s *"_ivl_4", 15 0, L_0x6000010bfac0;  1 drivers
v0x60000129b180_0 .net/s *"_ivl_6", 15 0, L_0x6000010bfb60;  1 drivers
v0x60000129b210_0 .net/s "a_signed", 7 0, v0x60000129b3c0_0;  1 drivers
v0x60000129b2a0_0 .net "act_in", 7 0, v0x600001299dd0_0;  alias, 1 drivers
v0x60000129b330_0 .var "act_out", 7 0;
v0x60000129b3c0_0 .var "act_reg", 7 0;
v0x60000129b450_0 .net "clear_acc", 0 0, L_0x600000ab3170;  alias, 1 drivers
v0x60000129b4e0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000129b570_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x60000129b600_0 .net "load_weight", 0 0, L_0x600000ab2fb0;  alias, 1 drivers
v0x60000129b690_0 .net/s "product", 15 0, L_0x6000010bfc00;  1 drivers
v0x60000129b720_0 .net/s "product_ext", 31 0, L_0x6000010bfde0;  1 drivers
v0x60000129b7b0_0 .net "psum_in", 31 0, v0x600001286250_0;  alias, 1 drivers
v0x60000129b840_0 .var "psum_out", 31 0;
v0x60000129b8d0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000129b960_0 .net/s "w_signed", 7 0, v0x60000129ba80_0;  1 drivers
v0x60000129b9f0_0 .net "weight_in", 7 0, L_0x6000010bf7a0;  alias, 1 drivers
v0x60000129ba80_0 .var "weight_reg", 7 0;
L_0x6000010bfac0 .extend/s 16, v0x60000129b3c0_0;
L_0x6000010bfb60 .extend/s 16, v0x60000129ba80_0;
L_0x6000010bfc00 .arith/mult 16, L_0x6000010bfac0, L_0x6000010bfb60;
L_0x6000010bfca0 .part L_0x6000010bfc00, 15, 1;
LS_0x6000010bfd40_0_0 .concat [ 1 1 1 1], L_0x6000010bfca0, L_0x6000010bfca0, L_0x6000010bfca0, L_0x6000010bfca0;
LS_0x6000010bfd40_0_4 .concat [ 1 1 1 1], L_0x6000010bfca0, L_0x6000010bfca0, L_0x6000010bfca0, L_0x6000010bfca0;
LS_0x6000010bfd40_0_8 .concat [ 1 1 1 1], L_0x6000010bfca0, L_0x6000010bfca0, L_0x6000010bfca0, L_0x6000010bfca0;
LS_0x6000010bfd40_0_12 .concat [ 1 1 1 1], L_0x6000010bfca0, L_0x6000010bfca0, L_0x6000010bfca0, L_0x6000010bfca0;
L_0x6000010bfd40 .concat [ 4 4 4 4], LS_0x6000010bfd40_0_0, LS_0x6000010bfd40_0_4, LS_0x6000010bfd40_0_8, LS_0x6000010bfd40_0_12;
L_0x6000010bfde0 .concat [ 16 16 0 0], L_0x6000010bfc00, L_0x6000010bfd40;
S_0x138fd4250 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138fd8d80;
 .timescale 0 0;
P_0x600003bdf580 .param/l "col" 1 9 214, +C4<011>;
L_0x600000ab32c0 .functor AND 1, v0x6000012a9c20_0, L_0x6000010bff20, C4<1>, C4<1>;
L_0x600000ab3330 .functor AND 1, L_0x6000010b0140, v0x6000012a86c0_0, C4<1>, C4<1>;
L_0x600000ab33a0 .functor OR 1, L_0x6000010b00a0, L_0x600000ab3330, C4<0>, C4<0>;
L_0x600000ab3410 .functor AND 1, L_0x1400da840, L_0x600000ab33a0, C4<1>, C4<1>;
L_0x600000ab3480 .functor AND 1, L_0x600000ab3410, L_0x6000010b0280, C4<1>, C4<1>;
v0x60000129d0e0_0 .net *"_ivl_0", 3 0, L_0x6000010bfe80;  1 drivers
L_0x1400da408 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000129d170_0 .net/2u *"_ivl_11", 2 0, L_0x1400da408;  1 drivers
v0x60000129d200_0 .net *"_ivl_13", 0 0, L_0x6000010b00a0;  1 drivers
L_0x1400da450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000129d290_0 .net/2u *"_ivl_15", 2 0, L_0x1400da450;  1 drivers
v0x60000129d320_0 .net *"_ivl_17", 0 0, L_0x6000010b0140;  1 drivers
v0x60000129d3b0_0 .net *"_ivl_20", 0 0, L_0x600000ab3330;  1 drivers
v0x60000129d440_0 .net *"_ivl_22", 0 0, L_0x600000ab33a0;  1 drivers
v0x60000129d4d0_0 .net *"_ivl_24", 0 0, L_0x600000ab3410;  1 drivers
v0x60000129d560_0 .net *"_ivl_25", 31 0, L_0x6000010b01e0;  1 drivers
L_0x1400da498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000129d5f0_0 .net *"_ivl_28", 15 0, L_0x1400da498;  1 drivers
L_0x1400da4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000129d680_0 .net/2u *"_ivl_29", 31 0, L_0x1400da4e0;  1 drivers
L_0x1400da378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000129d710_0 .net *"_ivl_3", 1 0, L_0x1400da378;  1 drivers
v0x60000129d7a0_0 .net *"_ivl_31", 0 0, L_0x6000010b0280;  1 drivers
L_0x1400da3c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000129d830_0 .net/2u *"_ivl_4", 3 0, L_0x1400da3c0;  1 drivers
v0x60000129d8c0_0 .net *"_ivl_6", 0 0, L_0x6000010bff20;  1 drivers
v0x60000129d950_0 .net "do_clear", 0 0, L_0x600000ab3480;  1 drivers
v0x60000129d9e0_0 .net "load_weight", 0 0, L_0x600000ab32c0;  1 drivers
v0x60000129da70_0 .net "weight_in", 7 0, L_0x6000010b0000;  1 drivers
L_0x6000010bfe80 .concat [ 2 2 0 0], v0x6000012a9b90_0, L_0x1400da378;
L_0x6000010bff20 .cmp/eq 4, L_0x6000010bfe80, L_0x1400da3c0;
L_0x6000010b00a0 .cmp/eq 3, v0x60000129f960_0, L_0x1400da408;
L_0x6000010b0140 .cmp/eq 3, v0x60000129f960_0, L_0x1400da450;
L_0x6000010b01e0 .concat [ 16 16 0 0], v0x60000129f060_0, L_0x1400da498;
L_0x6000010b0280 .cmp/eq 32, L_0x6000010b01e0, L_0x1400da4e0;
S_0x138fd43c0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fd4250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000fe1500 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000fe1540 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000129c5a0_0 .net *"_ivl_11", 0 0, L_0x6000010b0500;  1 drivers
v0x60000129c630_0 .net *"_ivl_12", 15 0, L_0x6000010b05a0;  1 drivers
v0x60000129c6c0_0 .net/s *"_ivl_4", 15 0, L_0x6000010b0320;  1 drivers
v0x60000129c750_0 .net/s *"_ivl_6", 15 0, L_0x6000010b03c0;  1 drivers
v0x60000129c7e0_0 .net/s "a_signed", 7 0, v0x60000129c990_0;  1 drivers
v0x60000129c870_0 .net "act_in", 7 0, v0x60000129b330_0;  alias, 1 drivers
v0x60000129c900_0 .var "act_out", 7 0;
v0x60000129c990_0 .var "act_reg", 7 0;
v0x60000129ca20_0 .net "clear_acc", 0 0, L_0x600000ab3480;  alias, 1 drivers
v0x60000129cab0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000129cb40_0 .net "enable", 0 0, L_0x600000ab3c60;  alias, 1 drivers
v0x60000129cbd0_0 .net "load_weight", 0 0, L_0x600000ab32c0;  alias, 1 drivers
v0x60000129cc60_0 .net/s "product", 15 0, L_0x6000010b0460;  1 drivers
v0x60000129ccf0_0 .net/s "product_ext", 31 0, L_0x6000010b0640;  1 drivers
v0x60000129cd80_0 .net "psum_in", 31 0, v0x6000012877b0_0;  alias, 1 drivers
v0x60000129ce10_0 .var "psum_out", 31 0;
v0x60000129cea0_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x60000129cf30_0 .net/s "w_signed", 7 0, v0x60000129d050_0;  1 drivers
v0x60000129cfc0_0 .net "weight_in", 7 0, L_0x6000010b0000;  alias, 1 drivers
v0x60000129d050_0 .var "weight_reg", 7 0;
L_0x6000010b0320 .extend/s 16, v0x60000129c990_0;
L_0x6000010b03c0 .extend/s 16, v0x60000129d050_0;
L_0x6000010b0460 .arith/mult 16, L_0x6000010b0320, L_0x6000010b03c0;
L_0x6000010b0500 .part L_0x6000010b0460, 15, 1;
LS_0x6000010b05a0_0_0 .concat [ 1 1 1 1], L_0x6000010b0500, L_0x6000010b0500, L_0x6000010b0500, L_0x6000010b0500;
LS_0x6000010b05a0_0_4 .concat [ 1 1 1 1], L_0x6000010b0500, L_0x6000010b0500, L_0x6000010b0500, L_0x6000010b0500;
LS_0x6000010b05a0_0_8 .concat [ 1 1 1 1], L_0x6000010b0500, L_0x6000010b0500, L_0x6000010b0500, L_0x6000010b0500;
LS_0x6000010b05a0_0_12 .concat [ 1 1 1 1], L_0x6000010b0500, L_0x6000010b0500, L_0x6000010b0500, L_0x6000010b0500;
L_0x6000010b05a0 .concat [ 4 4 4 4], LS_0x6000010b05a0_0_0, LS_0x6000010b05a0_0_4, LS_0x6000010b05a0_0_8, LS_0x6000010b05a0_0_12;
L_0x6000010b0640 .concat [ 16 16 0 0], L_0x6000010b0460, L_0x6000010b05a0;
S_0x138fd1a90 .scope generate, "wire_col0[0]" "wire_col0[0]" 9 198, 9 198 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bdf680 .param/l "row" 1 9 198, +C4<00>;
L_0x600000ab0310 .functor BUFZ 8, v0x600001377840_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138fd1c00 .scope generate, "wire_col0[1]" "wire_col0[1]" 9 198, 9 198 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bdf700 .param/l "row" 1 9 198, +C4<01>;
L_0x600000ab0380 .functor BUFZ 8, v0x600001377b10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138fd1d70 .scope generate, "wire_col0[2]" "wire_col0[2]" 9 198, 9 198 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bdf780 .param/l "row" 1 9 198, +C4<010>;
L_0x600000ab03f0 .functor BUFZ 8, v0x600001377de0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138fcf440 .scope generate, "wire_col0[3]" "wire_col0[3]" 9 198, 9 198 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bdf800 .param/l "row" 1 9 198, +C4<011>;
L_0x600000ab0460 .functor BUFZ 8, v0x600001288120_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138fcf5b0 .scope generate, "wire_output[0]" "wire_output[0]" 9 279, 9 279 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bdf880 .param/l "col" 1 9 279, +C4<00>;
L_0x600000ab3950 .functor BUFZ 32, v0x6000013774e0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000129db00_0 .net *"_ivl_2", 31 0, L_0x600000ab3950;  1 drivers
S_0x138fcf720 .scope generate, "wire_output[1]" "wire_output[1]" 9 279, 9 279 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bdf900 .param/l "col" 1 9 279, +C4<01>;
L_0x600000ab39c0 .functor BUFZ 32, v0x600001377600_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000129db90_0 .net *"_ivl_2", 31 0, L_0x600000ab39c0;  1 drivers
S_0x138fccdf0 .scope generate, "wire_output[2]" "wire_output[2]" 9 279, 9 279 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bdf980 .param/l "col" 1 9 279, +C4<010>;
L_0x600000ab3a30 .functor BUFZ 32, v0x600001377720_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000129dc20_0 .net *"_ivl_2", 31 0, L_0x600000ab3a30;  1 drivers
S_0x138fccf60 .scope generate, "wire_output[3]" "wire_output[3]" 9 279, 9 279 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bdfa00 .param/l "col" 1 9 279, +C4<011>;
L_0x600000ab3aa0 .functor BUFZ 32, L_0x600000ab38e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000129dcb0_0 .net *"_ivl_2", 31 0, L_0x600000ab3aa0;  1 drivers
S_0x138fcd0d0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 9 206, 9 206 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bdfa80 .param/l "col" 1 9 206, +C4<00>;
S_0x138fc6500 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 9 206, 9 206 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bdfb00 .param/l "col" 1 9 206, +C4<01>;
S_0x138fc6670 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 9 206, 9 206 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bdfb80 .param/l "col" 1 9 206, +C4<010>;
S_0x138fc67e0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 9 206, 9 206 0, S_0x138fca760;
 .timescale 0 0;
P_0x600003bdfc00 .param/l "col" 1 9 206, +C4<011>;
S_0x138fc3ca0 .scope module, "sram_inst" "sram_subsystem" 6 480, 11 11 0, S_0x138ffda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x138fc3e10 .param/l "ADDR_WIDTH" 0 11 15, +C4<00000000000000000000000000010100>;
P_0x138fc3e50 .param/l "BANK_BITS" 1 11 69, +C4<00000000000000000000000000000010>;
P_0x138fc3e90 .param/l "BANK_DEPTH" 0 11 13, +C4<00000000000000000000000100000000>;
P_0x138fc3ed0 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000100000000>;
P_0x138fc3f10 .param/l "NUM_BANKS" 0 11 12, +C4<00000000000000000000000000000100>;
P_0x138fc3f50 .param/l "WORD_BITS" 1 11 70, +C4<00000000000000000000000000001000>;
L_0x600000ab4a80 .functor BUFZ 256, v0x600001292400_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab4af0 .functor BUFZ 256, v0x600001292f40_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab4b60 .functor BUFZ 256, v0x600001291d40_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600001291320_0 .var/i "b", 31 0;
v0x6000012913b0 .array "bank_addr", 3 0, 7 0;
v0x600001291440_0 .net "bank_dma", 1 0, L_0x6000010b4280;  1 drivers
v0x6000012914d0_0 .var "bank_dma_d", 1 0;
v0x600001291560_0 .net "bank_mxu_a", 1 0, L_0x6000010b40a0;  1 drivers
v0x6000012915f0_0 .var "bank_mxu_a_d", 1 0;
v0x600001291680_0 .net "bank_mxu_o", 1 0, L_0x6000010b4140;  1 drivers
v0x600001291710_0 .net "bank_mxu_w", 1 0, L_0x6000010b4000;  1 drivers
v0x6000012917a0_0 .var "bank_mxu_w_d", 1 0;
v0x600001291830 .array "bank_rdata", 3 0;
v0x600001291830_0 .net v0x600001291830 0, 255 0, v0x60000129ff00_0; 1 drivers
v0x600001291830_1 .net v0x600001291830 1, 255 0, v0x600001290480_0; 1 drivers
v0x600001291830_2 .net v0x600001291830 2, 255 0, v0x600001290990_0; 1 drivers
v0x600001291830_3 .net v0x600001291830 3, 255 0, v0x600001290ea0_0; 1 drivers
v0x6000012918c0_0 .var "bank_re", 3 0;
v0x600001291950_0 .net "bank_vpu", 1 0, L_0x6000010b41e0;  1 drivers
v0x6000012919e0_0 .var "bank_vpu_d", 1 0;
v0x600001291a70 .array "bank_wdata", 3 0, 255 0;
v0x600001291b00_0 .var "bank_we", 3 0;
v0x600001291b90_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001291c20_0 .net "dma_addr", 19 0, v0x600001373de0_0;  alias, 1 drivers
v0x600001291cb0_0 .net "dma_rdata", 255 0, L_0x600000ab4b60;  alias, 1 drivers
v0x600001291d40_0 .var "dma_rdata_reg", 255 0;
v0x600001291dd0_0 .net "dma_re", 0 0, L_0x600000ab4540;  alias, 1 drivers
v0x600001291e60_0 .net "dma_ready", 0 0, L_0x6000010b48c0;  alias, 1 drivers
v0x600001291ef0_0 .net "dma_wdata", 255 0, L_0x600000ab4460;  alias, 1 drivers
v0x600001291f80_0 .net "dma_we", 0 0, L_0x600000ab44d0;  alias, 1 drivers
v0x600001292010_0 .var "grant_dma", 3 0;
v0x6000012920a0_0 .var "grant_mxu_a", 3 0;
v0x600001292130_0 .var "grant_mxu_o", 3 0;
v0x6000012921c0_0 .var "grant_mxu_w", 3 0;
v0x600001292250_0 .var "grant_vpu", 3 0;
v0x6000012922e0_0 .net "mxu_a_addr", 19 0, L_0x6000010b1400;  alias, 1 drivers
v0x600001292370_0 .net "mxu_a_rdata", 255 0, L_0x600000ab4a80;  alias, 1 drivers
v0x600001292400_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001292490_0 .net "mxu_a_re", 0 0, L_0x6000010b14a0;  alias, 1 drivers
v0x600001292520_0 .net "mxu_a_ready", 0 0, L_0x6000010b4780;  alias, 1 drivers
v0x6000012925b0_0 .net "mxu_o_addr", 19 0, L_0x6000010b1680;  alias, 1 drivers
v0x600001292640_0 .net "mxu_o_ready", 0 0, L_0x6000010b4820;  alias, 1 drivers
v0x6000012926d0_0 .net "mxu_o_wdata", 255 0, L_0x6000010b1860;  alias, 1 drivers
v0x600001292760_0 .net "mxu_o_we", 0 0, L_0x600000ab3f00;  alias, 1 drivers
v0x6000012927f0_0 .net "mxu_w_addr", 19 0, L_0x6000010b1180;  alias, 1 drivers
v0x600001292880_0 .net "mxu_w_rdata", 255 0, v0x600001292910_0;  alias, 1 drivers
v0x600001292910_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000012929a0_0 .net "mxu_w_re", 0 0, L_0x6000010b1220;  alias, 1 drivers
v0x600001292a30_0 .net "mxu_w_ready", 0 0, L_0x6000010b4640;  alias, 1 drivers
v0x600001292ac0_0 .var "req_dma", 3 0;
v0x600001292b50_0 .var "req_mxu_a", 3 0;
v0x600001292be0_0 .var "req_mxu_o", 3 0;
v0x600001292c70_0 .var "req_mxu_w", 3 0;
v0x600001292d00_0 .var "req_vpu", 3 0;
v0x600001292d90_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x600001292e20_0 .net "vpu_addr", 19 0, v0x600001294750_0;  alias, 1 drivers
v0x600001292eb0_0 .net "vpu_rdata", 255 0, L_0x600000ab4af0;  alias, 1 drivers
v0x600001292f40_0 .var "vpu_rdata_reg", 255 0;
v0x600001292fd0_0 .net "vpu_re", 0 0, L_0x600000ab4310;  alias, 1 drivers
v0x600001293060_0 .net "vpu_ready", 0 0, L_0x6000010b46e0;  alias, 1 drivers
v0x6000012930f0_0 .net "vpu_wdata", 255 0, L_0x600000ab4230;  alias, 1 drivers
v0x600001293180_0 .net "vpu_we", 0 0, L_0x600000ab42a0;  alias, 1 drivers
v0x600001293210_0 .net "word_dma", 7 0, L_0x6000010b45a0;  1 drivers
v0x6000012932a0_0 .net "word_mxu_a", 7 0, L_0x6000010b43c0;  1 drivers
v0x600001293330_0 .net "word_mxu_o", 7 0, L_0x6000010b4460;  1 drivers
v0x6000012933c0_0 .net "word_mxu_w", 7 0, L_0x6000010b4320;  1 drivers
v0x600001293450_0 .net "word_vpu", 7 0, L_0x6000010b4500;  1 drivers
E_0x600003bd03c0/0 .event anyedge, v0x6000012917a0_0, v0x60000129ff00_0, v0x600001290480_0, v0x600001290990_0;
E_0x600003bd03c0/1 .event anyedge, v0x600001290ea0_0, v0x6000012915f0_0, v0x6000012919e0_0, v0x6000012914d0_0;
E_0x600003bd03c0 .event/or E_0x600003bd03c0/0, E_0x600003bd03c0/1;
E_0x600003bd0440/0 .event anyedge, v0x600001292c70_0, v0x600001292b50_0, v0x600001292be0_0, v0x600001292d00_0;
E_0x600003bd0440/1 .event anyedge, v0x600001292ac0_0, v0x6000012921c0_0, v0x6000012933c0_0, v0x6000012920a0_0;
E_0x600003bd0440/2 .event anyedge, v0x6000012932a0_0, v0x600001292130_0, v0x600001293330_0, v0x6000012926d0_0;
E_0x600003bd0440/3 .event anyedge, v0x600001292250_0, v0x600001293450_0, v0x6000012930f0_0, v0x600001293180_0;
E_0x600003bd0440/4 .event anyedge, v0x600001292fd0_0, v0x600001292010_0, v0x600001293210_0, v0x600001374120_0;
E_0x600003bd0440/5 .event anyedge, v0x600001374240_0, v0x600001373f00_0;
E_0x600003bd0440 .event/or E_0x600003bd0440/0, E_0x600003bd0440/1, E_0x600003bd0440/2, E_0x600003bd0440/3, E_0x600003bd0440/4, E_0x600003bd0440/5;
E_0x600003bd0480/0 .event anyedge, v0x6000012929a0_0, v0x600001291710_0, v0x600001292490_0, v0x600001291560_0;
E_0x600003bd0480/1 .event anyedge, v0x600001292760_0, v0x600001291680_0, v0x600001293180_0, v0x600001292fd0_0;
E_0x600003bd0480/2 .event anyedge, v0x600001291950_0, v0x600001374240_0, v0x600001373f00_0, v0x600001291440_0;
E_0x600003bd0480 .event/or E_0x600003bd0480/0, E_0x600003bd0480/1, E_0x600003bd0480/2;
L_0x6000010b3ac0 .part v0x600001291b00_0, 0, 1;
L_0x6000010b3b60 .part v0x6000012918c0_0, 0, 1;
L_0x6000010b3c00 .part v0x600001291b00_0, 1, 1;
L_0x6000010b3ca0 .part v0x6000012918c0_0, 1, 1;
L_0x6000010b3d40 .part v0x600001291b00_0, 2, 1;
L_0x6000010b3de0 .part v0x6000012918c0_0, 2, 1;
L_0x6000010b3e80 .part v0x600001291b00_0, 3, 1;
L_0x6000010b3f20 .part v0x6000012918c0_0, 3, 1;
L_0x6000010b4000 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000010b1180 (v0x6000012910e0_0) S_0x138f833e0;
L_0x6000010b40a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000010b1400 (v0x6000012910e0_0) S_0x138f833e0;
L_0x6000010b4140 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000010b1680 (v0x6000012910e0_0) S_0x138f833e0;
L_0x6000010b41e0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001294750_0 (v0x6000012910e0_0) S_0x138f833e0;
L_0x6000010b4280 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001373de0_0 (v0x6000012910e0_0) S_0x138f833e0;
L_0x6000010b4320 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000010b1180 (v0x600001291200_0) S_0x138f83550;
L_0x6000010b43c0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000010b1400 (v0x600001291200_0) S_0x138f83550;
L_0x6000010b4460 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000010b1680 (v0x600001291200_0) S_0x138f83550;
L_0x6000010b4500 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001294750_0 (v0x600001291200_0) S_0x138f83550;
L_0x6000010b45a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001373de0_0 (v0x600001291200_0) S_0x138f83550;
L_0x6000010b4640 .part/v v0x6000012921c0_0, L_0x6000010b4000, 1;
L_0x6000010b4780 .part/v v0x6000012920a0_0, L_0x6000010b40a0, 1;
L_0x6000010b4820 .part/v v0x600001292130_0, L_0x6000010b4140, 1;
L_0x6000010b46e0 .part/v v0x600001292250_0, L_0x6000010b41e0, 1;
L_0x6000010b48c0 .part/v v0x600001292010_0, L_0x6000010b4280, 1;
S_0x138fc09a0 .scope generate, "bank_gen[0]" "bank_gen[0]" 11 184, 11 184 0, S_0x138fc3ca0;
 .timescale 0 0;
P_0x600003bd04c0 .param/l "i" 1 11 184, +C4<00>;
S_0x138fc0b10 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138fc09a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fe0a80 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fe0ac0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000012913b0_0 .array/port v0x6000012913b0, 0;
v0x60000129fcc0_0 .net "addr", 7 0, v0x6000012913b0_0;  1 drivers
v0x60000129fd50_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x60000129fde0_0 .var/i "i", 31 0;
v0x60000129fe70 .array "mem", 255 0, 255 0;
v0x60000129ff00_0 .var "rdata", 255 0;
v0x600001290000_0 .net "re", 0 0, L_0x6000010b3b60;  1 drivers
v0x600001291a70_0 .array/port v0x600001291a70, 0;
v0x600001290090_0 .net "wdata", 255 0, v0x600001291a70_0;  1 drivers
v0x600001290120_0 .net "we", 0 0, L_0x6000010b3ac0;  1 drivers
S_0x138fc0c80 .scope generate, "bank_gen[1]" "bank_gen[1]" 11 184, 11 184 0, S_0x138fc3ca0;
 .timescale 0 0;
P_0x600003bd0600 .param/l "i" 1 11 184, +C4<01>;
S_0x138fc0df0 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138fc0c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fe1580 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fe15c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000012913b0_1 .array/port v0x6000012913b0, 1;
v0x600001290240_0 .net "addr", 7 0, v0x6000012913b0_1;  1 drivers
v0x6000012902d0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001290360_0 .var/i "i", 31 0;
v0x6000012903f0 .array "mem", 255 0, 255 0;
v0x600001290480_0 .var "rdata", 255 0;
v0x600001290510_0 .net "re", 0 0, L_0x6000010b3ca0;  1 drivers
v0x600001291a70_1 .array/port v0x600001291a70, 1;
v0x6000012905a0_0 .net "wdata", 255 0, v0x600001291a70_1;  1 drivers
v0x600001290630_0 .net "we", 0 0, L_0x6000010b3c00;  1 drivers
S_0x138fb3e80 .scope generate, "bank_gen[2]" "bank_gen[2]" 11 184, 11 184 0, S_0x138fc3ca0;
 .timescale 0 0;
P_0x600003bd0740 .param/l "i" 1 11 184, +C4<010>;
S_0x138fb3ff0 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138fb3e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fe1600 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fe1640 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000012913b0_2 .array/port v0x6000012913b0, 2;
v0x600001290750_0 .net "addr", 7 0, v0x6000012913b0_2;  1 drivers
v0x6000012907e0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001290870_0 .var/i "i", 31 0;
v0x600001290900 .array "mem", 255 0, 255 0;
v0x600001290990_0 .var "rdata", 255 0;
v0x600001290a20_0 .net "re", 0 0, L_0x6000010b3de0;  1 drivers
v0x600001291a70_2 .array/port v0x600001291a70, 2;
v0x600001290ab0_0 .net "wdata", 255 0, v0x600001291a70_2;  1 drivers
v0x600001290b40_0 .net "we", 0 0, L_0x6000010b3d40;  1 drivers
S_0x138fb4160 .scope generate, "bank_gen[3]" "bank_gen[3]" 11 184, 11 184 0, S_0x138fc3ca0;
 .timescale 0 0;
P_0x600003bd0880 .param/l "i" 1 11 184, +C4<011>;
S_0x138fb42d0 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138fb4160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000fe1680 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000fe16c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000012913b0_3 .array/port v0x6000012913b0, 3;
v0x600001290c60_0 .net "addr", 7 0, v0x6000012913b0_3;  1 drivers
v0x600001290cf0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001290d80_0 .var/i "i", 31 0;
v0x600001290e10 .array "mem", 255 0, 255 0;
v0x600001290ea0_0 .var "rdata", 255 0;
v0x600001290f30_0 .net "re", 0 0, L_0x6000010b3f20;  1 drivers
v0x600001291a70_3 .array/port v0x600001291a70, 3;
v0x600001290fc0_0 .net "wdata", 255 0, v0x600001291a70_3;  1 drivers
v0x600001291050_0 .net "we", 0 0, L_0x6000010b3e80;  1 drivers
S_0x138f833e0 .scope function.vec4.s2, "get_bank" "get_bank" 11 73, 11 73 0, S_0x138fc3ca0;
 .timescale 0 0;
v0x6000012910e0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x138f833e0
TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x6000012910e0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000012910e0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x138f83550 .scope function.vec4.s8, "get_word" "get_word" 11 81, 11 81 0, S_0x138fc3ca0;
 .timescale 0 0;
v0x600001291200_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x138f83550
TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x600001291200_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x138f84490 .scope module, "vpu_inst" "vector_unit" 6 407, 12 17 0, S_0x138ffda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x139026c00 .param/l "DATA_WIDTH" 0 12 19, +C4<00000000000000000000000000010000>;
P_0x139026c40 .param/l "LANES" 0 12 18, +C4<00000000000000000000000000010000>;
P_0x139026c80 .param/l "REDUCE_STAGES" 1 12 201, +C4<00000000000000000000000000000100>;
P_0x139026cc0 .param/l "SRAM_ADDR_W" 0 12 21, +C4<00000000000000000000000000010100>;
P_0x139026d00 .param/l "S_DECODE" 1 12 112, C4<001>;
P_0x139026d40 .param/l "S_DONE" 1 12 117, C4<110>;
P_0x139026d80 .param/l "S_EXECUTE" 1 12 113, C4<010>;
P_0x139026dc0 .param/l "S_IDLE" 1 12 111, C4<000>;
P_0x139026e00 .param/l "S_MEM_WAIT" 1 12 114, C4<011>;
P_0x139026e40 .param/l "S_REDUCE" 1 12 115, C4<100>;
P_0x139026e80 .param/l "S_WRITEBACK" 1 12 116, C4<101>;
P_0x139026ec0 .param/l "VOP_ADD" 1 12 78, C4<00000001>;
P_0x139026f00 .param/l "VOP_BCAST" 1 12 92, C4<00110010>;
P_0x139026f40 .param/l "VOP_GELU" 1 12 83, C4<00010001>;
P_0x139026f80 .param/l "VOP_LOAD" 1 12 90, C4<00110000>;
P_0x139026fc0 .param/l "VOP_MADD" 1 12 81, C4<00000100>;
P_0x139027000 .param/l "VOP_MAX" 1 12 88, C4<00100001>;
P_0x139027040 .param/l "VOP_MIN" 1 12 89, C4<00100010>;
P_0x139027080 .param/l "VOP_MOV" 1 12 93, C4<00110011>;
P_0x1390270c0 .param/l "VOP_MUL" 1 12 80, C4<00000011>;
P_0x139027100 .param/l "VOP_RELU" 1 12 82, C4<00010000>;
P_0x139027140 .param/l "VOP_SIGMOID" 1 12 85, C4<00010011>;
P_0x139027180 .param/l "VOP_SILU" 1 12 84, C4<00010010>;
P_0x1390271c0 .param/l "VOP_STORE" 1 12 91, C4<00110001>;
P_0x139027200 .param/l "VOP_SUB" 1 12 79, C4<00000010>;
P_0x139027240 .param/l "VOP_SUM" 1 12 87, C4<00100000>;
P_0x139027280 .param/l "VOP_TANH" 1 12 86, C4<00010100>;
P_0x1390272c0 .param/l "VOP_ZERO" 1 12 94, C4<00110100>;
P_0x139027300 .param/l "VREG_COUNT" 0 12 20, +C4<00000000000000000000000000100000>;
L_0x600000ab4070 .functor BUFZ 256, L_0x6000010b32a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab40e0 .functor BUFZ 256, L_0x6000010b33e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab4150 .functor BUFZ 1, v0x600001293e70_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab4230 .functor BUFZ 256, v0x600001294ab0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ab42a0 .functor BUFZ 1, v0x600001294bd0_0, C4<0>, C4<0>, C4<0>;
L_0x600000ab4310 .functor BUFZ 1, v0x600001294900_0, C4<0>, C4<0>, C4<0>;
v0x6000012934e0_0 .net *"_ivl_48", 255 0, L_0x6000010b32a0;  1 drivers
v0x600001293570_0 .net *"_ivl_50", 6 0, L_0x6000010b3340;  1 drivers
L_0x1400dabe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001293600_0 .net *"_ivl_53", 1 0, L_0x1400dabe8;  1 drivers
v0x600001293690_0 .net *"_ivl_56", 255 0, L_0x6000010b33e0;  1 drivers
v0x600001293720_0 .net *"_ivl_58", 6 0, L_0x6000010b3480;  1 drivers
L_0x1400dac30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000012937b0_0 .net *"_ivl_61", 1 0, L_0x1400dac30;  1 drivers
L_0x1400dac78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001293840_0 .net/2u *"_ivl_64", 2 0, L_0x1400dac78;  1 drivers
v0x6000012938d0_0 .var "addr_reg", 19 0;
v0x600001293960_0 .var "alu_result", 255 0;
v0x6000012939f0_0 .net "clk", 0 0, v0x6000012add40_0;  alias, 1 drivers
v0x600001293a80_0 .net "cmd", 127 0, v0x600001377210_0;  alias, 1 drivers
v0x600001293b10_0 .net "cmd_done", 0 0, L_0x600000ab4150;  alias, 1 drivers
v0x600001293ba0_0 .net "cmd_ready", 0 0, L_0x6000010b3520;  alias, 1 drivers
v0x600001293c30_0 .var "cmd_reg", 127 0;
v0x600001293cc0_0 .net "cmd_valid", 0 0, L_0x600000abfe20;  alias, 1 drivers
v0x600001293d50_0 .net "count", 15 0, L_0x6000010b3200;  1 drivers
v0x600001293de0_0 .var "count_reg", 15 0;
v0x600001293e70_0 .var "done_reg", 0 0;
v0x600001293f00_0 .var "elem_count", 15 0;
v0x600001294000_0 .net "imm", 15 0, L_0x6000010b30c0;  1 drivers
v0x600001294090_0 .var "imm_reg", 15 0;
v0x600001294120_0 .var/i "lane", 31 0;
v0x6000012941b0 .array "lane_a", 15 0;
v0x6000012941b0_0 .net v0x6000012941b0 0, 15 0, L_0x6000010b19a0; 1 drivers
v0x6000012941b0_1 .net v0x6000012941b0 1, 15 0, L_0x6000010b1ae0; 1 drivers
v0x6000012941b0_2 .net v0x6000012941b0 2, 15 0, L_0x6000010b1c20; 1 drivers
v0x6000012941b0_3 .net v0x6000012941b0 3, 15 0, L_0x6000010b1d60; 1 drivers
v0x6000012941b0_4 .net v0x6000012941b0 4, 15 0, L_0x6000010b1ea0; 1 drivers
v0x6000012941b0_5 .net v0x6000012941b0 5, 15 0, L_0x6000010b1fe0; 1 drivers
v0x6000012941b0_6 .net v0x6000012941b0 6, 15 0, L_0x6000010b2120; 1 drivers
v0x6000012941b0_7 .net v0x6000012941b0 7, 15 0, L_0x6000010b2260; 1 drivers
v0x6000012941b0_8 .net v0x6000012941b0 8, 15 0, L_0x6000010b23a0; 1 drivers
v0x6000012941b0_9 .net v0x6000012941b0 9, 15 0, L_0x6000010b24e0; 1 drivers
v0x6000012941b0_10 .net v0x6000012941b0 10, 15 0, L_0x6000010b26c0; 1 drivers
v0x6000012941b0_11 .net v0x6000012941b0 11, 15 0, L_0x6000010b2760; 1 drivers
v0x6000012941b0_12 .net v0x6000012941b0 12, 15 0, L_0x6000010b28a0; 1 drivers
v0x6000012941b0_13 .net v0x6000012941b0 13, 15 0, L_0x6000010b29e0; 1 drivers
v0x6000012941b0_14 .net v0x6000012941b0 14, 15 0, L_0x6000010b2b20; 1 drivers
v0x6000012941b0_15 .net v0x6000012941b0 15, 15 0, L_0x6000010b2c60; 1 drivers
v0x600001294240 .array "lane_b", 15 0;
v0x600001294240_0 .net v0x600001294240 0, 15 0, L_0x6000010b1a40; 1 drivers
v0x600001294240_1 .net v0x600001294240 1, 15 0, L_0x6000010b1b80; 1 drivers
v0x600001294240_2 .net v0x600001294240 2, 15 0, L_0x6000010b1cc0; 1 drivers
v0x600001294240_3 .net v0x600001294240 3, 15 0, L_0x6000010b1e00; 1 drivers
v0x600001294240_4 .net v0x600001294240 4, 15 0, L_0x6000010b1f40; 1 drivers
v0x600001294240_5 .net v0x600001294240 5, 15 0, L_0x6000010b2080; 1 drivers
v0x600001294240_6 .net v0x600001294240 6, 15 0, L_0x6000010b21c0; 1 drivers
v0x600001294240_7 .net v0x600001294240 7, 15 0, L_0x6000010b2300; 1 drivers
v0x600001294240_8 .net v0x600001294240 8, 15 0, L_0x6000010b2440; 1 drivers
v0x600001294240_9 .net v0x600001294240 9, 15 0, L_0x6000010b2620; 1 drivers
v0x600001294240_10 .net v0x600001294240 10, 15 0, L_0x6000010b2580; 1 drivers
v0x600001294240_11 .net v0x600001294240 11, 15 0, L_0x6000010b2800; 1 drivers
v0x600001294240_12 .net v0x600001294240 12, 15 0, L_0x6000010b2940; 1 drivers
v0x600001294240_13 .net v0x600001294240 13, 15 0, L_0x6000010b2a80; 1 drivers
v0x600001294240_14 .net v0x600001294240 14, 15 0, L_0x6000010b2bc0; 1 drivers
v0x600001294240_15 .net v0x600001294240 15, 15 0, L_0x6000010b2d00; 1 drivers
v0x6000012942d0 .array "lane_result", 15 0, 15 0;
v0x600001294360_0 .net "mem_addr", 19 0, L_0x6000010b3160;  1 drivers
v0x6000012943f0_0 .var "mem_addr_reg", 19 0;
v0x600001294480_0 .net "opcode", 7 0, L_0x6000010b2da0;  1 drivers
v0x600001294510_0 .var "reduce_result", 15 0;
v0x6000012945a0 .array "reduce_tree", 79 0, 15 0;
v0x600001294630_0 .net "rst_n", 0 0, v0x6000012aefd0_0;  alias, 1 drivers
v0x6000012946c0_0 .net "sram_addr", 19 0, v0x600001294750_0;  alias, 1 drivers
v0x600001294750_0 .var "sram_addr_reg", 19 0;
v0x6000012947e0_0 .net "sram_rdata", 255 0, L_0x600000ab4af0;  alias, 1 drivers
v0x600001294870_0 .net "sram_re", 0 0, L_0x600000ab4310;  alias, 1 drivers
v0x600001294900_0 .var "sram_re_reg", 0 0;
v0x600001294990_0 .net "sram_ready", 0 0, L_0x6000010b46e0;  alias, 1 drivers
v0x600001294a20_0 .net "sram_wdata", 255 0, L_0x600000ab4230;  alias, 1 drivers
v0x600001294ab0_0 .var "sram_wdata_reg", 255 0;
v0x600001294b40_0 .net "sram_we", 0 0, L_0x600000ab42a0;  alias, 1 drivers
v0x600001294bd0_0 .var "sram_we_reg", 0 0;
v0x600001294c60_0 .var/i "stage", 31 0;
v0x600001294cf0_0 .var "state", 2 0;
v0x600001294d80_0 .net "subop", 7 0, L_0x6000010b2e40;  1 drivers
v0x600001294e10_0 .var "subop_reg", 7 0;
v0x600001294ea0_0 .net "vd", 4 0, L_0x6000010b2ee0;  1 drivers
v0x600001294f30_0 .var "vd_reg", 4 0;
v0x600001294fc0 .array "vrf", 31 0, 255 0;
v0x600001295050_0 .net "vs1", 4 0, L_0x6000010b2f80;  1 drivers
v0x6000012950e0_0 .net "vs1_data", 255 0, L_0x600000ab4070;  1 drivers
v0x600001295170_0 .var "vs1_reg", 4 0;
v0x600001295200_0 .net "vs2", 4 0, L_0x6000010b3020;  1 drivers
v0x600001295290_0 .net "vs2_data", 255 0, L_0x600000ab40e0;  1 drivers
v0x600001295320_0 .var "vs2_reg", 4 0;
E_0x600003bd1180/0 .event anyedge, v0x6000012941b0_0, v0x6000012941b0_1, v0x6000012941b0_2, v0x6000012941b0_3;
E_0x600003bd1180/1 .event anyedge, v0x6000012941b0_4, v0x6000012941b0_5, v0x6000012941b0_6, v0x6000012941b0_7;
E_0x600003bd1180/2 .event anyedge, v0x6000012941b0_8, v0x6000012941b0_9, v0x6000012941b0_10, v0x6000012941b0_11;
E_0x600003bd1180/3 .event anyedge, v0x6000012941b0_12, v0x6000012941b0_13, v0x6000012941b0_14, v0x6000012941b0_15;
v0x6000012945a0_0 .array/port v0x6000012945a0, 0;
v0x6000012945a0_1 .array/port v0x6000012945a0, 1;
v0x6000012945a0_2 .array/port v0x6000012945a0, 2;
E_0x600003bd1180/4 .event anyedge, v0x600001294e10_0, v0x6000012945a0_0, v0x6000012945a0_1, v0x6000012945a0_2;
v0x6000012945a0_3 .array/port v0x6000012945a0, 3;
v0x6000012945a0_4 .array/port v0x6000012945a0, 4;
v0x6000012945a0_5 .array/port v0x6000012945a0, 5;
v0x6000012945a0_6 .array/port v0x6000012945a0, 6;
E_0x600003bd1180/5 .event anyedge, v0x6000012945a0_3, v0x6000012945a0_4, v0x6000012945a0_5, v0x6000012945a0_6;
v0x6000012945a0_7 .array/port v0x6000012945a0, 7;
v0x6000012945a0_8 .array/port v0x6000012945a0, 8;
v0x6000012945a0_9 .array/port v0x6000012945a0, 9;
v0x6000012945a0_10 .array/port v0x6000012945a0, 10;
E_0x600003bd1180/6 .event anyedge, v0x6000012945a0_7, v0x6000012945a0_8, v0x6000012945a0_9, v0x6000012945a0_10;
v0x6000012945a0_11 .array/port v0x6000012945a0, 11;
v0x6000012945a0_12 .array/port v0x6000012945a0, 12;
v0x6000012945a0_13 .array/port v0x6000012945a0, 13;
v0x6000012945a0_14 .array/port v0x6000012945a0, 14;
E_0x600003bd1180/7 .event anyedge, v0x6000012945a0_11, v0x6000012945a0_12, v0x6000012945a0_13, v0x6000012945a0_14;
v0x6000012945a0_15 .array/port v0x6000012945a0, 15;
v0x6000012945a0_16 .array/port v0x6000012945a0, 16;
v0x6000012945a0_17 .array/port v0x6000012945a0, 17;
v0x6000012945a0_18 .array/port v0x6000012945a0, 18;
E_0x600003bd1180/8 .event anyedge, v0x6000012945a0_15, v0x6000012945a0_16, v0x6000012945a0_17, v0x6000012945a0_18;
v0x6000012945a0_19 .array/port v0x6000012945a0, 19;
v0x6000012945a0_20 .array/port v0x6000012945a0, 20;
v0x6000012945a0_21 .array/port v0x6000012945a0, 21;
v0x6000012945a0_22 .array/port v0x6000012945a0, 22;
E_0x600003bd1180/9 .event anyedge, v0x6000012945a0_19, v0x6000012945a0_20, v0x6000012945a0_21, v0x6000012945a0_22;
v0x6000012945a0_23 .array/port v0x6000012945a0, 23;
v0x6000012945a0_24 .array/port v0x6000012945a0, 24;
v0x6000012945a0_25 .array/port v0x6000012945a0, 25;
v0x6000012945a0_26 .array/port v0x6000012945a0, 26;
E_0x600003bd1180/10 .event anyedge, v0x6000012945a0_23, v0x6000012945a0_24, v0x6000012945a0_25, v0x6000012945a0_26;
v0x6000012945a0_27 .array/port v0x6000012945a0, 27;
v0x6000012945a0_28 .array/port v0x6000012945a0, 28;
v0x6000012945a0_29 .array/port v0x6000012945a0, 29;
v0x6000012945a0_30 .array/port v0x6000012945a0, 30;
E_0x600003bd1180/11 .event anyedge, v0x6000012945a0_27, v0x6000012945a0_28, v0x6000012945a0_29, v0x6000012945a0_30;
v0x6000012945a0_31 .array/port v0x6000012945a0, 31;
v0x6000012945a0_32 .array/port v0x6000012945a0, 32;
v0x6000012945a0_33 .array/port v0x6000012945a0, 33;
v0x6000012945a0_34 .array/port v0x6000012945a0, 34;
E_0x600003bd1180/12 .event anyedge, v0x6000012945a0_31, v0x6000012945a0_32, v0x6000012945a0_33, v0x6000012945a0_34;
v0x6000012945a0_35 .array/port v0x6000012945a0, 35;
v0x6000012945a0_36 .array/port v0x6000012945a0, 36;
v0x6000012945a0_37 .array/port v0x6000012945a0, 37;
v0x6000012945a0_38 .array/port v0x6000012945a0, 38;
E_0x600003bd1180/13 .event anyedge, v0x6000012945a0_35, v0x6000012945a0_36, v0x6000012945a0_37, v0x6000012945a0_38;
v0x6000012945a0_39 .array/port v0x6000012945a0, 39;
v0x6000012945a0_40 .array/port v0x6000012945a0, 40;
v0x6000012945a0_41 .array/port v0x6000012945a0, 41;
v0x6000012945a0_42 .array/port v0x6000012945a0, 42;
E_0x600003bd1180/14 .event anyedge, v0x6000012945a0_39, v0x6000012945a0_40, v0x6000012945a0_41, v0x6000012945a0_42;
v0x6000012945a0_43 .array/port v0x6000012945a0, 43;
v0x6000012945a0_44 .array/port v0x6000012945a0, 44;
v0x6000012945a0_45 .array/port v0x6000012945a0, 45;
v0x6000012945a0_46 .array/port v0x6000012945a0, 46;
E_0x600003bd1180/15 .event anyedge, v0x6000012945a0_43, v0x6000012945a0_44, v0x6000012945a0_45, v0x6000012945a0_46;
v0x6000012945a0_47 .array/port v0x6000012945a0, 47;
v0x6000012945a0_48 .array/port v0x6000012945a0, 48;
v0x6000012945a0_49 .array/port v0x6000012945a0, 49;
v0x6000012945a0_50 .array/port v0x6000012945a0, 50;
E_0x600003bd1180/16 .event anyedge, v0x6000012945a0_47, v0x6000012945a0_48, v0x6000012945a0_49, v0x6000012945a0_50;
v0x6000012945a0_51 .array/port v0x6000012945a0, 51;
v0x6000012945a0_52 .array/port v0x6000012945a0, 52;
v0x6000012945a0_53 .array/port v0x6000012945a0, 53;
v0x6000012945a0_54 .array/port v0x6000012945a0, 54;
E_0x600003bd1180/17 .event anyedge, v0x6000012945a0_51, v0x6000012945a0_52, v0x6000012945a0_53, v0x6000012945a0_54;
v0x6000012945a0_55 .array/port v0x6000012945a0, 55;
v0x6000012945a0_56 .array/port v0x6000012945a0, 56;
v0x6000012945a0_57 .array/port v0x6000012945a0, 57;
v0x6000012945a0_58 .array/port v0x6000012945a0, 58;
E_0x600003bd1180/18 .event anyedge, v0x6000012945a0_55, v0x6000012945a0_56, v0x6000012945a0_57, v0x6000012945a0_58;
v0x6000012945a0_59 .array/port v0x6000012945a0, 59;
v0x6000012945a0_60 .array/port v0x6000012945a0, 60;
v0x6000012945a0_61 .array/port v0x6000012945a0, 61;
v0x6000012945a0_62 .array/port v0x6000012945a0, 62;
E_0x600003bd1180/19 .event anyedge, v0x6000012945a0_59, v0x6000012945a0_60, v0x6000012945a0_61, v0x6000012945a0_62;
v0x6000012945a0_63 .array/port v0x6000012945a0, 63;
v0x6000012945a0_64 .array/port v0x6000012945a0, 64;
v0x6000012945a0_65 .array/port v0x6000012945a0, 65;
v0x6000012945a0_66 .array/port v0x6000012945a0, 66;
E_0x600003bd1180/20 .event anyedge, v0x6000012945a0_63, v0x6000012945a0_64, v0x6000012945a0_65, v0x6000012945a0_66;
v0x6000012945a0_67 .array/port v0x6000012945a0, 67;
v0x6000012945a0_68 .array/port v0x6000012945a0, 68;
v0x6000012945a0_69 .array/port v0x6000012945a0, 69;
v0x6000012945a0_70 .array/port v0x6000012945a0, 70;
E_0x600003bd1180/21 .event anyedge, v0x6000012945a0_67, v0x6000012945a0_68, v0x6000012945a0_69, v0x6000012945a0_70;
v0x6000012945a0_71 .array/port v0x6000012945a0, 71;
v0x6000012945a0_72 .array/port v0x6000012945a0, 72;
v0x6000012945a0_73 .array/port v0x6000012945a0, 73;
v0x6000012945a0_74 .array/port v0x6000012945a0, 74;
E_0x600003bd1180/22 .event anyedge, v0x6000012945a0_71, v0x6000012945a0_72, v0x6000012945a0_73, v0x6000012945a0_74;
v0x6000012945a0_75 .array/port v0x6000012945a0, 75;
v0x6000012945a0_76 .array/port v0x6000012945a0, 76;
v0x6000012945a0_77 .array/port v0x6000012945a0, 77;
v0x6000012945a0_78 .array/port v0x6000012945a0, 78;
E_0x600003bd1180/23 .event anyedge, v0x6000012945a0_75, v0x6000012945a0_76, v0x6000012945a0_77, v0x6000012945a0_78;
v0x6000012945a0_79 .array/port v0x6000012945a0, 79;
E_0x600003bd1180/24 .event anyedge, v0x6000012945a0_79;
E_0x600003bd1180 .event/or E_0x600003bd1180/0, E_0x600003bd1180/1, E_0x600003bd1180/2, E_0x600003bd1180/3, E_0x600003bd1180/4, E_0x600003bd1180/5, E_0x600003bd1180/6, E_0x600003bd1180/7, E_0x600003bd1180/8, E_0x600003bd1180/9, E_0x600003bd1180/10, E_0x600003bd1180/11, E_0x600003bd1180/12, E_0x600003bd1180/13, E_0x600003bd1180/14, E_0x600003bd1180/15, E_0x600003bd1180/16, E_0x600003bd1180/17, E_0x600003bd1180/18, E_0x600003bd1180/19, E_0x600003bd1180/20, E_0x600003bd1180/21, E_0x600003bd1180/22, E_0x600003bd1180/23, E_0x600003bd1180/24;
L_0x6000010b19a0 .part L_0x600000ab4070, 0, 16;
L_0x6000010b1a40 .part L_0x600000ab40e0, 0, 16;
L_0x6000010b1ae0 .part L_0x600000ab4070, 16, 16;
L_0x6000010b1b80 .part L_0x600000ab40e0, 16, 16;
L_0x6000010b1c20 .part L_0x600000ab4070, 32, 16;
L_0x6000010b1cc0 .part L_0x600000ab40e0, 32, 16;
L_0x6000010b1d60 .part L_0x600000ab4070, 48, 16;
L_0x6000010b1e00 .part L_0x600000ab40e0, 48, 16;
L_0x6000010b1ea0 .part L_0x600000ab4070, 64, 16;
L_0x6000010b1f40 .part L_0x600000ab40e0, 64, 16;
L_0x6000010b1fe0 .part L_0x600000ab4070, 80, 16;
L_0x6000010b2080 .part L_0x600000ab40e0, 80, 16;
L_0x6000010b2120 .part L_0x600000ab4070, 96, 16;
L_0x6000010b21c0 .part L_0x600000ab40e0, 96, 16;
L_0x6000010b2260 .part L_0x600000ab4070, 112, 16;
L_0x6000010b2300 .part L_0x600000ab40e0, 112, 16;
L_0x6000010b23a0 .part L_0x600000ab4070, 128, 16;
L_0x6000010b2440 .part L_0x600000ab40e0, 128, 16;
L_0x6000010b24e0 .part L_0x600000ab4070, 144, 16;
L_0x6000010b2620 .part L_0x600000ab40e0, 144, 16;
L_0x6000010b26c0 .part L_0x600000ab4070, 160, 16;
L_0x6000010b2580 .part L_0x600000ab40e0, 160, 16;
L_0x6000010b2760 .part L_0x600000ab4070, 176, 16;
L_0x6000010b2800 .part L_0x600000ab40e0, 176, 16;
L_0x6000010b28a0 .part L_0x600000ab4070, 192, 16;
L_0x6000010b2940 .part L_0x600000ab40e0, 192, 16;
L_0x6000010b29e0 .part L_0x600000ab4070, 208, 16;
L_0x6000010b2a80 .part L_0x600000ab40e0, 208, 16;
L_0x6000010b2b20 .part L_0x600000ab4070, 224, 16;
L_0x6000010b2bc0 .part L_0x600000ab40e0, 224, 16;
L_0x6000010b2c60 .part L_0x600000ab4070, 240, 16;
L_0x6000010b2d00 .part L_0x600000ab40e0, 240, 16;
L_0x6000010b2da0 .part v0x600001377210_0, 120, 8;
L_0x6000010b2e40 .part v0x600001377210_0, 112, 8;
L_0x6000010b2ee0 .part v0x600001377210_0, 107, 5;
L_0x6000010b2f80 .part v0x600001377210_0, 102, 5;
L_0x6000010b3020 .part v0x600001377210_0, 97, 5;
L_0x6000010b30c0 .part v0x600001377210_0, 32, 16;
L_0x6000010b3160 .part v0x600001377210_0, 76, 20;
L_0x6000010b3200 .part v0x600001377210_0, 48, 16;
L_0x6000010b32a0 .array/port v0x600001294fc0, L_0x6000010b3340;
L_0x6000010b3340 .concat [ 5 2 0 0], v0x600001295170_0, L_0x1400dabe8;
L_0x6000010b33e0 .array/port v0x600001294fc0, L_0x6000010b3480;
L_0x6000010b3480 .concat [ 5 2 0 0], v0x600001295320_0, L_0x1400dac30;
L_0x6000010b3520 .cmp/eq 3, v0x600001294cf0_0, L_0x1400dac78;
S_0x138f84910 .scope generate, "lane_extract[0]" "lane_extract[0]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd11c0 .param/l "i" 1 12 137, +C4<00>;
v0x6000012942d0_0 .array/port v0x6000012942d0, 0;
v0x6000012942d0_1 .array/port v0x6000012942d0, 1;
v0x6000012942d0_2 .array/port v0x6000012942d0, 2;
v0x6000012942d0_3 .array/port v0x6000012942d0, 3;
E_0x600003bd1240/0 .event anyedge, v0x6000012942d0_0, v0x6000012942d0_1, v0x6000012942d0_2, v0x6000012942d0_3;
v0x6000012942d0_4 .array/port v0x6000012942d0, 4;
v0x6000012942d0_5 .array/port v0x6000012942d0, 5;
v0x6000012942d0_6 .array/port v0x6000012942d0, 6;
v0x6000012942d0_7 .array/port v0x6000012942d0, 7;
E_0x600003bd1240/1 .event anyedge, v0x6000012942d0_4, v0x6000012942d0_5, v0x6000012942d0_6, v0x6000012942d0_7;
v0x6000012942d0_8 .array/port v0x6000012942d0, 8;
v0x6000012942d0_9 .array/port v0x6000012942d0, 9;
v0x6000012942d0_10 .array/port v0x6000012942d0, 10;
v0x6000012942d0_11 .array/port v0x6000012942d0, 11;
E_0x600003bd1240/2 .event anyedge, v0x6000012942d0_8, v0x6000012942d0_9, v0x6000012942d0_10, v0x6000012942d0_11;
v0x6000012942d0_12 .array/port v0x6000012942d0, 12;
v0x6000012942d0_13 .array/port v0x6000012942d0, 13;
v0x6000012942d0_14 .array/port v0x6000012942d0, 14;
v0x6000012942d0_15 .array/port v0x6000012942d0, 15;
E_0x600003bd1240/3 .event anyedge, v0x6000012942d0_12, v0x6000012942d0_13, v0x6000012942d0_14, v0x6000012942d0_15;
E_0x600003bd1240 .event/or E_0x600003bd1240/0, E_0x600003bd1240/1, E_0x600003bd1240/2, E_0x600003bd1240/3;
E_0x600003bd1280/0 .event anyedge, v0x600001294e10_0, v0x6000012941b0_0, v0x6000012941b0_1, v0x6000012941b0_2;
E_0x600003bd1280/1 .event anyedge, v0x6000012941b0_3, v0x6000012941b0_4, v0x6000012941b0_5, v0x6000012941b0_6;
E_0x600003bd1280/2 .event anyedge, v0x6000012941b0_7, v0x6000012941b0_8, v0x6000012941b0_9, v0x6000012941b0_10;
E_0x600003bd1280/3 .event anyedge, v0x6000012941b0_11, v0x6000012941b0_12, v0x6000012941b0_13, v0x6000012941b0_14;
E_0x600003bd1280/4 .event anyedge, v0x6000012941b0_15, v0x600001294240_0, v0x600001294240_1, v0x600001294240_2;
E_0x600003bd1280/5 .event anyedge, v0x600001294240_3, v0x600001294240_4, v0x600001294240_5, v0x600001294240_6;
E_0x600003bd1280/6 .event anyedge, v0x600001294240_7, v0x600001294240_8, v0x600001294240_9, v0x600001294240_10;
E_0x600003bd1280/7 .event anyedge, v0x600001294240_11, v0x600001294240_12, v0x600001294240_13, v0x600001294240_14;
E_0x600003bd1280/8 .event anyedge, v0x600001294240_15, v0x600001294090_0;
E_0x600003bd1280 .event/or E_0x600003bd1280/0, E_0x600003bd1280/1, E_0x600003bd1280/2, E_0x600003bd1280/3, E_0x600003bd1280/4, E_0x600003bd1280/5, E_0x600003bd1280/6, E_0x600003bd1280/7, E_0x600003bd1280/8;
S_0x138fba8f0 .scope generate, "lane_extract[1]" "lane_extract[1]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd12c0 .param/l "i" 1 12 137, +C4<01>;
S_0x138fbaa60 .scope generate, "lane_extract[2]" "lane_extract[2]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd1340 .param/l "i" 1 12 137, +C4<010>;
S_0x138fbabd0 .scope generate, "lane_extract[3]" "lane_extract[3]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd13c0 .param/l "i" 1 12 137, +C4<011>;
S_0x138fb4af0 .scope generate, "lane_extract[4]" "lane_extract[4]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd1480 .param/l "i" 1 12 137, +C4<0100>;
S_0x138fb4c60 .scope generate, "lane_extract[5]" "lane_extract[5]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd1500 .param/l "i" 1 12 137, +C4<0101>;
S_0x138fb4dd0 .scope generate, "lane_extract[6]" "lane_extract[6]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd1580 .param/l "i" 1 12 137, +C4<0110>;
S_0x138fb4f40 .scope generate, "lane_extract[7]" "lane_extract[7]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd1600 .param/l "i" 1 12 137, +C4<0111>;
S_0x138fb50b0 .scope generate, "lane_extract[8]" "lane_extract[8]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd1440 .param/l "i" 1 12 137, +C4<01000>;
S_0x138fb5220 .scope generate, "lane_extract[9]" "lane_extract[9]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd16c0 .param/l "i" 1 12 137, +C4<01001>;
S_0x138fb5390 .scope generate, "lane_extract[10]" "lane_extract[10]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd1740 .param/l "i" 1 12 137, +C4<01010>;
S_0x138fb5500 .scope generate, "lane_extract[11]" "lane_extract[11]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd17c0 .param/l "i" 1 12 137, +C4<01011>;
S_0x138fb5670 .scope generate, "lane_extract[12]" "lane_extract[12]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd1840 .param/l "i" 1 12 137, +C4<01100>;
S_0x138fb57e0 .scope generate, "lane_extract[13]" "lane_extract[13]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd18c0 .param/l "i" 1 12 137, +C4<01101>;
S_0x138fb5950 .scope generate, "lane_extract[14]" "lane_extract[14]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd1940 .param/l "i" 1 12 137, +C4<01110>;
S_0x138fb5ac0 .scope generate, "lane_extract[15]" "lane_extract[15]" 12 137, 12 137 0, S_0x138f84490;
 .timescale 0 0;
P_0x600003bd19c0 .param/l "i" 1 12 137, +C4<01111>;
S_0x1398410e0 .scope task, "preload_instructions" "preload_instructions" 3 144, 3 144 0, S_0x139861260;
 .timescale -9 -12;
TD_tb_top.preload_instructions ;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132f450, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013473c0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137f330, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012972a0, 4, 0;
    %vpi_call/w 3 151 "$display", "  INFO: HALT instruction preloaded to all TPCs" {0 0 0};
    %end;
S_0x138fb6240 .scope task, "wait_done" "wait_done" 3 158, 3 158 0, S_0x139861260;
 .timescale -9 -12;
v0x6000012adc20_0 .var "mask", 3 0;
v0x6000012adcb0_0 .var "success", 0 0;
TD_tb_top.wait_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000012afa80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012adcb0_0, 0, 1;
T_11.9 ;
    %load/vec4 v0x6000012afa80_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_11.11, 5;
    %load/vec4 v0x6000012adcb0_0;
    %nor/r;
    %and;
T_11.11;
    %flag_set/vec4 8;
    %jmp/0xz T_11.10, 8;
    %wait E_0x600003bccb40;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x6000013f33c0_0, 0, 12;
    %fork TD_tb_top.axi_read, S_0x138ff8b30;
    %join;
    %load/vec4 v0x6000012aef40_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0x6000012adc20_0;
    %and;
    %load/vec4 v0x6000012adc20_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012adcb0_0, 0, 1;
T_11.12 ;
    %load/vec4 v0x6000012afa80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000012afa80_0, 0, 32;
    %jmp T_11.9;
T_11.10 ;
    %end;
    .scope S_0x138fd4b80;
T_12 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000130ed90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000130ec70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000130ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000130ebe0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60000130e880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000130ec70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x60000130ec70_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000130ec70_0, 0;
T_12.2 ;
    %load/vec4 v0x60000130f450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000130ed00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_12.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %load/vec4 v0x60000130ed00_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000130ed00_0, 0;
T_12.5 ;
    %load/vec4 v0x60000130db90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000130ebe0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_12.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0x60000130ebe0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000130ebe0_0, 0;
T_12.8 ;
    %load/vec4 v0x60000130ea30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.13, 9;
    %load/vec4 v0x60000130e910_0;
    %and;
T_12.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %load/vec4 v0x60000130ec70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000130ec70_0, 0;
T_12.11 ;
    %load/vec4 v0x60000130f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.16, 9;
    %load/vec4 v0x60000130f4e0_0;
    %and;
T_12.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x60000130ed00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000130ed00_0, 0;
T_12.14 ;
    %load/vec4 v0x60000130dd40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.19, 9;
    %load/vec4 v0x60000130dc20_0;
    %and;
T_12.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %load/vec4 v0x60000130ebe0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000130ebe0_0, 0;
T_12.17 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x138fd4b80;
T_13 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000130ed90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000130e400_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000130e5b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000130e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130e2e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000130e7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130ea30_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000130f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130f600_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000130db00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130de60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130f210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000130d8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000130d950_0, 0;
    %fork t_1, S_0x138fd2530;
    %jmp t_0;
    .scope S_0x138fd2530;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000130c630_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x60000130c630_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000130c630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130e640, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000130c630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130e520, 0, 4;
    %load/vec4 v0x60000130c630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000130c630_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x138fd4b80;
t_0 %join;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60000130ea30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0x60000130e910_0;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130ea30_0, 0;
T_13.4 ;
    %load/vec4 v0x60000130f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.9, 9;
    %load/vec4 v0x60000130f4e0_0;
    %and;
T_13.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130f600_0, 0;
T_13.7 ;
    %load/vec4 v0x60000130dd40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.12, 9;
    %load/vec4 v0x60000130dc20_0;
    %and;
T_13.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130dd40_0, 0;
T_13.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130de60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130e2e0_0, 0;
    %load/vec4 v0x60000130ef40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %jmp T_13.24;
T_13.13 ;
    %load/vec4 v0x60000130ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.25, 8;
    %load/vec4 v0x60000130eeb0_0;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000130e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130df80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.25 ;
    %jmp T_13.24;
T_13.14 ;
    %load/vec4 v0x60000130eb50_0;
    %assign/vec4 v0x60000130e130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130e2e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %jmp T_13.24;
T_13.15 ;
    %load/vec4 v0x60000130e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %load/vec4 v0x60000130e1c0_0;
    %assign/vec4 v0x60000130e400_0, 0;
    %load/vec4 v0x60000130e1c0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000130d8c0_0, 0;
    %load/vec4 v0x60000130e1c0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000130d950_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.27 ;
    %jmp T_13.24;
T_13.16 ;
    %load/vec4 v0x60000130d8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_13.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_13.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_13.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_13.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_13.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130df80_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %jmp T_13.39;
T_13.29 ;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %jmp T_13.39;
T_13.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %jmp T_13.39;
T_13.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %jmp T_13.39;
T_13.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %jmp T_13.39;
T_13.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %jmp T_13.39;
T_13.34 ;
    %load/vec4 v0x60000130e5b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_13.40, 5;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000130e5b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130e640, 0, 4;
    %load/vec4 v0x60000130e400_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000130e5b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130e520, 0, 4;
    %load/vec4 v0x60000130e5b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000130e5b0_0, 0;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %jmp T_13.41;
T_13.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130df80_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.41 ;
    %jmp T_13.39;
T_13.35 ;
    %load/vec4 v0x60000130e5b0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.42, 5;
    %load/vec4 v0x60000130e5b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000130e520, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.44, 5;
    %load/vec4 v0x60000130e5b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000130e520, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000130e5b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130e520, 0, 4;
    %load/vec4 v0x60000130e5b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000130e640, 4;
    %assign/vec4 v0x60000130eb50_0, 0;
    %jmp T_13.45;
T_13.44 ;
    %load/vec4 v0x60000130e5b0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000130e5b0_0, 0;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
T_13.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %jmp T_13.43;
T_13.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130df80_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.43 ;
    %jmp T_13.39;
T_13.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130f210_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %jmp T_13.39;
T_13.37 ;
    %load/vec4 v0x60000130d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130de60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.46 ;
    %jmp T_13.39;
T_13.39 ;
    %pop/vec4 1;
    %jmp T_13.24;
T_13.17 ;
    %load/vec4 v0x60000130d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.48 ;
    %jmp T_13.24;
T_13.18 ;
    %load/vec4 v0x60000130d8c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.52, 6;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %jmp T_13.54;
T_13.50 ;
    %load/vec4 v0x60000130e400_0;
    %assign/vec4 v0x60000130e7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130ea30_0, 0;
    %load/vec4 v0x60000130e910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.55, 8;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.55 ;
    %jmp T_13.54;
T_13.51 ;
    %load/vec4 v0x60000130e400_0;
    %assign/vec4 v0x60000130f3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130f600_0, 0;
    %load/vec4 v0x60000130f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.57, 8;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.57 ;
    %jmp T_13.54;
T_13.52 ;
    %load/vec4 v0x60000130e400_0;
    %assign/vec4 v0x60000130db00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130dd40_0, 0;
    %load/vec4 v0x60000130dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.59, 8;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.59 ;
    %jmp T_13.54;
T_13.54 ;
    %pop/vec4 1;
    %jmp T_13.24;
T_13.19 ;
    %load/vec4 v0x60000130d950_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_13.64, 6;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
    %jmp T_13.66;
T_13.61 ;
    %load/vec4 v0x60000130e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.67, 8;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.67 ;
    %jmp T_13.66;
T_13.62 ;
    %load/vec4 v0x60000130f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.69, 8;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.69 ;
    %jmp T_13.66;
T_13.63 ;
    %load/vec4 v0x60000130d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.71, 8;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.71 ;
    %jmp T_13.66;
T_13.64 ;
    %load/vec4 v0x60000130d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.73, 8;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.73 ;
    %jmp T_13.66;
T_13.66 ;
    %pop/vec4 1;
    %jmp T_13.24;
T_13.20 ;
    %load/vec4 v0x60000130f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130f210_0, 0;
    %load/vec4 v0x60000130eb50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.75 ;
    %jmp T_13.24;
T_13.21 ;
    %load/vec4 v0x60000130ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.77, 8;
    %load/vec4 v0x60000130eeb0_0;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000130e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130de60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.77 ;
    %jmp T_13.24;
T_13.22 ;
    %load/vec4 v0x60000130ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130df80_0, 0;
    %load/vec4 v0x60000130eeb0_0;
    %assign/vec4 v0x60000130eb50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000130e5b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130ef40_0, 0;
T_13.79 ;
    %jmp T_13.24;
T_13.24 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x138f9ed20;
T_14 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001317840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000130f9f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000013178d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001317960, 4;
    %assign/vec4 v0x60000130f9f0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x138f9a080;
T_15 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001317840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000130fc30_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x60000130fc30_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000130fc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130fba0, 0, 4;
    %load/vec4 v0x60000130fc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000130fc30_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000130fcc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000013178d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001317960, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130fba0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000130fc30_0, 0, 32;
T_15.6 ;
    %load/vec4 v0x60000130fc30_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_15.7, 5;
    %load/vec4 v0x60000130fc30_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000130fba0, 4;
    %ix/getv/s 3, v0x60000130fc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130fba0, 0, 4;
    %load/vec4 v0x60000130fc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000130fc30_0, 0, 32;
    %jmp T_15.6;
T_15.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000130fba0, 4;
    %assign/vec4 v0x60000130fcc0_0, 0;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x138f953e0;
T_16 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001317840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000130ff00_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x60000130ff00_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000130ff00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130fe70, 0, 4;
    %load/vec4 v0x60000130ff00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000130ff00_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001300000_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000013178d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001317960, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130fe70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000130ff00_0, 0, 32;
T_16.6 ;
    %load/vec4 v0x60000130ff00_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_16.7, 5;
    %load/vec4 v0x60000130ff00_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000130fe70, 4;
    %ix/getv/s 3, v0x60000130ff00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130fe70, 0, 4;
    %load/vec4 v0x60000130ff00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000130ff00_0, 0, 32;
    %jmp T_16.6;
T_16.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000130fe70, 4;
    %assign/vec4 v0x600001300000_0, 0;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x138f90740;
T_17 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001317840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001300240_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x600001300240_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001300240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013001b0, 0, 4;
    %load/vec4 v0x600001300240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001300240_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013002d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000013178d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001317960, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013001b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001300240_0, 0, 32;
T_17.6 ;
    %load/vec4 v0x600001300240_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_17.7, 5;
    %load/vec4 v0x600001300240_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013001b0, 4;
    %ix/getv/s 3, v0x600001300240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013001b0, 0, 4;
    %load/vec4 v0x600001300240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001300240_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013001b0, 4;
    %assign/vec4 v0x6000013002d0_0, 0;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x138f89450;
T_18 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001300d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001300f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001300870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013007e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001300cf0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001300ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600001300ea0_0;
    %assign/vec4 v0x600001300f30_0, 0;
T_18.2 ;
    %load/vec4 v0x600001300a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600001300750_0;
    %assign/vec4 v0x600001300870_0, 0;
    %load/vec4 v0x600001300870_0;
    %assign/vec4 v0x6000013007e0_0, 0;
    %load/vec4 v0x600001300900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600001300bd0_0;
    %assign/vec4 v0x600001300cf0_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600001300c60_0;
    %load/vec4 v0x600001300bd0_0;
    %add;
    %assign/vec4 v0x600001300cf0_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x138f41260;
T_19 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000013022e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001302490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001301dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001301d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001302250_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600001302010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001302400_0;
    %assign/vec4 v0x600001302490_0, 0;
T_19.2 ;
    %load/vec4 v0x600001301f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001301cb0_0;
    %assign/vec4 v0x600001301dd0_0, 0;
    %load/vec4 v0x600001301dd0_0;
    %assign/vec4 v0x600001301d40_0, 0;
    %load/vec4 v0x600001301e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600001302130_0;
    %assign/vec4 v0x600001302250_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000013021c0_0;
    %load/vec4 v0x600001302130_0;
    %add;
    %assign/vec4 v0x600001302250_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x138f40e20;
T_20 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001303840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013039f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001303330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013032a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013037b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001303570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600001303960_0;
    %assign/vec4 v0x6000013039f0_0, 0;
T_20.2 ;
    %load/vec4 v0x6000013034e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600001303210_0;
    %assign/vec4 v0x600001303330_0, 0;
    %load/vec4 v0x600001303330_0;
    %assign/vec4 v0x6000013032a0_0, 0;
    %load/vec4 v0x6000013033c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600001303690_0;
    %assign/vec4 v0x6000013037b0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600001303720_0;
    %load/vec4 v0x600001303690_0;
    %add;
    %assign/vec4 v0x6000013037b0_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x138f66870;
T_21 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001304e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001304fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001304900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001304870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001304d80_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600001304b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600001304f30_0;
    %assign/vec4 v0x600001304fc0_0, 0;
T_21.2 ;
    %load/vec4 v0x600001304ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000013047e0_0;
    %assign/vec4 v0x600001304900_0, 0;
    %load/vec4 v0x600001304900_0;
    %assign/vec4 v0x600001304870_0, 0;
    %load/vec4 v0x600001304990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600001304c60_0;
    %assign/vec4 v0x600001304d80_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600001304cf0_0;
    %load/vec4 v0x600001304c60_0;
    %add;
    %assign/vec4 v0x600001304d80_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x138f5f580;
T_22 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001306370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001306520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001305e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001305dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013062e0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000013060a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001306490_0;
    %assign/vec4 v0x600001306520_0, 0;
T_22.2 ;
    %load/vec4 v0x600001306010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600001305d40_0;
    %assign/vec4 v0x600001305e60_0, 0;
    %load/vec4 v0x600001305e60_0;
    %assign/vec4 v0x600001305dd0_0, 0;
    %load/vec4 v0x600001305ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000013061c0_0;
    %assign/vec4 v0x6000013062e0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600001306250_0;
    %load/vec4 v0x6000013061c0_0;
    %add;
    %assign/vec4 v0x6000013062e0_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x138f5a8e0;
T_23 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000013078d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001307a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013073c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001307330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001307840_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001307600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000013079f0_0;
    %assign/vec4 v0x600001307a80_0, 0;
T_23.2 ;
    %load/vec4 v0x600001307570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000013072a0_0;
    %assign/vec4 v0x6000013073c0_0, 0;
    %load/vec4 v0x6000013073c0_0;
    %assign/vec4 v0x600001307330_0, 0;
    %load/vec4 v0x600001307450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600001307720_0;
    %assign/vec4 v0x600001307840_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000013077b0_0;
    %load/vec4 v0x600001307720_0;
    %add;
    %assign/vec4 v0x600001307840_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x138f55c40;
T_24 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001318ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001319050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001318990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001318900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001318e10_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600001318bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x600001318fc0_0;
    %assign/vec4 v0x600001319050_0, 0;
T_24.2 ;
    %load/vec4 v0x600001318b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x600001318870_0;
    %assign/vec4 v0x600001318990_0, 0;
    %load/vec4 v0x600001318990_0;
    %assign/vec4 v0x600001318900_0, 0;
    %load/vec4 v0x600001318a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x600001318cf0_0;
    %assign/vec4 v0x600001318e10_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x600001318d80_0;
    %load/vec4 v0x600001318cf0_0;
    %add;
    %assign/vec4 v0x600001318e10_0, 0;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x138f50fa0;
T_25 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000131a400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000131a5b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001319ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001319e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000131a370_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x60000131a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x60000131a520_0;
    %assign/vec4 v0x60000131a5b0_0, 0;
T_25.2 ;
    %load/vec4 v0x60000131a0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x600001319dd0_0;
    %assign/vec4 v0x600001319ef0_0, 0;
    %load/vec4 v0x600001319ef0_0;
    %assign/vec4 v0x600001319e60_0, 0;
    %load/vec4 v0x600001319f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x60000131a250_0;
    %assign/vec4 v0x60000131a370_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x60000131a2e0_0;
    %load/vec4 v0x60000131a250_0;
    %add;
    %assign/vec4 v0x60000131a370_0, 0;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x138f49cb0;
T_26 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000131b960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000131bb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000131b450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000131b3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000131b8d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60000131b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x60000131ba80_0;
    %assign/vec4 v0x60000131bb10_0, 0;
T_26.2 ;
    %load/vec4 v0x60000131b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x60000131b330_0;
    %assign/vec4 v0x60000131b450_0, 0;
    %load/vec4 v0x60000131b450_0;
    %assign/vec4 v0x60000131b3c0_0, 0;
    %load/vec4 v0x60000131b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x60000131b7b0_0;
    %assign/vec4 v0x60000131b8d0_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x60000131b840_0;
    %load/vec4 v0x60000131b7b0_0;
    %add;
    %assign/vec4 v0x60000131b8d0_0, 0;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x138f45010;
T_27 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000131cf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000131d0e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000131ca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000131c990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000131cea0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60000131cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x60000131d050_0;
    %assign/vec4 v0x60000131d0e0_0, 0;
T_27.2 ;
    %load/vec4 v0x60000131cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x60000131c900_0;
    %assign/vec4 v0x60000131ca20_0, 0;
    %load/vec4 v0x60000131ca20_0;
    %assign/vec4 v0x60000131c990_0, 0;
    %load/vec4 v0x60000131cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x60000131cd80_0;
    %assign/vec4 v0x60000131cea0_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x60000131ce10_0;
    %load/vec4 v0x60000131cd80_0;
    %add;
    %assign/vec4 v0x60000131cea0_0, 0;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x13985f730;
T_28 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000131e490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000131e640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000131df80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000131def0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000131e400_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x60000131e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x60000131e5b0_0;
    %assign/vec4 v0x60000131e640_0, 0;
T_28.2 ;
    %load/vec4 v0x60000131e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x60000131de60_0;
    %assign/vec4 v0x60000131df80_0, 0;
    %load/vec4 v0x60000131df80_0;
    %assign/vec4 v0x60000131def0_0, 0;
    %load/vec4 v0x60000131e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x60000131e2e0_0;
    %assign/vec4 v0x60000131e400_0, 0;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x60000131e370_0;
    %load/vec4 v0x60000131e2e0_0;
    %add;
    %assign/vec4 v0x60000131e400_0, 0;
T_28.7 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x13983bef0;
T_29 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000131f9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000131fba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000131f4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000131f450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000131f960_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x60000131f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x60000131fb10_0;
    %assign/vec4 v0x60000131fba0_0, 0;
T_29.2 ;
    %load/vec4 v0x60000131f690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x60000131f3c0_0;
    %assign/vec4 v0x60000131f4e0_0, 0;
    %load/vec4 v0x60000131f4e0_0;
    %assign/vec4 v0x60000131f450_0, 0;
    %load/vec4 v0x60000131f570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x60000131f840_0;
    %assign/vec4 v0x60000131f960_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x60000131f8d0_0;
    %load/vec4 v0x60000131f840_0;
    %add;
    %assign/vec4 v0x60000131f960_0, 0;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1398376a0;
T_30 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001310fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001311170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001310ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001310a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001310f30_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x600001310cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x6000013110e0_0;
    %assign/vec4 v0x600001311170_0, 0;
T_30.2 ;
    %load/vec4 v0x600001310c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x600001310990_0;
    %assign/vec4 v0x600001310ab0_0, 0;
    %load/vec4 v0x600001310ab0_0;
    %assign/vec4 v0x600001310a20_0, 0;
    %load/vec4 v0x600001310b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x600001310e10_0;
    %assign/vec4 v0x600001310f30_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x600001310ea0_0;
    %load/vec4 v0x600001310e10_0;
    %add;
    %assign/vec4 v0x600001310f30_0, 0;
T_30.7 ;
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x139832a00;
T_31 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001312520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013126d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001312010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001311f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001312490_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x600001312250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x600001312640_0;
    %assign/vec4 v0x6000013126d0_0, 0;
T_31.2 ;
    %load/vec4 v0x6000013121c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x600001311ef0_0;
    %assign/vec4 v0x600001312010_0, 0;
    %load/vec4 v0x600001312010_0;
    %assign/vec4 v0x600001311f80_0, 0;
    %load/vec4 v0x6000013120a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x600001312370_0;
    %assign/vec4 v0x600001312490_0, 0;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x600001312400_0;
    %load/vec4 v0x600001312370_0;
    %add;
    %assign/vec4 v0x600001312490_0, 0;
T_31.7 ;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1398290c0;
T_32 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001313a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001313c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001313570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013134e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013139f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x6000013137b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x600001313ba0_0;
    %assign/vec4 v0x600001313c30_0, 0;
T_32.2 ;
    %load/vec4 v0x600001313720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x600001313450_0;
    %assign/vec4 v0x600001313570_0, 0;
    %load/vec4 v0x600001313570_0;
    %assign/vec4 v0x6000013134e0_0, 0;
    %load/vec4 v0x600001313600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x6000013138d0_0;
    %assign/vec4 v0x6000013139f0_0, 0;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0x600001313960_0;
    %load/vec4 v0x6000013138d0_0;
    %add;
    %assign/vec4 v0x6000013139f0_0, 0;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x139824420;
T_33 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001315050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001315200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001314b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001314ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001314fc0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x600001314d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x600001315170_0;
    %assign/vec4 v0x600001315200_0, 0;
T_33.2 ;
    %load/vec4 v0x600001314cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x600001314a20_0;
    %assign/vec4 v0x600001314b40_0, 0;
    %load/vec4 v0x600001314b40_0;
    %assign/vec4 v0x600001314ab0_0, 0;
    %load/vec4 v0x600001314bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v0x600001314ea0_0;
    %assign/vec4 v0x600001314fc0_0, 0;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x600001314f30_0;
    %load/vec4 v0x600001314ea0_0;
    %add;
    %assign/vec4 v0x600001314fc0_0, 0;
T_33.7 ;
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x138faf500;
T_34 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001317840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000130f720_0, 0, 32;
T_34.2 ;
    %load/vec4 v0x60000130f720_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000130f720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130f690, 0, 4;
    %load/vec4 v0x60000130f720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000130f720_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x6000013174e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001317570, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130f690, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000130f720_0, 0, 32;
T_34.6 ;
    %load/vec4 v0x60000130f720_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_34.7, 5;
    %load/vec4 v0x60000130f720_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000130f690, 4;
    %ix/getv/s 3, v0x60000130f720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130f690, 0, 4;
    %load/vec4 v0x60000130f720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000130f720_0, 0, 32;
    %jmp T_34.6;
T_34.7 ;
T_34.4 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x138f84e20;
T_35 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001317840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000130f840_0, 0, 32;
T_35.2 ;
    %load/vec4 v0x60000130f840_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000130f840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130f7b0, 0, 4;
    %load/vec4 v0x60000130f840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000130f840_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x6000013174e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001317570, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130f7b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000130f840_0, 0, 32;
T_35.6 ;
    %load/vec4 v0x60000130f840_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.7, 5;
    %load/vec4 v0x60000130f840_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000130f7b0, 4;
    %ix/getv/s 3, v0x60000130f840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130f7b0, 0, 4;
    %load/vec4 v0x60000130f840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000130f840_0, 0, 32;
    %jmp T_35.6;
T_35.7 ;
T_35.4 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x138fa8660;
T_36 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001317840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000130f960_0, 0, 32;
T_36.2 ;
    %load/vec4 v0x60000130f960_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_36.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000130f960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130f8d0, 0, 4;
    %load/vec4 v0x60000130f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000130f960_0, 0, 32;
    %jmp T_36.2;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x6000013174e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001317570, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130f8d0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000130f960_0, 0, 32;
T_36.6 ;
    %load/vec4 v0x60000130f960_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_36.7, 5;
    %load/vec4 v0x60000130f960_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000130f8d0, 4;
    %ix/getv/s 3, v0x60000130f960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000130f8d0, 0, 4;
    %load/vec4 v0x60000130f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000130f960_0, 0, 32;
    %jmp T_36.6;
T_36.7 ;
T_36.4 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x138fcfee0;
T_37 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001317840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001317b10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001317210_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x600001317ba0_0;
    %assign/vec4 v0x600001317b10_0, 0;
    %load/vec4 v0x6000013172a0_0;
    %assign/vec4 v0x600001317210_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x138fcfee0;
T_38 ;
    %wait E_0x600003bcec00;
    %load/vec4 v0x600001317b10_0;
    %store/vec4 v0x600001317ba0_0, 0, 3;
    %load/vec4 v0x600001317210_0;
    %store/vec4 v0x6000013172a0_0, 0, 16;
    %load/vec4 v0x600001317b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %jmp T_38.5;
T_38.0 ;
    %load/vec4 v0x600001317a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x600001317d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_38.9, 8;
T_38.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_38.9, 8;
 ; End of false expr.
    %blend;
T_38.9;
    %store/vec4 v0x600001317ba0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000013172a0_0, 0, 16;
T_38.6 ;
    %jmp T_38.5;
T_38.1 ;
    %load/vec4 v0x600001317d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001317ba0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000013172a0_0, 0, 16;
T_38.10 ;
    %jmp T_38.5;
T_38.2 ;
    %load/vec4 v0x600001317210_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000013172a0_0, 0, 16;
    %load/vec4 v0x600001317060_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001317210_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_38.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001317ba0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000013172a0_0, 0, 16;
T_38.12 ;
    %jmp T_38.5;
T_38.3 ;
    %load/vec4 v0x600001317210_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000013172a0_0, 0, 16;
    %load/vec4 v0x600001317450_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001317210_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_38.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001317ba0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000013172a0_0, 0, 16;
T_38.14 ;
    %jmp T_38.5;
T_38.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001317ba0_0, 0, 3;
    %jmp T_38.5;
T_38.5 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x138ff0360;
T_39 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x138ff0360;
T_40 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x138feb550;
T_41 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x138feb550;
T_42 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x138feb6c0;
T_43 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x138feb6c0;
T_44 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x138fe8f00;
T_45 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x138fe8f00;
T_46 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x138fe9070;
T_47 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x138fe9070;
T_48 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x138fe68b0;
T_49 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x138fe68b0;
T_50 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x138fe6a20;
T_51 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x138fe6a20;
T_52 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x138fe4260;
T_53 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x138fe4260;
T_54 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x138fe43d0;
T_55 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x138fe43d0;
T_56 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x138fe1c10;
T_57 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x138fe1c10;
T_58 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x138fe1d80;
T_59 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x138fe1d80;
T_60 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x138fdf5c0;
T_61 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_61.9;
T_61.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_61.9;
T_61.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_61.9;
T_61.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_61.9;
T_61.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.11, 8;
T_61.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_61.11, 8;
 ; End of false expr.
    %blend;
T_61.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_61.9;
T_61.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.13, 8;
T_61.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_61.13, 8;
 ; End of false expr.
    %blend;
T_61.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_61.9;
T_61.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_61.9;
T_61.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_61.9;
T_61.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_61.9;
T_61.9 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x138fdf5c0;
T_62 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x138fdf730;
T_63 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_63.9;
T_63.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_63.9;
T_63.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_63.9;
T_63.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_63.9;
T_63.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.11, 8;
T_63.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_63.11, 8;
 ; End of false expr.
    %blend;
T_63.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_63.9;
T_63.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.13, 8;
T_63.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_63.13, 8;
 ; End of false expr.
    %blend;
T_63.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_63.9;
T_63.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_63.9;
T_63.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_63.9;
T_63.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_63.9;
T_63.9 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x138fdf730;
T_64 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x138fdcf70;
T_65 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_65.9;
T_65.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_65.9;
T_65.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_65.9;
T_65.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_65.9;
T_65.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_65.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_65.11, 8;
T_65.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_65.11, 8;
 ; End of false expr.
    %blend;
T_65.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_65.9;
T_65.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_65.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_65.13, 8;
T_65.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_65.13, 8;
 ; End of false expr.
    %blend;
T_65.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_65.9;
T_65.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_65.9;
T_65.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_65.9;
T_65.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_65.9;
T_65.9 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x138fdcf70;
T_66 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x138fdd0e0;
T_67 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_67.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_67.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_67.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_67.9;
T_67.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_67.9;
T_67.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_67.9;
T_67.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_67.9;
T_67.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_67.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_67.11, 8;
T_67.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_67.11, 8;
 ; End of false expr.
    %blend;
T_67.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_67.9;
T_67.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_67.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_67.13, 8;
T_67.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_67.13, 8;
 ; End of false expr.
    %blend;
T_67.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_67.9;
T_67.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_67.9;
T_67.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_67.9;
T_67.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_67.9;
T_67.9 ;
    %pop/vec4 1;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x138fdd0e0;
T_68 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x138fda920;
T_69 ;
    %wait E_0x600003bc1cc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_69.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_69.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_69.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_69.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_69.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_69.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_69.9;
T_69.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_69.9;
T_69.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_69.9;
T_69.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c3f0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_69.9;
T_69.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_69.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_69.11, 8;
T_69.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_69.11, 8;
 ; End of false expr.
    %blend;
T_69.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_69.9;
T_69.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_69.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_69.13, 8;
T_69.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %jmp/0 T_69.13, 8;
 ; End of false expr.
    %blend;
T_69.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_69.9;
T_69.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_69.9;
T_69.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c360, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_69.9;
T_69.7 ;
    %load/vec4 v0x60000132c240_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000132c480, 4, 0;
    %jmp T_69.9;
T_69.9 ;
    %pop/vec4 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x138fda920;
T_70 ;
    %wait E_0x600003bc1c80;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c480, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000132bb10_0, 4, 16;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x138ff01f0;
T_71 ;
    %wait E_0x600003bc1bc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000132c2d0_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x60000132c2d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_71.1, 5;
    %ix/getv/s 4, v0x60000132c2d0_0;
    %load/vec4a v0x60000132c360, 4;
    %ix/getv/s 4, v0x60000132c2d0_0;
    %store/vec4a v0x60000132c750, 4, 0;
    %load/vec4 v0x60000132c2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000132c2d0_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000132ce10_0, 0, 32;
T_71.2 ;
    %load/vec4 v0x60000132ce10_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_71.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000132c2d0_0, 0, 32;
T_71.4 ;
    %load/vec4 v0x60000132c2d0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000132ce10_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_71.5, 5;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_71.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_71.8, 6;
    %load/vec4 v0x60000132ce10_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000132c750, 4;
    %load/vec4 v0x60000132ce10_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000132c750, 4, 0;
    %jmp T_71.10;
T_71.6 ;
    %load/vec4 v0x60000132ce10_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000132c750, 4;
    %load/vec4 v0x60000132ce10_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000132c750, 4;
    %add;
    %load/vec4 v0x60000132ce10_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000132c750, 4, 0;
    %jmp T_71.10;
T_71.7 ;
    %load/vec4 v0x60000132ce10_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000132c750, 4;
    %load/vec4 v0x60000132ce10_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000132c750, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_71.11, 8;
    %load/vec4 v0x60000132ce10_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000132c750, 4;
    %jmp/1 T_71.12, 8;
T_71.11 ; End of true expr.
    %load/vec4 v0x60000132ce10_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000132c750, 4;
    %jmp/0 T_71.12, 8;
 ; End of false expr.
    %blend;
T_71.12;
    %load/vec4 v0x60000132ce10_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000132c750, 4, 0;
    %jmp T_71.10;
T_71.8 ;
    %load/vec4 v0x60000132ce10_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000132c750, 4;
    %load/vec4 v0x60000132ce10_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000132c750, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_71.13, 8;
    %load/vec4 v0x60000132ce10_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000132c750, 4;
    %jmp/1 T_71.14, 8;
T_71.13 ; End of true expr.
    %load/vec4 v0x60000132ce10_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000132c750, 4;
    %jmp/0 T_71.14, 8;
 ; End of false expr.
    %blend;
T_71.14;
    %load/vec4 v0x60000132ce10_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000132c2d0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000132c750, 4, 0;
    %jmp T_71.10;
T_71.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000132c2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000132c2d0_0, 0, 32;
    %jmp T_71.4;
T_71.5 ;
    %load/vec4 v0x60000132ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000132ce10_0, 0, 32;
    %jmp T_71.2;
T_71.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000132c750, 4;
    %store/vec4 v0x60000132c6c0_0, 0, 16;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x138ff01f0;
T_72 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000132c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000132bde0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000132c120_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000132ba80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132cab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132c090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000132cfc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000132d0e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000132d320_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000132d4d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000132c240_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000132c5a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000132c000_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132cab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132c090_0, 0;
    %load/vec4 v0x60000132cea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_72.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
    %jmp T_72.10;
T_72.2 ;
    %load/vec4 v0x60000132be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.11, 8;
    %load/vec4 v0x60000132bc30_0;
    %assign/vec4 v0x60000132bde0_0, 0;
    %load/vec4 v0x60000132cf30_0;
    %assign/vec4 v0x60000132cfc0_0, 0;
    %load/vec4 v0x60000132d050_0;
    %assign/vec4 v0x60000132d0e0_0, 0;
    %load/vec4 v0x60000132d200_0;
    %assign/vec4 v0x60000132d320_0, 0;
    %load/vec4 v0x60000132d3b0_0;
    %assign/vec4 v0x60000132d4d0_0, 0;
    %load/vec4 v0x60000132c1b0_0;
    %assign/vec4 v0x60000132c240_0, 0;
    %load/vec4 v0x60000132c510_0;
    %assign/vec4 v0x60000132c5a0_0, 0;
    %load/vec4 v0x60000132bf00_0;
    %assign/vec4 v0x60000132c000_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
T_72.11 ;
    %jmp T_72.10;
T_72.3 ;
    %load/vec4 v0x60000132c000_0;
    %assign/vec4 v0x60000132c120_0, 0;
    %load/vec4 v0x60000132c5a0_0;
    %assign/vec4 v0x60000132ba80_0, 0;
    %load/vec4 v0x60000132cfc0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_72.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_72.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_72.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_72.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_72.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
    %jmp T_72.19;
T_72.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000132cab0_0, 0;
    %load/vec4 v0x60000132c5a0_0;
    %assign/vec4 v0x60000132c900_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
    %jmp T_72.19;
T_72.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000132cd80_0, 0;
    %load/vec4 v0x60000132c5a0_0;
    %assign/vec4 v0x60000132c900_0, 0;
    %load/vec4 v0x60000132d290_0;
    %assign/vec4 v0x60000132cc60_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
    %jmp T_72.19;
T_72.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
    %jmp T_72.19;
T_72.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
    %jmp T_72.19;
T_72.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
    %jmp T_72.19;
T_72.19 ;
    %pop/vec4 1;
    %jmp T_72.10;
T_72.4 ;
    %load/vec4 v0x60000132bb10_0;
    %load/vec4 v0x60000132d0e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000132d170, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
    %jmp T_72.10;
T_72.5 ;
    %load/vec4 v0x60000132cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.20, 8;
    %load/vec4 v0x60000132cfc0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_72.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
    %jmp T_72.23;
T_72.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
T_72.23 ;
T_72.20 ;
    %jmp T_72.10;
T_72.6 ;
    %load/vec4 v0x60000132c990_0;
    %load/vec4 v0x60000132d0e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000132d170, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
    %jmp T_72.10;
T_72.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x60000132c6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000132d0e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000132d170, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
    %jmp T_72.10;
T_72.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000132c090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000132cea0_0, 0;
    %jmp T_72.10;
T_72.10 ;
    %pop/vec4 1;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x138fd71d0;
T_73 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000130be70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000130bcc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000130bd50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000130b4e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000130bde0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000130b570_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000130b960_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000130bc30_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000130b7b0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000130b840_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000130ba80_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000130bb10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000130b600_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000130c000_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000130c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130c1b0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000130a520_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000130a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000130a640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000130a250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130a7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130a400_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000130ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130aeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130b060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130b690_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130b690_0, 0;
    %load/vec4 v0x60000130c510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_73.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_73.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_73.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_73.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_73.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_73.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_73.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_73.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_73.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.17;
T_73.2 ;
    %load/vec4 v0x60000130b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x60000130c5a0_0;
    %assign/vec4 v0x60000130bcc0_0, 0;
    %load/vec4 v0x60000130b720_0;
    %assign/vec4 v0x60000130b7b0_0, 0;
    %load/vec4 v0x60000130b9f0_0;
    %assign/vec4 v0x60000130ba80_0, 0;
    %load/vec4 v0x60000130b180_0;
    %assign/vec4 v0x60000130bde0_0, 0;
    %load/vec4 v0x60000130b0f0_0;
    %assign/vec4 v0x60000130b570_0, 0;
    %load/vec4 v0x60000130b8d0_0;
    %assign/vec4 v0x60000130b960_0, 0;
    %load/vec4 v0x60000130bba0_0;
    %assign/vec4 v0x60000130bc30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
T_73.18 ;
    %jmp T_73.17;
T_73.3 ;
    %load/vec4 v0x60000130b7b0_0;
    %assign/vec4 v0x60000130b840_0, 0;
    %load/vec4 v0x60000130ba80_0;
    %assign/vec4 v0x60000130bb10_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000130bd50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000130b4e0_0, 0;
    %load/vec4 v0x60000130bcc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_73.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_73.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.23;
T_73.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.23;
T_73.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.23;
T_73.23 ;
    %pop/vec4 1;
    %jmp T_73.17;
T_73.4 ;
    %load/vec4 v0x60000130b840_0;
    %assign/vec4 v0x60000130a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000130a250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130a400_0, 0;
    %load/vec4 v0x60000130a2e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.26, 9;
    %load/vec4 v0x60000130a400_0;
    %and;
T_73.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130a400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130abe0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
T_73.24 ;
    %jmp T_73.17;
T_73.5 ;
    %load/vec4 v0x60000130ac70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.29, 9;
    %load/vec4 v0x60000130abe0_0;
    %and;
T_73.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.27, 8;
    %load/vec4 v0x60000130aa30_0;
    %assign/vec4 v0x60000130b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130abe0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
T_73.27 ;
    %jmp T_73.17;
T_73.6 ;
    %load/vec4 v0x60000130bb10_0;
    %assign/vec4 v0x60000130c000_0, 0;
    %load/vec4 v0x60000130b600_0;
    %assign/vec4 v0x60000130c360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130c480_0, 0;
    %load/vec4 v0x60000130c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
T_73.30 ;
    %jmp T_73.17;
T_73.7 ;
    %load/vec4 v0x60000130bb10_0;
    %assign/vec4 v0x60000130c000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130c1b0_0, 0;
    %load/vec4 v0x60000130c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
T_73.32 ;
    %jmp T_73.17;
T_73.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.17;
T_73.9 ;
    %load/vec4 v0x60000130c090_0;
    %assign/vec4 v0x60000130b600_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.17;
T_73.10 ;
    %load/vec4 v0x60000130b840_0;
    %assign/vec4 v0x60000130a520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000130a640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130a7f0_0, 0;
    %load/vec4 v0x60000130a6d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.36, 9;
    %load/vec4 v0x60000130a7f0_0;
    %and;
T_73.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130a7f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
T_73.34 ;
    %jmp T_73.17;
T_73.11 ;
    %load/vec4 v0x60000130b600_0;
    %assign/vec4 v0x60000130ad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130aeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130b060_0, 0;
    %load/vec4 v0x60000130af40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.39, 9;
    %load/vec4 v0x60000130b060_0;
    %and;
T_73.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130b060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000130aeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
T_73.37 ;
    %jmp T_73.17;
T_73.12 ;
    %load/vec4 v0x60000130a9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
T_73.40 ;
    %jmp T_73.17;
T_73.13 ;
    %load/vec4 v0x60000130b4e0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000130b4e0_0, 0;
    %load/vec4 v0x60000130b840_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000130b840_0, 0;
    %load/vec4 v0x60000130bb10_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000130bb10_0, 0;
    %load/vec4 v0x60000130b570_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000130b4e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_73.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.43;
T_73.42 ;
    %load/vec4 v0x60000130bcc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_73.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_73.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.47;
T_73.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.47;
T_73.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.47;
T_73.47 ;
    %pop/vec4 1;
T_73.43 ;
    %jmp T_73.17;
T_73.14 ;
    %load/vec4 v0x60000130bd50_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000130bd50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000130b4e0_0, 0;
    %load/vec4 v0x60000130bde0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000130bd50_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_73.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.49;
T_73.48 ;
    %load/vec4 v0x60000130b7b0_0;
    %load/vec4 v0x60000130bd50_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000130b960_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000130b840_0, 0;
    %load/vec4 v0x60000130ba80_0;
    %load/vec4 v0x60000130bd50_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000130bc30_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000130bb10_0, 0;
    %load/vec4 v0x60000130bcc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_73.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_73.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.53;
T_73.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.53;
T_73.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.53;
T_73.53 ;
    %pop/vec4 1;
T_73.49 ;
    %jmp T_73.17;
T_73.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000130b690_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000130c510_0, 0;
    %jmp T_73.17;
T_73.17 ;
    %pop/vec4 1;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x138e155a0;
T_74 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x6000013282d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x600001328240_0;
    %load/vec4 v0x600001317e70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001328090, 0, 4;
T_74.0 ;
    %load/vec4 v0x6000013281b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x600001317e70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001328090, 4;
    %assign/vec4 v0x600001328120_0, 0;
T_74.2 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x138e155a0;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001328000_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x600001328000_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_75.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001328000_0;
    %store/vec4a v0x600001328090, 4, 0;
    %load/vec4 v0x600001328000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001328000_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %end;
    .thread T_75;
    .scope S_0x138e04c80;
T_76 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x6000013287e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x600001328750_0;
    %load/vec4 v0x6000013283f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013285a0, 0, 4;
T_76.0 ;
    %load/vec4 v0x6000013286c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000013283f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000013285a0, 4;
    %assign/vec4 v0x600001328630_0, 0;
T_76.2 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x138e04c80;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001328510_0, 0, 32;
T_77.0 ;
    %load/vec4 v0x600001328510_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_77.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001328510_0;
    %store/vec4a v0x6000013285a0, 4, 0;
    %load/vec4 v0x600001328510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001328510_0, 0, 32;
    %jmp T_77.0;
T_77.1 ;
    %end;
    .thread T_77;
    .scope S_0x138e0bc10;
T_78 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001328cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x600001328c60_0;
    %load/vec4 v0x600001328900_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001328ab0, 0, 4;
T_78.0 ;
    %load/vec4 v0x600001328bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x600001328900_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001328ab0, 4;
    %assign/vec4 v0x600001328b40_0, 0;
T_78.2 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x138e0bc10;
T_79 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001328a20_0, 0, 32;
T_79.0 ;
    %load/vec4 v0x600001328a20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_79.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001328a20_0;
    %store/vec4a v0x600001328ab0, 4, 0;
    %load/vec4 v0x600001328a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001328a20_0, 0, 32;
    %jmp T_79.0;
T_79.1 ;
    %end;
    .thread T_79;
    .scope S_0x138e1b760;
T_80 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001329200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0x600001329170_0;
    %load/vec4 v0x600001328e10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001328fc0, 0, 4;
T_80.0 ;
    %load/vec4 v0x6000013290e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x600001328e10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001328fc0, 4;
    %assign/vec4 v0x600001329050_0, 0;
T_80.2 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x138e1b760;
T_81 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001328f30_0, 0, 32;
T_81.0 ;
    %load/vec4 v0x600001328f30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_81.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001328f30_0;
    %store/vec4a v0x600001328fc0, 4, 0;
    %load/vec4 v0x600001328f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001328f30_0, 0, 32;
    %jmp T_81.0;
T_81.1 ;
    %end;
    .thread T_81;
    .scope S_0x138e1f130;
T_82 ;
    %wait E_0x600003bc0ec0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013294d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000013294d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.1, 5;
    %load/vec4 v0x60000132ab50_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_82.2, 8;
    %load/vec4 v0x6000013298c0_0;
    %pad/u 32;
    %load/vec4 v0x6000013294d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.2;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x60000132ae20_0, 4, 1;
    %load/vec4 v0x60000132a640_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_82.3, 8;
    %load/vec4 v0x600001329710_0;
    %pad/u 32;
    %load/vec4 v0x6000013294d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.3;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x60000132ad00_0, 4, 1;
    %load/vec4 v0x60000132a910_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_82.4, 8;
    %load/vec4 v0x600001329830_0;
    %pad/u 32;
    %load/vec4 v0x6000013294d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.4;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x60000132ad90_0, 4, 1;
    %load/vec4 v0x60000132b330_0;
    %flag_set/vec4 8;
    %jmp/1 T_82.6, 8;
    %load/vec4 v0x60000132b180_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_82.6;
    %flag_get/vec4 8;
    %jmp/0 T_82.5, 8;
    %load/vec4 v0x600001329b00_0;
    %pad/u 32;
    %load/vec4 v0x6000013294d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.5;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x60000132aeb0_0, 4, 1;
    %load/vec4 v0x60000132a130_0;
    %flag_set/vec4 8;
    %jmp/1 T_82.8, 8;
    %load/vec4 v0x600001329f80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_82.8;
    %flag_get/vec4 8;
    %jmp/0 T_82.7, 8;
    %load/vec4 v0x6000013295f0_0;
    %pad/u 32;
    %load/vec4 v0x6000013294d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.7;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x60000132ac70_0, 4, 1;
    %load/vec4 v0x6000013294d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013294d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x138e1f130;
T_83 ;
    %wait E_0x600003bc0e80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013294d0_0, 0, 32;
T_83.0 ;
    %load/vec4 v0x6000013294d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_83.1, 5;
    %load/vec4 v0x60000132ae20_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x60000132a370_0, 4, 1;
    %load/vec4 v0x60000132ad00_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_83.2, 8;
    %load/vec4 v0x60000132ae20_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.2;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x60000132a250_0, 4, 1;
    %load/vec4 v0x60000132ad90_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.4, 9;
    %load/vec4 v0x60000132ae20_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_83.3, 8;
    %load/vec4 v0x60000132ad00_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.3;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x60000132a2e0_0, 4, 1;
    %load/vec4 v0x60000132aeb0_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_83.7, 10;
    %load/vec4 v0x60000132ae20_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.6, 9;
    %load/vec4 v0x60000132ad00_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_83.5, 8;
    %load/vec4 v0x60000132ad90_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.5;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x60000132a400_0, 4, 1;
    %load/vec4 v0x60000132ac70_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_83.11, 11;
    %load/vec4 v0x60000132ae20_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_83.10, 10;
    %load/vec4 v0x60000132ad00_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.9, 9;
    %load/vec4 v0x60000132ad90_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_83.8, 8;
    %load/vec4 v0x60000132aeb0_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.8;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x60000132a1c0_0, 4, 1;
    %load/vec4 v0x60000132a370_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.12, 8;
    %load/vec4 v0x60000132b570_0;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4a v0x600001329560, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4a v0x600001329c20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x600001329cb0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x600001329a70_0, 4, 1;
    %jmp T_83.13;
T_83.12 ;
    %load/vec4 v0x60000132a250_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.14, 8;
    %load/vec4 v0x60000132b450_0;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4a v0x600001329560, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4a v0x600001329c20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x600001329cb0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x600001329a70_0, 4, 1;
    %jmp T_83.15;
T_83.14 ;
    %load/vec4 v0x60000132a2e0_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.16, 8;
    %load/vec4 v0x60000132b4e0_0;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4a v0x600001329560, 4, 0;
    %load/vec4 v0x60000132a880_0;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4a v0x600001329c20, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x600001329cb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x600001329a70_0, 4, 1;
    %jmp T_83.17;
T_83.16 ;
    %load/vec4 v0x60000132a400_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.18, 8;
    %load/vec4 v0x60000132b600_0;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4a v0x600001329560, 4, 0;
    %load/vec4 v0x60000132b2a0_0;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4a v0x600001329c20, 4, 0;
    %load/vec4 v0x60000132b330_0;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x600001329cb0_0, 4, 1;
    %load/vec4 v0x60000132b180_0;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x600001329a70_0, 4, 1;
    %jmp T_83.19;
T_83.18 ;
    %load/vec4 v0x60000132a1c0_0;
    %load/vec4 v0x6000013294d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.20, 8;
    %load/vec4 v0x60000132b3c0_0;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4a v0x600001329560, 4, 0;
    %load/vec4 v0x60000132a0a0_0;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4a v0x600001329c20, 4, 0;
    %load/vec4 v0x60000132a130_0;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x600001329cb0_0, 4, 1;
    %load/vec4 v0x600001329f80_0;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x600001329a70_0, 4, 1;
    %jmp T_83.21;
T_83.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4a v0x600001329560, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4a v0x600001329c20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x600001329cb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013294d0_0;
    %store/vec4 v0x600001329a70_0, 4, 1;
T_83.21 ;
T_83.19 ;
T_83.17 ;
T_83.15 ;
T_83.13 ;
    %load/vec4 v0x6000013294d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013294d0_0, 0, 32;
    %jmp T_83.0;
T_83.1 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x138e1f130;
T_84 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x6000013298c0_0;
    %assign/vec4 v0x600001329950_0, 0;
    %load/vec4 v0x600001329710_0;
    %assign/vec4 v0x6000013297a0_0, 0;
    %load/vec4 v0x600001329b00_0;
    %assign/vec4 v0x600001329b90_0, 0;
    %load/vec4 v0x6000013295f0_0;
    %assign/vec4 v0x600001329680_0, 0;
    %jmp T_84;
    .thread T_84;
    .scope S_0x138e1f130;
T_85 ;
    %wait E_0x600003bc0e00;
    %load/vec4 v0x600001329950_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000013299e0, 4;
    %store/vec4 v0x60000132aac0_0, 0, 256;
    %load/vec4 v0x6000013297a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000013299e0, 4;
    %store/vec4 v0x60000132a5b0_0, 0, 256;
    %load/vec4 v0x600001329b90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000013299e0, 4;
    %store/vec4 v0x60000132b0f0_0, 0, 256;
    %load/vec4 v0x600001329680_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000013299e0, 4;
    %store/vec4 v0x600001329ef0_0, 0, 256;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x138fd9820;
T_86 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001321200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000132f4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132f570_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x60000132f840_0;
    %assign/vec4 v0x60000132f570_0, 0;
    %load/vec4 v0x60000132f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x60000132f720_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x60000132f450, 4;
    %assign/vec4 v0x60000132f4e0_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x138fd9820;
T_87 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001320f30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_87.3, 10;
    %load/vec4 v0x600001320ea0_0;
    %and;
T_87.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.2, 9;
    %load/vec4 v0x600001320e10_0;
    %and;
T_87.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0x600001320d80_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001320cf0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000132f450, 0, 4;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x138fd9820;
T_88 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001321200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001321dd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001321d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001320870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132e250_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x600001320900_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001321dd0_0, 0;
    %load/vec4 v0x600001320000_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001321d40_0, 0;
    %load/vec4 v0x600001320900_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000132e2e0_0, 0;
    %load/vec4 v0x60000132e2e0_0;
    %assign/vec4 v0x60000132e370_0, 0;
    %load/vec4 v0x6000013207e0_0;
    %assign/vec4 v0x600001320870_0, 0;
    %load/vec4 v0x60000132fc30_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000132e250_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x138fd9820;
T_89 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001321200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001320900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001320090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000013205a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001320000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013207e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001320630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001320120_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013207e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001320120_0, 0;
    %load/vec4 v0x600001321560_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_89.5, 10;
    %load/vec4 v0x6000013203f0_0;
    %and;
T_89.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_89.4, 9;
    %load/vec4 v0x600001320900_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_89.6, 4;
    %load/vec4 v0x600001320900_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_89.6;
    %and;
T_89.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x6000013205a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000013205a0_0, 0;
T_89.2 ;
    %load/vec4 v0x600001320900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_89.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_89.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_89.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_89.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_89.11, 6;
    %jmp T_89.12;
T_89.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001320630_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000013205a0_0, 0;
    %load/vec4 v0x60000132f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001320630_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001320000_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001320900_0, 0;
T_89.13 ;
    %jmp T_89.12;
T_89.8 ;
    %load/vec4 v0x600001320bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.15, 8;
    %load/vec4 v0x600001320000_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001320000_0, 0;
    %load/vec4 v0x600001320000_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_89.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013207e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001320090_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001320900_0, 0;
T_89.17 ;
T_89.15 ;
    %jmp T_89.12;
T_89.9 ;
    %load/vec4 v0x60000132fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.19, 8;
    %load/vec4 v0x600001320090_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001320090_0, 0;
T_89.19 ;
    %load/vec4 v0x600001321440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001320900_0, 0;
T_89.21 ;
    %jmp T_89.12;
T_89.10 ;
    %load/vec4 v0x6000013205a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_89.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001320900_0, 0;
T_89.23 ;
    %jmp T_89.12;
T_89.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001320120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001320900_0, 0;
    %jmp T_89.12;
T_89.12 ;
    %pop/vec4 1;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x138fce990;
T_90 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001326d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001326be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001326c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001326b50_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x6000013267f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001326be0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_90.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0x600001326be0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001326be0_0, 0;
T_90.2 ;
    %load/vec4 v0x6000013273c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001326c70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_90.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.5, 8;
    %load/vec4 v0x600001326c70_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001326c70_0, 0;
T_90.5 ;
    %load/vec4 v0x600001325b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001326b50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_90.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.8, 8;
    %load/vec4 v0x600001326b50_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001326b50_0, 0;
T_90.8 ;
    %load/vec4 v0x6000013269a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.13, 9;
    %load/vec4 v0x600001326880_0;
    %and;
T_90.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.11, 8;
    %load/vec4 v0x600001326be0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001326be0_0, 0;
T_90.11 ;
    %load/vec4 v0x600001327570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.16, 9;
    %load/vec4 v0x600001327450_0;
    %and;
T_90.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.14, 8;
    %load/vec4 v0x600001326c70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001326c70_0, 0;
T_90.14 ;
    %load/vec4 v0x600001325cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.19, 9;
    %load/vec4 v0x600001325b90_0;
    %and;
T_90.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.17, 8;
    %load/vec4 v0x600001326b50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001326b50_0, 0;
T_90.17 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x138fce990;
T_91 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001326d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001326370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001326520_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000013260a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001326250_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001326760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013269a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001327330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001327570_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001325a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001325cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001325dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001325ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001327180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001325830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013258c0_0, 0;
    %fork t_3, S_0x138fceb00;
    %jmp t_2;
    .scope S_0x138fceb00;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013245a0_0, 0, 32;
T_91.2 ;
    %load/vec4 v0x6000013245a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_91.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000013245a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013265b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000013245a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001326490, 0, 4;
    %load/vec4 v0x6000013245a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013245a0_0, 0, 32;
    %jmp T_91.2;
T_91.3 ;
    %end;
    .scope S_0x138fce990;
t_2 %join;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x6000013269a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.6, 9;
    %load/vec4 v0x600001326880_0;
    %and;
T_91.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013269a0_0, 0;
T_91.4 ;
    %load/vec4 v0x600001327570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.9, 9;
    %load/vec4 v0x600001327450_0;
    %and;
T_91.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001327570_0, 0;
T_91.7 ;
    %load/vec4 v0x600001325cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.12, 9;
    %load/vec4 v0x600001325b90_0;
    %and;
T_91.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001325cb0_0, 0;
T_91.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001325dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001326250_0, 0;
    %load/vec4 v0x600001326eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_91.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_91.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_91.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_91.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_91.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_91.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_91.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_91.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_91.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_91.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %jmp T_91.24;
T_91.13 ;
    %load/vec4 v0x600001326d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.25, 8;
    %load/vec4 v0x600001326e20_0;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001326520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001325ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.25 ;
    %jmp T_91.24;
T_91.14 ;
    %load/vec4 v0x600001326ac0_0;
    %assign/vec4 v0x6000013260a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001326250_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %jmp T_91.24;
T_91.15 ;
    %load/vec4 v0x6000013262e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.27, 8;
    %load/vec4 v0x600001326130_0;
    %assign/vec4 v0x600001326370_0, 0;
    %load/vec4 v0x600001326130_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001325830_0, 0;
    %load/vec4 v0x600001326130_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000013258c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.27 ;
    %jmp T_91.24;
T_91.16 ;
    %load/vec4 v0x600001325830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_91.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_91.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_91.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_91.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_91.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_91.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_91.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_91.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_91.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001325ef0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %jmp T_91.39;
T_91.29 ;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %jmp T_91.39;
T_91.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %jmp T_91.39;
T_91.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %jmp T_91.39;
T_91.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %jmp T_91.39;
T_91.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %jmp T_91.39;
T_91.34 ;
    %load/vec4 v0x600001326520_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_91.40, 5;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001326520_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013265b0, 0, 4;
    %load/vec4 v0x600001326370_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001326520_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001326490, 0, 4;
    %load/vec4 v0x600001326520_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001326520_0, 0;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %jmp T_91.41;
T_91.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001325ef0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.41 ;
    %jmp T_91.39;
T_91.35 ;
    %load/vec4 v0x600001326520_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_91.42, 5;
    %load/vec4 v0x600001326520_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001326490, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_91.44, 5;
    %load/vec4 v0x600001326520_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001326490, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001326520_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001326490, 0, 4;
    %load/vec4 v0x600001326520_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000013265b0, 4;
    %assign/vec4 v0x600001326ac0_0, 0;
    %jmp T_91.45;
T_91.44 ;
    %load/vec4 v0x600001326520_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001326520_0, 0;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
T_91.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %jmp T_91.43;
T_91.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001325ef0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.43 ;
    %jmp T_91.39;
T_91.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001327180_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %jmp T_91.39;
T_91.37 ;
    %load/vec4 v0x600001325680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001325dd0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.46 ;
    %jmp T_91.39;
T_91.39 ;
    %pop/vec4 1;
    %jmp T_91.24;
T_91.17 ;
    %load/vec4 v0x600001325680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.48 ;
    %jmp T_91.24;
T_91.18 ;
    %load/vec4 v0x600001325830_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_91.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_91.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_91.52, 6;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %jmp T_91.54;
T_91.50 ;
    %load/vec4 v0x600001326370_0;
    %assign/vec4 v0x600001326760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013269a0_0, 0;
    %load/vec4 v0x600001326880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.55, 8;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.55 ;
    %jmp T_91.54;
T_91.51 ;
    %load/vec4 v0x600001326370_0;
    %assign/vec4 v0x600001327330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001327570_0, 0;
    %load/vec4 v0x600001327450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.57, 8;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.57 ;
    %jmp T_91.54;
T_91.52 ;
    %load/vec4 v0x600001326370_0;
    %assign/vec4 v0x600001325a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001325cb0_0, 0;
    %load/vec4 v0x600001325b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.59, 8;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.59 ;
    %jmp T_91.54;
T_91.54 ;
    %pop/vec4 1;
    %jmp T_91.24;
T_91.19 ;
    %load/vec4 v0x6000013258c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_91.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_91.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_91.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_91.64, 6;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
    %jmp T_91.66;
T_91.61 ;
    %load/vec4 v0x600001326640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.67, 8;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.67 ;
    %jmp T_91.66;
T_91.62 ;
    %load/vec4 v0x600001327210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.69, 8;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.69 ;
    %jmp T_91.66;
T_91.63 ;
    %load/vec4 v0x600001325950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.71, 8;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.71 ;
    %jmp T_91.66;
T_91.64 ;
    %load/vec4 v0x600001325680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.73, 8;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.73 ;
    %jmp T_91.66;
T_91.66 ;
    %pop/vec4 1;
    %jmp T_91.24;
T_91.20 ;
    %load/vec4 v0x600001326fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001327180_0, 0;
    %load/vec4 v0x600001326ac0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.75 ;
    %jmp T_91.24;
T_91.21 ;
    %load/vec4 v0x600001326d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.77, 8;
    %load/vec4 v0x600001326e20_0;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001326520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001325dd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.77 ;
    %jmp T_91.24;
T_91.22 ;
    %load/vec4 v0x600001326d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001325ef0_0, 0;
    %load/vec4 v0x600001326e20_0;
    %assign/vec4 v0x600001326ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001326520_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001326eb0_0, 0;
T_91.79 ;
    %jmp T_91.24;
T_91.24 ;
    %pop/vec4 1;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x138f9ff90;
T_92 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000134f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001327960_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x60000134f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000134f8d0, 4;
    %assign/vec4 v0x600001327960_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x138f9d940;
T_93 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000134f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001327ba0_0, 0, 32;
T_93.2 ;
    %load/vec4 v0x600001327ba0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_93.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001327ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327b10, 0, 4;
    %load/vec4 v0x600001327ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001327ba0_0, 0, 32;
    %jmp T_93.2;
T_93.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001327c30_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x60000134f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000134f8d0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327b10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001327ba0_0, 0, 32;
T_93.6 ;
    %load/vec4 v0x600001327ba0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_93.7, 5;
    %load/vec4 v0x600001327ba0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001327b10, 4;
    %ix/getv/s 3, v0x600001327ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327b10, 0, 4;
    %load/vec4 v0x600001327ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001327ba0_0, 0, 32;
    %jmp T_93.6;
T_93.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001327b10, 4;
    %assign/vec4 v0x600001327c30_0, 0;
T_93.4 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x138f9b2f0;
T_94 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000134f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001327e70_0, 0, 32;
T_94.2 ;
    %load/vec4 v0x600001327e70_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_94.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001327e70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327de0, 0, 4;
    %load/vec4 v0x600001327e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001327e70_0, 0, 32;
    %jmp T_94.2;
T_94.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001327f00_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x60000134f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000134f8d0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327de0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001327e70_0, 0, 32;
T_94.6 ;
    %load/vec4 v0x600001327e70_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_94.7, 5;
    %load/vec4 v0x600001327e70_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001327de0, 4;
    %ix/getv/s 3, v0x600001327e70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327de0, 0, 4;
    %load/vec4 v0x600001327e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001327e70_0, 0, 32;
    %jmp T_94.6;
T_94.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001327de0, 4;
    %assign/vec4 v0x600001327f00_0, 0;
T_94.4 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x138f98ca0;
T_95 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000134f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013381b0_0, 0, 32;
T_95.2 ;
    %load/vec4 v0x6000013381b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_95.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000013381b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001338120, 0, 4;
    %load/vec4 v0x6000013381b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013381b0_0, 0, 32;
    %jmp T_95.2;
T_95.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001338240_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x60000134f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000134f8d0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001338120, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013381b0_0, 0, 32;
T_95.6 ;
    %load/vec4 v0x6000013381b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_95.7, 5;
    %load/vec4 v0x6000013381b0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001338120, 4;
    %ix/getv/s 3, v0x6000013381b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001338120, 0, 4;
    %load/vec4 v0x6000013381b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013381b0_0, 0, 32;
    %jmp T_95.6;
T_95.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001338120, 4;
    %assign/vec4 v0x600001338240_0, 0;
T_95.4 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x138f93e90;
T_96 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001338cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001338ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013387e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001338750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001338c60_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x600001338a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0x600001338e10_0;
    %assign/vec4 v0x600001338ea0_0, 0;
T_96.2 ;
    %load/vec4 v0x600001338990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %load/vec4 v0x6000013386c0_0;
    %assign/vec4 v0x6000013387e0_0, 0;
    %load/vec4 v0x6000013387e0_0;
    %assign/vec4 v0x600001338750_0, 0;
    %load/vec4 v0x600001338870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.6, 8;
    %load/vec4 v0x600001338b40_0;
    %assign/vec4 v0x600001338c60_0, 0;
    %jmp T_96.7;
T_96.6 ;
    %load/vec4 v0x600001338bd0_0;
    %load/vec4 v0x600001338b40_0;
    %add;
    %assign/vec4 v0x600001338c60_0, 0;
T_96.7 ;
T_96.4 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x138f91840;
T_97 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000133a250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000133a400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001339d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001339cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000133a1c0_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x600001339f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x60000133a370_0;
    %assign/vec4 v0x60000133a400_0, 0;
T_97.2 ;
    %load/vec4 v0x600001339ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %load/vec4 v0x600001339c20_0;
    %assign/vec4 v0x600001339d40_0, 0;
    %load/vec4 v0x600001339d40_0;
    %assign/vec4 v0x600001339cb0_0, 0;
    %load/vec4 v0x600001339dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.6, 8;
    %load/vec4 v0x60000133a0a0_0;
    %assign/vec4 v0x60000133a1c0_0, 0;
    %jmp T_97.7;
T_97.6 ;
    %load/vec4 v0x60000133a130_0;
    %load/vec4 v0x60000133a0a0_0;
    %add;
    %assign/vec4 v0x60000133a1c0_0, 0;
T_97.7 ;
T_97.4 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x138f8f1f0;
T_98 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000133b7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000133b960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000133b2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000133b210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000133b720_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x60000133b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v0x60000133b8d0_0;
    %assign/vec4 v0x60000133b960_0, 0;
T_98.2 ;
    %load/vec4 v0x60000133b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.4, 8;
    %load/vec4 v0x60000133b180_0;
    %assign/vec4 v0x60000133b2a0_0, 0;
    %load/vec4 v0x60000133b2a0_0;
    %assign/vec4 v0x60000133b210_0, 0;
    %load/vec4 v0x60000133b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.6, 8;
    %load/vec4 v0x60000133b600_0;
    %assign/vec4 v0x60000133b720_0, 0;
    %jmp T_98.7;
T_98.6 ;
    %load/vec4 v0x60000133b690_0;
    %load/vec4 v0x60000133b600_0;
    %add;
    %assign/vec4 v0x60000133b720_0, 0;
T_98.7 ;
T_98.4 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x138f8cba0;
T_99 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000133cd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000133cf30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000133c870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000133c7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000133ccf0_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x60000133cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x60000133cea0_0;
    %assign/vec4 v0x60000133cf30_0, 0;
T_99.2 ;
    %load/vec4 v0x60000133ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %load/vec4 v0x60000133c750_0;
    %assign/vec4 v0x60000133c870_0, 0;
    %load/vec4 v0x60000133c870_0;
    %assign/vec4 v0x60000133c7e0_0, 0;
    %load/vec4 v0x60000133c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %load/vec4 v0x60000133cbd0_0;
    %assign/vec4 v0x60000133ccf0_0, 0;
    %jmp T_99.7;
T_99.6 ;
    %load/vec4 v0x60000133cc60_0;
    %load/vec4 v0x60000133cbd0_0;
    %add;
    %assign/vec4 v0x60000133ccf0_0, 0;
T_99.7 ;
T_99.4 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x138f8a550;
T_100 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000133e2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000133e490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000133ddd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000133dd40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000133e250_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x60000133e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x60000133e400_0;
    %assign/vec4 v0x60000133e490_0, 0;
T_100.2 ;
    %load/vec4 v0x60000133df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %load/vec4 v0x60000133dcb0_0;
    %assign/vec4 v0x60000133ddd0_0, 0;
    %load/vec4 v0x60000133ddd0_0;
    %assign/vec4 v0x60000133dd40_0, 0;
    %load/vec4 v0x60000133de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.6, 8;
    %load/vec4 v0x60000133e130_0;
    %assign/vec4 v0x60000133e250_0, 0;
    %jmp T_100.7;
T_100.6 ;
    %load/vec4 v0x60000133e1c0_0;
    %load/vec4 v0x60000133e130_0;
    %add;
    %assign/vec4 v0x60000133e250_0, 0;
T_100.7 ;
T_100.4 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x138f87f00;
T_101 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000133f840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000133f9f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000133f330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000133f2a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000133f7b0_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x60000133f570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %load/vec4 v0x60000133f960_0;
    %assign/vec4 v0x60000133f9f0_0, 0;
T_101.2 ;
    %load/vec4 v0x60000133f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.4, 8;
    %load/vec4 v0x60000133f210_0;
    %assign/vec4 v0x60000133f330_0, 0;
    %load/vec4 v0x60000133f330_0;
    %assign/vec4 v0x60000133f2a0_0, 0;
    %load/vec4 v0x60000133f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.6, 8;
    %load/vec4 v0x60000133f690_0;
    %assign/vec4 v0x60000133f7b0_0, 0;
    %jmp T_101.7;
T_101.6 ;
    %load/vec4 v0x60000133f720_0;
    %load/vec4 v0x60000133f690_0;
    %add;
    %assign/vec4 v0x60000133f7b0_0, 0;
T_101.7 ;
T_101.4 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x138f6d330;
T_102 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001330e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001330fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001330900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001330870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001330d80_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x600001330b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0x600001330f30_0;
    %assign/vec4 v0x600001330fc0_0, 0;
T_102.2 ;
    %load/vec4 v0x600001330ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %load/vec4 v0x6000013307e0_0;
    %assign/vec4 v0x600001330900_0, 0;
    %load/vec4 v0x600001330900_0;
    %assign/vec4 v0x600001330870_0, 0;
    %load/vec4 v0x600001330990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.6, 8;
    %load/vec4 v0x600001330c60_0;
    %assign/vec4 v0x600001330d80_0, 0;
    %jmp T_102.7;
T_102.6 ;
    %load/vec4 v0x600001330cf0_0;
    %load/vec4 v0x600001330c60_0;
    %add;
    %assign/vec4 v0x600001330d80_0, 0;
T_102.7 ;
T_102.4 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x138f67970;
T_103 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001332370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001332520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001331e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001331dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013322e0_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x6000013320a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0x600001332490_0;
    %assign/vec4 v0x600001332520_0, 0;
T_103.2 ;
    %load/vec4 v0x600001332010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.4, 8;
    %load/vec4 v0x600001331d40_0;
    %assign/vec4 v0x600001331e60_0, 0;
    %load/vec4 v0x600001331e60_0;
    %assign/vec4 v0x600001331dd0_0, 0;
    %load/vec4 v0x600001331ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.6, 8;
    %load/vec4 v0x6000013321c0_0;
    %assign/vec4 v0x6000013322e0_0, 0;
    %jmp T_103.7;
T_103.6 ;
    %load/vec4 v0x600001332250_0;
    %load/vec4 v0x6000013321c0_0;
    %add;
    %assign/vec4 v0x6000013322e0_0, 0;
T_103.7 ;
T_103.4 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x138f65320;
T_104 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000013338d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001333a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013333c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001333330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001333840_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x600001333600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %load/vec4 v0x6000013339f0_0;
    %assign/vec4 v0x600001333a80_0, 0;
T_104.2 ;
    %load/vec4 v0x600001333570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.4, 8;
    %load/vec4 v0x6000013332a0_0;
    %assign/vec4 v0x6000013333c0_0, 0;
    %load/vec4 v0x6000013333c0_0;
    %assign/vec4 v0x600001333330_0, 0;
    %load/vec4 v0x600001333450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.6, 8;
    %load/vec4 v0x600001333720_0;
    %assign/vec4 v0x600001333840_0, 0;
    %jmp T_104.7;
T_104.6 ;
    %load/vec4 v0x6000013337b0_0;
    %load/vec4 v0x600001333720_0;
    %add;
    %assign/vec4 v0x600001333840_0, 0;
T_104.7 ;
T_104.4 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x138f62cd0;
T_105 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001334ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001335050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001334990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001334900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001334e10_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x600001334bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x600001334fc0_0;
    %assign/vec4 v0x600001335050_0, 0;
T_105.2 ;
    %load/vec4 v0x600001334b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.4, 8;
    %load/vec4 v0x600001334870_0;
    %assign/vec4 v0x600001334990_0, 0;
    %load/vec4 v0x600001334990_0;
    %assign/vec4 v0x600001334900_0, 0;
    %load/vec4 v0x600001334a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.6, 8;
    %load/vec4 v0x600001334cf0_0;
    %assign/vec4 v0x600001334e10_0, 0;
    %jmp T_105.7;
T_105.6 ;
    %load/vec4 v0x600001334d80_0;
    %load/vec4 v0x600001334cf0_0;
    %add;
    %assign/vec4 v0x600001334e10_0, 0;
T_105.7 ;
T_105.4 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x138f60680;
T_106 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001336400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013365b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001335ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001335e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001336370_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x600001336130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0x600001336520_0;
    %assign/vec4 v0x6000013365b0_0, 0;
T_106.2 ;
    %load/vec4 v0x6000013360a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.4, 8;
    %load/vec4 v0x600001335dd0_0;
    %assign/vec4 v0x600001335ef0_0, 0;
    %load/vec4 v0x600001335ef0_0;
    %assign/vec4 v0x600001335e60_0, 0;
    %load/vec4 v0x600001335f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.6, 8;
    %load/vec4 v0x600001336250_0;
    %assign/vec4 v0x600001336370_0, 0;
    %jmp T_106.7;
T_106.6 ;
    %load/vec4 v0x6000013362e0_0;
    %load/vec4 v0x600001336250_0;
    %add;
    %assign/vec4 v0x600001336370_0, 0;
T_106.7 ;
T_106.4 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x138f5e030;
T_107 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001337960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001337b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001337450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013373c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013378d0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x600001337690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0x600001337a80_0;
    %assign/vec4 v0x600001337b10_0, 0;
T_107.2 ;
    %load/vec4 v0x600001337600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %load/vec4 v0x600001337330_0;
    %assign/vec4 v0x600001337450_0, 0;
    %load/vec4 v0x600001337450_0;
    %assign/vec4 v0x6000013373c0_0, 0;
    %load/vec4 v0x6000013374e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.6, 8;
    %load/vec4 v0x6000013377b0_0;
    %assign/vec4 v0x6000013378d0_0, 0;
    %jmp T_107.7;
T_107.6 ;
    %load/vec4 v0x600001337840_0;
    %load/vec4 v0x6000013377b0_0;
    %add;
    %assign/vec4 v0x6000013378d0_0, 0;
T_107.7 ;
T_107.4 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x138f5bb50;
T_108 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001348f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013490e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001348a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001348990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001348ea0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x600001348c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x600001349050_0;
    %assign/vec4 v0x6000013490e0_0, 0;
T_108.2 ;
    %load/vec4 v0x600001348bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %load/vec4 v0x600001348900_0;
    %assign/vec4 v0x600001348a20_0, 0;
    %load/vec4 v0x600001348a20_0;
    %assign/vec4 v0x600001348990_0, 0;
    %load/vec4 v0x600001348ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.6, 8;
    %load/vec4 v0x600001348d80_0;
    %assign/vec4 v0x600001348ea0_0, 0;
    %jmp T_108.7;
T_108.6 ;
    %load/vec4 v0x600001348e10_0;
    %load/vec4 v0x600001348d80_0;
    %add;
    %assign/vec4 v0x600001348ea0_0, 0;
T_108.7 ;
T_108.4 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x138f59500;
T_109 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000134a490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000134a640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001349f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001349ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000134a400_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x60000134a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x60000134a5b0_0;
    %assign/vec4 v0x60000134a640_0, 0;
T_109.2 ;
    %load/vec4 v0x60000134a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.4, 8;
    %load/vec4 v0x600001349e60_0;
    %assign/vec4 v0x600001349f80_0, 0;
    %load/vec4 v0x600001349f80_0;
    %assign/vec4 v0x600001349ef0_0, 0;
    %load/vec4 v0x60000134a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.6, 8;
    %load/vec4 v0x60000134a2e0_0;
    %assign/vec4 v0x60000134a400_0, 0;
    %jmp T_109.7;
T_109.6 ;
    %load/vec4 v0x60000134a370_0;
    %load/vec4 v0x60000134a2e0_0;
    %add;
    %assign/vec4 v0x60000134a400_0, 0;
T_109.7 ;
T_109.4 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x138f56eb0;
T_110 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000134b9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000134bba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000134b4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000134b450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000134b960_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x60000134b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0x60000134bb10_0;
    %assign/vec4 v0x60000134bba0_0, 0;
T_110.2 ;
    %load/vec4 v0x60000134b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %load/vec4 v0x60000134b3c0_0;
    %assign/vec4 v0x60000134b4e0_0, 0;
    %load/vec4 v0x60000134b4e0_0;
    %assign/vec4 v0x60000134b450_0, 0;
    %load/vec4 v0x60000134b570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.6, 8;
    %load/vec4 v0x60000134b840_0;
    %assign/vec4 v0x60000134b960_0, 0;
    %jmp T_110.7;
T_110.6 ;
    %load/vec4 v0x60000134b8d0_0;
    %load/vec4 v0x60000134b840_0;
    %add;
    %assign/vec4 v0x60000134b960_0, 0;
T_110.7 ;
T_110.4 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x138f54860;
T_111 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000134cfc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000134d170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000134cab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000134ca20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000134cf30_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x60000134ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x60000134d0e0_0;
    %assign/vec4 v0x60000134d170_0, 0;
T_111.2 ;
    %load/vec4 v0x60000134cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.4, 8;
    %load/vec4 v0x60000134c990_0;
    %assign/vec4 v0x60000134cab0_0, 0;
    %load/vec4 v0x60000134cab0_0;
    %assign/vec4 v0x60000134ca20_0, 0;
    %load/vec4 v0x60000134cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.6, 8;
    %load/vec4 v0x60000134ce10_0;
    %assign/vec4 v0x60000134cf30_0, 0;
    %jmp T_111.7;
T_111.6 ;
    %load/vec4 v0x60000134cea0_0;
    %load/vec4 v0x60000134ce10_0;
    %add;
    %assign/vec4 v0x60000134cf30_0, 0;
T_111.7 ;
T_111.4 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x138fa98d0;
T_112 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000134f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001327690_0, 0, 32;
T_112.2 ;
    %load/vec4 v0x600001327690_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_112.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001327690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327600, 0, 4;
    %load/vec4 v0x600001327690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001327690_0, 0, 32;
    %jmp T_112.2;
T_112.3 ;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x60000134f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000134f4e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327600, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001327690_0, 0, 32;
T_112.6 ;
    %load/vec4 v0x600001327690_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_112.7, 5;
    %load/vec4 v0x600001327690_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001327600, 4;
    %ix/getv/s 3, v0x600001327690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327600, 0, 4;
    %load/vec4 v0x600001327690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001327690_0, 0, 32;
    %jmp T_112.6;
T_112.7 ;
T_112.4 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x138fa7280;
T_113 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000134f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013277b0_0, 0, 32;
T_113.2 ;
    %load/vec4 v0x6000013277b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_113.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000013277b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327720, 0, 4;
    %load/vec4 v0x6000013277b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013277b0_0, 0, 32;
    %jmp T_113.2;
T_113.3 ;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x60000134f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000134f4e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327720, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013277b0_0, 0, 32;
T_113.6 ;
    %load/vec4 v0x6000013277b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_113.7, 5;
    %load/vec4 v0x6000013277b0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001327720, 4;
    %ix/getv/s 3, v0x6000013277b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327720, 0, 4;
    %load/vec4 v0x6000013277b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013277b0_0, 0, 32;
    %jmp T_113.6;
T_113.7 ;
T_113.4 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x138fa4c30;
T_114 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000134f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013278d0_0, 0, 32;
T_114.2 ;
    %load/vec4 v0x6000013278d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_114.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000013278d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327840, 0, 4;
    %load/vec4 v0x6000013278d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013278d0_0, 0, 32;
    %jmp T_114.2;
T_114.3 ;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x60000134f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000134f4e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327840, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013278d0_0, 0, 32;
T_114.6 ;
    %load/vec4 v0x6000013278d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_114.7, 5;
    %load/vec4 v0x6000013278d0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001327840, 4;
    %ix/getv/s 3, v0x6000013278d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001327840, 0, 4;
    %load/vec4 v0x6000013278d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013278d0_0, 0, 32;
    %jmp T_114.6;
T_114.7 ;
T_114.4 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x138fb1770;
T_115 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000134f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000134fa80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000134f180_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x60000134fb10_0;
    %assign/vec4 v0x60000134fa80_0, 0;
    %load/vec4 v0x60000134f210_0;
    %assign/vec4 v0x60000134f180_0, 0;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x138fb1770;
T_116 ;
    %wait E_0x600003bc3c80;
    %load/vec4 v0x60000134fa80_0;
    %store/vec4 v0x60000134fb10_0, 0, 3;
    %load/vec4 v0x60000134f180_0;
    %store/vec4 v0x60000134f210_0, 0, 16;
    %load/vec4 v0x60000134fa80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_116.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_116.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_116.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_116.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_116.4, 6;
    %jmp T_116.5;
T_116.0 ;
    %load/vec4 v0x60000134f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.6, 8;
    %load/vec4 v0x60000134fcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_116.9, 8;
T_116.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_116.9, 8;
 ; End of false expr.
    %blend;
T_116.9;
    %store/vec4 v0x60000134fb10_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000134f210_0, 0, 16;
T_116.6 ;
    %jmp T_116.5;
T_116.1 ;
    %load/vec4 v0x60000134fcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60000134fb10_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000134f210_0, 0, 16;
T_116.10 ;
    %jmp T_116.5;
T_116.2 ;
    %load/vec4 v0x60000134f180_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000134f210_0, 0, 16;
    %load/vec4 v0x60000134efd0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000134f180_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_116.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60000134fb10_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000134f210_0, 0, 16;
T_116.12 ;
    %jmp T_116.5;
T_116.3 ;
    %load/vec4 v0x60000134f180_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000134f210_0, 0, 16;
    %load/vec4 v0x60000134f3c0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x60000134f180_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_116.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000134fb10_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000134f210_0, 0, 16;
T_116.14 ;
    %jmp T_116.5;
T_116.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000134fb10_0, 0, 3;
    %jmp T_116.5;
T_116.5 ;
    %pop/vec4 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x13982c980;
T_117 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_117.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_117.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_117.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_117.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_117.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_117.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_117.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_117.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_117.9;
T_117.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_117.9;
T_117.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_117.9;
T_117.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_117.9;
T_117.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_117.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_117.11, 8;
T_117.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_117.11, 8;
 ; End of false expr.
    %blend;
T_117.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_117.9;
T_117.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_117.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_117.13, 8;
T_117.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_117.13, 8;
 ; End of false expr.
    %blend;
T_117.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_117.9;
T_117.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_117.9;
T_117.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_117.9;
T_117.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_117.9;
T_117.9 ;
    %pop/vec4 1;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x13982c980;
T_118 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x139827b70;
T_119 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_119.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_119.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_119.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_119.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_119.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_119.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_119.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_119.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_119.9;
T_119.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_119.9;
T_119.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_119.9;
T_119.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_119.9;
T_119.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_119.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_119.11, 8;
T_119.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_119.11, 8;
 ; End of false expr.
    %blend;
T_119.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_119.9;
T_119.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_119.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_119.13, 8;
T_119.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_119.13, 8;
 ; End of false expr.
    %blend;
T_119.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_119.9;
T_119.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_119.9;
T_119.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_119.9;
T_119.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_119.9;
T_119.9 ;
    %pop/vec4 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x139827b70;
T_120 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x139827ce0;
T_121 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_121.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_121.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_121.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_121.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_121.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_121.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_121.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_121.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_121.9;
T_121.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_121.9;
T_121.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_121.9;
T_121.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_121.9;
T_121.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_121.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_121.11, 8;
T_121.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_121.11, 8;
 ; End of false expr.
    %blend;
T_121.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_121.9;
T_121.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_121.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_121.13, 8;
T_121.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_121.13, 8;
 ; End of false expr.
    %blend;
T_121.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_121.9;
T_121.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_121.9;
T_121.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_121.9;
T_121.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_121.9;
T_121.9 ;
    %pop/vec4 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x139827ce0;
T_122 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x139825520;
T_123 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_123.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_123.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_123.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_123.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_123.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_123.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_123.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_123.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_123.9;
T_123.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_123.9;
T_123.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_123.9;
T_123.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_123.9;
T_123.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_123.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_123.11, 8;
T_123.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_123.11, 8;
 ; End of false expr.
    %blend;
T_123.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_123.9;
T_123.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_123.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_123.13, 8;
T_123.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_123.13, 8;
 ; End of false expr.
    %blend;
T_123.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_123.9;
T_123.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_123.9;
T_123.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_123.9;
T_123.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_123.9;
T_123.9 ;
    %pop/vec4 1;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x139825520;
T_124 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x139825690;
T_125 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_125.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_125.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_125.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_125.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_125.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_125.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_125.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_125.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_125.9;
T_125.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_125.9;
T_125.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_125.9;
T_125.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_125.9;
T_125.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_125.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_125.11, 8;
T_125.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_125.11, 8;
 ; End of false expr.
    %blend;
T_125.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_125.9;
T_125.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_125.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_125.13, 8;
T_125.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_125.13, 8;
 ; End of false expr.
    %blend;
T_125.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_125.9;
T_125.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_125.9;
T_125.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_125.9;
T_125.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_125.9;
T_125.9 ;
    %pop/vec4 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x139825690;
T_126 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0x139822ed0;
T_127 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_127.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_127.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_127.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_127.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_127.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_127.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_127.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_127.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_127.9;
T_127.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_127.9;
T_127.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_127.9;
T_127.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_127.9;
T_127.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_127.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_127.11, 8;
T_127.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_127.11, 8;
 ; End of false expr.
    %blend;
T_127.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_127.9;
T_127.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_127.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_127.13, 8;
T_127.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_127.13, 8;
 ; End of false expr.
    %blend;
T_127.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_127.9;
T_127.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_127.9;
T_127.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_127.9;
T_127.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_127.9;
T_127.9 ;
    %pop/vec4 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x139822ed0;
T_128 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x139823040;
T_129 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_129.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_129.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_129.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_129.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_129.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_129.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_129.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_129.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_129.9;
T_129.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_129.9;
T_129.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_129.9;
T_129.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_129.9;
T_129.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_129.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_129.11, 8;
T_129.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_129.11, 8;
 ; End of false expr.
    %blend;
T_129.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_129.9;
T_129.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_129.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_129.13, 8;
T_129.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_129.13, 8;
 ; End of false expr.
    %blend;
T_129.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_129.9;
T_129.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_129.9;
T_129.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_129.9;
T_129.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_129.9;
T_129.9 ;
    %pop/vec4 1;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x139823040;
T_130 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x139820880;
T_131 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_131.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_131.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_131.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_131.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_131.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_131.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_131.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_131.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_131.9;
T_131.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_131.9;
T_131.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_131.9;
T_131.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_131.9;
T_131.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_131.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_131.11, 8;
T_131.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_131.11, 8;
 ; End of false expr.
    %blend;
T_131.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_131.9;
T_131.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_131.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_131.13, 8;
T_131.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_131.13, 8;
 ; End of false expr.
    %blend;
T_131.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_131.9;
T_131.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_131.9;
T_131.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_131.9;
T_131.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_131.9;
T_131.9 ;
    %pop/vec4 1;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x139820880;
T_132 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x1398209f0;
T_133 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_133.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_133.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_133.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_133.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_133.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_133.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_133.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_133.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_133.9;
T_133.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_133.9;
T_133.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_133.9;
T_133.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_133.9;
T_133.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_133.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_133.11, 8;
T_133.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_133.11, 8;
 ; End of false expr.
    %blend;
T_133.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_133.9;
T_133.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_133.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_133.13, 8;
T_133.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_133.13, 8;
 ; End of false expr.
    %blend;
T_133.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_133.9;
T_133.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_133.9;
T_133.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_133.9;
T_133.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_133.9;
T_133.9 ;
    %pop/vec4 1;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x1398209f0;
T_134 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x13981e230;
T_135 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_135.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_135.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_135.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_135.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_135.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_135.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_135.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_135.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_135.9;
T_135.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_135.9;
T_135.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_135.9;
T_135.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_135.9;
T_135.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_135.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_135.11, 8;
T_135.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_135.11, 8;
 ; End of false expr.
    %blend;
T_135.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_135.9;
T_135.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_135.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_135.13, 8;
T_135.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_135.13, 8;
 ; End of false expr.
    %blend;
T_135.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_135.9;
T_135.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_135.9;
T_135.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_135.9;
T_135.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_135.9;
T_135.9 ;
    %pop/vec4 1;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x13981e230;
T_136 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x13981e3a0;
T_137 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_137.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_137.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_137.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_137.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_137.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_137.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_137.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_137.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_137.9;
T_137.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_137.9;
T_137.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_137.9;
T_137.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_137.9;
T_137.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_137.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_137.11, 8;
T_137.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_137.11, 8;
 ; End of false expr.
    %blend;
T_137.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_137.9;
T_137.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_137.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_137.13, 8;
T_137.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_137.13, 8;
 ; End of false expr.
    %blend;
T_137.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_137.9;
T_137.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_137.9;
T_137.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_137.9;
T_137.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_137.9;
T_137.9 ;
    %pop/vec4 1;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x13981e3a0;
T_138 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x13981bbe0;
T_139 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_139.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_139.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_139.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_139.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_139.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_139.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_139.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_139.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_139.9;
T_139.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_139.9;
T_139.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_139.9;
T_139.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_139.9;
T_139.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_139.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_139.11, 8;
T_139.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_139.11, 8;
 ; End of false expr.
    %blend;
T_139.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_139.9;
T_139.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_139.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_139.13, 8;
T_139.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_139.13, 8;
 ; End of false expr.
    %blend;
T_139.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_139.9;
T_139.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_139.9;
T_139.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_139.9;
T_139.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_139.9;
T_139.9 ;
    %pop/vec4 1;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x13981bbe0;
T_140 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_0x13981bd50;
T_141 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_141.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_141.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_141.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_141.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_141.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_141.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_141.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_141.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_141.9;
T_141.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_141.9;
T_141.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_141.9;
T_141.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_141.9;
T_141.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_141.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_141.11, 8;
T_141.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_141.11, 8;
 ; End of false expr.
    %blend;
T_141.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_141.9;
T_141.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_141.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_141.13, 8;
T_141.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_141.13, 8;
 ; End of false expr.
    %blend;
T_141.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_141.9;
T_141.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_141.9;
T_141.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_141.9;
T_141.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_141.9;
T_141.9 ;
    %pop/vec4 1;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x13981bd50;
T_142 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x139819590;
T_143 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_143.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_143.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_143.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_143.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_143.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_143.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_143.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_143.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_143.9;
T_143.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_143.9;
T_143.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_143.9;
T_143.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_143.9;
T_143.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_143.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_143.11, 8;
T_143.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_143.11, 8;
 ; End of false expr.
    %blend;
T_143.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_143.9;
T_143.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_143.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_143.13, 8;
T_143.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_143.13, 8;
 ; End of false expr.
    %blend;
T_143.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_143.9;
T_143.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_143.9;
T_143.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_143.9;
T_143.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_143.9;
T_143.9 ;
    %pop/vec4 1;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x139819590;
T_144 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x139819700;
T_145 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_145.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_145.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_145.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_145.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_145.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_145.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_145.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_145.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_145.9;
T_145.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_145.9;
T_145.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_145.9;
T_145.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_145.9;
T_145.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_145.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_145.11, 8;
T_145.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_145.11, 8;
 ; End of false expr.
    %blend;
T_145.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_145.9;
T_145.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_145.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_145.13, 8;
T_145.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_145.13, 8;
 ; End of false expr.
    %blend;
T_145.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_145.9;
T_145.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_145.9;
T_145.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_145.9;
T_145.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_145.9;
T_145.9 ;
    %pop/vec4 1;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x139819700;
T_146 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x139816f40;
T_147 ;
    %wait E_0x600003bc6f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_147.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_147.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_147.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_147.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_147.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_147.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_147.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_147.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_147.9;
T_147.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_147.9;
T_147.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_147.9;
T_147.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001344360, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_147.9;
T_147.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_147.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_147.11, 8;
T_147.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_147.11, 8;
 ; End of false expr.
    %blend;
T_147.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_147.9;
T_147.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_147.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_147.13, 8;
T_147.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %jmp/0 T_147.13, 8;
 ; End of false expr.
    %blend;
T_147.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_147.9;
T_147.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_147.9;
T_147.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_147.9;
T_147.7 ;
    %load/vec4 v0x6000013441b0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013443f0, 4, 0;
    %jmp T_147.9;
T_147.9 ;
    %pop/vec4 1;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x139816f40;
T_148 ;
    %wait E_0x600003bc6f00;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013443f0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001343a80_0, 4, 16;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x13982c810;
T_149 ;
    %wait E_0x600003bc6e40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001344240_0, 0, 32;
T_149.0 ;
    %load/vec4 v0x600001344240_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_149.1, 5;
    %ix/getv/s 4, v0x600001344240_0;
    %load/vec4a v0x6000013442d0, 4;
    %ix/getv/s 4, v0x600001344240_0;
    %store/vec4a v0x6000013446c0, 4, 0;
    %load/vec4 v0x600001344240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001344240_0, 0, 32;
    %jmp T_149.0;
T_149.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001344d80_0, 0, 32;
T_149.2 ;
    %load/vec4 v0x600001344d80_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_149.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001344240_0, 0, 32;
T_149.4 ;
    %load/vec4 v0x600001344240_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001344d80_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_149.5, 5;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_149.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_149.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_149.8, 6;
    %load/vec4 v0x600001344d80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013446c0, 4;
    %load/vec4 v0x600001344d80_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000013446c0, 4, 0;
    %jmp T_149.10;
T_149.6 ;
    %load/vec4 v0x600001344d80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013446c0, 4;
    %load/vec4 v0x600001344d80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013446c0, 4;
    %add;
    %load/vec4 v0x600001344d80_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000013446c0, 4, 0;
    %jmp T_149.10;
T_149.7 ;
    %load/vec4 v0x600001344d80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013446c0, 4;
    %load/vec4 v0x600001344d80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013446c0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_149.11, 8;
    %load/vec4 v0x600001344d80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013446c0, 4;
    %jmp/1 T_149.12, 8;
T_149.11 ; End of true expr.
    %load/vec4 v0x600001344d80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013446c0, 4;
    %jmp/0 T_149.12, 8;
 ; End of false expr.
    %blend;
T_149.12;
    %load/vec4 v0x600001344d80_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000013446c0, 4, 0;
    %jmp T_149.10;
T_149.8 ;
    %load/vec4 v0x600001344d80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013446c0, 4;
    %load/vec4 v0x600001344d80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013446c0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_149.13, 8;
    %load/vec4 v0x600001344d80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013446c0, 4;
    %jmp/1 T_149.14, 8;
T_149.13 ; End of true expr.
    %load/vec4 v0x600001344d80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013446c0, 4;
    %jmp/0 T_149.14, 8;
 ; End of false expr.
    %blend;
T_149.14;
    %load/vec4 v0x600001344d80_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001344240_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000013446c0, 4, 0;
    %jmp T_149.10;
T_149.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600001344240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001344240_0, 0, 32;
    %jmp T_149.4;
T_149.5 ;
    %load/vec4 v0x600001344d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001344d80_0, 0, 32;
    %jmp T_149.2;
T_149.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013446c0, 4;
    %store/vec4 v0x600001344630_0, 0, 16;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x13982c810;
T_150 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001344750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001343d50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001344090_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000013439f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001344cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001344a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001344000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001344f30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001345050_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001345290_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001345440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000013441b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001344510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001343f00_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001344cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001344a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001344000_0, 0;
    %load/vec4 v0x600001344e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_150.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_150.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_150.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_150.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_150.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_150.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_150.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
    %jmp T_150.10;
T_150.2 ;
    %load/vec4 v0x600001343de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.11, 8;
    %load/vec4 v0x600001343ba0_0;
    %assign/vec4 v0x600001343d50_0, 0;
    %load/vec4 v0x600001344ea0_0;
    %assign/vec4 v0x600001344f30_0, 0;
    %load/vec4 v0x600001344fc0_0;
    %assign/vec4 v0x600001345050_0, 0;
    %load/vec4 v0x600001345170_0;
    %assign/vec4 v0x600001345290_0, 0;
    %load/vec4 v0x600001345320_0;
    %assign/vec4 v0x600001345440_0, 0;
    %load/vec4 v0x600001344120_0;
    %assign/vec4 v0x6000013441b0_0, 0;
    %load/vec4 v0x600001344480_0;
    %assign/vec4 v0x600001344510_0, 0;
    %load/vec4 v0x600001343e70_0;
    %assign/vec4 v0x600001343f00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
T_150.11 ;
    %jmp T_150.10;
T_150.3 ;
    %load/vec4 v0x600001343f00_0;
    %assign/vec4 v0x600001344090_0, 0;
    %load/vec4 v0x600001344510_0;
    %assign/vec4 v0x6000013439f0_0, 0;
    %load/vec4 v0x600001344f30_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_150.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_150.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_150.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_150.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_150.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
    %jmp T_150.19;
T_150.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001344a20_0, 0;
    %load/vec4 v0x600001344510_0;
    %assign/vec4 v0x600001344870_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
    %jmp T_150.19;
T_150.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001344cf0_0, 0;
    %load/vec4 v0x600001344510_0;
    %assign/vec4 v0x600001344870_0, 0;
    %load/vec4 v0x600001345200_0;
    %assign/vec4 v0x600001344bd0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
    %jmp T_150.19;
T_150.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
    %jmp T_150.19;
T_150.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
    %jmp T_150.19;
T_150.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
    %jmp T_150.19;
T_150.19 ;
    %pop/vec4 1;
    %jmp T_150.10;
T_150.4 ;
    %load/vec4 v0x600001343a80_0;
    %load/vec4 v0x600001345050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013450e0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
    %jmp T_150.10;
T_150.5 ;
    %load/vec4 v0x600001344ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.20, 8;
    %load/vec4 v0x600001344f30_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_150.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
    %jmp T_150.23;
T_150.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
T_150.23 ;
T_150.20 ;
    %jmp T_150.10;
T_150.6 ;
    %load/vec4 v0x600001344900_0;
    %load/vec4 v0x600001345050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013450e0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
    %jmp T_150.10;
T_150.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600001344630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001345050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013450e0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
    %jmp T_150.10;
T_150.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001344000_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001344e10_0, 0;
    %jmp T_150.10;
T_150.10 ;
    %pop/vec4 1;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x138fd37a0;
T_151 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001323de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001323c30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001323cc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001323450_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001323d50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013234e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013238d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001323ba0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001323720_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000013237b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000013239f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001323a80_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001323570_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001323f00_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000013242d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013243f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001324120_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001322490_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000013220a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013225b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013221c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322370_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001322d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001323600_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013243f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001324120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001323600_0, 0;
    %load/vec4 v0x600001324480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_151.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_151.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_151.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_151.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_151.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_151.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_151.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_151.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_151.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_151.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_151.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_151.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_151.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_151.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.17;
T_151.2 ;
    %load/vec4 v0x6000013233c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.18, 8;
    %load/vec4 v0x600001324510_0;
    %assign/vec4 v0x600001323c30_0, 0;
    %load/vec4 v0x600001323690_0;
    %assign/vec4 v0x600001323720_0, 0;
    %load/vec4 v0x600001323960_0;
    %assign/vec4 v0x6000013239f0_0, 0;
    %load/vec4 v0x6000013230f0_0;
    %assign/vec4 v0x600001323d50_0, 0;
    %load/vec4 v0x600001323060_0;
    %assign/vec4 v0x6000013234e0_0, 0;
    %load/vec4 v0x600001323840_0;
    %assign/vec4 v0x6000013238d0_0, 0;
    %load/vec4 v0x600001323b10_0;
    %assign/vec4 v0x600001323ba0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
T_151.18 ;
    %jmp T_151.17;
T_151.3 ;
    %load/vec4 v0x600001323720_0;
    %assign/vec4 v0x6000013237b0_0, 0;
    %load/vec4 v0x6000013239f0_0;
    %assign/vec4 v0x600001323a80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001323cc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001323450_0, 0;
    %load/vec4 v0x600001323c30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_151.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_151.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.23;
T_151.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.23;
T_151.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.23;
T_151.23 ;
    %pop/vec4 1;
    %jmp T_151.17;
T_151.4 ;
    %load/vec4 v0x6000013237b0_0;
    %assign/vec4 v0x6000013220a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013221c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001322370_0, 0;
    %load/vec4 v0x600001322250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.26, 9;
    %load/vec4 v0x600001322370_0;
    %and;
T_151.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001322b50_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
T_151.24 ;
    %jmp T_151.17;
T_151.5 ;
    %load/vec4 v0x600001322be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.29, 9;
    %load/vec4 v0x600001322b50_0;
    %and;
T_151.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.27, 8;
    %load/vec4 v0x6000013229a0_0;
    %assign/vec4 v0x600001323570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322b50_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
T_151.27 ;
    %jmp T_151.17;
T_151.6 ;
    %load/vec4 v0x600001323a80_0;
    %assign/vec4 v0x600001323f00_0, 0;
    %load/vec4 v0x600001323570_0;
    %assign/vec4 v0x6000013242d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013243f0_0, 0;
    %load/vec4 v0x6000013241b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
T_151.30 ;
    %jmp T_151.17;
T_151.7 ;
    %load/vec4 v0x600001323a80_0;
    %assign/vec4 v0x600001323f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001324120_0, 0;
    %load/vec4 v0x6000013241b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
T_151.32 ;
    %jmp T_151.17;
T_151.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.17;
T_151.9 ;
    %load/vec4 v0x600001324000_0;
    %assign/vec4 v0x600001323570_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.17;
T_151.10 ;
    %load/vec4 v0x6000013237b0_0;
    %assign/vec4 v0x600001322490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013225b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001322760_0, 0;
    %load/vec4 v0x600001322640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.36, 9;
    %load/vec4 v0x600001322760_0;
    %and;
T_151.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322760_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
T_151.34 ;
    %jmp T_151.17;
T_151.11 ;
    %load/vec4 v0x600001323570_0;
    %assign/vec4 v0x600001322d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001322e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001322fd0_0, 0;
    %load/vec4 v0x600001322eb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.39, 9;
    %load/vec4 v0x600001322fd0_0;
    %and;
T_151.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322e20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
T_151.37 ;
    %jmp T_151.17;
T_151.12 ;
    %load/vec4 v0x600001322910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
T_151.40 ;
    %jmp T_151.17;
T_151.13 ;
    %load/vec4 v0x600001323450_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001323450_0, 0;
    %load/vec4 v0x6000013237b0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000013237b0_0, 0;
    %load/vec4 v0x600001323a80_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001323a80_0, 0;
    %load/vec4 v0x6000013234e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001323450_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_151.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.43;
T_151.42 ;
    %load/vec4 v0x600001323c30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_151.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_151.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.47;
T_151.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.47;
T_151.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.47;
T_151.47 ;
    %pop/vec4 1;
T_151.43 ;
    %jmp T_151.17;
T_151.14 ;
    %load/vec4 v0x600001323cc0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001323cc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001323450_0, 0;
    %load/vec4 v0x600001323d50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001323cc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_151.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.49;
T_151.48 ;
    %load/vec4 v0x600001323720_0;
    %load/vec4 v0x600001323cc0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000013238d0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000013237b0_0, 0;
    %load/vec4 v0x6000013239f0_0;
    %load/vec4 v0x600001323cc0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001323ba0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001323a80_0, 0;
    %load/vec4 v0x600001323c30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_151.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_151.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.53;
T_151.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.53;
T_151.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.53;
T_151.53 ;
    %pop/vec4 1;
T_151.49 ;
    %jmp T_151.17;
T_151.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001323600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001324480_0, 0;
    %jmp T_151.17;
T_151.17 ;
    %pop/vec4 1;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x13983e2d0;
T_152 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001340240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %load/vec4 v0x6000013401b0_0;
    %load/vec4 v0x60000134fde0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001340000, 0, 4;
T_152.0 ;
    %load/vec4 v0x600001340120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x60000134fde0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001340000, 4;
    %assign/vec4 v0x600001340090_0, 0;
T_152.2 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x13983e2d0;
T_153 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000134ff00_0, 0, 32;
T_153.0 ;
    %load/vec4 v0x60000134ff00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_153.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000134ff00_0;
    %store/vec4a v0x600001340000, 4, 0;
    %load/vec4 v0x60000134ff00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000134ff00_0, 0, 32;
    %jmp T_153.0;
T_153.1 ;
    %end;
    .thread T_153;
    .scope S_0x139838910;
T_154 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001340750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %load/vec4 v0x6000013406c0_0;
    %load/vec4 v0x600001340360_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001340510, 0, 4;
T_154.0 ;
    %load/vec4 v0x600001340630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %load/vec4 v0x600001340360_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001340510, 4;
    %assign/vec4 v0x6000013405a0_0, 0;
T_154.2 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x139838910;
T_155 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001340480_0, 0, 32;
T_155.0 ;
    %load/vec4 v0x600001340480_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_155.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001340480_0;
    %store/vec4a v0x600001340510, 4, 0;
    %load/vec4 v0x600001340480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001340480_0, 0, 32;
    %jmp T_155.0;
T_155.1 ;
    %end;
    .thread T_155;
    .scope S_0x1398362c0;
T_156 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001340c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %load/vec4 v0x600001340bd0_0;
    %load/vec4 v0x600001340870_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001340a20, 0, 4;
T_156.0 ;
    %load/vec4 v0x600001340b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.2, 8;
    %load/vec4 v0x600001340870_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001340a20, 4;
    %assign/vec4 v0x600001340ab0_0, 0;
T_156.2 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x1398362c0;
T_157 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001340990_0, 0, 32;
T_157.0 ;
    %load/vec4 v0x600001340990_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_157.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001340990_0;
    %store/vec4a v0x600001340a20, 4, 0;
    %load/vec4 v0x600001340990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001340990_0, 0, 32;
    %jmp T_157.0;
T_157.1 ;
    %end;
    .thread T_157;
    .scope S_0x139833c70;
T_158 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001341170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %load/vec4 v0x6000013410e0_0;
    %load/vec4 v0x600001340d80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001340f30, 0, 4;
T_158.0 ;
    %load/vec4 v0x600001341050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x600001340d80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001340f30, 4;
    %assign/vec4 v0x600001340fc0_0, 0;
T_158.2 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x139833c70;
T_159 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001340ea0_0, 0, 32;
T_159.0 ;
    %load/vec4 v0x600001340ea0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_159.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001340ea0_0;
    %store/vec4a v0x600001340f30, 4, 0;
    %load/vec4 v0x600001340ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001340ea0_0, 0, 32;
    %jmp T_159.0;
T_159.1 ;
    %end;
    .thread T_159;
    .scope S_0x13985f0d0;
T_160 ;
    %wait E_0x600003bc6140;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001341440_0, 0, 32;
T_160.0 ;
    %load/vec4 v0x600001341440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_160.1, 5;
    %load/vec4 v0x600001342ac0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_160.2, 8;
    %load/vec4 v0x600001341830_0;
    %pad/u 32;
    %load/vec4 v0x600001341440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.2;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001342d90_0, 4, 1;
    %load/vec4 v0x6000013425b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_160.3, 8;
    %load/vec4 v0x600001341680_0;
    %pad/u 32;
    %load/vec4 v0x600001341440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.3;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001342c70_0, 4, 1;
    %load/vec4 v0x600001342880_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_160.4, 8;
    %load/vec4 v0x6000013417a0_0;
    %pad/u 32;
    %load/vec4 v0x600001341440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.4;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001342d00_0, 4, 1;
    %load/vec4 v0x6000013432a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_160.6, 8;
    %load/vec4 v0x6000013430f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_160.6;
    %flag_get/vec4 8;
    %jmp/0 T_160.5, 8;
    %load/vec4 v0x600001341a70_0;
    %pad/u 32;
    %load/vec4 v0x600001341440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.5;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001342e20_0, 4, 1;
    %load/vec4 v0x6000013420a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_160.8, 8;
    %load/vec4 v0x600001341ef0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_160.8;
    %flag_get/vec4 8;
    %jmp/0 T_160.7, 8;
    %load/vec4 v0x600001341560_0;
    %pad/u 32;
    %load/vec4 v0x600001341440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.7;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001342be0_0, 4, 1;
    %load/vec4 v0x600001341440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001341440_0, 0, 32;
    %jmp T_160.0;
T_160.1 ;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x13985f0d0;
T_161 ;
    %wait E_0x600003bc6100;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001341440_0, 0, 32;
T_161.0 ;
    %load/vec4 v0x600001341440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_161.1, 5;
    %load/vec4 v0x600001342d90_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x6000013422e0_0, 4, 1;
    %load/vec4 v0x600001342c70_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_161.2, 8;
    %load/vec4 v0x600001342d90_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.2;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x6000013421c0_0, 4, 1;
    %load/vec4 v0x600001342d00_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_161.4, 9;
    %load/vec4 v0x600001342d90_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_161.3, 8;
    %load/vec4 v0x600001342c70_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.3;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001342250_0, 4, 1;
    %load/vec4 v0x600001342e20_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_161.7, 10;
    %load/vec4 v0x600001342d90_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_161.6, 9;
    %load/vec4 v0x600001342c70_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_161.5, 8;
    %load/vec4 v0x600001342d00_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.5;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001342370_0, 4, 1;
    %load/vec4 v0x600001342be0_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_161.11, 11;
    %load/vec4 v0x600001342d90_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_161.10, 10;
    %load/vec4 v0x600001342c70_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_161.9, 9;
    %load/vec4 v0x600001342d00_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_161.8, 8;
    %load/vec4 v0x600001342e20_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.8;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001342130_0, 4, 1;
    %load/vec4 v0x6000013422e0_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.12, 8;
    %load/vec4 v0x6000013434e0_0;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4a v0x6000013414d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4a v0x600001341b90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001341c20_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x6000013419e0_0, 4, 1;
    %jmp T_161.13;
T_161.12 ;
    %load/vec4 v0x6000013421c0_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.14, 8;
    %load/vec4 v0x6000013433c0_0;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4a v0x6000013414d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4a v0x600001341b90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001341c20_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x6000013419e0_0, 4, 1;
    %jmp T_161.15;
T_161.14 ;
    %load/vec4 v0x600001342250_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.16, 8;
    %load/vec4 v0x600001343450_0;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4a v0x6000013414d0, 4, 0;
    %load/vec4 v0x6000013427f0_0;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4a v0x600001341b90, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001341c20_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x6000013419e0_0, 4, 1;
    %jmp T_161.17;
T_161.16 ;
    %load/vec4 v0x600001342370_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.18, 8;
    %load/vec4 v0x600001343570_0;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4a v0x6000013414d0, 4, 0;
    %load/vec4 v0x600001343210_0;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4a v0x600001341b90, 4, 0;
    %load/vec4 v0x6000013432a0_0;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001341c20_0, 4, 1;
    %load/vec4 v0x6000013430f0_0;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x6000013419e0_0, 4, 1;
    %jmp T_161.19;
T_161.18 ;
    %load/vec4 v0x600001342130_0;
    %load/vec4 v0x600001341440_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.20, 8;
    %load/vec4 v0x600001343330_0;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4a v0x6000013414d0, 4, 0;
    %load/vec4 v0x600001342010_0;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4a v0x600001341b90, 4, 0;
    %load/vec4 v0x6000013420a0_0;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001341c20_0, 4, 1;
    %load/vec4 v0x600001341ef0_0;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x6000013419e0_0, 4, 1;
    %jmp T_161.21;
T_161.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4a v0x6000013414d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4a v0x600001341b90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x600001341c20_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001341440_0;
    %store/vec4 v0x6000013419e0_0, 4, 1;
T_161.21 ;
T_161.19 ;
T_161.17 ;
T_161.15 ;
T_161.13 ;
    %load/vec4 v0x600001341440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001341440_0, 0, 32;
    %jmp T_161.0;
T_161.1 ;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x13985f0d0;
T_162 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001341830_0;
    %assign/vec4 v0x6000013418c0_0, 0;
    %load/vec4 v0x600001341680_0;
    %assign/vec4 v0x600001341710_0, 0;
    %load/vec4 v0x600001341a70_0;
    %assign/vec4 v0x600001341b00_0, 0;
    %load/vec4 v0x600001341560_0;
    %assign/vec4 v0x6000013415f0_0, 0;
    %jmp T_162;
    .thread T_162;
    .scope S_0x13985f0d0;
T_163 ;
    %wait E_0x600003bc6080;
    %load/vec4 v0x6000013418c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001341950, 4;
    %store/vec4 v0x600001342a30_0, 0, 256;
    %load/vec4 v0x600001341710_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001341950, 4;
    %store/vec4 v0x600001342520_0, 0, 256;
    %load/vec4 v0x600001341b00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001341950, 4;
    %store/vec4 v0x600001343060_0, 0, 256;
    %load/vec4 v0x6000013415f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001341950, 4;
    %store/vec4 v0x600001341e60_0, 0, 256;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x138fd3630;
T_164 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001359170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001347450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013474e0_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x6000013477b0_0;
    %assign/vec4 v0x6000013474e0_0, 0;
    %load/vec4 v0x6000013477b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x600001347690_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000013473c0, 4;
    %assign/vec4 v0x600001347450_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x138fd3630;
T_165 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001358ea0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_165.3, 10;
    %load/vec4 v0x600001358e10_0;
    %and;
T_165.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_165.2, 9;
    %load/vec4 v0x600001358d80_0;
    %and;
T_165.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %load/vec4 v0x600001358cf0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001358c60_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013473c0, 0, 4;
T_165.0 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x138fd3630;
T_166 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001359170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001359d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001359cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001346250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013462e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013587e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013461c0_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x600001358870_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001359d40_0, 0;
    %load/vec4 v0x600001347f00_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001359cb0_0, 0;
    %load/vec4 v0x600001358870_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001346250_0, 0;
    %load/vec4 v0x600001346250_0;
    %assign/vec4 v0x6000013462e0_0, 0;
    %load/vec4 v0x600001358750_0;
    %assign/vec4 v0x6000013587e0_0, 0;
    %load/vec4 v0x600001347ba0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000013461c0_0, 0;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x138fd3630;
T_167 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001359170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001358870_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001358000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001358510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001347f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001358750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013585a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001358090_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001358750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001358090_0, 0;
    %load/vec4 v0x6000013594d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_167.5, 10;
    %load/vec4 v0x600001358360_0;
    %and;
T_167.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_167.4, 9;
    %load/vec4 v0x600001358870_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_167.6, 4;
    %load/vec4 v0x600001358870_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_167.6;
    %and;
T_167.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x600001358510_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001358510_0, 0;
T_167.2 ;
    %load/vec4 v0x600001358870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_167.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_167.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_167.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_167.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_167.11, 6;
    %jmp T_167.12;
T_167.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013585a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001358510_0, 0;
    %load/vec4 v0x600001347960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013585a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001347f00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001358870_0, 0;
T_167.13 ;
    %jmp T_167.12;
T_167.8 ;
    %load/vec4 v0x600001358b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.15, 8;
    %load/vec4 v0x600001347f00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001347f00_0, 0;
    %load/vec4 v0x600001347f00_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_167.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001358750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001358000_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001358870_0, 0;
T_167.17 ;
T_167.15 ;
    %jmp T_167.12;
T_167.9 ;
    %load/vec4 v0x600001347cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.19, 8;
    %load/vec4 v0x600001358000_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001358000_0, 0;
T_167.19 ;
    %load/vec4 v0x6000013593b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001358870_0, 0;
T_167.21 ;
    %jmp T_167.12;
T_167.10 ;
    %load/vec4 v0x600001358510_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_167.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001358870_0, 0;
T_167.23 ;
    %jmp T_167.12;
T_167.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001358090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001358870_0, 0;
    %jmp T_167.12;
T_167.12 ;
    %pop/vec4 1;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x138fc34f0;
T_168 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000135ec70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000135eb50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000135ebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000135eac0_0, 0;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v0x60000135e760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000135eb50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_168.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.2, 8;
    %load/vec4 v0x60000135eb50_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000135eb50_0, 0;
T_168.2 ;
    %load/vec4 v0x60000135f330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000135ebe0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_168.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.5, 8;
    %load/vec4 v0x60000135ebe0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000135ebe0_0, 0;
T_168.5 ;
    %load/vec4 v0x60000135da70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000135eac0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_168.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.8, 8;
    %load/vec4 v0x60000135eac0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000135eac0_0, 0;
T_168.8 ;
    %load/vec4 v0x60000135e910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.13, 9;
    %load/vec4 v0x60000135e7f0_0;
    %and;
T_168.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.11, 8;
    %load/vec4 v0x60000135eb50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000135eb50_0, 0;
T_168.11 ;
    %load/vec4 v0x60000135f4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.16, 9;
    %load/vec4 v0x60000135f3c0_0;
    %and;
T_168.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.14, 8;
    %load/vec4 v0x60000135ebe0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000135ebe0_0, 0;
T_168.14 ;
    %load/vec4 v0x60000135dc20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.19, 9;
    %load/vec4 v0x60000135db00_0;
    %and;
T_168.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.17, 8;
    %load/vec4 v0x60000135eac0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000135eac0_0, 0;
T_168.17 ;
T_168.1 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0x138fc34f0;
T_169 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000135ec70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000135e2e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000135e490_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000135e010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135e1c0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000135e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135e910_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000135f2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135f4e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000135d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135dc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135de60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135f0f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000135d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000135d830_0, 0;
    %fork t_5, S_0x138fc38d0;
    %jmp t_4;
    .scope S_0x138fc38d0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000135c510_0, 0, 32;
T_169.2 ;
    %load/vec4 v0x60000135c510_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_169.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000135c510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135e520, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000135c510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135e400, 0, 4;
    %load/vec4 v0x60000135c510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000135c510_0, 0, 32;
    %jmp T_169.2;
T_169.3 ;
    %end;
    .scope S_0x138fc34f0;
t_4 %join;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x60000135e910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_169.6, 9;
    %load/vec4 v0x60000135e7f0_0;
    %and;
T_169.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135e910_0, 0;
T_169.4 ;
    %load/vec4 v0x60000135f4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_169.9, 9;
    %load/vec4 v0x60000135f3c0_0;
    %and;
T_169.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135f4e0_0, 0;
T_169.7 ;
    %load/vec4 v0x60000135dc20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_169.12, 9;
    %load/vec4 v0x60000135db00_0;
    %and;
T_169.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135dc20_0, 0;
T_169.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135e1c0_0, 0;
    %load/vec4 v0x60000135ee20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_169.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_169.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_169.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_169.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_169.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_169.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_169.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_169.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_169.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_169.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %jmp T_169.24;
T_169.13 ;
    %load/vec4 v0x60000135ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.25, 8;
    %load/vec4 v0x60000135ed90_0;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000135e490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135de60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.25 ;
    %jmp T_169.24;
T_169.14 ;
    %load/vec4 v0x60000135ea30_0;
    %assign/vec4 v0x60000135e010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135e1c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %jmp T_169.24;
T_169.15 ;
    %load/vec4 v0x60000135e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.27, 8;
    %load/vec4 v0x60000135e0a0_0;
    %assign/vec4 v0x60000135e2e0_0, 0;
    %load/vec4 v0x60000135e0a0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000135d7a0_0, 0;
    %load/vec4 v0x60000135e0a0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000135d830_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.27 ;
    %jmp T_169.24;
T_169.16 ;
    %load/vec4 v0x60000135d7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_169.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_169.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_169.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_169.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_169.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_169.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_169.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_169.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_169.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135de60_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %jmp T_169.39;
T_169.29 ;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %jmp T_169.39;
T_169.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %jmp T_169.39;
T_169.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %jmp T_169.39;
T_169.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %jmp T_169.39;
T_169.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %jmp T_169.39;
T_169.34 ;
    %load/vec4 v0x60000135e490_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_169.40, 5;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000135e490_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135e520, 0, 4;
    %load/vec4 v0x60000135e2e0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000135e490_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135e400, 0, 4;
    %load/vec4 v0x60000135e490_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000135e490_0, 0;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %jmp T_169.41;
T_169.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135de60_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.41 ;
    %jmp T_169.39;
T_169.35 ;
    %load/vec4 v0x60000135e490_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_169.42, 5;
    %load/vec4 v0x60000135e490_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000135e400, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_169.44, 5;
    %load/vec4 v0x60000135e490_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000135e400, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000135e490_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135e400, 0, 4;
    %load/vec4 v0x60000135e490_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000135e520, 4;
    %assign/vec4 v0x60000135ea30_0, 0;
    %jmp T_169.45;
T_169.44 ;
    %load/vec4 v0x60000135e490_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000135e490_0, 0;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
T_169.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %jmp T_169.43;
T_169.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135de60_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.43 ;
    %jmp T_169.39;
T_169.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135f0f0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %jmp T_169.39;
T_169.37 ;
    %load/vec4 v0x60000135d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135dd40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.46 ;
    %jmp T_169.39;
T_169.39 ;
    %pop/vec4 1;
    %jmp T_169.24;
T_169.17 ;
    %load/vec4 v0x60000135d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.48 ;
    %jmp T_169.24;
T_169.18 ;
    %load/vec4 v0x60000135d7a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_169.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_169.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_169.52, 6;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %jmp T_169.54;
T_169.50 ;
    %load/vec4 v0x60000135e2e0_0;
    %assign/vec4 v0x60000135e6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135e910_0, 0;
    %load/vec4 v0x60000135e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.55, 8;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.55 ;
    %jmp T_169.54;
T_169.51 ;
    %load/vec4 v0x60000135e2e0_0;
    %assign/vec4 v0x60000135f2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135f4e0_0, 0;
    %load/vec4 v0x60000135f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.57, 8;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.57 ;
    %jmp T_169.54;
T_169.52 ;
    %load/vec4 v0x60000135e2e0_0;
    %assign/vec4 v0x60000135d9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135dc20_0, 0;
    %load/vec4 v0x60000135db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.59, 8;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.59 ;
    %jmp T_169.54;
T_169.54 ;
    %pop/vec4 1;
    %jmp T_169.24;
T_169.19 ;
    %load/vec4 v0x60000135d830_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_169.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_169.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_169.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_169.64, 6;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
    %jmp T_169.66;
T_169.61 ;
    %load/vec4 v0x60000135e5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.67, 8;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.67 ;
    %jmp T_169.66;
T_169.62 ;
    %load/vec4 v0x60000135f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.69, 8;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.69 ;
    %jmp T_169.66;
T_169.63 ;
    %load/vec4 v0x60000135d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.71, 8;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.71 ;
    %jmp T_169.66;
T_169.64 ;
    %load/vec4 v0x60000135d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.73, 8;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.73 ;
    %jmp T_169.66;
T_169.66 ;
    %pop/vec4 1;
    %jmp T_169.24;
T_169.20 ;
    %load/vec4 v0x60000135ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135f0f0_0, 0;
    %load/vec4 v0x60000135ea30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.75 ;
    %jmp T_169.24;
T_169.21 ;
    %load/vec4 v0x60000135ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.77, 8;
    %load/vec4 v0x60000135ed90_0;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000135e490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135dd40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.77 ;
    %jmp T_169.24;
T_169.22 ;
    %load/vec4 v0x60000135ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135de60_0, 0;
    %load/vec4 v0x60000135ed90_0;
    %assign/vec4 v0x60000135ea30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000135e490_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135ee20_0, 0;
T_169.79 ;
    %jmp T_169.24;
T_169.24 ;
    %pop/vec4 1;
T_169.1 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x138fc2750;
T_170 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001367720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000135f8d0_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x6000013677b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001367840, 4;
    %assign/vec4 v0x60000135f8d0_0, 0;
T_170.2 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x138fc2a30;
T_171 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001367720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000135fb10_0, 0, 32;
T_171.2 ;
    %load/vec4 v0x60000135fb10_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_171.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000135fb10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135fa80, 0, 4;
    %load/vec4 v0x60000135fb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000135fb10_0, 0, 32;
    %jmp T_171.2;
T_171.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000135fba0_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x6000013677b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001367840, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135fa80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000135fb10_0, 0, 32;
T_171.6 ;
    %load/vec4 v0x60000135fb10_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_171.7, 5;
    %load/vec4 v0x60000135fb10_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000135fa80, 4;
    %ix/getv/s 3, v0x60000135fb10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135fa80, 0, 4;
    %load/vec4 v0x60000135fb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000135fb10_0, 0, 32;
    %jmp T_171.6;
T_171.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000135fa80, 4;
    %assign/vec4 v0x60000135fba0_0, 0;
T_171.4 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x138fc2d10;
T_172 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001367720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000135fde0_0, 0, 32;
T_172.2 ;
    %load/vec4 v0x60000135fde0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_172.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000135fde0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135fd50, 0, 4;
    %load/vec4 v0x60000135fde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000135fde0_0, 0, 32;
    %jmp T_172.2;
T_172.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000135fe70_0, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/vec4 v0x6000013677b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001367840, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135fd50, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000135fde0_0, 0, 32;
T_172.6 ;
    %load/vec4 v0x60000135fde0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_172.7, 5;
    %load/vec4 v0x60000135fde0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000135fd50, 4;
    %ix/getv/s 3, v0x60000135fde0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135fd50, 0, 4;
    %load/vec4 v0x60000135fde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000135fde0_0, 0, 32;
    %jmp T_172.6;
T_172.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000135fd50, 4;
    %assign/vec4 v0x60000135fe70_0, 0;
T_172.4 ;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x138f7edc0;
T_173 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001367720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001350120_0, 0, 32;
T_173.2 ;
    %load/vec4 v0x600001350120_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_173.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001350120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001350090, 0, 4;
    %load/vec4 v0x600001350120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001350120_0, 0, 32;
    %jmp T_173.2;
T_173.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013501b0_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x6000013677b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001367840, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001350090, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001350120_0, 0, 32;
T_173.6 ;
    %load/vec4 v0x600001350120_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_173.7, 5;
    %load/vec4 v0x600001350120_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001350090, 4;
    %ix/getv/s 3, v0x600001350120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001350090, 0, 4;
    %load/vec4 v0x600001350120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001350120_0, 0, 32;
    %jmp T_173.6;
T_173.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001350090, 4;
    %assign/vec4 v0x6000013501b0_0, 0;
T_173.4 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x138f7f210;
T_174 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001350c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001350e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001350750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013506c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001350bd0_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x600001350990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.2, 8;
    %load/vec4 v0x600001350d80_0;
    %assign/vec4 v0x600001350e10_0, 0;
T_174.2 ;
    %load/vec4 v0x600001350900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.4, 8;
    %load/vec4 v0x600001350630_0;
    %assign/vec4 v0x600001350750_0, 0;
    %load/vec4 v0x600001350750_0;
    %assign/vec4 v0x6000013506c0_0, 0;
    %load/vec4 v0x6000013507e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.6, 8;
    %load/vec4 v0x600001350ab0_0;
    %assign/vec4 v0x600001350bd0_0, 0;
    %jmp T_174.7;
T_174.6 ;
    %load/vec4 v0x600001350b40_0;
    %load/vec4 v0x600001350ab0_0;
    %add;
    %assign/vec4 v0x600001350bd0_0, 0;
T_174.7 ;
T_174.4 ;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x138f7d130;
T_175 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000013521c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001352370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001351cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001351c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001352130_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x600001351ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x6000013522e0_0;
    %assign/vec4 v0x600001352370_0, 0;
T_175.2 ;
    %load/vec4 v0x600001351e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.4, 8;
    %load/vec4 v0x600001351b90_0;
    %assign/vec4 v0x600001351cb0_0, 0;
    %load/vec4 v0x600001351cb0_0;
    %assign/vec4 v0x600001351c20_0, 0;
    %load/vec4 v0x600001351d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.6, 8;
    %load/vec4 v0x600001352010_0;
    %assign/vec4 v0x600001352130_0, 0;
    %jmp T_175.7;
T_175.6 ;
    %load/vec4 v0x6000013520a0_0;
    %load/vec4 v0x600001352010_0;
    %add;
    %assign/vec4 v0x600001352130_0, 0;
T_175.7 ;
T_175.4 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x138f7d410;
T_176 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001353720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013538d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001353210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001353180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001353690_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v0x600001353450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.2, 8;
    %load/vec4 v0x600001353840_0;
    %assign/vec4 v0x6000013538d0_0, 0;
T_176.2 ;
    %load/vec4 v0x6000013533c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.4, 8;
    %load/vec4 v0x6000013530f0_0;
    %assign/vec4 v0x600001353210_0, 0;
    %load/vec4 v0x600001353210_0;
    %assign/vec4 v0x600001353180_0, 0;
    %load/vec4 v0x6000013532a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.6, 8;
    %load/vec4 v0x600001353570_0;
    %assign/vec4 v0x600001353690_0, 0;
    %jmp T_176.7;
T_176.6 ;
    %load/vec4 v0x600001353600_0;
    %load/vec4 v0x600001353570_0;
    %add;
    %assign/vec4 v0x600001353690_0, 0;
T_176.7 ;
T_176.4 ;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x138f7d6f0;
T_177 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001354cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001354ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013547e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001354750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001354c60_0, 0;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0x600001354a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.2, 8;
    %load/vec4 v0x600001354e10_0;
    %assign/vec4 v0x600001354ea0_0, 0;
T_177.2 ;
    %load/vec4 v0x600001354990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.4, 8;
    %load/vec4 v0x6000013546c0_0;
    %assign/vec4 v0x6000013547e0_0, 0;
    %load/vec4 v0x6000013547e0_0;
    %assign/vec4 v0x600001354750_0, 0;
    %load/vec4 v0x600001354870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.6, 8;
    %load/vec4 v0x600001354b40_0;
    %assign/vec4 v0x600001354c60_0, 0;
    %jmp T_177.7;
T_177.6 ;
    %load/vec4 v0x600001354bd0_0;
    %load/vec4 v0x600001354b40_0;
    %add;
    %assign/vec4 v0x600001354c60_0, 0;
T_177.7 ;
T_177.4 ;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x138f7db40;
T_178 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001356250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001356400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001355d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001355cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013561c0_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x600001355f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x600001356370_0;
    %assign/vec4 v0x600001356400_0, 0;
T_178.2 ;
    %load/vec4 v0x600001355ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.4, 8;
    %load/vec4 v0x600001355c20_0;
    %assign/vec4 v0x600001355d40_0, 0;
    %load/vec4 v0x600001355d40_0;
    %assign/vec4 v0x600001355cb0_0, 0;
    %load/vec4 v0x600001355dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.6, 8;
    %load/vec4 v0x6000013560a0_0;
    %assign/vec4 v0x6000013561c0_0, 0;
    %jmp T_178.7;
T_178.6 ;
    %load/vec4 v0x600001356130_0;
    %load/vec4 v0x6000013560a0_0;
    %add;
    %assign/vec4 v0x6000013561c0_0, 0;
T_178.7 ;
T_178.4 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x138f7de20;
T_179 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000013577b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001357960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013572a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001357210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001357720_0, 0;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x6000013574e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0x6000013578d0_0;
    %assign/vec4 v0x600001357960_0, 0;
T_179.2 ;
    %load/vec4 v0x600001357450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.4, 8;
    %load/vec4 v0x600001357180_0;
    %assign/vec4 v0x6000013572a0_0, 0;
    %load/vec4 v0x6000013572a0_0;
    %assign/vec4 v0x600001357210_0, 0;
    %load/vec4 v0x600001357330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.6, 8;
    %load/vec4 v0x600001357600_0;
    %assign/vec4 v0x600001357720_0, 0;
    %jmp T_179.7;
T_179.6 ;
    %load/vec4 v0x600001357690_0;
    %load/vec4 v0x600001357600_0;
    %add;
    %assign/vec4 v0x600001357720_0, 0;
T_179.7 ;
T_179.4 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x138f7e100;
T_180 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001368d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001368f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001368870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013687e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001368cf0_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x600001368ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x600001368ea0_0;
    %assign/vec4 v0x600001368f30_0, 0;
T_180.2 ;
    %load/vec4 v0x600001368a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.4, 8;
    %load/vec4 v0x600001368750_0;
    %assign/vec4 v0x600001368870_0, 0;
    %load/vec4 v0x600001368870_0;
    %assign/vec4 v0x6000013687e0_0, 0;
    %load/vec4 v0x600001368900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.6, 8;
    %load/vec4 v0x600001368bd0_0;
    %assign/vec4 v0x600001368cf0_0, 0;
    %jmp T_180.7;
T_180.6 ;
    %load/vec4 v0x600001368c60_0;
    %load/vec4 v0x600001368bd0_0;
    %add;
    %assign/vec4 v0x600001368cf0_0, 0;
T_180.7 ;
T_180.4 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x138f7e3e0;
T_181 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000136a2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000136a490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001369dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001369d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000136a250_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x60000136a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %load/vec4 v0x60000136a400_0;
    %assign/vec4 v0x60000136a490_0, 0;
T_181.2 ;
    %load/vec4 v0x600001369f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.4, 8;
    %load/vec4 v0x600001369cb0_0;
    %assign/vec4 v0x600001369dd0_0, 0;
    %load/vec4 v0x600001369dd0_0;
    %assign/vec4 v0x600001369d40_0, 0;
    %load/vec4 v0x600001369e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.6, 8;
    %load/vec4 v0x60000136a130_0;
    %assign/vec4 v0x60000136a250_0, 0;
    %jmp T_181.7;
T_181.6 ;
    %load/vec4 v0x60000136a1c0_0;
    %load/vec4 v0x60000136a130_0;
    %add;
    %assign/vec4 v0x60000136a250_0, 0;
T_181.7 ;
T_181.4 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x138f7e830;
T_182 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000136b840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000136b9f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000136b330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000136b2a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000136b7b0_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x60000136b570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x60000136b960_0;
    %assign/vec4 v0x60000136b9f0_0, 0;
T_182.2 ;
    %load/vec4 v0x60000136b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.4, 8;
    %load/vec4 v0x60000136b210_0;
    %assign/vec4 v0x60000136b330_0, 0;
    %load/vec4 v0x60000136b330_0;
    %assign/vec4 v0x60000136b2a0_0, 0;
    %load/vec4 v0x60000136b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.6, 8;
    %load/vec4 v0x60000136b690_0;
    %assign/vec4 v0x60000136b7b0_0, 0;
    %jmp T_182.7;
T_182.6 ;
    %load/vec4 v0x60000136b720_0;
    %load/vec4 v0x60000136b690_0;
    %add;
    %assign/vec4 v0x60000136b7b0_0, 0;
T_182.7 ;
T_182.4 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x138ff82c0;
T_183 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000136ce10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000136cfc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000136c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000136c870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000136cd80_0, 0;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x60000136cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %load/vec4 v0x60000136cf30_0;
    %assign/vec4 v0x60000136cfc0_0, 0;
T_183.2 ;
    %load/vec4 v0x60000136cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.4, 8;
    %load/vec4 v0x60000136c7e0_0;
    %assign/vec4 v0x60000136c900_0, 0;
    %load/vec4 v0x60000136c900_0;
    %assign/vec4 v0x60000136c870_0, 0;
    %load/vec4 v0x60000136c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.6, 8;
    %load/vec4 v0x60000136cc60_0;
    %assign/vec4 v0x60000136cd80_0, 0;
    %jmp T_183.7;
T_183.6 ;
    %load/vec4 v0x60000136ccf0_0;
    %load/vec4 v0x60000136cc60_0;
    %add;
    %assign/vec4 v0x60000136cd80_0, 0;
T_183.7 ;
T_183.4 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x138ff85a0;
T_184 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000136e370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000136e520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000136de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000136ddd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000136e2e0_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x60000136e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.2, 8;
    %load/vec4 v0x60000136e490_0;
    %assign/vec4 v0x60000136e520_0, 0;
T_184.2 ;
    %load/vec4 v0x60000136e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.4, 8;
    %load/vec4 v0x60000136dd40_0;
    %assign/vec4 v0x60000136de60_0, 0;
    %load/vec4 v0x60000136de60_0;
    %assign/vec4 v0x60000136ddd0_0, 0;
    %load/vec4 v0x60000136def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.6, 8;
    %load/vec4 v0x60000136e1c0_0;
    %assign/vec4 v0x60000136e2e0_0, 0;
    %jmp T_184.7;
T_184.6 ;
    %load/vec4 v0x60000136e250_0;
    %load/vec4 v0x60000136e1c0_0;
    %add;
    %assign/vec4 v0x60000136e2e0_0, 0;
T_184.7 ;
T_184.4 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x138fc7820;
T_185 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000136f8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000136fa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000136f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000136f330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000136f840_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x60000136f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %load/vec4 v0x60000136f9f0_0;
    %assign/vec4 v0x60000136fa80_0, 0;
T_185.2 ;
    %load/vec4 v0x60000136f570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.4, 8;
    %load/vec4 v0x60000136f2a0_0;
    %assign/vec4 v0x60000136f3c0_0, 0;
    %load/vec4 v0x60000136f3c0_0;
    %assign/vec4 v0x60000136f330_0, 0;
    %load/vec4 v0x60000136f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.6, 8;
    %load/vec4 v0x60000136f720_0;
    %assign/vec4 v0x60000136f840_0, 0;
    %jmp T_185.7;
T_185.6 ;
    %load/vec4 v0x60000136f7b0_0;
    %load/vec4 v0x60000136f720_0;
    %add;
    %assign/vec4 v0x60000136f840_0, 0;
T_185.7 ;
T_185.4 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x138fc7c70;
T_186 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001360ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001361050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001360990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001360900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001360e10_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x600001360bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.2, 8;
    %load/vec4 v0x600001360fc0_0;
    %assign/vec4 v0x600001361050_0, 0;
T_186.2 ;
    %load/vec4 v0x600001360b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.4, 8;
    %load/vec4 v0x600001360870_0;
    %assign/vec4 v0x600001360990_0, 0;
    %load/vec4 v0x600001360990_0;
    %assign/vec4 v0x600001360900_0, 0;
    %load/vec4 v0x600001360a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.6, 8;
    %load/vec4 v0x600001360cf0_0;
    %assign/vec4 v0x600001360e10_0, 0;
    %jmp T_186.7;
T_186.6 ;
    %load/vec4 v0x600001360d80_0;
    %load/vec4 v0x600001360cf0_0;
    %add;
    %assign/vec4 v0x600001360e10_0, 0;
T_186.7 ;
T_186.4 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x138fc8a40;
T_187 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001362400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013625b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001361ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001361e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001362370_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x600001362130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x600001362520_0;
    %assign/vec4 v0x6000013625b0_0, 0;
T_187.2 ;
    %load/vec4 v0x6000013620a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.4, 8;
    %load/vec4 v0x600001361dd0_0;
    %assign/vec4 v0x600001361ef0_0, 0;
    %load/vec4 v0x600001361ef0_0;
    %assign/vec4 v0x600001361e60_0, 0;
    %load/vec4 v0x600001361f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.6, 8;
    %load/vec4 v0x600001362250_0;
    %assign/vec4 v0x600001362370_0, 0;
    %jmp T_187.7;
T_187.6 ;
    %load/vec4 v0x6000013622e0_0;
    %load/vec4 v0x600001362250_0;
    %add;
    %assign/vec4 v0x600001362370_0, 0;
T_187.7 ;
T_187.4 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x138fc8d20;
T_188 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001363960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001363b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001363450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013633c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013638d0_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x600001363690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.2, 8;
    %load/vec4 v0x600001363a80_0;
    %assign/vec4 v0x600001363b10_0, 0;
T_188.2 ;
    %load/vec4 v0x600001363600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.4, 8;
    %load/vec4 v0x600001363330_0;
    %assign/vec4 v0x600001363450_0, 0;
    %load/vec4 v0x600001363450_0;
    %assign/vec4 v0x6000013633c0_0, 0;
    %load/vec4 v0x6000013634e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.6, 8;
    %load/vec4 v0x6000013637b0_0;
    %assign/vec4 v0x6000013638d0_0, 0;
    %jmp T_188.7;
T_188.6 ;
    %load/vec4 v0x600001363840_0;
    %load/vec4 v0x6000013637b0_0;
    %add;
    %assign/vec4 v0x6000013638d0_0, 0;
T_188.7 ;
T_188.4 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x138ffeea0;
T_189 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001364f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013650e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001364a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001364990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001364ea0_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x600001364c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.2, 8;
    %load/vec4 v0x600001365050_0;
    %assign/vec4 v0x6000013650e0_0, 0;
T_189.2 ;
    %load/vec4 v0x600001364bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.4, 8;
    %load/vec4 v0x600001364900_0;
    %assign/vec4 v0x600001364a20_0, 0;
    %load/vec4 v0x600001364a20_0;
    %assign/vec4 v0x600001364990_0, 0;
    %load/vec4 v0x600001364ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.6, 8;
    %load/vec4 v0x600001364d80_0;
    %assign/vec4 v0x600001364ea0_0, 0;
    %jmp T_189.7;
T_189.6 ;
    %load/vec4 v0x600001364e10_0;
    %load/vec4 v0x600001364d80_0;
    %add;
    %assign/vec4 v0x600001364ea0_0, 0;
T_189.7 ;
T_189.4 ;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x138fc1bd0;
T_190 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001367720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000135f600_0, 0, 32;
T_190.2 ;
    %load/vec4 v0x60000135f600_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_190.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000135f600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135f570, 0, 4;
    %load/vec4 v0x60000135f600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000135f600_0, 0, 32;
    %jmp T_190.2;
T_190.3 ;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x6000013673c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001367450, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135f570, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000135f600_0, 0, 32;
T_190.6 ;
    %load/vec4 v0x60000135f600_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_190.7, 5;
    %load/vec4 v0x60000135f600_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000135f570, 4;
    %ix/getv/s 3, v0x60000135f600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135f570, 0, 4;
    %load/vec4 v0x60000135f600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000135f600_0, 0, 32;
    %jmp T_190.6;
T_190.7 ;
T_190.4 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x138fc1eb0;
T_191 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001367720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000135f720_0, 0, 32;
T_191.2 ;
    %load/vec4 v0x60000135f720_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_191.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000135f720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135f690, 0, 4;
    %load/vec4 v0x60000135f720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000135f720_0, 0, 32;
    %jmp T_191.2;
T_191.3 ;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x6000013673c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001367450, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135f690, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000135f720_0, 0, 32;
T_191.6 ;
    %load/vec4 v0x60000135f720_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_191.7, 5;
    %load/vec4 v0x60000135f720_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000135f690, 4;
    %ix/getv/s 3, v0x60000135f720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135f690, 0, 4;
    %load/vec4 v0x60000135f720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000135f720_0, 0, 32;
    %jmp T_191.6;
T_191.7 ;
T_191.4 ;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x138fc2190;
T_192 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001367720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000135f840_0, 0, 32;
T_192.2 ;
    %load/vec4 v0x60000135f840_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_192.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000135f840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135f7b0, 0, 4;
    %load/vec4 v0x60000135f840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000135f840_0, 0, 32;
    %jmp T_192.2;
T_192.3 ;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x6000013673c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001367450, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135f7b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000135f840_0, 0, 32;
T_192.6 ;
    %load/vec4 v0x60000135f840_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_192.7, 5;
    %load/vec4 v0x60000135f840_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000135f7b0, 4;
    %ix/getv/s 3, v0x60000135f840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000135f7b0, 0, 4;
    %load/vec4 v0x60000135f840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000135f840_0, 0, 32;
    %jmp T_192.6;
T_192.7 ;
T_192.4 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x138fc1570;
T_193 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001367720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000013679f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000013670f0_0, 0;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x600001367a80_0;
    %assign/vec4 v0x6000013679f0_0, 0;
    %load/vec4 v0x600001367180_0;
    %assign/vec4 v0x6000013670f0_0, 0;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x138fc1570;
T_194 ;
    %wait E_0x600003bd8e40;
    %load/vec4 v0x6000013679f0_0;
    %store/vec4 v0x600001367a80_0, 0, 3;
    %load/vec4 v0x6000013670f0_0;
    %store/vec4 v0x600001367180_0, 0, 16;
    %load/vec4 v0x6000013679f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_194.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_194.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_194.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_194.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_194.4, 6;
    %jmp T_194.5;
T_194.0 ;
    %load/vec4 v0x600001367960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.6, 8;
    %load/vec4 v0x600001367c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_194.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_194.9, 8;
T_194.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_194.9, 8;
 ; End of false expr.
    %blend;
T_194.9;
    %store/vec4 v0x600001367a80_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001367180_0, 0, 16;
T_194.6 ;
    %jmp T_194.5;
T_194.1 ;
    %load/vec4 v0x600001367c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001367a80_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001367180_0, 0, 16;
T_194.10 ;
    %jmp T_194.5;
T_194.2 ;
    %load/vec4 v0x6000013670f0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001367180_0, 0, 16;
    %load/vec4 v0x600001366f40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000013670f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_194.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001367a80_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001367180_0, 0, 16;
T_194.12 ;
    %jmp T_194.5;
T_194.3 ;
    %load/vec4 v0x6000013670f0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001367180_0, 0, 16;
    %load/vec4 v0x600001367330_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000013670f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_194.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001367a80_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001367180_0, 0, 16;
T_194.14 ;
    %jmp T_194.5;
T_194.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001367a80_0, 0, 3;
    %jmp T_194.5;
T_194.5 ;
    %pop/vec4 1;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_0x138ffbd40;
T_195 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_195.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_195.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_195.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_195.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_195.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_195.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_195.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_195.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_195.9;
T_195.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_195.9;
T_195.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_195.9;
T_195.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_195.9;
T_195.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_195.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_195.11, 8;
T_195.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_195.11, 8;
 ; End of false expr.
    %blend;
T_195.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_195.9;
T_195.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_195.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_195.13, 8;
T_195.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_195.13, 8;
 ; End of false expr.
    %blend;
T_195.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_195.9;
T_195.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_195.9;
T_195.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_195.9;
T_195.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_195.9;
T_195.9 ;
    %pop/vec4 1;
    %jmp T_195;
    .thread T_195, $push;
    .scope S_0x138ffbd40;
T_196 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_0x138ffbeb0;
T_197 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_197.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_197.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_197.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_197.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_197.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_197.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_197.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_197.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_197.9;
T_197.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_197.9;
T_197.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_197.9;
T_197.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_197.9;
T_197.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_197.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_197.11, 8;
T_197.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_197.11, 8;
 ; End of false expr.
    %blend;
T_197.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_197.9;
T_197.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_197.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_197.13, 8;
T_197.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_197.13, 8;
 ; End of false expr.
    %blend;
T_197.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_197.9;
T_197.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_197.9;
T_197.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_197.9;
T_197.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_197.9;
T_197.9 ;
    %pop/vec4 1;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_0x138ffbeb0;
T_198 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_198;
    .thread T_198, $push;
    .scope S_0x138ffc020;
T_199 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_199.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_199.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_199.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_199.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_199.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_199.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_199.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_199.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_199.9;
T_199.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_199.9;
T_199.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_199.9;
T_199.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_199.9;
T_199.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_199.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_199.11, 8;
T_199.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_199.11, 8;
 ; End of false expr.
    %blend;
T_199.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_199.9;
T_199.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_199.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_199.13, 8;
T_199.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_199.13, 8;
 ; End of false expr.
    %blend;
T_199.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_199.9;
T_199.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_199.9;
T_199.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_199.9;
T_199.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_199.9;
T_199.9 ;
    %pop/vec4 1;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x138ffc020;
T_200 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x138ffc190;
T_201 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_201.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_201.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_201.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_201.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_201.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_201.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_201.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_201.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_201.9;
T_201.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_201.9;
T_201.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_201.9;
T_201.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_201.9;
T_201.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_201.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_201.11, 8;
T_201.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_201.11, 8;
 ; End of false expr.
    %blend;
T_201.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_201.9;
T_201.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_201.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_201.13, 8;
T_201.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_201.13, 8;
 ; End of false expr.
    %blend;
T_201.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_201.9;
T_201.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_201.9;
T_201.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_201.9;
T_201.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_201.9;
T_201.9 ;
    %pop/vec4 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x138ffc190;
T_202 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x138ffc300;
T_203 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_203.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_203.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_203.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_203.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_203.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_203.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_203.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_203.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_203.9;
T_203.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_203.9;
T_203.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_203.9;
T_203.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_203.9;
T_203.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_203.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_203.11, 8;
T_203.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_203.11, 8;
 ; End of false expr.
    %blend;
T_203.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_203.9;
T_203.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_203.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_203.13, 8;
T_203.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_203.13, 8;
 ; End of false expr.
    %blend;
T_203.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_203.9;
T_203.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_203.9;
T_203.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_203.9;
T_203.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_203.9;
T_203.9 ;
    %pop/vec4 1;
    %jmp T_203;
    .thread T_203, $push;
    .scope S_0x138ffc300;
T_204 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_204;
    .thread T_204, $push;
    .scope S_0x138ffc470;
T_205 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_205.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_205.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_205.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_205.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_205.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_205.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_205.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_205.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_205.9;
T_205.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_205.9;
T_205.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_205.9;
T_205.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_205.9;
T_205.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_205.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_205.11, 8;
T_205.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_205.11, 8;
 ; End of false expr.
    %blend;
T_205.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_205.9;
T_205.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_205.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_205.13, 8;
T_205.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_205.13, 8;
 ; End of false expr.
    %blend;
T_205.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_205.9;
T_205.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_205.9;
T_205.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_205.9;
T_205.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_205.9;
T_205.9 ;
    %pop/vec4 1;
    %jmp T_205;
    .thread T_205, $push;
    .scope S_0x138ffc470;
T_206 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0x138ffc5e0;
T_207 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_207.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_207.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_207.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_207.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_207.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_207.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_207.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_207.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_207.9;
T_207.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_207.9;
T_207.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_207.9;
T_207.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_207.9;
T_207.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_207.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_207.11, 8;
T_207.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_207.11, 8;
 ; End of false expr.
    %blend;
T_207.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_207.9;
T_207.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_207.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_207.13, 8;
T_207.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_207.13, 8;
 ; End of false expr.
    %blend;
T_207.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_207.9;
T_207.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_207.9;
T_207.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_207.9;
T_207.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_207.9;
T_207.9 ;
    %pop/vec4 1;
    %jmp T_207;
    .thread T_207, $push;
    .scope S_0x138ffc5e0;
T_208 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_0x138ffc750;
T_209 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_209.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_209.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_209.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_209.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_209.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_209.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_209.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_209.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_209.9;
T_209.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_209.9;
T_209.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_209.9;
T_209.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_209.9;
T_209.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_209.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_209.11, 8;
T_209.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_209.11, 8;
 ; End of false expr.
    %blend;
T_209.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_209.9;
T_209.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_209.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_209.13, 8;
T_209.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_209.13, 8;
 ; End of false expr.
    %blend;
T_209.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_209.9;
T_209.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_209.9;
T_209.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_209.9;
T_209.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_209.9;
T_209.9 ;
    %pop/vec4 1;
    %jmp T_209;
    .thread T_209, $push;
    .scope S_0x138ffc750;
T_210 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_210;
    .thread T_210, $push;
    .scope S_0x138ffc8c0;
T_211 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_211.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_211.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_211.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_211.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_211.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_211.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_211.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_211.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_211.9;
T_211.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_211.9;
T_211.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_211.9;
T_211.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_211.9;
T_211.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_211.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_211.11, 8;
T_211.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_211.11, 8;
 ; End of false expr.
    %blend;
T_211.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_211.9;
T_211.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_211.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_211.13, 8;
T_211.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_211.13, 8;
 ; End of false expr.
    %blend;
T_211.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_211.9;
T_211.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_211.9;
T_211.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_211.9;
T_211.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_211.9;
T_211.9 ;
    %pop/vec4 1;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x138ffc8c0;
T_212 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_212;
    .thread T_212, $push;
    .scope S_0x138ffca30;
T_213 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_213.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_213.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_213.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_213.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_213.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_213.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_213.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_213.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_213.9;
T_213.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_213.9;
T_213.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_213.9;
T_213.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_213.9;
T_213.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_213.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_213.11, 8;
T_213.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_213.11, 8;
 ; End of false expr.
    %blend;
T_213.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_213.9;
T_213.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_213.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_213.13, 8;
T_213.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_213.13, 8;
 ; End of false expr.
    %blend;
T_213.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_213.9;
T_213.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_213.9;
T_213.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_213.9;
T_213.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_213.9;
T_213.9 ;
    %pop/vec4 1;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x138ffca30;
T_214 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_214;
    .thread T_214, $push;
    .scope S_0x138ffcba0;
T_215 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_215.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_215.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_215.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_215.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_215.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_215.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_215.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_215.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_215.9;
T_215.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_215.9;
T_215.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_215.9;
T_215.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_215.9;
T_215.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_215.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_215.11, 8;
T_215.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_215.11, 8;
 ; End of false expr.
    %blend;
T_215.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_215.9;
T_215.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_215.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_215.13, 8;
T_215.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_215.13, 8;
 ; End of false expr.
    %blend;
T_215.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_215.9;
T_215.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_215.9;
T_215.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_215.9;
T_215.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_215.9;
T_215.9 ;
    %pop/vec4 1;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_0x138ffcba0;
T_216 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0x138ffcd10;
T_217 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_217.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_217.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_217.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_217.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_217.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_217.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_217.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_217.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_217.9;
T_217.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_217.9;
T_217.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_217.9;
T_217.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_217.9;
T_217.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_217.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_217.11, 8;
T_217.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_217.11, 8;
 ; End of false expr.
    %blend;
T_217.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_217.9;
T_217.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_217.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_217.13, 8;
T_217.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_217.13, 8;
 ; End of false expr.
    %blend;
T_217.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_217.9;
T_217.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_217.9;
T_217.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_217.9;
T_217.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_217.9;
T_217.9 ;
    %pop/vec4 1;
    %jmp T_217;
    .thread T_217, $push;
    .scope S_0x138ffcd10;
T_218 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_218;
    .thread T_218, $push;
    .scope S_0x138ffce80;
T_219 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_219.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_219.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_219.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_219.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_219.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_219.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_219.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_219.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_219.9;
T_219.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_219.9;
T_219.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_219.9;
T_219.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_219.9;
T_219.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_219.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_219.11, 8;
T_219.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_219.11, 8;
 ; End of false expr.
    %blend;
T_219.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_219.9;
T_219.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_219.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_219.13, 8;
T_219.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_219.13, 8;
 ; End of false expr.
    %blend;
T_219.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_219.9;
T_219.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_219.9;
T_219.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_219.9;
T_219.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_219.9;
T_219.9 ;
    %pop/vec4 1;
    %jmp T_219;
    .thread T_219, $push;
    .scope S_0x138ffce80;
T_220 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_220;
    .thread T_220, $push;
    .scope S_0x138ffcff0;
T_221 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_221.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_221.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_221.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_221.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_221.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_221.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_221.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_221.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_221.9;
T_221.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_221.9;
T_221.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_221.9;
T_221.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_221.9;
T_221.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_221.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_221.11, 8;
T_221.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_221.11, 8;
 ; End of false expr.
    %blend;
T_221.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_221.9;
T_221.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_221.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_221.13, 8;
T_221.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_221.13, 8;
 ; End of false expr.
    %blend;
T_221.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_221.9;
T_221.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_221.9;
T_221.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_221.9;
T_221.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_221.9;
T_221.9 ;
    %pop/vec4 1;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_0x138ffcff0;
T_222 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_222;
    .thread T_222, $push;
    .scope S_0x138ffd160;
T_223 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_223.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_223.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_223.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_223.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_223.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_223.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_223.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_223.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_223.9;
T_223.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_223.9;
T_223.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_223.9;
T_223.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_223.9;
T_223.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_223.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_223.11, 8;
T_223.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_223.11, 8;
 ; End of false expr.
    %blend;
T_223.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_223.9;
T_223.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_223.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_223.13, 8;
T_223.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_223.13, 8;
 ; End of false expr.
    %blend;
T_223.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_223.9;
T_223.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_223.9;
T_223.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_223.9;
T_223.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_223.9;
T_223.9 ;
    %pop/vec4 1;
    %jmp T_223;
    .thread T_223, $push;
    .scope S_0x138ffd160;
T_224 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_224;
    .thread T_224, $push;
    .scope S_0x138ffd2d0;
T_225 ;
    %wait E_0x600003bdc0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_225.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_225.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_225.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_225.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_225.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_225.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_225.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_225.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_225.9;
T_225.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_225.9;
T_225.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_225.9;
T_225.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c2d0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_225.9;
T_225.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_225.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_225.11, 8;
T_225.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_225.11, 8;
 ; End of false expr.
    %blend;
T_225.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_225.9;
T_225.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_225.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_225.13, 8;
T_225.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %jmp/0 T_225.13, 8;
 ; End of false expr.
    %blend;
T_225.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_225.9;
T_225.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_225.9;
T_225.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c240, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_225.9;
T_225.7 ;
    %load/vec4 v0x60000137c120_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000137c360, 4, 0;
    %jmp T_225.9;
T_225.9 ;
    %pop/vec4 1;
    %jmp T_225;
    .thread T_225, $push;
    .scope S_0x138ffd2d0;
T_226 ;
    %wait E_0x600003bdc080;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c360, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000137b9f0_0, 4, 16;
    %jmp T_226;
    .thread T_226, $push;
    .scope S_0x138ffb8c0;
T_227 ;
    %wait E_0x600003bdbfc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000137c1b0_0, 0, 32;
T_227.0 ;
    %load/vec4 v0x60000137c1b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_227.1, 5;
    %ix/getv/s 4, v0x60000137c1b0_0;
    %load/vec4a v0x60000137c240, 4;
    %ix/getv/s 4, v0x60000137c1b0_0;
    %store/vec4a v0x60000137c630, 4, 0;
    %load/vec4 v0x60000137c1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000137c1b0_0, 0, 32;
    %jmp T_227.0;
T_227.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000137ccf0_0, 0, 32;
T_227.2 ;
    %load/vec4 v0x60000137ccf0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_227.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000137c1b0_0, 0, 32;
T_227.4 ;
    %load/vec4 v0x60000137c1b0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000137ccf0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_227.5, 5;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_227.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_227.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_227.8, 6;
    %load/vec4 v0x60000137ccf0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000137c630, 4;
    %load/vec4 v0x60000137ccf0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000137c630, 4, 0;
    %jmp T_227.10;
T_227.6 ;
    %load/vec4 v0x60000137ccf0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000137c630, 4;
    %load/vec4 v0x60000137ccf0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000137c630, 4;
    %add;
    %load/vec4 v0x60000137ccf0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000137c630, 4, 0;
    %jmp T_227.10;
T_227.7 ;
    %load/vec4 v0x60000137ccf0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000137c630, 4;
    %load/vec4 v0x60000137ccf0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000137c630, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_227.11, 8;
    %load/vec4 v0x60000137ccf0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000137c630, 4;
    %jmp/1 T_227.12, 8;
T_227.11 ; End of true expr.
    %load/vec4 v0x60000137ccf0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000137c630, 4;
    %jmp/0 T_227.12, 8;
 ; End of false expr.
    %blend;
T_227.12;
    %load/vec4 v0x60000137ccf0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000137c630, 4, 0;
    %jmp T_227.10;
T_227.8 ;
    %load/vec4 v0x60000137ccf0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000137c630, 4;
    %load/vec4 v0x60000137ccf0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000137c630, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_227.13, 8;
    %load/vec4 v0x60000137ccf0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000137c630, 4;
    %jmp/1 T_227.14, 8;
T_227.13 ; End of true expr.
    %load/vec4 v0x60000137ccf0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000137c630, 4;
    %jmp/0 T_227.14, 8;
 ; End of false expr.
    %blend;
T_227.14;
    %load/vec4 v0x60000137ccf0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000137c1b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000137c630, 4, 0;
    %jmp T_227.10;
T_227.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000137c1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000137c1b0_0, 0, 32;
    %jmp T_227.4;
T_227.5 ;
    %load/vec4 v0x60000137ccf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000137ccf0_0, 0, 32;
    %jmp T_227.2;
T_227.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000137c630, 4;
    %store/vec4 v0x60000137c5a0_0, 0, 16;
    %jmp T_227;
    .thread T_227, $push;
    .scope S_0x138ffb8c0;
T_228 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000137c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_228.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000137bcc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000137c000_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000137b960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000137cc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000137c990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000137bf00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000137cea0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000137cfc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000137d200_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000137d3b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000137c120_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000137c480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000137be70_0, 0;
    %jmp T_228.1;
T_228.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000137cc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000137c990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000137bf00_0, 0;
    %load/vec4 v0x60000137cd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_228.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_228.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_228.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_228.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_228.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_228.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_228.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
    %jmp T_228.10;
T_228.2 ;
    %load/vec4 v0x60000137bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_228.11, 8;
    %load/vec4 v0x60000137bb10_0;
    %assign/vec4 v0x60000137bcc0_0, 0;
    %load/vec4 v0x60000137ce10_0;
    %assign/vec4 v0x60000137cea0_0, 0;
    %load/vec4 v0x60000137cf30_0;
    %assign/vec4 v0x60000137cfc0_0, 0;
    %load/vec4 v0x60000137d0e0_0;
    %assign/vec4 v0x60000137d200_0, 0;
    %load/vec4 v0x60000137d290_0;
    %assign/vec4 v0x60000137d3b0_0, 0;
    %load/vec4 v0x60000137c090_0;
    %assign/vec4 v0x60000137c120_0, 0;
    %load/vec4 v0x60000137c3f0_0;
    %assign/vec4 v0x60000137c480_0, 0;
    %load/vec4 v0x60000137bde0_0;
    %assign/vec4 v0x60000137be70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
T_228.11 ;
    %jmp T_228.10;
T_228.3 ;
    %load/vec4 v0x60000137be70_0;
    %assign/vec4 v0x60000137c000_0, 0;
    %load/vec4 v0x60000137c480_0;
    %assign/vec4 v0x60000137b960_0, 0;
    %load/vec4 v0x60000137cea0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_228.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_228.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_228.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_228.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_228.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
    %jmp T_228.19;
T_228.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000137c990_0, 0;
    %load/vec4 v0x60000137c480_0;
    %assign/vec4 v0x60000137c7e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
    %jmp T_228.19;
T_228.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000137cc60_0, 0;
    %load/vec4 v0x60000137c480_0;
    %assign/vec4 v0x60000137c7e0_0, 0;
    %load/vec4 v0x60000137d170_0;
    %assign/vec4 v0x60000137cb40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
    %jmp T_228.19;
T_228.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
    %jmp T_228.19;
T_228.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
    %jmp T_228.19;
T_228.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
    %jmp T_228.19;
T_228.19 ;
    %pop/vec4 1;
    %jmp T_228.10;
T_228.4 ;
    %load/vec4 v0x60000137b9f0_0;
    %load/vec4 v0x60000137cfc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000137d050, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
    %jmp T_228.10;
T_228.5 ;
    %load/vec4 v0x60000137ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_228.20, 8;
    %load/vec4 v0x60000137cea0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_228.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
    %jmp T_228.23;
T_228.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
T_228.23 ;
T_228.20 ;
    %jmp T_228.10;
T_228.6 ;
    %load/vec4 v0x60000137c870_0;
    %load/vec4 v0x60000137cfc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000137d050, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
    %jmp T_228.10;
T_228.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x60000137c5a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000137cfc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000137d050, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
    %jmp T_228.10;
T_228.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000137bf00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000137cd80_0, 0;
    %jmp T_228.10;
T_228.10 ;
    %pop/vec4 1;
T_228.1 ;
    %jmp T_228;
    .thread T_228;
    .scope S_0x138f76f70;
T_229 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000135bd50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000135bba0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000135bc30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000135b3c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000135bcc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000135b450_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000135b840_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000135bb10_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000135b690_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000135b720_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000135b960_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000135b9f0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000135b4e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000135be70_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000135c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135c090_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000135a400_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000135a010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000135a520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000135a130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135a2e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000135ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135aac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135b570_0, 0;
    %jmp T_229.1;
T_229.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135c090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135b570_0, 0;
    %load/vec4 v0x60000135c3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_229.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_229.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_229.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_229.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_229.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_229.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_229.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_229.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_229.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_229.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_229.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_229.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_229.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_229.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.17;
T_229.2 ;
    %load/vec4 v0x60000135b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.18, 8;
    %load/vec4 v0x60000135c480_0;
    %assign/vec4 v0x60000135bba0_0, 0;
    %load/vec4 v0x60000135b600_0;
    %assign/vec4 v0x60000135b690_0, 0;
    %load/vec4 v0x60000135b8d0_0;
    %assign/vec4 v0x60000135b960_0, 0;
    %load/vec4 v0x60000135b060_0;
    %assign/vec4 v0x60000135bcc0_0, 0;
    %load/vec4 v0x60000135afd0_0;
    %assign/vec4 v0x60000135b450_0, 0;
    %load/vec4 v0x60000135b7b0_0;
    %assign/vec4 v0x60000135b840_0, 0;
    %load/vec4 v0x60000135ba80_0;
    %assign/vec4 v0x60000135bb10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
T_229.18 ;
    %jmp T_229.17;
T_229.3 ;
    %load/vec4 v0x60000135b690_0;
    %assign/vec4 v0x60000135b720_0, 0;
    %load/vec4 v0x60000135b960_0;
    %assign/vec4 v0x60000135b9f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000135bc30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000135b3c0_0, 0;
    %load/vec4 v0x60000135bba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_229.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_229.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.23;
T_229.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.23;
T_229.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.23;
T_229.23 ;
    %pop/vec4 1;
    %jmp T_229.17;
T_229.4 ;
    %load/vec4 v0x60000135b720_0;
    %assign/vec4 v0x60000135a010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000135a130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135a2e0_0, 0;
    %load/vec4 v0x60000135a1c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_229.26, 9;
    %load/vec4 v0x60000135a2e0_0;
    %and;
T_229.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135a2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135aac0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
T_229.24 ;
    %jmp T_229.17;
T_229.5 ;
    %load/vec4 v0x60000135ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_229.29, 9;
    %load/vec4 v0x60000135aac0_0;
    %and;
T_229.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.27, 8;
    %load/vec4 v0x60000135a910_0;
    %assign/vec4 v0x60000135b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135aac0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
T_229.27 ;
    %jmp T_229.17;
T_229.6 ;
    %load/vec4 v0x60000135b9f0_0;
    %assign/vec4 v0x60000135be70_0, 0;
    %load/vec4 v0x60000135b4e0_0;
    %assign/vec4 v0x60000135c240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135c360_0, 0;
    %load/vec4 v0x60000135c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
T_229.30 ;
    %jmp T_229.17;
T_229.7 ;
    %load/vec4 v0x60000135b9f0_0;
    %assign/vec4 v0x60000135be70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135c090_0, 0;
    %load/vec4 v0x60000135c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
T_229.32 ;
    %jmp T_229.17;
T_229.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.17;
T_229.9 ;
    %load/vec4 v0x60000135bf00_0;
    %assign/vec4 v0x60000135b4e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.17;
T_229.10 ;
    %load/vec4 v0x60000135b720_0;
    %assign/vec4 v0x60000135a400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000135a520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135a6d0_0, 0;
    %load/vec4 v0x60000135a5b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_229.36, 9;
    %load/vec4 v0x60000135a6d0_0;
    %and;
T_229.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135a6d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
T_229.34 ;
    %jmp T_229.17;
T_229.11 ;
    %load/vec4 v0x60000135b4e0_0;
    %assign/vec4 v0x60000135ac70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135ad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135af40_0, 0;
    %load/vec4 v0x60000135ae20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_229.39, 9;
    %load/vec4 v0x60000135af40_0;
    %and;
T_229.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000135ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
T_229.37 ;
    %jmp T_229.17;
T_229.12 ;
    %load/vec4 v0x60000135a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
T_229.40 ;
    %jmp T_229.17;
T_229.13 ;
    %load/vec4 v0x60000135b3c0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000135b3c0_0, 0;
    %load/vec4 v0x60000135b720_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000135b720_0, 0;
    %load/vec4 v0x60000135b9f0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000135b9f0_0, 0;
    %load/vec4 v0x60000135b450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000135b3c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_229.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.43;
T_229.42 ;
    %load/vec4 v0x60000135bba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_229.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_229.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.47;
T_229.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.47;
T_229.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.47;
T_229.47 ;
    %pop/vec4 1;
T_229.43 ;
    %jmp T_229.17;
T_229.14 ;
    %load/vec4 v0x60000135bc30_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000135bc30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000135b3c0_0, 0;
    %load/vec4 v0x60000135bcc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000135bc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_229.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.49;
T_229.48 ;
    %load/vec4 v0x60000135b690_0;
    %load/vec4 v0x60000135bc30_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000135b840_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000135b720_0, 0;
    %load/vec4 v0x60000135b960_0;
    %load/vec4 v0x60000135bc30_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000135bb10_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000135b9f0_0, 0;
    %load/vec4 v0x60000135bba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_229.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_229.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.53;
T_229.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.53;
T_229.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.53;
T_229.53 ;
    %pop/vec4 1;
T_229.49 ;
    %jmp T_229.17;
T_229.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000135b570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000135c3f0_0, 0;
    %jmp T_229.17;
T_229.17 ;
    %pop/vec4 1;
T_229.1 ;
    %jmp T_229;
    .thread T_229;
    .scope S_0x138ffa9d0;
T_230 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x6000013781b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_230.0, 8;
    %load/vec4 v0x600001378120_0;
    %load/vec4 v0x600001367d50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001367f00, 0, 4;
T_230.0 ;
    %load/vec4 v0x600001378090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_230.2, 8;
    %load/vec4 v0x600001367d50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001367f00, 4;
    %assign/vec4 v0x600001378000_0, 0;
T_230.2 ;
    %jmp T_230;
    .thread T_230;
    .scope S_0x138ffa9d0;
T_231 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001367e70_0, 0, 32;
T_231.0 ;
    %load/vec4 v0x600001367e70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_231.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001367e70_0;
    %store/vec4a v0x600001367f00, 4, 0;
    %load/vec4 v0x600001367e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001367e70_0, 0, 32;
    %jmp T_231.0;
T_231.1 ;
    %end;
    .thread T_231;
    .scope S_0x138ffacb0;
T_232 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x6000013786c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.0, 8;
    %load/vec4 v0x600001378630_0;
    %load/vec4 v0x6000013782d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001378480, 0, 4;
T_232.0 ;
    %load/vec4 v0x6000013785a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.2, 8;
    %load/vec4 v0x6000013782d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001378480, 4;
    %assign/vec4 v0x600001378510_0, 0;
T_232.2 ;
    %jmp T_232;
    .thread T_232;
    .scope S_0x138ffacb0;
T_233 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013783f0_0, 0, 32;
T_233.0 ;
    %load/vec4 v0x6000013783f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_233.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013783f0_0;
    %store/vec4a v0x600001378480, 4, 0;
    %load/vec4 v0x6000013783f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013783f0_0, 0, 32;
    %jmp T_233.0;
T_233.1 ;
    %end;
    .thread T_233;
    .scope S_0x138ffaf90;
T_234 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001378bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.0, 8;
    %load/vec4 v0x600001378b40_0;
    %load/vec4 v0x6000013787e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001378990, 0, 4;
T_234.0 ;
    %load/vec4 v0x600001378ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.2, 8;
    %load/vec4 v0x6000013787e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001378990, 4;
    %assign/vec4 v0x600001378a20_0, 0;
T_234.2 ;
    %jmp T_234;
    .thread T_234;
    .scope S_0x138ffaf90;
T_235 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001378900_0, 0, 32;
T_235.0 ;
    %load/vec4 v0x600001378900_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_235.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001378900_0;
    %store/vec4a v0x600001378990, 4, 0;
    %load/vec4 v0x600001378900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001378900_0, 0, 32;
    %jmp T_235.0;
T_235.1 ;
    %end;
    .thread T_235;
    .scope S_0x138ffb270;
T_236 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x6000013790e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_236.0, 8;
    %load/vec4 v0x600001379050_0;
    %load/vec4 v0x600001378cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001378ea0, 0, 4;
T_236.0 ;
    %load/vec4 v0x600001378fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_236.2, 8;
    %load/vec4 v0x600001378cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001378ea0, 4;
    %assign/vec4 v0x600001378f30_0, 0;
T_236.2 ;
    %jmp T_236;
    .thread T_236;
    .scope S_0x138ffb270;
T_237 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001378e10_0, 0, 32;
T_237.0 ;
    %load/vec4 v0x600001378e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_237.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001378e10_0;
    %store/vec4a v0x600001378ea0, 4, 0;
    %load/vec4 v0x600001378e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001378e10_0, 0, 32;
    %jmp T_237.0;
T_237.1 ;
    %end;
    .thread T_237;
    .scope S_0x138ffa300;
T_238 ;
    %wait E_0x600003bdb2c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013793b0_0, 0, 32;
T_238.0 ;
    %load/vec4 v0x6000013793b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_238.1, 5;
    %load/vec4 v0x60000137aa30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_238.2, 8;
    %load/vec4 v0x6000013797a0_0;
    %pad/u 32;
    %load/vec4 v0x6000013793b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.2;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x60000137ad00_0, 4, 1;
    %load/vec4 v0x60000137a520_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_238.3, 8;
    %load/vec4 v0x6000013795f0_0;
    %pad/u 32;
    %load/vec4 v0x6000013793b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.3;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x60000137abe0_0, 4, 1;
    %load/vec4 v0x60000137a7f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_238.4, 8;
    %load/vec4 v0x600001379710_0;
    %pad/u 32;
    %load/vec4 v0x6000013793b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.4;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x60000137ac70_0, 4, 1;
    %load/vec4 v0x60000137b210_0;
    %flag_set/vec4 8;
    %jmp/1 T_238.6, 8;
    %load/vec4 v0x60000137b060_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_238.6;
    %flag_get/vec4 8;
    %jmp/0 T_238.5, 8;
    %load/vec4 v0x6000013799e0_0;
    %pad/u 32;
    %load/vec4 v0x6000013793b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.5;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x60000137ad90_0, 4, 1;
    %load/vec4 v0x60000137a010_0;
    %flag_set/vec4 8;
    %jmp/1 T_238.8, 8;
    %load/vec4 v0x600001379e60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_238.8;
    %flag_get/vec4 8;
    %jmp/0 T_238.7, 8;
    %load/vec4 v0x6000013794d0_0;
    %pad/u 32;
    %load/vec4 v0x6000013793b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.7;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x60000137ab50_0, 4, 1;
    %load/vec4 v0x6000013793b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013793b0_0, 0, 32;
    %jmp T_238.0;
T_238.1 ;
    %jmp T_238;
    .thread T_238, $push;
    .scope S_0x138ffa300;
T_239 ;
    %wait E_0x600003bdb280;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013793b0_0, 0, 32;
T_239.0 ;
    %load/vec4 v0x6000013793b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_239.1, 5;
    %load/vec4 v0x60000137ad00_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x60000137a250_0, 4, 1;
    %load/vec4 v0x60000137abe0_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_239.2, 8;
    %load/vec4 v0x60000137ad00_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.2;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x60000137a130_0, 4, 1;
    %load/vec4 v0x60000137ac70_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_239.4, 9;
    %load/vec4 v0x60000137ad00_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_239.3, 8;
    %load/vec4 v0x60000137abe0_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.3;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x60000137a1c0_0, 4, 1;
    %load/vec4 v0x60000137ad90_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_239.7, 10;
    %load/vec4 v0x60000137ad00_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_239.6, 9;
    %load/vec4 v0x60000137abe0_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_239.5, 8;
    %load/vec4 v0x60000137ac70_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.5;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x60000137a2e0_0, 4, 1;
    %load/vec4 v0x60000137ab50_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_239.11, 11;
    %load/vec4 v0x60000137ad00_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_239.10, 10;
    %load/vec4 v0x60000137abe0_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_239.9, 9;
    %load/vec4 v0x60000137ac70_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_239.8, 8;
    %load/vec4 v0x60000137ad90_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.8;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x60000137a0a0_0, 4, 1;
    %load/vec4 v0x60000137a250_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.12, 8;
    %load/vec4 v0x60000137b450_0;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4a v0x600001379440, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4a v0x600001379b00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x600001379b90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x600001379950_0, 4, 1;
    %jmp T_239.13;
T_239.12 ;
    %load/vec4 v0x60000137a130_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.14, 8;
    %load/vec4 v0x60000137b330_0;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4a v0x600001379440, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4a v0x600001379b00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x600001379b90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x600001379950_0, 4, 1;
    %jmp T_239.15;
T_239.14 ;
    %load/vec4 v0x60000137a1c0_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.16, 8;
    %load/vec4 v0x60000137b3c0_0;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4a v0x600001379440, 4, 0;
    %load/vec4 v0x60000137a760_0;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4a v0x600001379b00, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x600001379b90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x600001379950_0, 4, 1;
    %jmp T_239.17;
T_239.16 ;
    %load/vec4 v0x60000137a2e0_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.18, 8;
    %load/vec4 v0x60000137b4e0_0;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4a v0x600001379440, 4, 0;
    %load/vec4 v0x60000137b180_0;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4a v0x600001379b00, 4, 0;
    %load/vec4 v0x60000137b210_0;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x600001379b90_0, 4, 1;
    %load/vec4 v0x60000137b060_0;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x600001379950_0, 4, 1;
    %jmp T_239.19;
T_239.18 ;
    %load/vec4 v0x60000137a0a0_0;
    %load/vec4 v0x6000013793b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.20, 8;
    %load/vec4 v0x60000137b2a0_0;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4a v0x600001379440, 4, 0;
    %load/vec4 v0x600001379f80_0;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4a v0x600001379b00, 4, 0;
    %load/vec4 v0x60000137a010_0;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x600001379b90_0, 4, 1;
    %load/vec4 v0x600001379e60_0;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x600001379950_0, 4, 1;
    %jmp T_239.21;
T_239.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4a v0x600001379440, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4a v0x600001379b00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x600001379b90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013793b0_0;
    %store/vec4 v0x600001379950_0, 4, 1;
T_239.21 ;
T_239.19 ;
T_239.17 ;
T_239.15 ;
T_239.13 ;
    %load/vec4 v0x6000013793b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013793b0_0, 0, 32;
    %jmp T_239.0;
T_239.1 ;
    %jmp T_239;
    .thread T_239, $push;
    .scope S_0x138ffa300;
T_240 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x6000013797a0_0;
    %assign/vec4 v0x600001379830_0, 0;
    %load/vec4 v0x6000013795f0_0;
    %assign/vec4 v0x600001379680_0, 0;
    %load/vec4 v0x6000013799e0_0;
    %assign/vec4 v0x600001379a70_0, 0;
    %load/vec4 v0x6000013794d0_0;
    %assign/vec4 v0x600001379560_0, 0;
    %jmp T_240;
    .thread T_240;
    .scope S_0x138ffa300;
T_241 ;
    %wait E_0x600003bdb200;
    %load/vec4 v0x600001379830_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000013798c0, 4;
    %store/vec4 v0x60000137a9a0_0, 0, 256;
    %load/vec4 v0x600001379680_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000013798c0, 4;
    %store/vec4 v0x60000137a490_0, 0, 256;
    %load/vec4 v0x600001379a70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000013798c0, 4;
    %store/vec4 v0x60000137afd0_0, 0, 256;
    %load/vec4 v0x600001379560_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000013798c0, 4;
    %store/vec4 v0x600001379dd0_0, 0, 256;
    %jmp T_241;
    .thread T_241, $push;
    .scope S_0x138f76e00;
T_242 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000013710e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_242.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000137f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000137f450_0, 0;
    %jmp T_242.1;
T_242.0 ;
    %load/vec4 v0x60000137f720_0;
    %assign/vec4 v0x60000137f450_0, 0;
    %load/vec4 v0x60000137f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_242.2, 8;
    %load/vec4 v0x60000137f600_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x60000137f330, 4;
    %assign/vec4 v0x60000137f3c0_0, 0;
T_242.2 ;
T_242.1 ;
    %jmp T_242;
    .thread T_242;
    .scope S_0x138f76e00;
T_243 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001370e10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_243.3, 10;
    %load/vec4 v0x600001370d80_0;
    %and;
T_243.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_243.2, 9;
    %load/vec4 v0x600001370cf0_0;
    %and;
T_243.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.0, 8;
    %load/vec4 v0x600001370c60_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001370bd0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000137f330, 0, 4;
T_243.0 ;
    %jmp T_243;
    .thread T_243;
    .scope S_0x138f76e00;
T_244 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000013710e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_244.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001371cb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001371c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000137e1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000137e250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001370750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000137e130_0, 0;
    %jmp T_244.1;
T_244.0 ;
    %load/vec4 v0x6000013707e0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001371cb0_0, 0;
    %load/vec4 v0x60000137fe70_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001371c20_0, 0;
    %load/vec4 v0x6000013707e0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000137e1c0_0, 0;
    %load/vec4 v0x60000137e1c0_0;
    %assign/vec4 v0x60000137e250_0, 0;
    %load/vec4 v0x6000013706c0_0;
    %assign/vec4 v0x600001370750_0, 0;
    %load/vec4 v0x60000137fb10_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000137e130_0, 0;
T_244.1 ;
    %jmp T_244;
    .thread T_244;
    .scope S_0x138f76e00;
T_245 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000013710e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000013707e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000137ff00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001370480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000137fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013706c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001370510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001370000_0, 0;
    %jmp T_245.1;
T_245.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013706c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001370000_0, 0;
    %load/vec4 v0x600001371440_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_245.5, 10;
    %load/vec4 v0x6000013702d0_0;
    %and;
T_245.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_245.4, 9;
    %load/vec4 v0x6000013707e0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_245.6, 4;
    %load/vec4 v0x6000013707e0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_245.6;
    %and;
T_245.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.2, 8;
    %load/vec4 v0x600001370480_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001370480_0, 0;
T_245.2 ;
    %load/vec4 v0x6000013707e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_245.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_245.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_245.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_245.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_245.11, 6;
    %jmp T_245.12;
T_245.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001370510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001370480_0, 0;
    %load/vec4 v0x60000137f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001370510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000137fe70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000013707e0_0, 0;
T_245.13 ;
    %jmp T_245.12;
T_245.8 ;
    %load/vec4 v0x600001370ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.15, 8;
    %load/vec4 v0x60000137fe70_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000137fe70_0, 0;
    %load/vec4 v0x60000137fe70_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_245.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013706c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000137ff00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000013707e0_0, 0;
T_245.17 ;
T_245.15 ;
    %jmp T_245.12;
T_245.9 ;
    %load/vec4 v0x60000137fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.19, 8;
    %load/vec4 v0x60000137ff00_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000137ff00_0, 0;
T_245.19 ;
    %load/vec4 v0x600001371320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000013707e0_0, 0;
T_245.21 ;
    %jmp T_245.12;
T_245.10 ;
    %load/vec4 v0x600001370480_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_245.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000013707e0_0, 0;
T_245.23 ;
    %jmp T_245.12;
T_245.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001370000_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000013707e0_0, 0;
    %jmp T_245.12;
T_245.12 ;
    %pop/vec4 1;
T_245.1 ;
    %jmp T_245;
    .thread T_245;
    .scope S_0x138fca210;
T_246 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001376be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001376ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001376b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001376a30_0, 0;
    %jmp T_246.1;
T_246.0 ;
    %load/vec4 v0x6000013766d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001376ac0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_246.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.2, 8;
    %load/vec4 v0x600001376ac0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001376ac0_0, 0;
T_246.2 ;
    %load/vec4 v0x6000013772a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001376b50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_246.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.5, 8;
    %load/vec4 v0x600001376b50_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001376b50_0, 0;
T_246.5 ;
    %load/vec4 v0x6000013759e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001376a30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_246.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.8, 8;
    %load/vec4 v0x600001376a30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001376a30_0, 0;
T_246.8 ;
    %load/vec4 v0x600001376880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.13, 9;
    %load/vec4 v0x600001376760_0;
    %and;
T_246.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.11, 8;
    %load/vec4 v0x600001376ac0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001376ac0_0, 0;
T_246.11 ;
    %load/vec4 v0x600001377450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.16, 9;
    %load/vec4 v0x600001377330_0;
    %and;
T_246.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.14, 8;
    %load/vec4 v0x600001376b50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001376b50_0, 0;
T_246.14 ;
    %load/vec4 v0x600001375b90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.19, 9;
    %load/vec4 v0x600001375a70_0;
    %and;
T_246.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.17, 8;
    %load/vec4 v0x600001376a30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001376a30_0, 0;
T_246.17 ;
T_246.1 ;
    %jmp T_246;
    .thread T_246;
    .scope S_0x138fca210;
T_247 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001376be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001376250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001376400_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001375f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001376130_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001376640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001376880_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001377210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001377450_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001375950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001375b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001375cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001375dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001377060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001375710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013757a0_0, 0;
    %fork t_7, S_0x138fca5f0;
    %jmp t_6;
    .scope S_0x138fca5f0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001374480_0, 0, 32;
T_247.2 ;
    %load/vec4 v0x600001374480_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_247.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001374480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001376490, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001374480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001376370, 0, 4;
    %load/vec4 v0x600001374480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001374480_0, 0, 32;
    %jmp T_247.2;
T_247.3 ;
    %end;
    .scope S_0x138fca210;
t_6 %join;
    %jmp T_247.1;
T_247.0 ;
    %load/vec4 v0x600001376880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_247.6, 9;
    %load/vec4 v0x600001376760_0;
    %and;
T_247.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001376880_0, 0;
T_247.4 ;
    %load/vec4 v0x600001377450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_247.9, 9;
    %load/vec4 v0x600001377330_0;
    %and;
T_247.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001377450_0, 0;
T_247.7 ;
    %load/vec4 v0x600001375b90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_247.12, 9;
    %load/vec4 v0x600001375a70_0;
    %and;
T_247.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001375b90_0, 0;
T_247.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001375cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001376130_0, 0;
    %load/vec4 v0x600001376d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_247.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_247.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_247.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_247.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_247.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_247.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_247.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_247.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_247.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_247.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %jmp T_247.24;
T_247.13 ;
    %load/vec4 v0x600001376c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.25, 8;
    %load/vec4 v0x600001376d00_0;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001376400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001375dd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.25 ;
    %jmp T_247.24;
T_247.14 ;
    %load/vec4 v0x6000013769a0_0;
    %assign/vec4 v0x600001375f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001376130_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %jmp T_247.24;
T_247.15 ;
    %load/vec4 v0x6000013761c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.27, 8;
    %load/vec4 v0x600001376010_0;
    %assign/vec4 v0x600001376250_0, 0;
    %load/vec4 v0x600001376010_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001375710_0, 0;
    %load/vec4 v0x600001376010_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000013757a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.27 ;
    %jmp T_247.24;
T_247.16 ;
    %load/vec4 v0x600001375710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_247.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_247.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_247.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_247.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_247.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_247.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_247.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_247.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_247.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001375dd0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %jmp T_247.39;
T_247.29 ;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %jmp T_247.39;
T_247.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %jmp T_247.39;
T_247.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %jmp T_247.39;
T_247.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %jmp T_247.39;
T_247.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %jmp T_247.39;
T_247.34 ;
    %load/vec4 v0x600001376400_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_247.40, 5;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001376400_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001376490, 0, 4;
    %load/vec4 v0x600001376250_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001376400_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001376370, 0, 4;
    %load/vec4 v0x600001376400_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001376400_0, 0;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %jmp T_247.41;
T_247.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001375dd0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.41 ;
    %jmp T_247.39;
T_247.35 ;
    %load/vec4 v0x600001376400_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_247.42, 5;
    %load/vec4 v0x600001376400_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001376370, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_247.44, 5;
    %load/vec4 v0x600001376400_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001376370, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001376400_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001376370, 0, 4;
    %load/vec4 v0x600001376400_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001376490, 4;
    %assign/vec4 v0x6000013769a0_0, 0;
    %jmp T_247.45;
T_247.44 ;
    %load/vec4 v0x600001376400_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001376400_0, 0;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
T_247.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %jmp T_247.43;
T_247.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001375dd0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.43 ;
    %jmp T_247.39;
T_247.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001377060_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %jmp T_247.39;
T_247.37 ;
    %load/vec4 v0x600001375560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001375cb0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.46 ;
    %jmp T_247.39;
T_247.39 ;
    %pop/vec4 1;
    %jmp T_247.24;
T_247.17 ;
    %load/vec4 v0x600001375560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.48 ;
    %jmp T_247.24;
T_247.18 ;
    %load/vec4 v0x600001375710_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_247.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_247.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_247.52, 6;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %jmp T_247.54;
T_247.50 ;
    %load/vec4 v0x600001376250_0;
    %assign/vec4 v0x600001376640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001376880_0, 0;
    %load/vec4 v0x600001376760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.55, 8;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.55 ;
    %jmp T_247.54;
T_247.51 ;
    %load/vec4 v0x600001376250_0;
    %assign/vec4 v0x600001377210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001377450_0, 0;
    %load/vec4 v0x600001377330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.57, 8;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.57 ;
    %jmp T_247.54;
T_247.52 ;
    %load/vec4 v0x600001376250_0;
    %assign/vec4 v0x600001375950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001375b90_0, 0;
    %load/vec4 v0x600001375a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.59, 8;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.59 ;
    %jmp T_247.54;
T_247.54 ;
    %pop/vec4 1;
    %jmp T_247.24;
T_247.19 ;
    %load/vec4 v0x6000013757a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_247.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_247.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_247.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_247.64, 6;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
    %jmp T_247.66;
T_247.61 ;
    %load/vec4 v0x600001376520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.67, 8;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.67 ;
    %jmp T_247.66;
T_247.62 ;
    %load/vec4 v0x6000013770f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.69, 8;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.69 ;
    %jmp T_247.66;
T_247.63 ;
    %load/vec4 v0x600001375830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.71, 8;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.71 ;
    %jmp T_247.66;
T_247.64 ;
    %load/vec4 v0x600001375560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.73, 8;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.73 ;
    %jmp T_247.66;
T_247.66 ;
    %pop/vec4 1;
    %jmp T_247.24;
T_247.20 ;
    %load/vec4 v0x600001376eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001377060_0, 0;
    %load/vec4 v0x6000013769a0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.75 ;
    %jmp T_247.24;
T_247.21 ;
    %load/vec4 v0x600001376c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.77, 8;
    %load/vec4 v0x600001376d00_0;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001376400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001375cb0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.77 ;
    %jmp T_247.24;
T_247.22 ;
    %load/vec4 v0x600001376c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001375dd0_0, 0;
    %load/vec4 v0x600001376d00_0;
    %assign/vec4 v0x6000013769a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001376400_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001376d90_0, 0;
T_247.79 ;
    %jmp T_247.24;
T_247.24 ;
    %pop/vec4 1;
T_247.1 ;
    %jmp T_247;
    .thread T_247;
    .scope S_0x138ff1e80;
T_248 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000129f690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001377840_0, 0;
    %jmp T_248.1;
T_248.0 ;
    %load/vec4 v0x60000129f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000129f7b0, 4;
    %assign/vec4 v0x600001377840_0, 0;
T_248.2 ;
T_248.1 ;
    %jmp T_248;
    .thread T_248;
    .scope S_0x138ff2160;
T_249 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000129f690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_249.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001377a80_0, 0, 32;
T_249.2 ;
    %load/vec4 v0x600001377a80_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_249.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001377a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013779f0, 0, 4;
    %load/vec4 v0x600001377a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001377a80_0, 0, 32;
    %jmp T_249.2;
T_249.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001377b10_0, 0;
    %jmp T_249.1;
T_249.0 ;
    %load/vec4 v0x60000129f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_249.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000129f7b0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013779f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001377a80_0, 0, 32;
T_249.6 ;
    %load/vec4 v0x600001377a80_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_249.7, 5;
    %load/vec4 v0x600001377a80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013779f0, 4;
    %ix/getv/s 3, v0x600001377a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013779f0, 0, 4;
    %load/vec4 v0x600001377a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001377a80_0, 0, 32;
    %jmp T_249.6;
T_249.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013779f0, 4;
    %assign/vec4 v0x600001377b10_0, 0;
T_249.4 ;
T_249.1 ;
    %jmp T_249;
    .thread T_249;
    .scope S_0x138ff0ca0;
T_250 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000129f690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001377d50_0, 0, 32;
T_250.2 ;
    %load/vec4 v0x600001377d50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_250.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001377d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001377cc0, 0, 4;
    %load/vec4 v0x600001377d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001377d50_0, 0, 32;
    %jmp T_250.2;
T_250.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001377de0_0, 0;
    %jmp T_250.1;
T_250.0 ;
    %load/vec4 v0x60000129f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000129f7b0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001377cc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001377d50_0, 0, 32;
T_250.6 ;
    %load/vec4 v0x600001377d50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_250.7, 5;
    %load/vec4 v0x600001377d50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001377cc0, 4;
    %ix/getv/s 3, v0x600001377d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001377cc0, 0, 4;
    %load/vec4 v0x600001377d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001377d50_0, 0, 32;
    %jmp T_250.6;
T_250.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001377cc0, 4;
    %assign/vec4 v0x600001377de0_0, 0;
T_250.4 ;
T_250.1 ;
    %jmp T_250;
    .thread T_250;
    .scope S_0x138ff0f80;
T_251 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000129f690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001288090_0, 0, 32;
T_251.2 ;
    %load/vec4 v0x600001288090_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_251.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001288090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001288000, 0, 4;
    %load/vec4 v0x600001288090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001288090_0, 0, 32;
    %jmp T_251.2;
T_251.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001288120_0, 0;
    %jmp T_251.1;
T_251.0 ;
    %load/vec4 v0x60000129f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000129f7b0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001288000, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001288090_0, 0, 32;
T_251.6 ;
    %load/vec4 v0x600001288090_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_251.7, 5;
    %load/vec4 v0x600001288090_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001288000, 4;
    %ix/getv/s 3, v0x600001288090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001288000, 0, 4;
    %load/vec4 v0x600001288090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001288090_0, 0, 32;
    %jmp T_251.6;
T_251.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001288000, 4;
    %assign/vec4 v0x600001288120_0, 0;
T_251.4 ;
T_251.1 ;
    %jmp T_251;
    .thread T_251;
    .scope S_0x138fee930;
T_252 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001288bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001288d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000012886c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001288630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001288b40_0, 0;
    %jmp T_252.1;
T_252.0 ;
    %load/vec4 v0x600001288900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.2, 8;
    %load/vec4 v0x600001288cf0_0;
    %assign/vec4 v0x600001288d80_0, 0;
T_252.2 ;
    %load/vec4 v0x600001288870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.4, 8;
    %load/vec4 v0x6000012885a0_0;
    %assign/vec4 v0x6000012886c0_0, 0;
    %load/vec4 v0x6000012886c0_0;
    %assign/vec4 v0x600001288630_0, 0;
    %load/vec4 v0x600001288750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.6, 8;
    %load/vec4 v0x600001288a20_0;
    %assign/vec4 v0x600001288b40_0, 0;
    %jmp T_252.7;
T_252.6 ;
    %load/vec4 v0x600001288ab0_0;
    %load/vec4 v0x600001288a20_0;
    %add;
    %assign/vec4 v0x600001288b40_0, 0;
T_252.7 ;
T_252.4 ;
T_252.1 ;
    %jmp T_252;
    .thread T_252;
    .scope S_0x138fec170;
T_253 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000128a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000128a2e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001289c20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001289b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000128a0a0_0, 0;
    %jmp T_253.1;
T_253.0 ;
    %load/vec4 v0x600001289e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.2, 8;
    %load/vec4 v0x60000128a250_0;
    %assign/vec4 v0x60000128a2e0_0, 0;
T_253.2 ;
    %load/vec4 v0x600001289dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.4, 8;
    %load/vec4 v0x600001289b00_0;
    %assign/vec4 v0x600001289c20_0, 0;
    %load/vec4 v0x600001289c20_0;
    %assign/vec4 v0x600001289b90_0, 0;
    %load/vec4 v0x600001289cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.6, 8;
    %load/vec4 v0x600001289f80_0;
    %assign/vec4 v0x60000128a0a0_0, 0;
    %jmp T_253.7;
T_253.6 ;
    %load/vec4 v0x60000128a010_0;
    %load/vec4 v0x600001289f80_0;
    %add;
    %assign/vec4 v0x60000128a0a0_0, 0;
T_253.7 ;
T_253.4 ;
T_253.1 ;
    %jmp T_253;
    .thread T_253;
    .scope S_0x138fe99b0;
T_254 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000128b690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000128b840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000128b180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000128b0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000128b600_0, 0;
    %jmp T_254.1;
T_254.0 ;
    %load/vec4 v0x60000128b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.2, 8;
    %load/vec4 v0x60000128b7b0_0;
    %assign/vec4 v0x60000128b840_0, 0;
T_254.2 ;
    %load/vec4 v0x60000128b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.4, 8;
    %load/vec4 v0x60000128b060_0;
    %assign/vec4 v0x60000128b180_0, 0;
    %load/vec4 v0x60000128b180_0;
    %assign/vec4 v0x60000128b0f0_0, 0;
    %load/vec4 v0x60000128b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.6, 8;
    %load/vec4 v0x60000128b4e0_0;
    %assign/vec4 v0x60000128b600_0, 0;
    %jmp T_254.7;
T_254.6 ;
    %load/vec4 v0x60000128b570_0;
    %load/vec4 v0x60000128b4e0_0;
    %add;
    %assign/vec4 v0x60000128b600_0, 0;
T_254.7 ;
T_254.4 ;
T_254.1 ;
    %jmp T_254;
    .thread T_254;
    .scope S_0x138fe9c90;
T_255 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000128cc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000128ce10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000128c750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000128c6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000128cbd0_0, 0;
    %jmp T_255.1;
T_255.0 ;
    %load/vec4 v0x60000128c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.2, 8;
    %load/vec4 v0x60000128cd80_0;
    %assign/vec4 v0x60000128ce10_0, 0;
T_255.2 ;
    %load/vec4 v0x60000128c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.4, 8;
    %load/vec4 v0x60000128c630_0;
    %assign/vec4 v0x60000128c750_0, 0;
    %load/vec4 v0x60000128c750_0;
    %assign/vec4 v0x60000128c6c0_0, 0;
    %load/vec4 v0x60000128c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.6, 8;
    %load/vec4 v0x60000128cab0_0;
    %assign/vec4 v0x60000128cbd0_0, 0;
    %jmp T_255.7;
T_255.6 ;
    %load/vec4 v0x60000128cb40_0;
    %load/vec4 v0x60000128cab0_0;
    %add;
    %assign/vec4 v0x60000128cbd0_0, 0;
T_255.7 ;
T_255.4 ;
T_255.1 ;
    %jmp T_255;
    .thread T_255;
    .scope S_0x138fe7640;
T_256 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000128e1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000128e370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000128dcb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000128dc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000128e130_0, 0;
    %jmp T_256.1;
T_256.0 ;
    %load/vec4 v0x60000128def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.2, 8;
    %load/vec4 v0x60000128e2e0_0;
    %assign/vec4 v0x60000128e370_0, 0;
T_256.2 ;
    %load/vec4 v0x60000128de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.4, 8;
    %load/vec4 v0x60000128db90_0;
    %assign/vec4 v0x60000128dcb0_0, 0;
    %load/vec4 v0x60000128dcb0_0;
    %assign/vec4 v0x60000128dc20_0, 0;
    %load/vec4 v0x60000128dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.6, 8;
    %load/vec4 v0x60000128e010_0;
    %assign/vec4 v0x60000128e130_0, 0;
    %jmp T_256.7;
T_256.6 ;
    %load/vec4 v0x60000128e0a0_0;
    %load/vec4 v0x60000128e010_0;
    %add;
    %assign/vec4 v0x60000128e130_0, 0;
T_256.7 ;
T_256.4 ;
T_256.1 ;
    %jmp T_256;
    .thread T_256;
    .scope S_0x138fe4e80;
T_257 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000128f720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000128f8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000128f210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000128f180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000128f690_0, 0;
    %jmp T_257.1;
T_257.0 ;
    %load/vec4 v0x60000128f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.2, 8;
    %load/vec4 v0x60000128f840_0;
    %assign/vec4 v0x60000128f8d0_0, 0;
T_257.2 ;
    %load/vec4 v0x60000128f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.4, 8;
    %load/vec4 v0x60000128f0f0_0;
    %assign/vec4 v0x60000128f210_0, 0;
    %load/vec4 v0x60000128f210_0;
    %assign/vec4 v0x60000128f180_0, 0;
    %load/vec4 v0x60000128f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.6, 8;
    %load/vec4 v0x60000128f570_0;
    %assign/vec4 v0x60000128f690_0, 0;
    %jmp T_257.7;
T_257.6 ;
    %load/vec4 v0x60000128f600_0;
    %load/vec4 v0x60000128f570_0;
    %add;
    %assign/vec4 v0x60000128f690_0, 0;
T_257.7 ;
T_257.4 ;
T_257.1 ;
    %jmp T_257;
    .thread T_257;
    .scope S_0x138fe26c0;
T_258 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001280cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001280ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000012807e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001280750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001280c60_0, 0;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v0x600001280a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.2, 8;
    %load/vec4 v0x600001280e10_0;
    %assign/vec4 v0x600001280ea0_0, 0;
T_258.2 ;
    %load/vec4 v0x600001280990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.4, 8;
    %load/vec4 v0x6000012806c0_0;
    %assign/vec4 v0x6000012807e0_0, 0;
    %load/vec4 v0x6000012807e0_0;
    %assign/vec4 v0x600001280750_0, 0;
    %load/vec4 v0x600001280870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.6, 8;
    %load/vec4 v0x600001280b40_0;
    %assign/vec4 v0x600001280c60_0, 0;
    %jmp T_258.7;
T_258.6 ;
    %load/vec4 v0x600001280bd0_0;
    %load/vec4 v0x600001280b40_0;
    %add;
    %assign/vec4 v0x600001280c60_0, 0;
T_258.7 ;
T_258.4 ;
T_258.1 ;
    %jmp T_258;
    .thread T_258;
    .scope S_0x138fe29a0;
T_259 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001282250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001282400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001281d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001281cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000012821c0_0, 0;
    %jmp T_259.1;
T_259.0 ;
    %load/vec4 v0x600001281f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.2, 8;
    %load/vec4 v0x600001282370_0;
    %assign/vec4 v0x600001282400_0, 0;
T_259.2 ;
    %load/vec4 v0x600001281ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.4, 8;
    %load/vec4 v0x600001281c20_0;
    %assign/vec4 v0x600001281d40_0, 0;
    %load/vec4 v0x600001281d40_0;
    %assign/vec4 v0x600001281cb0_0, 0;
    %load/vec4 v0x600001281dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.6, 8;
    %load/vec4 v0x6000012820a0_0;
    %assign/vec4 v0x6000012821c0_0, 0;
    %jmp T_259.7;
T_259.6 ;
    %load/vec4 v0x600001282130_0;
    %load/vec4 v0x6000012820a0_0;
    %add;
    %assign/vec4 v0x6000012821c0_0, 0;
T_259.7 ;
T_259.4 ;
T_259.1 ;
    %jmp T_259;
    .thread T_259;
    .scope S_0x138fe0350;
T_260 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000012837b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001283960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000012832a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001283210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001283720_0, 0;
    %jmp T_260.1;
T_260.0 ;
    %load/vec4 v0x6000012834e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.2, 8;
    %load/vec4 v0x6000012838d0_0;
    %assign/vec4 v0x600001283960_0, 0;
T_260.2 ;
    %load/vec4 v0x600001283450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.4, 8;
    %load/vec4 v0x600001283180_0;
    %assign/vec4 v0x6000012832a0_0, 0;
    %load/vec4 v0x6000012832a0_0;
    %assign/vec4 v0x600001283210_0, 0;
    %load/vec4 v0x600001283330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.6, 8;
    %load/vec4 v0x600001283600_0;
    %assign/vec4 v0x600001283720_0, 0;
    %jmp T_260.7;
T_260.6 ;
    %load/vec4 v0x600001283690_0;
    %load/vec4 v0x600001283600_0;
    %add;
    %assign/vec4 v0x600001283720_0, 0;
T_260.7 ;
T_260.4 ;
T_260.1 ;
    %jmp T_260;
    .thread T_260;
    .scope S_0x138fddb90;
T_261 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001284d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001284f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001284870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000012847e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001284cf0_0, 0;
    %jmp T_261.1;
T_261.0 ;
    %load/vec4 v0x600001284ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.2, 8;
    %load/vec4 v0x600001284ea0_0;
    %assign/vec4 v0x600001284f30_0, 0;
T_261.2 ;
    %load/vec4 v0x600001284a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.4, 8;
    %load/vec4 v0x600001284750_0;
    %assign/vec4 v0x600001284870_0, 0;
    %load/vec4 v0x600001284870_0;
    %assign/vec4 v0x6000012847e0_0, 0;
    %load/vec4 v0x600001284900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.6, 8;
    %load/vec4 v0x600001284bd0_0;
    %assign/vec4 v0x600001284cf0_0, 0;
    %jmp T_261.7;
T_261.6 ;
    %load/vec4 v0x600001284c60_0;
    %load/vec4 v0x600001284bd0_0;
    %add;
    %assign/vec4 v0x600001284cf0_0, 0;
T_261.7 ;
T_261.4 ;
T_261.1 ;
    %jmp T_261;
    .thread T_261;
    .scope S_0x138fdb3d0;
T_262 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000012862e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001286490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001285dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001285d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001286250_0, 0;
    %jmp T_262.1;
T_262.0 ;
    %load/vec4 v0x600001286010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.2, 8;
    %load/vec4 v0x600001286400_0;
    %assign/vec4 v0x600001286490_0, 0;
T_262.2 ;
    %load/vec4 v0x600001285f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.4, 8;
    %load/vec4 v0x600001285cb0_0;
    %assign/vec4 v0x600001285dd0_0, 0;
    %load/vec4 v0x600001285dd0_0;
    %assign/vec4 v0x600001285d40_0, 0;
    %load/vec4 v0x600001285e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.6, 8;
    %load/vec4 v0x600001286130_0;
    %assign/vec4 v0x600001286250_0, 0;
    %jmp T_262.7;
T_262.6 ;
    %load/vec4 v0x6000012861c0_0;
    %load/vec4 v0x600001286130_0;
    %add;
    %assign/vec4 v0x600001286250_0, 0;
T_262.7 ;
T_262.4 ;
T_262.1 ;
    %jmp T_262;
    .thread T_262;
    .scope S_0x138fdb6b0;
T_263 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001287840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000012879f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001287330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000012872a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000012877b0_0, 0;
    %jmp T_263.1;
T_263.0 ;
    %load/vec4 v0x600001287570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.2, 8;
    %load/vec4 v0x600001287960_0;
    %assign/vec4 v0x6000012879f0_0, 0;
T_263.2 ;
    %load/vec4 v0x6000012874e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.4, 8;
    %load/vec4 v0x600001287210_0;
    %assign/vec4 v0x600001287330_0, 0;
    %load/vec4 v0x600001287330_0;
    %assign/vec4 v0x6000012872a0_0, 0;
    %load/vec4 v0x6000012873c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.6, 8;
    %load/vec4 v0x600001287690_0;
    %assign/vec4 v0x6000012877b0_0, 0;
    %jmp T_263.7;
T_263.6 ;
    %load/vec4 v0x600001287720_0;
    %load/vec4 v0x600001287690_0;
    %add;
    %assign/vec4 v0x6000012877b0_0, 0;
T_263.7 ;
T_263.4 ;
T_263.1 ;
    %jmp T_263;
    .thread T_263;
    .scope S_0x138fd9060;
T_264 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001298e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001298fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001298900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001298870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001298d80_0, 0;
    %jmp T_264.1;
T_264.0 ;
    %load/vec4 v0x600001298b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.2, 8;
    %load/vec4 v0x600001298f30_0;
    %assign/vec4 v0x600001298fc0_0, 0;
T_264.2 ;
    %load/vec4 v0x600001298ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.4, 8;
    %load/vec4 v0x6000012987e0_0;
    %assign/vec4 v0x600001298900_0, 0;
    %load/vec4 v0x600001298900_0;
    %assign/vec4 v0x600001298870_0, 0;
    %load/vec4 v0x600001298990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.6, 8;
    %load/vec4 v0x600001298c60_0;
    %assign/vec4 v0x600001298d80_0, 0;
    %jmp T_264.7;
T_264.6 ;
    %load/vec4 v0x600001298cf0_0;
    %load/vec4 v0x600001298c60_0;
    %add;
    %assign/vec4 v0x600001298d80_0, 0;
T_264.7 ;
T_264.4 ;
T_264.1 ;
    %jmp T_264;
    .thread T_264;
    .scope S_0x138fd68a0;
T_265 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000129a370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000129a520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001299e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001299dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000129a2e0_0, 0;
    %jmp T_265.1;
T_265.0 ;
    %load/vec4 v0x60000129a0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.2, 8;
    %load/vec4 v0x60000129a490_0;
    %assign/vec4 v0x60000129a520_0, 0;
T_265.2 ;
    %load/vec4 v0x60000129a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.4, 8;
    %load/vec4 v0x600001299d40_0;
    %assign/vec4 v0x600001299e60_0, 0;
    %load/vec4 v0x600001299e60_0;
    %assign/vec4 v0x600001299dd0_0, 0;
    %load/vec4 v0x600001299ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.6, 8;
    %load/vec4 v0x60000129a1c0_0;
    %assign/vec4 v0x60000129a2e0_0, 0;
    %jmp T_265.7;
T_265.6 ;
    %load/vec4 v0x60000129a250_0;
    %load/vec4 v0x60000129a1c0_0;
    %add;
    %assign/vec4 v0x60000129a2e0_0, 0;
T_265.7 ;
T_265.4 ;
T_265.1 ;
    %jmp T_265;
    .thread T_265;
    .scope S_0x138fd40e0;
T_266 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000129b8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000129ba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000129b3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000129b330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000129b840_0, 0;
    %jmp T_266.1;
T_266.0 ;
    %load/vec4 v0x60000129b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.2, 8;
    %load/vec4 v0x60000129b9f0_0;
    %assign/vec4 v0x60000129ba80_0, 0;
T_266.2 ;
    %load/vec4 v0x60000129b570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.4, 8;
    %load/vec4 v0x60000129b2a0_0;
    %assign/vec4 v0x60000129b3c0_0, 0;
    %load/vec4 v0x60000129b3c0_0;
    %assign/vec4 v0x60000129b330_0, 0;
    %load/vec4 v0x60000129b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.6, 8;
    %load/vec4 v0x60000129b720_0;
    %assign/vec4 v0x60000129b840_0, 0;
    %jmp T_266.7;
T_266.6 ;
    %load/vec4 v0x60000129b7b0_0;
    %load/vec4 v0x60000129b720_0;
    %add;
    %assign/vec4 v0x60000129b840_0, 0;
T_266.7 ;
T_266.4 ;
T_266.1 ;
    %jmp T_266;
    .thread T_266;
    .scope S_0x138fd43c0;
T_267 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000129cea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000129d050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000129c990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000129c900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000129ce10_0, 0;
    %jmp T_267.1;
T_267.0 ;
    %load/vec4 v0x60000129cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.2, 8;
    %load/vec4 v0x60000129cfc0_0;
    %assign/vec4 v0x60000129d050_0, 0;
T_267.2 ;
    %load/vec4 v0x60000129cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.4, 8;
    %load/vec4 v0x60000129c870_0;
    %assign/vec4 v0x60000129c990_0, 0;
    %load/vec4 v0x60000129c990_0;
    %assign/vec4 v0x60000129c900_0, 0;
    %load/vec4 v0x60000129ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.6, 8;
    %load/vec4 v0x60000129ccf0_0;
    %assign/vec4 v0x60000129ce10_0, 0;
    %jmp T_267.7;
T_267.6 ;
    %load/vec4 v0x60000129cd80_0;
    %load/vec4 v0x60000129ccf0_0;
    %add;
    %assign/vec4 v0x60000129ce10_0, 0;
T_267.7 ;
T_267.4 ;
T_267.1 ;
    %jmp T_267;
    .thread T_267;
    .scope S_0x138ff1300;
T_268 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000129f690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001377570_0, 0, 32;
T_268.2 ;
    %load/vec4 v0x600001377570_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_268.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001377570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013774e0, 0, 4;
    %load/vec4 v0x600001377570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001377570_0, 0, 32;
    %jmp T_268.2;
T_268.3 ;
    %jmp T_268.1;
T_268.0 ;
    %load/vec4 v0x60000129f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000129f3c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013774e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001377570_0, 0, 32;
T_268.6 ;
    %load/vec4 v0x600001377570_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_268.7, 5;
    %load/vec4 v0x600001377570_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013774e0, 4;
    %ix/getv/s 3, v0x600001377570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013774e0, 0, 4;
    %load/vec4 v0x600001377570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001377570_0, 0, 32;
    %jmp T_268.6;
T_268.7 ;
T_268.4 ;
T_268.1 ;
    %jmp T_268;
    .thread T_268;
    .scope S_0x138ff15e0;
T_269 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000129f690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001377690_0, 0, 32;
T_269.2 ;
    %load/vec4 v0x600001377690_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_269.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001377690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001377600, 0, 4;
    %load/vec4 v0x600001377690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001377690_0, 0, 32;
    %jmp T_269.2;
T_269.3 ;
    %jmp T_269.1;
T_269.0 ;
    %load/vec4 v0x60000129f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000129f3c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001377600, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001377690_0, 0, 32;
T_269.6 ;
    %load/vec4 v0x600001377690_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_269.7, 5;
    %load/vec4 v0x600001377690_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001377600, 4;
    %ix/getv/s 3, v0x600001377690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001377600, 0, 4;
    %load/vec4 v0x600001377690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001377690_0, 0, 32;
    %jmp T_269.6;
T_269.7 ;
T_269.4 ;
T_269.1 ;
    %jmp T_269;
    .thread T_269;
    .scope S_0x138ff18c0;
T_270 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000129f690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013777b0_0, 0, 32;
T_270.2 ;
    %load/vec4 v0x6000013777b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_270.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000013777b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001377720, 0, 4;
    %load/vec4 v0x6000013777b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013777b0_0, 0, 32;
    %jmp T_270.2;
T_270.3 ;
    %jmp T_270.1;
T_270.0 ;
    %load/vec4 v0x60000129f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000129f3c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001377720, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013777b0_0, 0, 32;
T_270.6 ;
    %load/vec4 v0x6000013777b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_270.7, 5;
    %load/vec4 v0x6000013777b0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001377720, 4;
    %ix/getv/s 3, v0x6000013777b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001377720, 0, 4;
    %load/vec4 v0x6000013777b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013777b0_0, 0, 32;
    %jmp T_270.6;
T_270.7 ;
T_270.4 ;
T_270.1 ;
    %jmp T_270;
    .thread T_270;
    .scope S_0x138fca760;
T_271 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x60000129f690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000129f960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000129f060_0, 0;
    %jmp T_271.1;
T_271.0 ;
    %load/vec4 v0x60000129f9f0_0;
    %assign/vec4 v0x60000129f960_0, 0;
    %load/vec4 v0x60000129f0f0_0;
    %assign/vec4 v0x60000129f060_0, 0;
T_271.1 ;
    %jmp T_271;
    .thread T_271;
    .scope S_0x138fca760;
T_272 ;
    %wait E_0x600003bde040;
    %load/vec4 v0x60000129f960_0;
    %store/vec4 v0x60000129f9f0_0, 0, 3;
    %load/vec4 v0x60000129f060_0;
    %store/vec4 v0x60000129f0f0_0, 0, 16;
    %load/vec4 v0x60000129f960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_272.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_272.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_272.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_272.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_272.4, 6;
    %jmp T_272.5;
T_272.0 ;
    %load/vec4 v0x60000129f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.6, 8;
    %load/vec4 v0x60000129fba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_272.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_272.9, 8;
T_272.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_272.9, 8;
 ; End of false expr.
    %blend;
T_272.9;
    %store/vec4 v0x60000129f9f0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000129f0f0_0, 0, 16;
T_272.6 ;
    %jmp T_272.5;
T_272.1 ;
    %load/vec4 v0x60000129fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60000129f9f0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000129f0f0_0, 0, 16;
T_272.10 ;
    %jmp T_272.5;
T_272.2 ;
    %load/vec4 v0x60000129f060_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000129f0f0_0, 0, 16;
    %load/vec4 v0x60000129eeb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000129f060_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_272.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60000129f9f0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000129f0f0_0, 0, 16;
T_272.12 ;
    %jmp T_272.5;
T_272.3 ;
    %load/vec4 v0x60000129f060_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000129f0f0_0, 0, 16;
    %load/vec4 v0x60000129f2a0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x60000129f060_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_272.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000129f9f0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000129f0f0_0, 0, 16;
T_272.14 ;
    %jmp T_272.5;
T_272.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000129f9f0_0, 0, 3;
    %jmp T_272.5;
T_272.5 ;
    %pop/vec4 1;
    %jmp T_272;
    .thread T_272, $push;
    .scope S_0x138f84910;
T_273 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_273.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_273.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_273.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_273.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_273.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_273.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_273.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_273.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_273.9;
T_273.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_273.9;
T_273.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_273.9;
T_273.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_273.9;
T_273.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_273.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_273.11, 8;
T_273.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_273.11, 8;
 ; End of false expr.
    %blend;
T_273.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_273.9;
T_273.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_273.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_273.13, 8;
T_273.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_273.13, 8;
 ; End of false expr.
    %blend;
T_273.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_273.9;
T_273.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_273.9;
T_273.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_273.9;
T_273.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_273.9;
T_273.9 ;
    %pop/vec4 1;
    %jmp T_273;
    .thread T_273, $push;
    .scope S_0x138f84910;
T_274 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_274;
    .thread T_274, $push;
    .scope S_0x138fba8f0;
T_275 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_275.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_275.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_275.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_275.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_275.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_275.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_275.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_275.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_275.9;
T_275.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_275.9;
T_275.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_275.9;
T_275.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_275.9;
T_275.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_275.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_275.11, 8;
T_275.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_275.11, 8;
 ; End of false expr.
    %blend;
T_275.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_275.9;
T_275.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_275.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_275.13, 8;
T_275.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_275.13, 8;
 ; End of false expr.
    %blend;
T_275.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_275.9;
T_275.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_275.9;
T_275.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_275.9;
T_275.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_275.9;
T_275.9 ;
    %pop/vec4 1;
    %jmp T_275;
    .thread T_275, $push;
    .scope S_0x138fba8f0;
T_276 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_276;
    .thread T_276, $push;
    .scope S_0x138fbaa60;
T_277 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_277.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_277.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_277.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_277.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_277.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_277.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_277.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_277.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_277.9;
T_277.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_277.9;
T_277.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_277.9;
T_277.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_277.9;
T_277.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_277.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_277.11, 8;
T_277.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_277.11, 8;
 ; End of false expr.
    %blend;
T_277.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_277.9;
T_277.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_277.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_277.13, 8;
T_277.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_277.13, 8;
 ; End of false expr.
    %blend;
T_277.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_277.9;
T_277.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_277.9;
T_277.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_277.9;
T_277.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_277.9;
T_277.9 ;
    %pop/vec4 1;
    %jmp T_277;
    .thread T_277, $push;
    .scope S_0x138fbaa60;
T_278 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_278;
    .thread T_278, $push;
    .scope S_0x138fbabd0;
T_279 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_279.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_279.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_279.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_279.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_279.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_279.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_279.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_279.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_279.9;
T_279.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_279.9;
T_279.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_279.9;
T_279.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_279.9;
T_279.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_279.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_279.11, 8;
T_279.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_279.11, 8;
 ; End of false expr.
    %blend;
T_279.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_279.9;
T_279.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_279.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_279.13, 8;
T_279.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_279.13, 8;
 ; End of false expr.
    %blend;
T_279.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_279.9;
T_279.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_279.9;
T_279.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_279.9;
T_279.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_279.9;
T_279.9 ;
    %pop/vec4 1;
    %jmp T_279;
    .thread T_279, $push;
    .scope S_0x138fbabd0;
T_280 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_280;
    .thread T_280, $push;
    .scope S_0x138fb4af0;
T_281 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_281.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_281.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_281.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_281.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_281.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_281.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_281.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_281.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_281.9;
T_281.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_281.9;
T_281.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_281.9;
T_281.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_281.9;
T_281.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_281.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_281.11, 8;
T_281.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_281.11, 8;
 ; End of false expr.
    %blend;
T_281.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_281.9;
T_281.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_281.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_281.13, 8;
T_281.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_281.13, 8;
 ; End of false expr.
    %blend;
T_281.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_281.9;
T_281.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_281.9;
T_281.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_281.9;
T_281.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_281.9;
T_281.9 ;
    %pop/vec4 1;
    %jmp T_281;
    .thread T_281, $push;
    .scope S_0x138fb4af0;
T_282 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_282;
    .thread T_282, $push;
    .scope S_0x138fb4c60;
T_283 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_283.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_283.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_283.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_283.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_283.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_283.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_283.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_283.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_283.9;
T_283.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_283.9;
T_283.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_283.9;
T_283.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_283.9;
T_283.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_283.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_283.11, 8;
T_283.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_283.11, 8;
 ; End of false expr.
    %blend;
T_283.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_283.9;
T_283.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_283.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_283.13, 8;
T_283.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_283.13, 8;
 ; End of false expr.
    %blend;
T_283.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_283.9;
T_283.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_283.9;
T_283.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_283.9;
T_283.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_283.9;
T_283.9 ;
    %pop/vec4 1;
    %jmp T_283;
    .thread T_283, $push;
    .scope S_0x138fb4c60;
T_284 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_284;
    .thread T_284, $push;
    .scope S_0x138fb4dd0;
T_285 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_285.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_285.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_285.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_285.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_285.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_285.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_285.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_285.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_285.9;
T_285.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_285.9;
T_285.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_285.9;
T_285.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_285.9;
T_285.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_285.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_285.11, 8;
T_285.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_285.11, 8;
 ; End of false expr.
    %blend;
T_285.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_285.9;
T_285.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_285.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_285.13, 8;
T_285.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_285.13, 8;
 ; End of false expr.
    %blend;
T_285.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_285.9;
T_285.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_285.9;
T_285.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_285.9;
T_285.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_285.9;
T_285.9 ;
    %pop/vec4 1;
    %jmp T_285;
    .thread T_285, $push;
    .scope S_0x138fb4dd0;
T_286 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_286;
    .thread T_286, $push;
    .scope S_0x138fb4f40;
T_287 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_287.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_287.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_287.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_287.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_287.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_287.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_287.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_287.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_287.9;
T_287.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_287.9;
T_287.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_287.9;
T_287.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_287.9;
T_287.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_287.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_287.11, 8;
T_287.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_287.11, 8;
 ; End of false expr.
    %blend;
T_287.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_287.9;
T_287.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_287.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_287.13, 8;
T_287.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_287.13, 8;
 ; End of false expr.
    %blend;
T_287.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_287.9;
T_287.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_287.9;
T_287.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_287.9;
T_287.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_287.9;
T_287.9 ;
    %pop/vec4 1;
    %jmp T_287;
    .thread T_287, $push;
    .scope S_0x138fb4f40;
T_288 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_288;
    .thread T_288, $push;
    .scope S_0x138fb50b0;
T_289 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_289.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_289.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_289.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_289.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_289.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_289.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_289.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_289.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_289.9;
T_289.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_289.9;
T_289.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_289.9;
T_289.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_289.9;
T_289.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_289.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_289.11, 8;
T_289.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_289.11, 8;
 ; End of false expr.
    %blend;
T_289.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_289.9;
T_289.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_289.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_289.13, 8;
T_289.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_289.13, 8;
 ; End of false expr.
    %blend;
T_289.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_289.9;
T_289.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_289.9;
T_289.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_289.9;
T_289.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_289.9;
T_289.9 ;
    %pop/vec4 1;
    %jmp T_289;
    .thread T_289, $push;
    .scope S_0x138fb50b0;
T_290 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_290;
    .thread T_290, $push;
    .scope S_0x138fb5220;
T_291 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_291.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_291.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_291.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_291.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_291.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_291.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_291.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_291.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_291.9;
T_291.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_291.9;
T_291.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_291.9;
T_291.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_291.9;
T_291.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_291.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_291.11, 8;
T_291.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_291.11, 8;
 ; End of false expr.
    %blend;
T_291.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_291.9;
T_291.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_291.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_291.13, 8;
T_291.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_291.13, 8;
 ; End of false expr.
    %blend;
T_291.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_291.9;
T_291.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_291.9;
T_291.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_291.9;
T_291.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_291.9;
T_291.9 ;
    %pop/vec4 1;
    %jmp T_291;
    .thread T_291, $push;
    .scope S_0x138fb5220;
T_292 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_292;
    .thread T_292, $push;
    .scope S_0x138fb5390;
T_293 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_293.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_293.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_293.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_293.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_293.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_293.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_293.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_293.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_293.9;
T_293.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_293.9;
T_293.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_293.9;
T_293.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_293.9;
T_293.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_293.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_293.11, 8;
T_293.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_293.11, 8;
 ; End of false expr.
    %blend;
T_293.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_293.9;
T_293.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_293.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_293.13, 8;
T_293.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_293.13, 8;
 ; End of false expr.
    %blend;
T_293.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_293.9;
T_293.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_293.9;
T_293.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_293.9;
T_293.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_293.9;
T_293.9 ;
    %pop/vec4 1;
    %jmp T_293;
    .thread T_293, $push;
    .scope S_0x138fb5390;
T_294 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_294;
    .thread T_294, $push;
    .scope S_0x138fb5500;
T_295 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_295.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_295.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_295.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_295.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_295.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_295.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_295.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_295.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_295.9;
T_295.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_295.9;
T_295.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_295.9;
T_295.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_295.9;
T_295.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_295.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_295.11, 8;
T_295.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_295.11, 8;
 ; End of false expr.
    %blend;
T_295.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_295.9;
T_295.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_295.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_295.13, 8;
T_295.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_295.13, 8;
 ; End of false expr.
    %blend;
T_295.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_295.9;
T_295.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_295.9;
T_295.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_295.9;
T_295.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_295.9;
T_295.9 ;
    %pop/vec4 1;
    %jmp T_295;
    .thread T_295, $push;
    .scope S_0x138fb5500;
T_296 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_296;
    .thread T_296, $push;
    .scope S_0x138fb5670;
T_297 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_297.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_297.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_297.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_297.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_297.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_297.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_297.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_297.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_297.9;
T_297.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_297.9;
T_297.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_297.9;
T_297.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_297.9;
T_297.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_297.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_297.11, 8;
T_297.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_297.11, 8;
 ; End of false expr.
    %blend;
T_297.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_297.9;
T_297.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_297.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_297.13, 8;
T_297.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_297.13, 8;
 ; End of false expr.
    %blend;
T_297.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_297.9;
T_297.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_297.9;
T_297.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_297.9;
T_297.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_297.9;
T_297.9 ;
    %pop/vec4 1;
    %jmp T_297;
    .thread T_297, $push;
    .scope S_0x138fb5670;
T_298 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_298;
    .thread T_298, $push;
    .scope S_0x138fb57e0;
T_299 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_299.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_299.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_299.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_299.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_299.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_299.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_299.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_299.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_299.9;
T_299.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_299.9;
T_299.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_299.9;
T_299.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_299.9;
T_299.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_299.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_299.11, 8;
T_299.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_299.11, 8;
 ; End of false expr.
    %blend;
T_299.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_299.9;
T_299.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_299.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_299.13, 8;
T_299.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_299.13, 8;
 ; End of false expr.
    %blend;
T_299.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_299.9;
T_299.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_299.9;
T_299.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_299.9;
T_299.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_299.9;
T_299.9 ;
    %pop/vec4 1;
    %jmp T_299;
    .thread T_299, $push;
    .scope S_0x138fb57e0;
T_300 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_300;
    .thread T_300, $push;
    .scope S_0x138fb5950;
T_301 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_301.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_301.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_301.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_301.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_301.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_301.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_301.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_301.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_301.9;
T_301.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_301.9;
T_301.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_301.9;
T_301.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_301.9;
T_301.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_301.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_301.11, 8;
T_301.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_301.11, 8;
 ; End of false expr.
    %blend;
T_301.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_301.9;
T_301.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_301.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_301.13, 8;
T_301.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_301.13, 8;
 ; End of false expr.
    %blend;
T_301.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_301.9;
T_301.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_301.9;
T_301.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_301.9;
T_301.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_301.9;
T_301.9 ;
    %pop/vec4 1;
    %jmp T_301;
    .thread T_301, $push;
    .scope S_0x138fb5950;
T_302 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_302;
    .thread T_302, $push;
    .scope S_0x138fb5ac0;
T_303 ;
    %wait E_0x600003bd1280;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_303.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_303.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_303.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_303.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_303.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_303.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_303.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_303.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_303.9;
T_303.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_303.9;
T_303.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_303.9;
T_303.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001294240, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_303.9;
T_303.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_303.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_303.11, 8;
T_303.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_303.11, 8;
 ; End of false expr.
    %blend;
T_303.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_303.9;
T_303.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_303.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_303.13, 8;
T_303.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %jmp/0 T_303.13, 8;
 ; End of false expr.
    %blend;
T_303.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_303.9;
T_303.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_303.9;
T_303.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_303.9;
T_303.7 ;
    %load/vec4 v0x600001294090_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000012942d0, 4, 0;
    %jmp T_303.9;
T_303.9 ;
    %pop/vec4 1;
    %jmp T_303;
    .thread T_303, $push;
    .scope S_0x138fb5ac0;
T_304 ;
    %wait E_0x600003bd1240;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012942d0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001293960_0, 4, 16;
    %jmp T_304;
    .thread T_304, $push;
    .scope S_0x138f84490;
T_305 ;
    %wait E_0x600003bd1180;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001294120_0, 0, 32;
T_305.0 ;
    %load/vec4 v0x600001294120_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_305.1, 5;
    %ix/getv/s 4, v0x600001294120_0;
    %load/vec4a v0x6000012941b0, 4;
    %ix/getv/s 4, v0x600001294120_0;
    %store/vec4a v0x6000012945a0, 4, 0;
    %load/vec4 v0x600001294120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001294120_0, 0, 32;
    %jmp T_305.0;
T_305.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001294c60_0, 0, 32;
T_305.2 ;
    %load/vec4 v0x600001294c60_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_305.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001294120_0, 0, 32;
T_305.4 ;
    %load/vec4 v0x600001294120_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001294c60_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_305.5, 5;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_305.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_305.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_305.8, 6;
    %load/vec4 v0x600001294c60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000012945a0, 4;
    %load/vec4 v0x600001294c60_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000012945a0, 4, 0;
    %jmp T_305.10;
T_305.6 ;
    %load/vec4 v0x600001294c60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000012945a0, 4;
    %load/vec4 v0x600001294c60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000012945a0, 4;
    %add;
    %load/vec4 v0x600001294c60_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000012945a0, 4, 0;
    %jmp T_305.10;
T_305.7 ;
    %load/vec4 v0x600001294c60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000012945a0, 4;
    %load/vec4 v0x600001294c60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000012945a0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_305.11, 8;
    %load/vec4 v0x600001294c60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000012945a0, 4;
    %jmp/1 T_305.12, 8;
T_305.11 ; End of true expr.
    %load/vec4 v0x600001294c60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000012945a0, 4;
    %jmp/0 T_305.12, 8;
 ; End of false expr.
    %blend;
T_305.12;
    %load/vec4 v0x600001294c60_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000012945a0, 4, 0;
    %jmp T_305.10;
T_305.8 ;
    %load/vec4 v0x600001294c60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000012945a0, 4;
    %load/vec4 v0x600001294c60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000012945a0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_305.13, 8;
    %load/vec4 v0x600001294c60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000012945a0, 4;
    %jmp/1 T_305.14, 8;
T_305.13 ; End of true expr.
    %load/vec4 v0x600001294c60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000012945a0, 4;
    %jmp/0 T_305.14, 8;
 ; End of false expr.
    %blend;
T_305.14;
    %load/vec4 v0x600001294c60_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001294120_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000012945a0, 4, 0;
    %jmp T_305.10;
T_305.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600001294120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001294120_0, 0, 32;
    %jmp T_305.4;
T_305.5 ;
    %load/vec4 v0x600001294c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001294c60_0, 0, 32;
    %jmp T_305.2;
T_305.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000012945a0, 4;
    %store/vec4 v0x600001294510_0, 0, 16;
    %jmp T_305;
    .thread T_305, $push;
    .scope S_0x138f84490;
T_306 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001294630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_306.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001293c30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001293f00_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000012938d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001294bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001294900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001293e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001294e10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001294f30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001295170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001295320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001294090_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000012943f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001293de0_0, 0;
    %jmp T_306.1;
T_306.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001294bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001294900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001293e70_0, 0;
    %load/vec4 v0x600001294cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_306.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_306.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_306.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_306.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_306.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_306.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_306.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
    %jmp T_306.10;
T_306.2 ;
    %load/vec4 v0x600001293cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_306.11, 8;
    %load/vec4 v0x600001293a80_0;
    %assign/vec4 v0x600001293c30_0, 0;
    %load/vec4 v0x600001294d80_0;
    %assign/vec4 v0x600001294e10_0, 0;
    %load/vec4 v0x600001294ea0_0;
    %assign/vec4 v0x600001294f30_0, 0;
    %load/vec4 v0x600001295050_0;
    %assign/vec4 v0x600001295170_0, 0;
    %load/vec4 v0x600001295200_0;
    %assign/vec4 v0x600001295320_0, 0;
    %load/vec4 v0x600001294000_0;
    %assign/vec4 v0x600001294090_0, 0;
    %load/vec4 v0x600001294360_0;
    %assign/vec4 v0x6000012943f0_0, 0;
    %load/vec4 v0x600001293d50_0;
    %assign/vec4 v0x600001293de0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
T_306.11 ;
    %jmp T_306.10;
T_306.3 ;
    %load/vec4 v0x600001293de0_0;
    %assign/vec4 v0x600001293f00_0, 0;
    %load/vec4 v0x6000012943f0_0;
    %assign/vec4 v0x6000012938d0_0, 0;
    %load/vec4 v0x600001294e10_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_306.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_306.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_306.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_306.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_306.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
    %jmp T_306.19;
T_306.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001294900_0, 0;
    %load/vec4 v0x6000012943f0_0;
    %assign/vec4 v0x600001294750_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
    %jmp T_306.19;
T_306.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001294bd0_0, 0;
    %load/vec4 v0x6000012943f0_0;
    %assign/vec4 v0x600001294750_0, 0;
    %load/vec4 v0x6000012950e0_0;
    %assign/vec4 v0x600001294ab0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
    %jmp T_306.19;
T_306.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
    %jmp T_306.19;
T_306.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
    %jmp T_306.19;
T_306.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
    %jmp T_306.19;
T_306.19 ;
    %pop/vec4 1;
    %jmp T_306.10;
T_306.4 ;
    %load/vec4 v0x600001293960_0;
    %load/vec4 v0x600001294f30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001294fc0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
    %jmp T_306.10;
T_306.5 ;
    %load/vec4 v0x600001294990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_306.20, 8;
    %load/vec4 v0x600001294e10_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_306.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
    %jmp T_306.23;
T_306.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
T_306.23 ;
T_306.20 ;
    %jmp T_306.10;
T_306.6 ;
    %load/vec4 v0x6000012947e0_0;
    %load/vec4 v0x600001294f30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001294fc0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
    %jmp T_306.10;
T_306.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600001294510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001294f30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001294fc0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
    %jmp T_306.10;
T_306.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001293e70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001294cf0_0, 0;
    %jmp T_306.10;
T_306.10 ;
    %pop/vec4 1;
T_306.1 ;
    %jmp T_306;
    .thread T_306;
    .scope S_0x138ffdf30;
T_307 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001373cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001373b10_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001373ba0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001373330_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001373c30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013733c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013737b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001373a80_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001373600_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001373690_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000013738d0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001373960_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001373450_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001373de0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000013741b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013742d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001374000_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001372370_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001371f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001372490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013720a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001372640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001372250_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001372be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001372d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001372eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001372a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013734e0_0, 0;
    %jmp T_307.1;
T_307.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013742d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001374000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013734e0_0, 0;
    %load/vec4 v0x600001374360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_307.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_307.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_307.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_307.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_307.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_307.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_307.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_307.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_307.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_307.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_307.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_307.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_307.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_307.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.17;
T_307.2 ;
    %load/vec4 v0x6000013732a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.18, 8;
    %load/vec4 v0x6000013743f0_0;
    %assign/vec4 v0x600001373b10_0, 0;
    %load/vec4 v0x600001373570_0;
    %assign/vec4 v0x600001373600_0, 0;
    %load/vec4 v0x600001373840_0;
    %assign/vec4 v0x6000013738d0_0, 0;
    %load/vec4 v0x600001372fd0_0;
    %assign/vec4 v0x600001373c30_0, 0;
    %load/vec4 v0x600001372f40_0;
    %assign/vec4 v0x6000013733c0_0, 0;
    %load/vec4 v0x600001373720_0;
    %assign/vec4 v0x6000013737b0_0, 0;
    %load/vec4 v0x6000013739f0_0;
    %assign/vec4 v0x600001373a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
T_307.18 ;
    %jmp T_307.17;
T_307.3 ;
    %load/vec4 v0x600001373600_0;
    %assign/vec4 v0x600001373690_0, 0;
    %load/vec4 v0x6000013738d0_0;
    %assign/vec4 v0x600001373960_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001373ba0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001373330_0, 0;
    %load/vec4 v0x600001373b10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_307.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_307.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.23;
T_307.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.23;
T_307.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.23;
T_307.23 ;
    %pop/vec4 1;
    %jmp T_307.17;
T_307.4 ;
    %load/vec4 v0x600001373690_0;
    %assign/vec4 v0x600001371f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013720a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001372250_0, 0;
    %load/vec4 v0x600001372130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_307.26, 9;
    %load/vec4 v0x600001372250_0;
    %and;
T_307.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001372250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001372a30_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
T_307.24 ;
    %jmp T_307.17;
T_307.5 ;
    %load/vec4 v0x600001372ac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_307.29, 9;
    %load/vec4 v0x600001372a30_0;
    %and;
T_307.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.27, 8;
    %load/vec4 v0x600001372880_0;
    %assign/vec4 v0x600001373450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001372a30_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
T_307.27 ;
    %jmp T_307.17;
T_307.6 ;
    %load/vec4 v0x600001373960_0;
    %assign/vec4 v0x600001373de0_0, 0;
    %load/vec4 v0x600001373450_0;
    %assign/vec4 v0x6000013741b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013742d0_0, 0;
    %load/vec4 v0x600001374090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
T_307.30 ;
    %jmp T_307.17;
T_307.7 ;
    %load/vec4 v0x600001373960_0;
    %assign/vec4 v0x600001373de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001374000_0, 0;
    %load/vec4 v0x600001374090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
T_307.32 ;
    %jmp T_307.17;
T_307.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.17;
T_307.9 ;
    %load/vec4 v0x600001373e70_0;
    %assign/vec4 v0x600001373450_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.17;
T_307.10 ;
    %load/vec4 v0x600001373690_0;
    %assign/vec4 v0x600001372370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001372490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001372640_0, 0;
    %load/vec4 v0x600001372520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_307.36, 9;
    %load/vec4 v0x600001372640_0;
    %and;
T_307.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001372640_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
T_307.34 ;
    %jmp T_307.17;
T_307.11 ;
    %load/vec4 v0x600001373450_0;
    %assign/vec4 v0x600001372be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001372d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001372eb0_0, 0;
    %load/vec4 v0x600001372d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_307.39, 9;
    %load/vec4 v0x600001372eb0_0;
    %and;
T_307.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001372eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001372d00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
T_307.37 ;
    %jmp T_307.17;
T_307.12 ;
    %load/vec4 v0x6000013727f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
T_307.40 ;
    %jmp T_307.17;
T_307.13 ;
    %load/vec4 v0x600001373330_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001373330_0, 0;
    %load/vec4 v0x600001373690_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001373690_0, 0;
    %load/vec4 v0x600001373960_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001373960_0, 0;
    %load/vec4 v0x6000013733c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001373330_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_307.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.43;
T_307.42 ;
    %load/vec4 v0x600001373b10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_307.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_307.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.47;
T_307.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.47;
T_307.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.47;
T_307.47 ;
    %pop/vec4 1;
T_307.43 ;
    %jmp T_307.17;
T_307.14 ;
    %load/vec4 v0x600001373ba0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001373ba0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001373330_0, 0;
    %load/vec4 v0x600001373c30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001373ba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_307.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.49;
T_307.48 ;
    %load/vec4 v0x600001373600_0;
    %load/vec4 v0x600001373ba0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000013737b0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001373690_0, 0;
    %load/vec4 v0x6000013738d0_0;
    %load/vec4 v0x600001373ba0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001373a80_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001373960_0, 0;
    %load/vec4 v0x600001373b10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_307.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_307.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.53;
T_307.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.53;
T_307.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.53;
T_307.53 ;
    %pop/vec4 1;
T_307.49 ;
    %jmp T_307.17;
T_307.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013734e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001374360_0, 0;
    %jmp T_307.17;
T_307.17 ;
    %pop/vec4 1;
T_307.1 ;
    %jmp T_307;
    .thread T_307;
    .scope S_0x138fc0b10;
T_308 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001290120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.0, 8;
    %load/vec4 v0x600001290090_0;
    %load/vec4 v0x60000129fcc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000129fe70, 0, 4;
T_308.0 ;
    %load/vec4 v0x600001290000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.2, 8;
    %load/vec4 v0x60000129fcc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000129fe70, 4;
    %assign/vec4 v0x60000129ff00_0, 0;
T_308.2 ;
    %jmp T_308;
    .thread T_308;
    .scope S_0x138fc0b10;
T_309 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000129fde0_0, 0, 32;
T_309.0 ;
    %load/vec4 v0x60000129fde0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_309.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000129fde0_0;
    %store/vec4a v0x60000129fe70, 4, 0;
    %load/vec4 v0x60000129fde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000129fde0_0, 0, 32;
    %jmp T_309.0;
T_309.1 ;
    %end;
    .thread T_309;
    .scope S_0x138fc0df0;
T_310 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001290630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_310.0, 8;
    %load/vec4 v0x6000012905a0_0;
    %load/vec4 v0x600001290240_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000012903f0, 0, 4;
T_310.0 ;
    %load/vec4 v0x600001290510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_310.2, 8;
    %load/vec4 v0x600001290240_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000012903f0, 4;
    %assign/vec4 v0x600001290480_0, 0;
T_310.2 ;
    %jmp T_310;
    .thread T_310;
    .scope S_0x138fc0df0;
T_311 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001290360_0, 0, 32;
T_311.0 ;
    %load/vec4 v0x600001290360_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_311.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001290360_0;
    %store/vec4a v0x6000012903f0, 4, 0;
    %load/vec4 v0x600001290360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001290360_0, 0, 32;
    %jmp T_311.0;
T_311.1 ;
    %end;
    .thread T_311;
    .scope S_0x138fb3ff0;
T_312 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001290b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_312.0, 8;
    %load/vec4 v0x600001290ab0_0;
    %load/vec4 v0x600001290750_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001290900, 0, 4;
T_312.0 ;
    %load/vec4 v0x600001290a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_312.2, 8;
    %load/vec4 v0x600001290750_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001290900, 4;
    %assign/vec4 v0x600001290990_0, 0;
T_312.2 ;
    %jmp T_312;
    .thread T_312;
    .scope S_0x138fb3ff0;
T_313 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001290870_0, 0, 32;
T_313.0 ;
    %load/vec4 v0x600001290870_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_313.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001290870_0;
    %store/vec4a v0x600001290900, 4, 0;
    %load/vec4 v0x600001290870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001290870_0, 0, 32;
    %jmp T_313.0;
T_313.1 ;
    %end;
    .thread T_313;
    .scope S_0x138fb42d0;
T_314 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001291050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_314.0, 8;
    %load/vec4 v0x600001290fc0_0;
    %load/vec4 v0x600001290c60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001290e10, 0, 4;
T_314.0 ;
    %load/vec4 v0x600001290f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_314.2, 8;
    %load/vec4 v0x600001290c60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001290e10, 4;
    %assign/vec4 v0x600001290ea0_0, 0;
T_314.2 ;
    %jmp T_314;
    .thread T_314;
    .scope S_0x138fb42d0;
T_315 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001290d80_0, 0, 32;
T_315.0 ;
    %load/vec4 v0x600001290d80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_315.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001290d80_0;
    %store/vec4a v0x600001290e10, 4, 0;
    %load/vec4 v0x600001290d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001290d80_0, 0, 32;
    %jmp T_315.0;
T_315.1 ;
    %end;
    .thread T_315;
    .scope S_0x138fc3ca0;
T_316 ;
    %wait E_0x600003bd0480;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001291320_0, 0, 32;
T_316.0 ;
    %load/vec4 v0x600001291320_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_316.1, 5;
    %load/vec4 v0x6000012929a0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_316.2, 8;
    %load/vec4 v0x600001291710_0;
    %pad/u 32;
    %load/vec4 v0x600001291320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.2;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001292c70_0, 4, 1;
    %load/vec4 v0x600001292490_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_316.3, 8;
    %load/vec4 v0x600001291560_0;
    %pad/u 32;
    %load/vec4 v0x600001291320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.3;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001292b50_0, 4, 1;
    %load/vec4 v0x600001292760_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_316.4, 8;
    %load/vec4 v0x600001291680_0;
    %pad/u 32;
    %load/vec4 v0x600001291320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.4;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001292be0_0, 4, 1;
    %load/vec4 v0x600001293180_0;
    %flag_set/vec4 8;
    %jmp/1 T_316.6, 8;
    %load/vec4 v0x600001292fd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_316.6;
    %flag_get/vec4 8;
    %jmp/0 T_316.5, 8;
    %load/vec4 v0x600001291950_0;
    %pad/u 32;
    %load/vec4 v0x600001291320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.5;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001292d00_0, 4, 1;
    %load/vec4 v0x600001291f80_0;
    %flag_set/vec4 8;
    %jmp/1 T_316.8, 8;
    %load/vec4 v0x600001291dd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_316.8;
    %flag_get/vec4 8;
    %jmp/0 T_316.7, 8;
    %load/vec4 v0x600001291440_0;
    %pad/u 32;
    %load/vec4 v0x600001291320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.7;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001292ac0_0, 4, 1;
    %load/vec4 v0x600001291320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001291320_0, 0, 32;
    %jmp T_316.0;
T_316.1 ;
    %jmp T_316;
    .thread T_316, $push;
    .scope S_0x138fc3ca0;
T_317 ;
    %wait E_0x600003bd0440;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001291320_0, 0, 32;
T_317.0 ;
    %load/vec4 v0x600001291320_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_317.1, 5;
    %load/vec4 v0x600001292c70_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x6000012921c0_0, 4, 1;
    %load/vec4 v0x600001292b50_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_317.2, 8;
    %load/vec4 v0x600001292c70_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.2;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x6000012920a0_0, 4, 1;
    %load/vec4 v0x600001292be0_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_317.4, 9;
    %load/vec4 v0x600001292c70_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_317.3, 8;
    %load/vec4 v0x600001292b50_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.3;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001292130_0, 4, 1;
    %load/vec4 v0x600001292d00_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_317.7, 10;
    %load/vec4 v0x600001292c70_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_317.6, 9;
    %load/vec4 v0x600001292b50_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_317.5, 8;
    %load/vec4 v0x600001292be0_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.5;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001292250_0, 4, 1;
    %load/vec4 v0x600001292ac0_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_317.11, 11;
    %load/vec4 v0x600001292c70_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_317.10, 10;
    %load/vec4 v0x600001292b50_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_317.9, 9;
    %load/vec4 v0x600001292be0_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_317.8, 8;
    %load/vec4 v0x600001292d00_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.8;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001292010_0, 4, 1;
    %load/vec4 v0x6000012921c0_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.12, 8;
    %load/vec4 v0x6000012933c0_0;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4a v0x6000012913b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4a v0x600001291a70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001291b00_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x6000012918c0_0, 4, 1;
    %jmp T_317.13;
T_317.12 ;
    %load/vec4 v0x6000012920a0_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.14, 8;
    %load/vec4 v0x6000012932a0_0;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4a v0x6000012913b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4a v0x600001291a70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001291b00_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x6000012918c0_0, 4, 1;
    %jmp T_317.15;
T_317.14 ;
    %load/vec4 v0x600001292130_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.16, 8;
    %load/vec4 v0x600001293330_0;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4a v0x6000012913b0, 4, 0;
    %load/vec4 v0x6000012926d0_0;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4a v0x600001291a70, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001291b00_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x6000012918c0_0, 4, 1;
    %jmp T_317.17;
T_317.16 ;
    %load/vec4 v0x600001292250_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.18, 8;
    %load/vec4 v0x600001293450_0;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4a v0x6000012913b0, 4, 0;
    %load/vec4 v0x6000012930f0_0;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4a v0x600001291a70, 4, 0;
    %load/vec4 v0x600001293180_0;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001291b00_0, 4, 1;
    %load/vec4 v0x600001292fd0_0;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x6000012918c0_0, 4, 1;
    %jmp T_317.19;
T_317.18 ;
    %load/vec4 v0x600001292010_0;
    %load/vec4 v0x600001291320_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.20, 8;
    %load/vec4 v0x600001293210_0;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4a v0x6000012913b0, 4, 0;
    %load/vec4 v0x600001291ef0_0;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4a v0x600001291a70, 4, 0;
    %load/vec4 v0x600001291f80_0;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001291b00_0, 4, 1;
    %load/vec4 v0x600001291dd0_0;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x6000012918c0_0, 4, 1;
    %jmp T_317.21;
T_317.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4a v0x6000012913b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4a v0x600001291a70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x600001291b00_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001291320_0;
    %store/vec4 v0x6000012918c0_0, 4, 1;
T_317.21 ;
T_317.19 ;
T_317.17 ;
T_317.15 ;
T_317.13 ;
    %load/vec4 v0x600001291320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001291320_0, 0, 32;
    %jmp T_317.0;
T_317.1 ;
    %jmp T_317;
    .thread T_317, $push;
    .scope S_0x138fc3ca0;
T_318 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x600001291710_0;
    %assign/vec4 v0x6000012917a0_0, 0;
    %load/vec4 v0x600001291560_0;
    %assign/vec4 v0x6000012915f0_0, 0;
    %load/vec4 v0x600001291950_0;
    %assign/vec4 v0x6000012919e0_0, 0;
    %load/vec4 v0x600001291440_0;
    %assign/vec4 v0x6000012914d0_0, 0;
    %jmp T_318;
    .thread T_318;
    .scope S_0x138fc3ca0;
T_319 ;
    %wait E_0x600003bd03c0;
    %load/vec4 v0x6000012917a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001291830, 4;
    %store/vec4 v0x600001292910_0, 0, 256;
    %load/vec4 v0x6000012915f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001291830, 4;
    %store/vec4 v0x600001292400_0, 0, 256;
    %load/vec4 v0x6000012919e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001291830, 4;
    %store/vec4 v0x600001292f40_0, 0, 256;
    %load/vec4 v0x6000012914d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001291830, 4;
    %store/vec4 v0x600001291d40_0, 0, 256;
    %jmp T_319;
    .thread T_319, $push;
    .scope S_0x138ffda30;
T_320 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000012a9050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_320.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001297330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012973c0_0, 0;
    %jmp T_320.1;
T_320.0 ;
    %load/vec4 v0x600001297690_0;
    %assign/vec4 v0x6000012973c0_0, 0;
    %load/vec4 v0x600001297690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_320.2, 8;
    %load/vec4 v0x600001297570_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000012972a0, 4;
    %assign/vec4 v0x600001297330_0, 0;
T_320.2 ;
T_320.1 ;
    %jmp T_320;
    .thread T_320;
    .scope S_0x138ffda30;
T_321 ;
    %wait E_0x600003bccb40;
    %load/vec4 v0x6000012a8d80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_321.3, 10;
    %load/vec4 v0x6000012a8cf0_0;
    %and;
T_321.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_321.2, 9;
    %load/vec4 v0x6000012a8c60_0;
    %and;
T_321.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_321.0, 8;
    %load/vec4 v0x6000012a8bd0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000012a8b40_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000012972a0, 0, 4;
T_321.0 ;
    %jmp T_321;
    .thread T_321;
    .scope S_0x138ffda30;
T_322 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000012a9050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_322.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012a9c20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000012a9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001296130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012961c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012a86c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000012960a0_0, 0;
    %jmp T_322.1;
T_322.0 ;
    %load/vec4 v0x6000012a8750_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000012a9c20_0, 0;
    %load/vec4 v0x600001297de0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000012a9b90_0, 0;
    %load/vec4 v0x6000012a8750_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001296130_0, 0;
    %load/vec4 v0x600001296130_0;
    %assign/vec4 v0x6000012961c0_0, 0;
    %load/vec4 v0x6000012a8630_0;
    %assign/vec4 v0x6000012a86c0_0, 0;
    %load/vec4 v0x600001297a80_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000012960a0_0, 0;
T_322.1 ;
    %jmp T_322;
    .thread T_322;
    .scope S_0x138ffda30;
T_323 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000012a9050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000012a8750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001297e70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000012a83f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001297de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012a8630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012a8480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001297f00_0, 0;
    %jmp T_323.1;
T_323.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012a8630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001297f00_0, 0;
    %load/vec4 v0x6000012a93b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_323.5, 10;
    %load/vec4 v0x6000012a8240_0;
    %and;
T_323.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_323.4, 9;
    %load/vec4 v0x6000012a8750_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_323.6, 4;
    %load/vec4 v0x6000012a8750_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_323.6;
    %and;
T_323.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.2, 8;
    %load/vec4 v0x6000012a83f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000012a83f0_0, 0;
T_323.2 ;
    %load/vec4 v0x6000012a8750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_323.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_323.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_323.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_323.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_323.11, 6;
    %jmp T_323.12;
T_323.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012a8480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000012a83f0_0, 0;
    %load/vec4 v0x600001297840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012a8480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001297de0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000012a8750_0, 0;
T_323.13 ;
    %jmp T_323.12;
T_323.8 ;
    %load/vec4 v0x6000012a8a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.15, 8;
    %load/vec4 v0x600001297de0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001297de0_0, 0;
    %load/vec4 v0x600001297de0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_323.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012a8630_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001297e70_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000012a8750_0, 0;
T_323.17 ;
T_323.15 ;
    %jmp T_323.12;
T_323.9 ;
    %load/vec4 v0x600001297ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.19, 8;
    %load/vec4 v0x600001297e70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001297e70_0, 0;
T_323.19 ;
    %load/vec4 v0x6000012a9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000012a8750_0, 0;
T_323.21 ;
    %jmp T_323.12;
T_323.10 ;
    %load/vec4 v0x6000012a83f0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_323.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000012a8750_0, 0;
T_323.23 ;
    %jmp T_323.12;
T_323.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001297f00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000012a8750_0, 0;
    %jmp T_323.12;
T_323.12 ;
    %pop/vec4 1;
T_323.1 ;
    %jmp T_323;
    .thread T_323;
    .scope S_0x138fc9260;
T_324 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001308d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_324.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001309cb0_0, 0;
    %jmp T_324.1;
T_324.0 ;
    %load/vec4 v0x600001308ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_324.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001309cb0_0, 0;
    %jmp T_324.3;
T_324.2 ;
    %load/vec4 v0x600001309cb0_0;
    %load/vec4 v0x600001309c20_0;
    %or;
    %assign/vec4 v0x600001309cb0_0, 0;
T_324.3 ;
T_324.1 ;
    %jmp T_324;
    .thread T_324;
    .scope S_0x138fc9260;
T_325 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001308d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001308900_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013087e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001308870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001309170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013098c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001309440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001308f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001309710_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001309d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001308ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001308c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001308cf0_0, 0;
    %fork t_9, S_0x138fef0f0;
    %jmp t_8;
    .scope S_0x138fef0f0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013f7600_0, 0, 32;
T_325.2 ;
    %load/vec4 v0x6000013f7600_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_325.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000013f7600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001309e60, 0, 4;
    %load/vec4 v0x6000013f7600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013f7600_0, 0, 32;
    %jmp T_325.2;
T_325.3 ;
    %end;
    .scope S_0x138fc9260;
t_8 %join;
    %jmp T_325.1;
T_325.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001308ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001309170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013098c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001308f30_0, 0;
    %load/vec4 v0x6000013086c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_325.6, 9;
    %load/vec4 v0x600001308c60_0;
    %and;
T_325.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001308cf0_0, 0;
T_325.4 ;
    %load/vec4 v0x600001308900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_325.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_325.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_325.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001308900_0, 0;
    %jmp T_325.11;
T_325.7 ;
    %load/vec4 v0x600001309200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_325.14, 9;
    %load/vec4 v0x6000013099e0_0;
    %and;
T_325.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001309170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013098c0_0, 0;
    %load/vec4 v0x600001309050_0;
    %assign/vec4 v0x6000013087e0_0, 0;
    %load/vec4 v0x600001309050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_325.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_325.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_325.17, 6;
    %load/vec4 v0x600001309050_0;
    %cmpi/u 256, 0, 12;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_325.20, 5;
    %fork t_11, S_0x138fecaa0;
    %jmp t_10;
    .scope S_0x138fecaa0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013f7690_0, 0, 32;
T_325.22 ;
    %load/vec4 v0x6000013f7690_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_325.23, 5;
    %load/vec4 v0x600001309050_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6000013f7690_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_325.24, 4;
    %load/vec4 v0x6000013097a0_0;
    %parti/s 20, 0, 2;
    %ix/getv/s 3, v0x6000013f7690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001309e60, 0, 4;
T_325.24 ;
    %load/vec4 v0x6000013f7690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013f7690_0, 0, 32;
    %jmp T_325.22;
T_325.23 ;
    %end;
    .scope S_0x138fc9260;
t_10 %join;
T_325.20 ;
    %jmp T_325.19;
T_325.15 ;
    %load/vec4 v0x6000013097a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001308ab0_0, 0;
T_325.26 ;
    %load/vec4 v0x6000013097a0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x600001309d40_0, 0;
    %jmp T_325.19;
T_325.16 ;
    %load/vec4 v0x6000013097a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600001308c60_0, 0;
    %jmp T_325.19;
T_325.17 ;
    %load/vec4 v0x6000013097a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001308cf0_0, 0;
T_325.28 ;
    %jmp T_325.19;
T_325.19 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001308900_0, 0;
    %jmp T_325.13;
T_325.12 ;
    %load/vec4 v0x600001308fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001308f30_0, 0;
    %load/vec4 v0x600001308e10_0;
    %assign/vec4 v0x6000013087e0_0, 0;
    %load/vec4 v0x600001308e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_325.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_325.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_325.34, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_325.35, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001308870_0, 0;
    %fork t_13, S_0x138fea450;
    %jmp t_12;
    .scope S_0x138fea450;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013f7720_0, 0, 32;
T_325.38 ;
    %load/vec4 v0x6000013f7720_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_325.39, 5;
    %load/vec4 v0x600001308e10_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6000013f7720_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_325.40, 4;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x6000013f7720_0;
    %load/vec4a v0x600001309e60, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001308870_0, 0;
T_325.40 ;
    %load/vec4 v0x600001308e10_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6000013f7720_0;
    %muli 16, 0, 32;
    %add;
    %addi 4, 0, 32;
    %cmp/e;
    %jmp/0xz  T_325.42, 4;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x600001309dd0_0;
    %load/vec4 v0x6000013f7720_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001309cb0_0;
    %load/vec4 v0x6000013f7720_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001309b90_0;
    %load/vec4 v0x6000013f7720_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001308870_0, 0;
T_325.42 ;
    %load/vec4 v0x6000013f7720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013f7720_0, 0, 32;
    %jmp T_325.38;
T_325.39 ;
    %end;
    .scope S_0x138fc9260;
t_12 %join;
    %jmp T_325.37;
T_325.32 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x600001309d40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %assign/vec4 v0x600001308870_0, 0;
    %jmp T_325.37;
T_325.33 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0x6000013086c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x600001309dd0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x600001309cb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x600001309b90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x600001308870_0, 0;
    %jmp T_325.37;
T_325.34 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x600001308c60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001308870_0, 0;
    %jmp T_325.37;
T_325.35 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x600001308cf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001308870_0, 0;
    %jmp T_325.37;
T_325.37 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001308900_0, 0;
T_325.30 ;
T_325.13 ;
    %jmp T_325.11;
T_325.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001309440_0, 0;
    %load/vec4 v0x600001309290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_325.46, 9;
    %load/vec4 v0x600001309440_0;
    %and;
T_325.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.44, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001309440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001308900_0, 0;
T_325.44 ;
    %jmp T_325.11;
T_325.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001309710_0, 0;
    %load/vec4 v0x600001309560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_325.49, 9;
    %load/vec4 v0x600001309710_0;
    %and;
T_325.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.47, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001309710_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001308900_0, 0;
T_325.47 ;
    %jmp T_325.11;
T_325.11 ;
    %pop/vec4 1;
T_325.1 ;
    %jmp T_325;
    .thread T_325;
    .scope S_0x138fc9260;
T_326 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x600001308d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_326.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001308990_0, 0;
    %jmp T_326.1;
T_326.0 ;
    %load/vec4 v0x600001308750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_326.4, 9;
    %load/vec4 v0x600001308990_0;
    %nor/r;
    %and;
T_326.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_326.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001308990_0, 0;
    %jmp T_326.3;
T_326.2 ;
    %load/vec4 v0x600001308990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_326.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001308990_0, 0;
T_326.5 ;
T_326.3 ;
T_326.1 ;
    %jmp T_326;
    .thread T_326;
    .scope S_0x138f702b0;
T_327 ;
    %wait E_0x600003bcd040;
    %load/vec4 v0x6000012ac1b0_0;
    %dup/vec4;
    %pushi/vec4 1, 14, 4;
    %cmp/z;
    %jmp/1 T_327.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 12, 4;
    %cmp/z;
    %jmp/1 T_327.1, 4;
    %dup/vec4;
    %pushi/vec4 4, 8, 4;
    %cmp/z;
    %jmp/1 T_327.2, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_327.3, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000012abde0_0, 0, 2;
    %jmp T_327.5;
T_327.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000012abde0_0, 0, 2;
    %jmp T_327.5;
T_327.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000012abde0_0, 0, 2;
    %jmp T_327.5;
T_327.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000012abde0_0, 0, 2;
    %jmp T_327.5;
T_327.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000012abde0_0, 0, 2;
    %jmp T_327.5;
T_327.5 ;
    %pop/vec4 1;
    %jmp T_327;
    .thread T_327, $push;
    .scope S_0x138f702b0;
T_328 ;
    %wait E_0x600003bcd640;
    %load/vec4 v0x6000012ac360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000012aaa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012aab50_0, 0;
    %jmp T_328.1;
T_328.0 ;
    %load/vec4 v0x6000012aab50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_328.4, 9;
    %load/vec4 v0x6000012aaac0_0;
    %and;
T_328.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.2, 8;
    %load/vec4 v0x6000012abde0_0;
    %assign/vec4 v0x6000012aaa30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000012aab50_0, 0;
    %jmp T_328.3;
T_328.2 ;
    %load/vec4 v0x6000012aab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.5, 8;
    %load/vec4 v0x6000012ab720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_328.10, 9;
    %load/vec4 v0x6000012ab600_0;
    %and;
T_328.10;
    %flag_set/vec4 8;
    %jmp/1 T_328.9, 8;
    %load/vec4 v0x6000012aba80_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_328.12, 11;
    %load/vec4 v0x6000012ab8d0_0;
    %and;
T_328.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_328.11, 10;
    %load/vec4 v0x6000012ab960_0;
    %and;
T_328.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_328.9;
    %jmp/0xz  T_328.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012aab50_0, 0;
T_328.7 ;
T_328.5 ;
T_328.3 ;
T_328.1 ;
    %jmp T_328;
    .thread T_328;
    .scope S_0x139861260;
T_329 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012add40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012aefd0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000012af210_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012af330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000012af7b0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000012af8d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012af960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012af3c0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000012af060_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012af180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012af600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012ae520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012aed90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000012ae6d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000012ae7f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012ae880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012ae130_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000012ae9a0_0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000012ae910_0, 0, 256;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000012aeb50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012aea30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012aebe0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000012addd0_0, 0, 32;
    %end;
    .thread T_329, $init;
    .scope S_0x139861260;
T_330 ;
    %delay 5000, 0;
    %load/vec4 v0x6000012add40_0;
    %inv;
    %store/vec4 v0x6000012add40_0, 0, 1;
    %jmp T_330;
    .thread T_330;
    .scope S_0x139861260;
T_331 ;
    %vpi_call/w 3 180 "$display", "\000" {0 0 0};
    %vpi_call/w 3 181 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 182 "$display", "\342\225\221        Tensor Accelerator Top-Level Integration Test       \342\225\221" {0 0 0};
    %vpi_call/w 3 183 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012aefd0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 188 "$display", "\000" {0 0 0};
    %vpi_call/w 3 189 "$display", "[TEST 1] Reset State" {0 0 0};
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x6000013f33c0_0, 0, 12;
    %fork TD_tb_top.axi_read, S_0x138ff8b30;
    %join;
    %load/vec4 v0x6000012aef40_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_331.0, 4;
    %vpi_call/w 3 192 "$display", "  PASS: All TPCs idle (busy=0)" {0 0 0};
    %jmp T_331.1;
T_331.0 ;
    %vpi_call/w 3 193 "$display", "  FAIL: status=%h", v0x6000012aef40_0 {0 0 0};
    %load/vec4 v0x6000012addd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000012addd0_0, 0, 32;
T_331.1 ;
    %vpi_call/w 3 196 "$display", "\000" {0 0 0};
    %vpi_call/w 3 197 "$display", "[TEST 2] GCP CTRL Register" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000013f3450_0, 0, 12;
    %pushi/vec4 3840, 0, 32;
    %store/vec4 v0x6000013f34e0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb46f0;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000013f33c0_0, 0, 12;
    %fork TD_tb_top.axi_read, S_0x138ff8b30;
    %join;
    %load/vec4 v0x6000012aef40_0;
    %parti/s 8, 8, 5;
    %cmpi/e 15, 0, 8;
    %jmp/0xz  T_331.2, 4;
    %vpi_call/w 3 202 "$display", "  PASS: TPC enable = 0x0F" {0 0 0};
    %jmp T_331.3;
T_331.2 ;
    %vpi_call/w 3 203 "$display", "  FAIL: expected 0F00, got %h", v0x6000012aef40_0 {0 0 0};
    %load/vec4 v0x6000012addd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000012addd0_0, 0, 32;
T_331.3 ;
    %vpi_call/w 3 206 "$display", "\000" {0 0 0};
    %vpi_call/w 3 207 "$display", "[TEST 3] Pre-load Instructions" {0 0 0};
    %fork TD_tb_top.preload_instructions, S_0x1398410e0;
    %join;
    %vpi_call/w 3 209 "$display", "  PASS: Instructions loaded" {0 0 0};
    %vpi_call/w 3 212 "$display", "\000" {0 0 0};
    %vpi_call/w 3 213 "$display", "[TEST 4] Single TPC Execution (TPC0)" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000013f3450_0, 0, 12;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x6000013f34e0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb46f0;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000013f3450_0, 0, 12;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0x6000013f34e0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb46f0;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000012adc20_0, 0, 4;
    %fork TD_tb_top.wait_done, S_0x138fb6240;
    %join;
    %load/vec4 v0x6000012adcb0_0;
    %store/vec4 v0x6000012af9f0_0, 0, 1;
    %load/vec4 v0x6000012af9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_331.4, 8;
    %vpi_call/w 3 219 "$display", "  PASS: TPC0 completed (%0d cycles)", v0x6000012afa80_0 {0 0 0};
    %jmp T_331.5;
T_331.4 ;
    %vpi_call/w 3 220 "$display", "  FAIL: TPC0 timeout, status=%h", v0x6000012aef40_0 {0 0 0};
    %load/vec4 v0x6000012addd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000012addd0_0, 0, 32;
T_331.5 ;
    %delay 200000, 0;
    %vpi_call/w 3 225 "$display", "\000" {0 0 0};
    %vpi_call/w 3 226 "$display", "[TEST 5] All TPCs Parallel Execution" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000013f3450_0, 0, 12;
    %pushi/vec4 3840, 0, 32;
    %store/vec4 v0x6000013f34e0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb46f0;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000013f3450_0, 0, 12;
    %pushi/vec4 3841, 0, 32;
    %store/vec4 v0x6000013f34e0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb46f0;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000012adc20_0, 0, 4;
    %fork TD_tb_top.wait_done, S_0x138fb6240;
    %join;
    %load/vec4 v0x6000012adcb0_0;
    %store/vec4 v0x6000012af9f0_0, 0, 1;
    %load/vec4 v0x6000012af9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_331.6, 8;
    %vpi_call/w 3 232 "$display", "  PASS: All 4 TPCs completed (%0d cycles)", v0x6000012afa80_0 {0 0 0};
    %jmp T_331.7;
T_331.6 ;
    %vpi_call/w 3 233 "$display", "  FAIL: Not all done, status=%h", v0x6000012aef40_0 {0 0 0};
    %load/vec4 v0x6000012addd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000012addd0_0, 0, 32;
T_331.7 ;
    %delay 200000, 0;
    %vpi_call/w 3 238 "$display", "\000" {0 0 0};
    %vpi_call/w 3 239 "$display", "[TEST 6] IRQ Generation" {0 0 0};
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x6000013f3450_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013f34e0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb46f0;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000013f3450_0, 0, 12;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0x6000013f34e0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb46f0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000012afa80_0, 0, 32;
T_331.8 ;
    %load/vec4 v0x6000012ade60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_331.10, 9;
    %load/vec4 v0x6000012afa80_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %and;
T_331.10;
    %flag_set/vec4 8;
    %jmp/0xz T_331.9, 8;
    %wait E_0x600003bccb40;
    %load/vec4 v0x6000012afa80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000012afa80_0, 0, 32;
    %jmp T_331.8;
T_331.9 ;
    %load/vec4 v0x6000012ade60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_331.11, 8;
    %vpi_call/w 3 248 "$display", "  PASS: IRQ asserted" {0 0 0};
    %jmp T_331.12;
T_331.11 ;
    %vpi_call/w 3 249 "$display", "  FAIL: No IRQ" {0 0 0};
    %load/vec4 v0x6000012addd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000012addd0_0, 0, 32;
T_331.12 ;
    %pushi/vec4 12, 0, 12;
    %store/vec4 v0x6000013f3450_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013f34e0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb46f0;
    %join;
    %delay 50000, 0;
    %vpi_call/w 3 256 "$display", "\000" {0 0 0};
    %vpi_call/w 3 257 "$display", "[TEST 7] Error-Free Execution" {0 0 0};
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x6000013f33c0_0, 0, 12;
    %fork TD_tb_top.axi_read, S_0x138ff8b30;
    %join;
    %load/vec4 v0x6000012aef40_0;
    %parti/s 4, 16, 6;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_331.13, 4;
    %vpi_call/w 3 260 "$display", "  PASS: No TPC errors" {0 0 0};
    %jmp T_331.14;
T_331.13 ;
    %vpi_call/w 3 261 "$display", "  FAIL: Errors=%h", &PV<v0x6000012aef40_0, 16, 4> {0 0 0};
    %load/vec4 v0x6000012addd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000012addd0_0, 0, 32;
T_331.14 ;
    %vpi_call/w 3 264 "$display", "\000" {0 0 0};
    %vpi_call/w 3 265 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 266 "$display", "Tests: 7, Errors: %0d", v0x6000012addd0_0 {0 0 0};
    %load/vec4 v0x6000012addd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_331.15, 4;
    %vpi_call/w 3 267 "$display", ">>> ALL TESTS PASSED! <<<" {0 0 0};
    %jmp T_331.16;
T_331.15 ;
    %vpi_call/w 3 268 "$display", ">>> SOME TESTS FAILED <<<" {0 0 0};
T_331.16 ;
    %vpi_call/w 3 269 "$display", "\000" {0 0 0};
    %vpi_call/w 3 270 "$finish" {0 0 0};
    %end;
    .thread T_331;
    .scope S_0x139861260;
T_332 ;
    %vpi_call/w 3 273 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 273 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x139861260 {0 0 0};
    %end;
    .thread T_332;
    .scope S_0x139861260;
T_333 ;
    %delay 500000000, 0;
    %vpi_call/w 3 274 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 274 "$finish" {0 0 0};
    %end;
    .thread T_333;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_top.v";
    "rtl/top/tensor_accelerator_top.v";
    "rtl/control/global_cmd_processor.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
