<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: /home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ExportVerilog/ExportVerilogInternals.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   &#160;<span id="projectnumber">19.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_fb3681dc9150b247305e64d29dbc20b7.html">Conversion</a></li><li class="navelem"><a class="el" href="dir_6cce4ad78de14f95ed50a18344002879.html">ExportVerilog</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ExportVerilogInternals.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ExportVerilogInternals_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- ExportVerilogInternals.h - Shared Internal Impl Details --*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef CONVERSION_EXPORTVERILOG_EXPORTVERILOGINTERNAL_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define CONVERSION_EXPORTVERILOG_EXPORTVERILOGINTERNAL_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CombVisitors_8h.html">circt/Dialect/Comb/CombVisitors.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="EmitOps_8h.html">circt/Dialect/Emit/EmitOps.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HWOps_8h.html">circt/Dialect/HW/HWOps.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HWSymCache_8h.html">circt/Dialect/HW/HWSymCache.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HWVisitors_8h.html">circt/Dialect/HW/HWVisitors.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SVOps_8h.html">circt/Dialect/SV/SVOps.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SVVisitors_8h.html">circt/Dialect/SV/SVVisitors.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;mlir/IR/Location.h&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;llvm/ADT/MapVector.h&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;llvm/ADT/SmallPtrSet.h&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;llvm/Support/FormattedStream.h&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;atomic&gt;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacecirct.html">circt</a> {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">struct </span>LoweringOptions;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacecirct_1_1ExportVerilog.html">   28</a></span>&#160;<span class="keyword">namespace </span>ExportVerilog {</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span><a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">GlobalNameResolver</a>;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/// Check if the value is from read of a wire or reg or is a port.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#ae11c4f29e10c1cb0f360adb512ff9ea2">isSimpleReadOrPort</a>(Value v);</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/// Given an expression that is spilled into a temporary wire, try to</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/// synthesize a better name than &quot;_T_42&quot; based on the structure of the</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/// expression.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"></span>StringAttr <a class="code" href="namespacecirct_1_1ExportVerilog.html#ab1daf94c45f7821bc2773873c8e33ed3">inferStructuralNameForTemporary</a>(Value expr);</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/// This class keeps track of global names at the module/interface level.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/// It is built in a global pass over the entire design and then frozen to allow</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/// concurrent accesses.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">   42</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> {</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#aa64f04ae6afd235f4f6f45326614bc0e">   43</a></span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#aa64f04ae6afd235f4f6f45326614bc0e">GlobalNameTable</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> &amp;&amp;) = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// Return the string to use for the specified parameter name in the specified</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// module.  Parameters may be renamed for a variety of reasons (e.g.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  /// conflicting with ports or Verilog keywords), and this returns the</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">  /// legalized name to use.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#aaf128f0172f15f9cda4f4f3fe1b1c898">   49</a></span>&#160;<span class="comment"></span>  StringRef <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#aaf128f0172f15f9cda4f4f3fe1b1c898">getParameterVerilogName</a>(Operation *module,</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                    StringAttr paramName)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keyword">auto</span> it = <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a710154d7a9f4420a9082aff9d94ff34c">renamedParams</a>.find(std::make_pair(module, paramName));</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordflow">return</span> (it != <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a710154d7a9f4420a9082aff9d94ff34c">renamedParams</a>.end() ? it-&gt;second : paramName).getValue();</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  }</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a44425434d31402c62c78473080b46313">   55</a></span>&#160;  StringAttr <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a44425434d31402c62c78473080b46313">getEnumPrefix</a>(Type type)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keyword">auto</span> it = <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a15eebabbba7e8b373551bf2eda69e2b5">enumPrefixes</a>.find(type);</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordflow">return</span> it != <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a15eebabbba7e8b373551bf2eda69e2b5">enumPrefixes</a>.end() ? it-&gt;second : StringAttr();</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  }</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a79cc37c883159374a0721dca324211d2">   61</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">GlobalNameResolver</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a9d34d09f8b38bfd3c4d65c907b1be303">   62</a></span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a9d34d09f8b38bfd3c4d65c907b1be303">GlobalNameTable</a>() {}</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a85b17ca599d5e059b24dbebb057de283">   63</a></span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a85b17ca599d5e059b24dbebb057de283">GlobalNameTable</a>(<span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a86fe95887ad749f8e1208a88d4ed7b0f">   64</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a86fe95887ad749f8e1208a88d4ed7b0f">operator=</a>(<span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#acff06e6cb75f4fa0fb3ace748fd78675">   66</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#acff06e6cb75f4fa0fb3ace748fd78675">addRenamedParam</a>(Operation *module, StringAttr oldName,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                       StringRef newName) {</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a710154d7a9f4420a9082aff9d94ff34c">renamedParams</a>[{module, oldName}] =</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(oldName.getContext(), newName);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  }</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  /// This contains entries for any parameters that got renamed.  The key is a</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// moduleop/paramName tuple, the value is the name to use.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a710154d7a9f4420a9082aff9d94ff34c">   74</a></span>&#160;<span class="comment"></span>  DenseMap&lt;std::pair&lt;Operation *, Attribute&gt;, StringAttr&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a710154d7a9f4420a9082aff9d94ff34c">renamedParams</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="comment">// This contains prefixes for any typedecl&#39;d enum types. Keys are type-aliases</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// of enum types.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a15eebabbba7e8b373551bf2eda69e2b5">   78</a></span>&#160;  DenseMap&lt;Type, StringAttr&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a15eebabbba7e8b373551bf2eda69e2b5">enumPrefixes</a>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;};</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// NameCollisionResolver</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">   85</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">NameCollisionResolver</a> {</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a6974c8f1517f53999d7f1b4b5c5d4970">   86</a></span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a6974c8f1517f53999d7f1b4b5c5d4970">NameCollisionResolver</a>(<span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;<a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#af04c979ca115f4964b1f4ca0c584a4b3">options</a>) : <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#af04c979ca115f4964b1f4ca0c584a4b3">options</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#af04c979ca115f4964b1f4ca0c584a4b3">options</a>){};</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  /// Given a name that may have collisions or invalid symbols, return a</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// replacement name to use, or the original name if it was ok.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span>  StringRef <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">getLegalName</a>(StringRef originalName);</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a8e2d2c6a41c315380d6b91816a3e3275">   91</a></span>&#160;  StringRef <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a8e2d2c6a41c315380d6b91816a3e3275">getLegalName</a>(StringAttr originalName) {</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">getLegalName</a>(originalName.getValue());</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  }</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// Insert a string as an already-used name.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a628d2213827c728edf624faeecffc66b">   96</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a628d2213827c728edf624faeecffc66b">insertUsedName</a>(StringRef name) {</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a0001f0f0a4e5b6545a80e71b20a383a4">nextGeneratedNameIDs</a>.insert({name, 0});</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  }</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  /// Handle to LoweringOptions.</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#af04c979ca115f4964b1f4ca0c584a4b3">  101</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;<a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#af04c979ca115f4964b1f4ca0c584a4b3">options</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// A map from used names to numeric suffix used as uniquification agent when</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">  /// resolving conflicts.</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a0001f0f0a4e5b6545a80e71b20a383a4">  106</a></span>&#160;<span class="comment"></span>  llvm::StringMap&lt;size_t&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a0001f0f0a4e5b6545a80e71b20a383a4">nextGeneratedNameIDs</a>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#ade2e391b8722786c6b9bf96e5f84b465">  108</a></span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#ade2e391b8722786c6b9bf96e5f84b465">NameCollisionResolver</a>(<span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">NameCollisionResolver</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a2d3a7b229913dcdc08f935e40cbf91aa">  109</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a2d3a7b229913dcdc08f935e40cbf91aa">operator=</a>(<span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">NameCollisionResolver</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;};</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// FieldNameResolver</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html">  116</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html">FieldNameResolver</a> {</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a7633655cf1c2ec2d45e55b825c792345">  117</a></span>&#160;  <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a7633655cf1c2ec2d45e55b825c792345">FieldNameResolver</a>(<span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> &amp;<a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ab89f44ea04cebbae9821b352bf7d638b">globalNames</a>,</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                    <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;<a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a9a4f2aabb1f85b843fc14b40c51b94f4">options</a>)</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      : <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ab89f44ea04cebbae9821b352bf7d638b">globalNames</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ab89f44ea04cebbae9821b352bf7d638b">globalNames</a>), <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a9a4f2aabb1f85b843fc14b40c51b94f4">options</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a9a4f2aabb1f85b843fc14b40c51b94f4">options</a>){};</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  StringAttr <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a10a1b6d6604911fa94fb266f5e8c0a73">getRenamedFieldName</a>(StringAttr fieldName);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  /// Returns the field name for an enum field of a given enum field attr. In</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">  /// case a prefix can be inferred for the provided enum type (the enum type is</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// a type alias), the prefix will be applied. If not, the raw field name</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">  /// is returned.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span>  std::string <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#aad34c2be9737507855d5d0cb6d58b3c5">getEnumFieldName</a>(hw::EnumFieldAttr attr);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ab81adae9c512a9aaae56523449705a13">setRenamedFieldName</a>(StringAttr fieldName, StringAttr newFieldName);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// Those contain entries for field names and types respectively. Struct types</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">  /// have names as field names, which must be renamed if they conflict with</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">  /// verilog keywords.</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a0f2e8e74cceeb4736d1f515624172044">  135</a></span>&#160;<span class="comment"></span>  DenseMap&lt;StringAttr, StringAttr&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a0f2e8e74cceeb4736d1f515624172044">renamedFieldNames</a>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// A map from used names to numeric suffix used as uniquification agent when</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// resolving conflicts.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ae2ec0da48766cbc8505467860d638850">  139</a></span>&#160;<span class="comment"></span>  llvm::StringMap&lt;size_t&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ae2ec0da48766cbc8505467860d638850">nextGeneratedNameIDs</a>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="comment">// Handle to the global name table.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ab89f44ea04cebbae9821b352bf7d638b">  142</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> &amp;<a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ab89f44ea04cebbae9821b352bf7d638b">globalNames</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// Handle to lowering options.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a9a4f2aabb1f85b843fc14b40c51b94f4">  145</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;<a class="code" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a9a4f2aabb1f85b843fc14b40c51b94f4">options</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;};</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// SharedEmitterState</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/// Information to control the emission of a single operation into a file.</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html">  153</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html">OpFileInfo</a> {<span class="comment"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// The operation to be emitted.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#a9d3509381ec93e9cd18ef00ce7afbe5f">  155</a></span>&#160;<span class="comment"></span>  Operation *<a class="code" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#a9d3509381ec93e9cd18ef00ce7afbe5f">op</a>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">  /// Where among the replicated per-file operations the `op` above should be</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  /// emitted.</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#ae583f7f1d787660ccaebf0968339fdda">  159</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">size_t</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#ae583f7f1d787660ccaebf0968339fdda">position</a> = 0;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;};</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/// Information to control the emission of a list of operations into a file.</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">  163</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a> {<span class="comment"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">  /// The operations to be emitted into a separate file, and where among the</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">  /// replicated per-file operations the operation should be emitted.</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a097d5765df776737d91ffcc65a383577">  166</a></span>&#160;<span class="comment"></span>  SmallVector&lt;OpFileInfo, 1&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a097d5765df776737d91ffcc65a383577">ops</a>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  /// Whether to emit the replicated per-file operations.</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a97bf7fc77f8ef1af094292b77e3c15eb">  169</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a97bf7fc77f8ef1af094292b77e3c15eb">emitReplicatedOps</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  /// Whether to include this file as part of the emitted file list.</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#aab5919e0c1eb90f60fc36267d662be87">  172</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#aab5919e0c1eb90f60fc36267d662be87">addToFilelist</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  /// If true, the file is a header.</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a1f953de66710f39437954c7fe877101f">  175</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a1f953de66710f39437954c7fe877101f">isHeader</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">  /// If true, the file is known to be (system) verilog source code.</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">  /// This flag is used to distinguish verilog from other files such as json.</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a0414c3a7ca430f69b48a74bee816ddc7">  179</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a0414c3a7ca430f69b48a74bee816ddc7">isVerilog</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;};</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/// Track the output verilog line,column number information for every op.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html">  183</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html">OpLocMap</a> {<span class="comment"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// Record the output location from where the op begins to print.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aeacfaf087f8175a5aced3bf4277ce45d">  185</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aeacfaf087f8175a5aced3bf4277ce45d">addBeginLoc</a>(Operation *op) {</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a8caee033829589bf3cec9c984ec94ec8">map</a>[op].emplace_back(<a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html">LocationRange</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html">LineColPair</a>(*<a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a46635bc5ac360486055723005fb56c11">fStream</a>)));</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  }<span class="comment"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">  /// Record the output location where the op ends to print.</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab7b2c17cf5112d1c5cdefa86ba898b25">  189</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab7b2c17cf5112d1c5cdefa86ba898b25">addEndLoc</a>(Operation *op) {</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert</a>(!<a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a8caee033829589bf3cec9c984ec94ec8">map</a>[op].<a class="code" href="InstanceGraph_8cpp.html#a6b056f01501126b1a5324f2cbfd87317">empty</a>());</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert</a>(<a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a8caee033829589bf3cec9c984ec94ec8">map</a>[op].back().begin.isValid());</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <a class="code" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert</a>(!<a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a8caee033829589bf3cec9c984ec94ec8">map</a>[op].back().end.isValid());</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a8caee033829589bf3cec9c984ec94ec8">map</a>[op].back().end = <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html">LineColPair</a>(*<a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a46635bc5ac360486055723005fb56c11">fStream</a>);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  }</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">  /// Data that is unique to each callback. The op and whether its a begin or</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">  /// end location.</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#abfc008f0dc2026013378b07b2779ec43">  199</a></span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#abfc008f0dc2026013378b07b2779ec43">DataType</a> = std::pair&lt;Operation *, bool&gt;;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ac7f6cc68ffef1cdb7d6083bba6815b1b">  201</a></span>&#160;  <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ac7f6cc68ffef1cdb7d6083bba6815b1b">OpLocMap</a>(llvm::formatted_raw_ostream &amp;<a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a46635bc5ac360486055723005fb56c11">fStream</a>) : <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a46635bc5ac360486055723005fb56c11">fStream</a>(&amp;<a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a46635bc5ac360486055723005fb56c11">fStream</a>) {}</div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aba4652f4f1b752186a59a866500bf526">  202</a></span>&#160;  <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aba4652f4f1b752186a59a866500bf526">OpLocMap</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  /// Set the output stream.</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aa0a2b6cf64a8e7c29dfb3920a4ec5bf1">  205</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aa0a2b6cf64a8e7c29dfb3920a4ec5bf1">setStream</a>(llvm::formatted_raw_ostream &amp;f) { <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a46635bc5ac360486055723005fb56c11">fStream</a> = &amp;f; }<span class="comment"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">  /// Callback operator, invoked on the print events indicated by `data`.</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab94e54b544af1049404af9e74783291d">  207</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab94e54b544af1049404af9e74783291d">operator()</a>(<a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#abfc008f0dc2026013378b07b2779ec43">DataType</a> data) {</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert</a>(<a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a46635bc5ac360486055723005fb56c11">fStream</a>);</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keyword">auto</span> beginPrint = data.second;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keyword">auto</span> *op = data.first;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">if</span> (beginPrint)</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aeacfaf087f8175a5aced3bf4277ce45d">addBeginLoc</a>(op);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab7b2c17cf5112d1c5cdefa86ba898b25">addEndLoc</a>(op);</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  }</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">  /// Called after the verilog has been exported and the corresponding locations</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  /// are recorded in the map.</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#adb22f43e066f482740a2f29d598d2e20">  219</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#adb22f43e066f482740a2f29d598d2e20">updateIRWithLoc</a>(<span class="keywordtype">unsigned</span> lineOffset, StringAttr fileName,</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                       MLIRContext *context) {</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a8caee033829589bf3cec9c984ec94ec8">map</a>.empty())</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab089dd14daa2021db950c2fe78402414">verilogLineAttr</a>) {</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab089dd14daa2021db950c2fe78402414">verilogLineAttr</a> = <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(context, <span class="stringliteral">&quot;verilogLocations&quot;</span>);</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ad8350bc2b0e659324c1f14f53ec13c62">metadataAttr</a> = <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">StringAttr::get</a>(context, <span class="stringliteral">&quot;Range&quot;</span>);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    }</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;[op, locations] : <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a8caee033829589bf3cec9c984ec94ec8">map</a>) {</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      <span class="comment">// An operation can have multiple verilog locations.</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      SmallVector&lt;Location&gt; verilogLocs;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;loc : locations) {</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <span class="comment">// Create a location range attribute.</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        SmallVector&lt;Location, 2&gt; beginEndPair;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <a class="code" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert</a>(loc.begin.isValid() &amp;&amp; loc.end.isValid());</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        beginEndPair.emplace_back(<a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">mlir::FileLineColLoc::get</a>(</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            fileName, loc.begin.line + lineOffset, loc.begin.col));</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        beginEndPair.emplace_back(<a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">mlir::FileLineColLoc::get</a>(</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;            fileName, loc.end.line + lineOffset, loc.end.col));</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="comment">// Add it to the verilog locations of the op.</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        verilogLocs.emplace_back(</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">mlir::FusedLoc::get</a>(context, beginEndPair, <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ad8350bc2b0e659324c1f14f53ec13c62">metadataAttr</a>));</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      }</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <span class="comment">// Update the location attribute with a fused loc of the original location</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      <span class="comment">// and verilog locations.</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      op-&gt;setLoc(<a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">mlir::FusedLoc::get</a>(</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;          context, {op-&gt;getLoc(), <a class="code" href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">mlir::FusedLoc::get</a>(context, verilogLocs,</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                                      <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab089dd14daa2021db950c2fe78402414">verilogLineAttr</a>)}));</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    }</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  }</div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a3888764cd6bc2c05ea2f5f74881ed16b">  249</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a3888764cd6bc2c05ea2f5f74881ed16b">clear</a>() { <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a8caee033829589bf3cec9c984ec94ec8">map</a>.clear(); }</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html">  252</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html">LineColPair</a> {</div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#a0ef891608ba2d379a706380470fd08e5">  253</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#a0ef891608ba2d379a706380470fd08e5">line</a> = ~0U;</div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#ab8314bb27b639fef69f9531fdaffe5ab">  254</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#ab8314bb27b639fef69f9531fdaffe5ab">col</a> = ~0U;</div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#a6228916a71f28a478a8731fd9860d0b6">  255</a></span>&#160;    <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#a6228916a71f28a478a8731fd9860d0b6">LineColPair</a>() = <span class="keywordflow">default</span>;<span class="comment"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">    /// Given an output stream, store the current offset.</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#ae4a36ccab393152752361b66ae3630de">  257</a></span>&#160;<span class="comment"></span>    <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#ae4a36ccab393152752361b66ae3630de">LineColPair</a>(llvm::formatted_raw_ostream &amp;s)</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        : <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#a0ef891608ba2d379a706380470fd08e5">line</a>(s.getLine()), <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#ab8314bb27b639fef69f9531fdaffe5ab">col</a>(s.getColumn()) {}</div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#aedbe131a2da1202714b1f8309832a055">  259</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#aedbe131a2da1202714b1f8309832a055">isValid</a>() { <span class="keywordflow">return</span> (<a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#a0ef891608ba2d379a706380470fd08e5">line</a> != -1U &amp;&amp; <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#ab8314bb27b639fef69f9531fdaffe5ab">col</a> != -1U); }</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  };</div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html">  261</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html">LocationRange</a> {</div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html#a1a80cc760d47eab666567ad63bd6af86">  262</a></span>&#160;    <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html">LineColPair</a> <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html#a1a80cc760d47eab666567ad63bd6af86">begin</a>;</div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html#a657ceb6f19bdede5d9bb4fecf56ef298">  263</a></span>&#160;    <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html">LineColPair</a> <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html#a657ceb6f19bdede5d9bb4fecf56ef298">end</a>;</div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html#a9a40ccd25bf229933eb16bf413c9b3bd">  264</a></span>&#160;    <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html#a9a40ccd25bf229933eb16bf413c9b3bd">LocationRange</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html">LineColPair</a> <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html#a1a80cc760d47eab666567ad63bd6af86">begin</a>) : <a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html#a1a80cc760d47eab666567ad63bd6af86">begin</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html#a1a80cc760d47eab666567ad63bd6af86">begin</a>) {}</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  };</div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ae6b83fe39e3d5f515a62fa999f22891d">  266</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ae6b83fe39e3d5f515a62fa999f22891d">Locations</a> = SmallVector&lt;LocationRange, 2&gt;;<span class="comment"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  /// Map to store the verilog locations for each op.</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a8caee033829589bf3cec9c984ec94ec8">  268</a></span>&#160;<span class="comment"></span>  DenseMap&lt;Operation *, Locations&gt; <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a8caee033829589bf3cec9c984ec94ec8">map</a>;<span class="comment"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">  /// The corresponding output stream, which provides the current print location</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  /// on the stream.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a46635bc5ac360486055723005fb56c11">  271</a></span>&#160;<span class="comment"></span>  llvm::formatted_raw_ostream *<a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a46635bc5ac360486055723005fb56c11">fStream</a>;<span class="comment"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  /// Cache to store string attributes.</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ad8350bc2b0e659324c1f14f53ec13c62">  273</a></span>&#160;<span class="comment"></span>  StringAttr <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab089dd14daa2021db950c2fe78402414">verilogLineAttr</a>, <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ad8350bc2b0e659324c1f14f53ec13c62">metadataAttr</a>;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;};</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">/// This class wraps an operation or a fixed string that should be emitted.</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">  277</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">StringOrOpToEmit</a> {</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a20cfe5f553875985821d29d0726b15eb">  279</a></span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a20cfe5f553875985821d29d0726b15eb">StringOrOpToEmit</a>(Operation *op) : <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>(op), <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>(~0ULL) {}</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaeecf193fdd31d430f4abe4a93fa0d9c">  281</a></span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaeecf193fdd31d430f4abe4a93fa0d9c">StringOrOpToEmit</a>(StringRef <span class="keywordtype">string</span>) {</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a> = (Operation *)<span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68eb08277caf4dc67396cd61b84601a8">setString</a>(<span class="keywordtype">string</span>);</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  }</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a1dfde98a500cc330259967377c1cdbf5">  286</a></span>&#160;  <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a1dfde98a500cc330259967377c1cdbf5">~StringOrOpToEmit</a>() {</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <span class="keywordtype">void</span> *ptr = <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>.dyn_cast&lt;<span class="keyword">const</span> <span class="keywordtype">void</span> *&gt;())</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      free(<span class="keyword">const_cast&lt;</span><span class="keywordtype">void</span> *<span class="keyword">&gt;</span>(ptr));</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  }</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  /// If the value is an Operation*, return it.  Otherwise return null.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a3703bdfc3d9a12c12c5936527da639fc">  292</a></span>&#160;<span class="comment"></span>  Operation *<a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a3703bdfc3d9a12c12c5936527da639fc">getOperation</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>.dyn_cast&lt;Operation *&gt;();</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  }</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// If the value wraps a string, return it.  Otherwise return null.</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaba79aa780ff052ab2c359c9818dfd44">  297</a></span>&#160;<span class="comment"></span>  StringRef <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaba79aa780ff052ab2c359c9818dfd44">getStringData</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <span class="keywordtype">void</span> *ptr = <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>.dyn_cast&lt;<span class="keyword">const</span> <span class="keywordtype">void</span> *&gt;())</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <span class="keywordflow">return</span> StringRef((<span class="keyword">const</span> <span class="keywordtype">char</span> *)ptr, <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>);</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">return</span> StringRef();</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  }</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  /// This method transforms the entry from an operation to a string value.</span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68eb08277caf4dc67396cd61b84601a8">  304</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68eb08277caf4dc67396cd61b84601a8">setString</a>(StringRef value) {</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <a class="code" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert</a>(<a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>.is&lt;Operation *&gt;() &amp;&amp; <span class="stringliteral">&quot;shouldn&#39;t already be a string&quot;</span>);</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a> = value.size();</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordtype">void</span> *data = malloc(<a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>);</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    memcpy(data, value.data(), <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>);</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a> = (<span class="keyword">const</span> <span class="keywordtype">void</span> *)data;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  }</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="comment">// These move just fine.</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaedb892568e5d85e83f67a90e1f1aa4b">  313</a></span>&#160;  <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaedb892568e5d85e83f67a90e1f1aa4b">StringOrOpToEmit</a>(<a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">StringOrOpToEmit</a> &amp;&amp;rhs)</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      : <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>(rhs.<a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>), <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>(rhs.<a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>) {</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    rhs.pointerData = (Operation *)<span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  }</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">  /// Verilog output location information for entry. This is</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">  /// required since each entry can be emitted in parallel.</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a661ac3bb82ddbaa97d7f3b4646366473">  320</a></span>&#160;<span class="comment"></span>  <a class="code" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html">OpLocMap</a> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a661ac3bb82ddbaa97d7f3b4646366473">verilogLocs</a>;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160; </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a1ec073488622e0cb0588979766e8cb79">  323</a></span>&#160;  <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a1ec073488622e0cb0588979766e8cb79">StringOrOpToEmit</a>(<span class="keyword">const</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">StringOrOpToEmit</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a3e5c1a38ad373bcf13bfccba37a13807">  324</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a3e5c1a38ad373bcf13bfccba37a13807">operator=</a>(<span class="keyword">const</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">StringOrOpToEmit</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">  325</a></span>&#160;  PointerUnion&lt;Operation *, const void *&gt; <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">pointerData</a>;</div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">  326</a></span>&#160;  <span class="keywordtype">size_t</span> <a class="code" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">length</a>;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;};</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/// Mapping from symbols to file operations.</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="namespacecirct_1_1ExportVerilog.html#ab7a9667ad736ee6c7f8271981a039651">  330</a></span>&#160;<span class="comment"></span><span class="keyword">using</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#ab7a9667ad736ee6c7f8271981a039651">FileMapping</a> = DenseMap&lt;StringAttr, Operation *&gt;;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/// Mapping from symbols to file operations.</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="namespacecirct_1_1ExportVerilog.html#ab9db206a94d6eda5c692741065af2159">  333</a></span>&#160;<span class="comment"></span><span class="keyword">using</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#ab9db206a94d6eda5c692741065af2159">FragmentMapping</a> = DenseMap&lt;StringAttr, emit::FragmentOp&gt;;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/// This class tracks the top-level state for the emitters, which is built and</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/// then shared across all per-file emissions that happen in parallel.</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">  337</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">SharedEmitterState</a> {<span class="comment"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">  /// The MLIR module to emit.</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">  339</a></span>&#160;<span class="comment"></span>  ModuleOp <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">designOp</a>;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">  /// The main file that collects all operations that are neither replicated</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">  /// per-file ops nor specifically assigned to a file.</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a71575a7810e167f1afe639d757a0e434">  343</a></span>&#160;<span class="comment"></span>  <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a71575a7810e167f1afe639d757a0e434">rootFile</a>;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  /// The additional files to emit, with the output file name as the key into</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">  /// the map.</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a1172b2f74fafe2664b769b7b9d561f21">  347</a></span>&#160;<span class="comment"></span>  llvm::MapVector&lt;StringAttr, FileInfo&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a1172b2f74fafe2664b769b7b9d561f21">files</a>;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">  /// The various file lists and their contents to emit</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a7bc182e3da3dcffd8b0f51d225d2616d">  350</a></span>&#160;<span class="comment"></span>  llvm::StringMap&lt;SmallVector&lt;StringAttr&gt;&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a7bc182e3da3dcffd8b0f51d225d2616d">fileLists</a>;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  /// A list of operations replicated in each output file (e.g., `sv.verbatim`</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">  /// or `sv.ifdef` without dedicated output file).</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ade327f0759dc500d70c33bb9a3f54ff7">  354</a></span>&#160;<span class="comment"></span>  SmallVector&lt;Operation *, 0&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ade327f0759dc500d70c33bb9a3f54ff7">replicatedOps</a>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">  /// Whether any error has been encountered during emission.</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a9555a0d11a84944e7a5709c6996a98d9">  357</a></span>&#160;<span class="comment"></span>  std::atomic&lt;bool&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a9555a0d11a84944e7a5709c6996a98d9">encounteredError</a> = {};</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">  /// A cache of symbol -&gt; defining ops built once and used by each of the</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">  /// verilog module emitters.  This is built at &quot;gatherFiles&quot; time.</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4512445e9db50cc59d5c8e561db15f87">  361</a></span>&#160;<span class="comment"></span>  <a class="code" href="classcirct_1_1hw_1_1HWSymbolCache.html">hw::HWSymbolCache</a> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4512445e9db50cc59d5c8e561db15f87">symbolCache</a>;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160; </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="comment">// Emitter options extracted from the top-level module.</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">  364</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;<a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">options</a>;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">  /// This is a set is populated at &quot;gather&quot; time, containing the hw.module</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">  /// operations that have a sv.bind in them.</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a8398ef5091982b238e3c76d1b2b9f1dd">  368</a></span>&#160;<span class="comment"></span>  SmallPtrSet&lt;Operation *, 8&gt; <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a8398ef5091982b238e3c76d1b2b9f1dd">modulesContainingBinds</a>;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">  /// Information about renamed global symbols, parameters, etc.</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">  371</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">globalNames</a>;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  /// Tracks the referenceable files through their symbol.</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3e954ee230d89041841a9235f55412b0">  374</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacecirct_1_1ExportVerilog.html#ab7a9667ad736ee6c7f8271981a039651">FileMapping</a> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3e954ee230d89041841a9235f55412b0">fileMapping</a>;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">  /// Tracks referenceable files through their symbol.</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#aac9cb7da1ea6637cadd017704cc13749">  377</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacecirct_1_1ExportVerilog.html#ab9db206a94d6eda5c692741065af2159">FragmentMapping</a> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#aac9cb7da1ea6637cadd017704cc13749">fragmentMapping</a>;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160; </div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a2bf7caf7fa06fe83554f7a343c8775c2">  379</a></span>&#160;  <span class="keyword">explicit</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a2bf7caf7fa06fe83554f7a343c8775c2">SharedEmitterState</a>(ModuleOp <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">designOp</a>, <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;<a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">options</a>,</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                              <a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">globalNames</a>)</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      : <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">designOp</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">designOp</a>), <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">options</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">options</a>),</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">globalNames</a>(std::move(<a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">globalNames</a>)) {}</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#acdde665a89b0b36e648b0e94c3ba5a87">gatherFiles</a>(<span class="keywordtype">bool</span> separateModules);</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">  385</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">EmissionList</a> = std::vector&lt;StringOrOpToEmit&gt;;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160; </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4f2996d719c0cd883110b48474dc7161">collectOpsForFile</a>(<span class="keyword">const</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a> &amp;fileInfo, <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">EmissionList</a> &amp;thingsToEmit,</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                         <span class="keywordtype">bool</span> emitHeader = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a694782060d406d90c811ca856d2c48b1">emitOps</a>(<a class="code" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">EmissionList</a> &amp;thingsToEmit, llvm::formatted_raw_ostream &amp;os,</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;               StringAttr fileName, <span class="keywordtype">bool</span> parallelize);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;};</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160; </div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">// Other utilities</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/// Return true for operations that must always be inlined into a containing</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/// expression for correctness.</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="namespacecirct_1_1ExportVerilog.html#ae6caf64a5764d58dcfcfb80a72bc5aca">  399</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#ae6caf64a5764d58dcfcfb80a72bc5aca">isExpressionAlwaysInline</a>(Operation *op) {</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="comment">// We need to emit array indexes inline per verilog &quot;lvalue&quot; semantics.</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keywordflow">if</span> (isa&lt;sv::ArrayIndexInOutOp&gt;(op) || isa&lt;sv::StructFieldInOutOp&gt;(op) ||</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      isa&lt;sv::IndexedPartSelectInOutOp&gt;(op) || isa&lt;sv::ReadInOutOp&gt;(op))</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160; </div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="comment">// An SV interface modport is a symbolic name that is always inlined.</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordflow">if</span> (isa&lt;sv::GetModportOp&gt;(op) || isa&lt;sv::ReadInterfaceSignalOp&gt;(op))</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160; </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="comment">// XMRs can&#39;t be spilled if they are on the lhs.  Conservatively never spill</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="comment">// them.</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">if</span> (isa&lt;sv::XMROp, sv::XMRRefOp&gt;(op))</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160; </div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordflow">if</span> (isa&lt;sv::SampledOp&gt;(op))</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;}</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;StringRef <a class="code" href="namespacecirct_1_1ExportVerilog.html#ae2fe6bbdd1e53c28ca5128b564e9366c">getSymOpName</a>(Operation *symOp);</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/// Return whether an operation is a constant.</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="namespacecirct_1_1ExportVerilog.html#ac1911421f4a7da6b67a536e6dc7d842b">  423</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#ac1911421f4a7da6b67a536e6dc7d842b">isConstantExpression</a>(Operation *op) {</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordflow">return</span> isa&lt;<a class="code" href="classhw_1_1ConstantOp.html">hw::ConstantOp</a>, sv::ConstantXOp, sv::ConstantZOp,</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;             sv::ConstantStrOp&gt;(op);</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/// This predicate returns true if the specified operation is considered a</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/// potentially inlinable Verilog expression.  These nodes always have a single</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/// result, but may have side effects (e.g. `sv.verbatim.expr.se`).</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/// MemoryEffects should be checked if a client cares.</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#a8a3d5238c65794c63e923e68607f0eea">isVerilogExpression</a>(Operation *op);</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/// Return true if this is a zero bit type, e.g. a zero bit integer or array</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/// thereof.</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#ac7f6b66ae3768879d45516526b6f2c4d">isZeroBitType</a>(Type type);</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/// Return true if this expression should be emitted inline into any statement</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/// that uses it.</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#a6857c30f05dadbd0342d235d8889e818">isExpressionEmittedInline</a>(Operation *op, <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options);</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/// Generates the macros used by instance choices.</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"></span>LogicalResult <a class="code" href="namespacecirct_1_1ExportVerilog.html#ae66780d504e45ac7adee1cbfdea0c6e2">lowerHWInstanceChoices</a>(mlir::ModuleOp module);</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/// For each module we emit, do a prepass over the structure, pre-lowering and</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/// otherwise rewriting operations we don&#39;t want to emit.</span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="namespacecirct_1_1ExportVerilog.html#a0182fdb60ad18ee382460832d2b767c6">  447</a></span>&#160;<span class="comment"></span>LogicalResult <a class="code" href="namespacecirct_1_1ExportVerilog.html#a0182fdb60ad18ee382460832d2b767c6">prepareHWModule</a>(Block &amp;block, <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options);</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;LogicalResult <a class="code" href="namespacecirct_1_1ExportVerilog.html#a0182fdb60ad18ee382460832d2b767c6">prepareHWModule</a>(<a class="code" href="classhw_1_1HWModuleOp.html">hw::HWModuleOp</a> module,</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                              <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options);</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160; </div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacecirct_1_1ExportVerilog.html#adc26764653dc522f7527e9eb065980fc">pruneZeroValuedLogic</a>(<a class="code" href="classhw_1_1HWModuleOp.html">hw::HWModuleOp</a> module);</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/// Rewrite module names and interfaces to not conflict with each other or with</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/// Verilog keywords.</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"></span><a class="code" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> <a class="code" href="namespacecirct_1_1ExportVerilog.html#aabd7794455aa6724cd1954dd1887fb41">legalizeGlobalNames</a>(ModuleOp topLevel,</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options);</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;} <span class="comment">// namespace ExportVerilog</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;} <span class="comment">// namespace circt</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160; </div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// CONVERSION_EXPORTVERILOG_EXPORTVERILOGINTERNAL_H</span></div>
<div class="ttc" id="aCHIRRTL_8cpp_html_a3d3071d4df598249100e2e782ce857b2"><div class="ttname"><a href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert</a></div><div class="ttdeci">assert(baseType &amp;&amp;&quot;element must be base type&quot;)</div></div>
<div class="ttc" id="aCombVisitors_8h_html"><div class="ttname"><a href="CombVisitors_8h.html">CombVisitors.h</a></div></div>
<div class="ttc" id="aEmitOps_8h_html"><div class="ttname"><a href="EmitOps_8h.html">EmitOps.h</a></div></div>
<div class="ttc" id="aHWOps_8h_html"><div class="ttname"><a href="HWOps_8h.html">HWOps.h</a></div></div>
<div class="ttc" id="aHWSymCache_8h_html"><div class="ttname"><a href="HWSymCache_8h.html">HWSymCache.h</a></div></div>
<div class="ttc" id="aHWVisitors_8h_html"><div class="ttname"><a href="HWVisitors_8h.html">HWVisitors.h</a></div></div>
<div class="ttc" id="aInstanceGraph_8cpp_html_a6b056f01501126b1a5324f2cbfd87317"><div class="ttname"><a href="InstanceGraph_8cpp.html#a6b056f01501126b1a5324f2cbfd87317">empty</a></div><div class="ttdeci">static InstancePath empty</div><div class="ttdef"><b>Definition:</b> <a href="InstanceGraph_8cpp_source.html#l00228">InstanceGraph.cpp:228</a></div></div>
<div class="ttc" id="aSVOps_8h_html"><div class="ttname"><a href="SVOps_8h.html">SVOps.h</a></div></div>
<div class="ttc" id="aSVVisitors_8h_html"><div class="ttname"><a href="SVVisitors_8h.html">SVVisitors.h</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1GlobalNameResolver_html"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">circt::ExportVerilog::GlobalNameResolver</a></div><div class="ttdoc">This class keeps track of modules and interfaces that need to be renamed, as well as module ports,...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00098">LegalizeNames.cpp:98</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html">circt::ExportVerilog::OpLocMap</a></div><div class="ttdoc">Track the output verilog line,column number information for every op.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00183">ExportVerilogInternals.h:183</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_a3888764cd6bc2c05ea2f5f74881ed16b"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a3888764cd6bc2c05ea2f5f74881ed16b">circt::ExportVerilog::OpLocMap::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00249">ExportVerilogInternals.h:249</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_a46635bc5ac360486055723005fb56c11"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a46635bc5ac360486055723005fb56c11">circt::ExportVerilog::OpLocMap::fStream</a></div><div class="ttdeci">llvm::formatted_raw_ostream * fStream</div><div class="ttdoc">The corresponding output stream, which provides the current print location on the stream.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00271">ExportVerilogInternals.h:271</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_a8caee033829589bf3cec9c984ec94ec8"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a8caee033829589bf3cec9c984ec94ec8">circt::ExportVerilog::OpLocMap::map</a></div><div class="ttdeci">DenseMap&lt; Operation *, Locations &gt; map</div><div class="ttdoc">Map to store the verilog locations for each op.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00268">ExportVerilogInternals.h:268</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_aa0a2b6cf64a8e7c29dfb3920a4ec5bf1"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aa0a2b6cf64a8e7c29dfb3920a4ec5bf1">circt::ExportVerilog::OpLocMap::setStream</a></div><div class="ttdeci">void setStream(llvm::formatted_raw_ostream &amp;f)</div><div class="ttdoc">Set the output stream.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00205">ExportVerilogInternals.h:205</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_ab089dd14daa2021db950c2fe78402414"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab089dd14daa2021db950c2fe78402414">circt::ExportVerilog::OpLocMap::verilogLineAttr</a></div><div class="ttdeci">StringAttr verilogLineAttr</div><div class="ttdoc">Cache to store string attributes.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00273">ExportVerilogInternals.h:273</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_ab7b2c17cf5112d1c5cdefa86ba898b25"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab7b2c17cf5112d1c5cdefa86ba898b25">circt::ExportVerilog::OpLocMap::addEndLoc</a></div><div class="ttdeci">void addEndLoc(Operation *op)</div><div class="ttdoc">Record the output location where the op ends to print.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00189">ExportVerilogInternals.h:189</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_ab94e54b544af1049404af9e74783291d"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab94e54b544af1049404af9e74783291d">circt::ExportVerilog::OpLocMap::operator()</a></div><div class="ttdeci">void operator()(DataType data)</div><div class="ttdoc">Callback operator, invoked on the print events indicated by data.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00207">ExportVerilogInternals.h:207</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_aba4652f4f1b752186a59a866500bf526"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aba4652f4f1b752186a59a866500bf526">circt::ExportVerilog::OpLocMap::OpLocMap</a></div><div class="ttdeci">OpLocMap()=default</div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_abfc008f0dc2026013378b07b2779ec43"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#abfc008f0dc2026013378b07b2779ec43">circt::ExportVerilog::OpLocMap::DataType</a></div><div class="ttdeci">std::pair&lt; Operation *, bool &gt; DataType</div><div class="ttdoc">Data that is unique to each callback.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00199">ExportVerilogInternals.h:199</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_ac7f6cc68ffef1cdb7d6083bba6815b1b"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ac7f6cc68ffef1cdb7d6083bba6815b1b">circt::ExportVerilog::OpLocMap::OpLocMap</a></div><div class="ttdeci">OpLocMap(llvm::formatted_raw_ostream &amp;fStream)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00201">ExportVerilogInternals.h:201</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_ad8350bc2b0e659324c1f14f53ec13c62"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ad8350bc2b0e659324c1f14f53ec13c62">circt::ExportVerilog::OpLocMap::metadataAttr</a></div><div class="ttdeci">StringAttr metadataAttr</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00273">ExportVerilogInternals.h:273</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_adb22f43e066f482740a2f29d598d2e20"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#adb22f43e066f482740a2f29d598d2e20">circt::ExportVerilog::OpLocMap::updateIRWithLoc</a></div><div class="ttdeci">void updateIRWithLoc(unsigned lineOffset, StringAttr fileName, MLIRContext *context)</div><div class="ttdoc">Called after the verilog has been exported and the corresponding locations are recorded in the map.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00219">ExportVerilogInternals.h:219</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_ae6b83fe39e3d5f515a62fa999f22891d"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ae6b83fe39e3d5f515a62fa999f22891d">circt::ExportVerilog::OpLocMap::Locations</a></div><div class="ttdeci">SmallVector&lt; LocationRange, 2 &gt; Locations</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00266">ExportVerilogInternals.h:266</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1OpLocMap_html_aeacfaf087f8175a5aced3bf4277ce45d"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aeacfaf087f8175a5aced3bf4277ce45d">circt::ExportVerilog::OpLocMap::addBeginLoc</a></div><div class="ttdeci">void addBeginLoc(Operation *op)</div><div class="ttdoc">Record the output location from where the op begins to print.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00185">ExportVerilogInternals.h:185</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">circt::ExportVerilog::StringOrOpToEmit</a></div><div class="ttdoc">This class wraps an operation or a fixed string that should be emitted.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00277">ExportVerilogInternals.h:277</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a1dfde98a500cc330259967377c1cdbf5"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a1dfde98a500cc330259967377c1cdbf5">circt::ExportVerilog::StringOrOpToEmit::~StringOrOpToEmit</a></div><div class="ttdeci">~StringOrOpToEmit()</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00286">ExportVerilogInternals.h:286</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a1ec073488622e0cb0588979766e8cb79"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a1ec073488622e0cb0588979766e8cb79">circt::ExportVerilog::StringOrOpToEmit::StringOrOpToEmit</a></div><div class="ttdeci">StringOrOpToEmit(const StringOrOpToEmit &amp;)=delete</div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a20cfe5f553875985821d29d0726b15eb"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a20cfe5f553875985821d29d0726b15eb">circt::ExportVerilog::StringOrOpToEmit::StringOrOpToEmit</a></div><div class="ttdeci">StringOrOpToEmit(Operation *op)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00279">ExportVerilogInternals.h:279</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a3703bdfc3d9a12c12c5936527da639fc"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a3703bdfc3d9a12c12c5936527da639fc">circt::ExportVerilog::StringOrOpToEmit::getOperation</a></div><div class="ttdeci">Operation * getOperation() const</div><div class="ttdoc">If the value is an Operation*, return it. Otherwise return null.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00292">ExportVerilogInternals.h:292</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a3e5c1a38ad373bcf13bfccba37a13807"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a3e5c1a38ad373bcf13bfccba37a13807">circt::ExportVerilog::StringOrOpToEmit::operator=</a></div><div class="ttdeci">void operator=(const StringOrOpToEmit &amp;)=delete</div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a661ac3bb82ddbaa97d7f3b4646366473"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a661ac3bb82ddbaa97d7f3b4646366473">circt::ExportVerilog::StringOrOpToEmit::verilogLocs</a></div><div class="ttdeci">OpLocMap verilogLocs</div><div class="ttdoc">Verilog output location information for entry.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00320">ExportVerilogInternals.h:320</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a68eb08277caf4dc67396cd61b84601a8"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68eb08277caf4dc67396cd61b84601a8">circt::ExportVerilog::StringOrOpToEmit::setString</a></div><div class="ttdeci">void setString(StringRef value)</div><div class="ttdoc">This method transforms the entry from an operation to a string value.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00304">ExportVerilogInternals.h:304</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a68f644dc9aa53b46b39a12244ea5bbaf"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a68f644dc9aa53b46b39a12244ea5bbaf">circt::ExportVerilog::StringOrOpToEmit::length</a></div><div class="ttdeci">size_t length</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00326">ExportVerilogInternals.h:326</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_a90b5f82ba1050cd8048bf1fe30748410"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#a90b5f82ba1050cd8048bf1fe30748410">circt::ExportVerilog::StringOrOpToEmit::pointerData</a></div><div class="ttdeci">PointerUnion&lt; Operation *, const void * &gt; pointerData</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00325">ExportVerilogInternals.h:325</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_aaba79aa780ff052ab2c359c9818dfd44"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaba79aa780ff052ab2c359c9818dfd44">circt::ExportVerilog::StringOrOpToEmit::getStringData</a></div><div class="ttdeci">StringRef getStringData() const</div><div class="ttdoc">If the value wraps a string, return it. Otherwise return null.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00297">ExportVerilogInternals.h:297</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_aaedb892568e5d85e83f67a90e1f1aa4b"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaedb892568e5d85e83f67a90e1f1aa4b">circt::ExportVerilog::StringOrOpToEmit::StringOrOpToEmit</a></div><div class="ttdeci">StringOrOpToEmit(StringOrOpToEmit &amp;&amp;rhs)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00313">ExportVerilogInternals.h:313</a></div></div>
<div class="ttc" id="aclasscirct_1_1ExportVerilog_1_1StringOrOpToEmit_html_aaeecf193fdd31d430f4abe4a93fa0d9c"><div class="ttname"><a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#aaeecf193fdd31d430f4abe4a93fa0d9c">circt::ExportVerilog::StringOrOpToEmit::StringOrOpToEmit</a></div><div class="ttdeci">StringOrOpToEmit(StringRef string)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00281">ExportVerilogInternals.h:281</a></div></div>
<div class="ttc" id="aclasscirct_1_1hw_1_1HWSymbolCache_html"><div class="ttname"><a href="classcirct_1_1hw_1_1HWSymbolCache.html">circt::hw::HWSymbolCache</a></div><div class="ttdoc">This stores lookup tables to make manipulating and working with the IR more efficient.</div><div class="ttdef"><b>Definition:</b> <a href="HWSymCache_8h_source.html#l00027">HWSymCache.h:27</a></div></div>
<div class="ttc" id="aclasshw_1_1ConstantOp_html"><div class="ttname"><a href="classhw_1_1ConstantOp.html">hw.ConstantOp</a></div><div class="ttdef"><b>Definition:</b> <a href="hw_8py_source.html#l00390">hw.py:390</a></div></div>
<div class="ttc" id="aclasshw_1_1HWModuleOp_html"><div class="ttname"><a href="classhw_1_1HWModuleOp.html">hw.HWModuleOp</a></div><div class="ttdef"><b>Definition:</b> <a href="hw_8py_source.html#l00294">hw.py:294</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_a0182fdb60ad18ee382460832d2b767c6"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#a0182fdb60ad18ee382460832d2b767c6">circt::ExportVerilog::prepareHWModule</a></div><div class="ttdeci">LogicalResult prepareHWModule(Block &amp;block, const LoweringOptions &amp;options)</div><div class="ttdoc">For each module we emit, do a prepass over the structure, pre-lowering and otherwise rewriting operat...</div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_a6857c30f05dadbd0342d235d8889e818"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#a6857c30f05dadbd0342d235d8889e818">circt::ExportVerilog::isExpressionEmittedInline</a></div><div class="ttdeci">bool isExpressionEmittedInline(Operation *op, const LoweringOptions &amp;options)</div><div class="ttdoc">Return true if this expression should be emitted inline into any statement that uses it.</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00901">ExportVerilog.cpp:901</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_a8a3d5238c65794c63e923e68607f0eea"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#a8a3d5238c65794c63e923e68607f0eea">circt::ExportVerilog::isVerilogExpression</a></div><div class="ttdeci">bool isVerilogExpression(Operation *op)</div><div class="ttdoc">This predicate returns true if the specified operation is considered a potentially inlinable Verilog ...</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00239">ExportVerilog.cpp:239</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_aabd7794455aa6724cd1954dd1887fb41"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#aabd7794455aa6724cd1954dd1887fb41">circt::ExportVerilog::legalizeGlobalNames</a></div><div class="ttdeci">GlobalNameTable legalizeGlobalNames(ModuleOp topLevel, const LoweringOptions &amp;options)</div><div class="ttdoc">Rewrite module names and interfaces to not conflict with each other or with Verilog keywords.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00333">LegalizeNames.cpp:333</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_ab1daf94c45f7821bc2773873c8e33ed3"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#ab1daf94c45f7821bc2773873c8e33ed3">circt::ExportVerilog::inferStructuralNameForTemporary</a></div><div class="ttdeci">StringAttr inferStructuralNameForTemporary(Value expr)</div><div class="ttdoc">Given an expression that is spilled into a temporary wire, try to synthesize a better name than &quot;_T_4...</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01394">ExportVerilog.cpp:1394</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_ab7a9667ad736ee6c7f8271981a039651"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#ab7a9667ad736ee6c7f8271981a039651">circt::ExportVerilog::FileMapping</a></div><div class="ttdeci">DenseMap&lt; StringAttr, Operation * &gt; FileMapping</div><div class="ttdoc">Mapping from symbols to file operations.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00330">ExportVerilogInternals.h:330</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_ab9db206a94d6eda5c692741065af2159"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#ab9db206a94d6eda5c692741065af2159">circt::ExportVerilog::FragmentMapping</a></div><div class="ttdeci">DenseMap&lt; StringAttr, emit::FragmentOp &gt; FragmentMapping</div><div class="ttdoc">Mapping from symbols to file operations.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00333">ExportVerilogInternals.h:333</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_ac1911421f4a7da6b67a536e6dc7d842b"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#ac1911421f4a7da6b67a536e6dc7d842b">circt::ExportVerilog::isConstantExpression</a></div><div class="ttdeci">static bool isConstantExpression(Operation *op)</div><div class="ttdoc">Return whether an operation is a constant.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00423">ExportVerilogInternals.h:423</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_ac7f6b66ae3768879d45516526b6f2c4d"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#ac7f6b66ae3768879d45516526b6f2c4d">circt::ExportVerilog::isZeroBitType</a></div><div class="ttdeci">bool isZeroBitType(Type type)</div><div class="ttdoc">Return true if this is a zero bit type, e.g.</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00295">ExportVerilog.cpp:295</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_adc26764653dc522f7527e9eb065980fc"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#adc26764653dc522f7527e9eb065980fc">circt::ExportVerilog::pruneZeroValuedLogic</a></div><div class="ttdeci">void pruneZeroValuedLogic(hw::HWModuleOp module)</div><div class="ttdef"><b>Definition:</b> <a href="PruneZeroValuedLogic_8cpp_source.html#l00244">PruneZeroValuedLogic.cpp:244</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_ae11c4f29e10c1cb0f360adb512ff9ea2"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#ae11c4f29e10c1cb0f360adb512ff9ea2">circt::ExportVerilog::isSimpleReadOrPort</a></div><div class="ttdeci">bool isSimpleReadOrPort(Value v)</div><div class="ttdoc">Check if the value is from read of a wire or reg or is a port.</div><div class="ttdef"><b>Definition:</b> <a href="PrepareForEmission_8cpp_source.html#l00043">PrepareForEmission.cpp:43</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_ae2fe6bbdd1e53c28ca5128b564e9366c"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#ae2fe6bbdd1e53c28ca5128b564e9366c">circt::ExportVerilog::getSymOpName</a></div><div class="ttdeci">StringRef getSymOpName(Operation *symOp)</div><div class="ttdoc">Return the verilog name of the operations that can define a symbol.</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00187">ExportVerilog.cpp:187</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_ae66780d504e45ac7adee1cbfdea0c6e2"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#ae66780d504e45ac7adee1cbfdea0c6e2">circt::ExportVerilog::lowerHWInstanceChoices</a></div><div class="ttdeci">LogicalResult lowerHWInstanceChoices(mlir::ModuleOp module)</div><div class="ttdoc">Generates the macros used by instance choices.</div><div class="ttdef"><b>Definition:</b> <a href="HWLowerInstanceChoices_8cpp_source.html#l00046">HWLowerInstanceChoices.cpp:46</a></div></div>
<div class="ttc" id="anamespacecirct_1_1ExportVerilog_html_ae6caf64a5764d58dcfcfb80a72bc5aca"><div class="ttname"><a href="namespacecirct_1_1ExportVerilog.html#ae6caf64a5764d58dcfcfb80a72bc5aca">circt::ExportVerilog::isExpressionAlwaysInline</a></div><div class="ttdeci">static bool isExpressionAlwaysInline(Operation *op)</div><div class="ttdoc">Return true for operations that must always be inlined into a containing expression for correctness.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00399">ExportVerilogInternals.h:399</a></div></div>
<div class="ttc" id="anamespacecirct_1_1calyx_1_1direction_html_aa581977b67c4a52e186e2d320010f50f"><div class="ttname"><a href="namespacecirct_1_1calyx_1_1direction.html#aa581977b67c4a52e186e2d320010f50f">circt::calyx::direction::get</a></div><div class="ttdeci">Direction get(bool isOutput)</div><div class="ttdoc">Returns an output direction if isOutput is true, otherwise returns an input direction.</div><div class="ttdef"><b>Definition:</b> <a href="CalyxOps_8cpp_source.html#l00054">CalyxOps.cpp:54</a></div></div>
<div class="ttc" id="anamespacecirct_html"><div class="ttname"><a href="namespacecirct.html">circt</a></div><div class="ttdoc">This file defines an intermediate representation for circuits acting as an abstraction for constraint...</div><div class="ttdef"><b>Definition:</b> <a href="DebugAnalysis_8h_source.html#l00021">DebugAnalysis.h:21</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html">circt::ExportVerilog::FieldNameResolver</a></div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00116">ExportVerilogInternals.h:116</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_a0f2e8e74cceeb4736d1f515624172044"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a0f2e8e74cceeb4736d1f515624172044">circt::ExportVerilog::FieldNameResolver::renamedFieldNames</a></div><div class="ttdeci">DenseMap&lt; StringAttr, StringAttr &gt; renamedFieldNames</div><div class="ttdoc">Those contain entries for field names and types respectively.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00135">ExportVerilogInternals.h:135</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_a10a1b6d6604911fa94fb266f5e8c0a73"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a10a1b6d6604911fa94fb266f5e8c0a73">circt::ExportVerilog::FieldNameResolver::getRenamedFieldName</a></div><div class="ttdeci">StringAttr getRenamedFieldName(StringAttr fieldName)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00048">LegalizeNames.cpp:48</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_a7633655cf1c2ec2d45e55b825c792345"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a7633655cf1c2ec2d45e55b825c792345">circt::ExportVerilog::FieldNameResolver::FieldNameResolver</a></div><div class="ttdeci">FieldNameResolver(const GlobalNameTable &amp;globalNames, const LoweringOptions &amp;options)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00117">ExportVerilogInternals.h:117</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_a9a4f2aabb1f85b843fc14b40c51b94f4"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#a9a4f2aabb1f85b843fc14b40c51b94f4">circt::ExportVerilog::FieldNameResolver::options</a></div><div class="ttdeci">const LoweringOptions &amp; options</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00145">ExportVerilogInternals.h:145</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_aad34c2be9737507855d5d0cb6d58b3c5"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#aad34c2be9737507855d5d0cb6d58b3c5">circt::ExportVerilog::FieldNameResolver::getEnumFieldName</a></div><div class="ttdeci">std::string getEnumFieldName(hw::EnumFieldAttr attr)</div><div class="ttdoc">Returns the field name for an enum field of a given enum field attr.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00073">LegalizeNames.cpp:73</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_ab81adae9c512a9aaae56523449705a13"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ab81adae9c512a9aaae56523449705a13">circt::ExportVerilog::FieldNameResolver::setRenamedFieldName</a></div><div class="ttdeci">void setRenamedFieldName(StringAttr fieldName, StringAttr newFieldName)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00042">LegalizeNames.cpp:42</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_ab89f44ea04cebbae9821b352bf7d638b"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ab89f44ea04cebbae9821b352bf7d638b">circt::ExportVerilog::FieldNameResolver::globalNames</a></div><div class="ttdeci">const GlobalNameTable &amp; globalNames</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00142">ExportVerilogInternals.h:142</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FieldNameResolver_html_ae2ec0da48766cbc8505467860d638850"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html#ae2ec0da48766cbc8505467860d638850">circt::ExportVerilog::FieldNameResolver::nextGeneratedNameIDs</a></div><div class="ttdeci">llvm::StringMap&lt; size_t &gt; nextGeneratedNameIDs</div><div class="ttdoc">A map from used names to numeric suffix used as uniquification agent when resolving conflicts.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00139">ExportVerilogInternals.h:139</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FileInfo_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FileInfo.html">circt::ExportVerilog::FileInfo</a></div><div class="ttdoc">Information to control the emission of a list of operations into a file.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00163">ExportVerilogInternals.h:163</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FileInfo_html_a0414c3a7ca430f69b48a74bee816ddc7"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a0414c3a7ca430f69b48a74bee816ddc7">circt::ExportVerilog::FileInfo::isVerilog</a></div><div class="ttdeci">bool isVerilog</div><div class="ttdoc">If true, the file is known to be (system) verilog source code.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00179">ExportVerilogInternals.h:179</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FileInfo_html_a097d5765df776737d91ffcc65a383577"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a097d5765df776737d91ffcc65a383577">circt::ExportVerilog::FileInfo::ops</a></div><div class="ttdeci">SmallVector&lt; OpFileInfo, 1 &gt; ops</div><div class="ttdoc">The operations to be emitted into a separate file, and where among the replicated per-file operations...</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00166">ExportVerilogInternals.h:166</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FileInfo_html_a1f953de66710f39437954c7fe877101f"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a1f953de66710f39437954c7fe877101f">circt::ExportVerilog::FileInfo::isHeader</a></div><div class="ttdeci">bool isHeader</div><div class="ttdoc">If true, the file is a header.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00175">ExportVerilogInternals.h:175</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FileInfo_html_a97bf7fc77f8ef1af094292b77e3c15eb"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FileInfo.html#a97bf7fc77f8ef1af094292b77e3c15eb">circt::ExportVerilog::FileInfo::emitReplicatedOps</a></div><div class="ttdeci">bool emitReplicatedOps</div><div class="ttdoc">Whether to emit the replicated per-file operations.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00169">ExportVerilogInternals.h:169</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1FileInfo_html_aab5919e0c1eb90f60fc36267d662be87"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1FileInfo.html#aab5919e0c1eb90f60fc36267d662be87">circt::ExportVerilog::FileInfo::addToFilelist</a></div><div class="ttdeci">bool addToFilelist</div><div class="ttdoc">Whether to include this file as part of the emitted file list.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00172">ExportVerilogInternals.h:172</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">circt::ExportVerilog::GlobalNameTable</a></div><div class="ttdoc">This class keeps track of global names at the module/interface level.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00042">ExportVerilogInternals.h:42</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_a15eebabbba7e8b373551bf2eda69e2b5"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a15eebabbba7e8b373551bf2eda69e2b5">circt::ExportVerilog::GlobalNameTable::enumPrefixes</a></div><div class="ttdeci">DenseMap&lt; Type, StringAttr &gt; enumPrefixes</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00078">ExportVerilogInternals.h:78</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_a44425434d31402c62c78473080b46313"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a44425434d31402c62c78473080b46313">circt::ExportVerilog::GlobalNameTable::getEnumPrefix</a></div><div class="ttdeci">StringAttr getEnumPrefix(Type type) const</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00055">ExportVerilogInternals.h:55</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_a710154d7a9f4420a9082aff9d94ff34c"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a710154d7a9f4420a9082aff9d94ff34c">circt::ExportVerilog::GlobalNameTable::renamedParams</a></div><div class="ttdeci">DenseMap&lt; std::pair&lt; Operation *, Attribute &gt;, StringAttr &gt; renamedParams</div><div class="ttdoc">This contains entries for any parameters that got renamed.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00074">ExportVerilogInternals.h:74</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_a85b17ca599d5e059b24dbebb057de283"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a85b17ca599d5e059b24dbebb057de283">circt::ExportVerilog::GlobalNameTable::GlobalNameTable</a></div><div class="ttdeci">GlobalNameTable(const GlobalNameTable &amp;)=delete</div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_a86fe95887ad749f8e1208a88d4ed7b0f"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a86fe95887ad749f8e1208a88d4ed7b0f">circt::ExportVerilog::GlobalNameTable::operator=</a></div><div class="ttdeci">void operator=(const GlobalNameTable &amp;)=delete</div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_a9d34d09f8b38bfd3c4d65c907b1be303"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#a9d34d09f8b38bfd3c4d65c907b1be303">circt::ExportVerilog::GlobalNameTable::GlobalNameTable</a></div><div class="ttdeci">GlobalNameTable()</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00062">ExportVerilogInternals.h:62</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_aa64f04ae6afd235f4f6f45326614bc0e"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#aa64f04ae6afd235f4f6f45326614bc0e">circt::ExportVerilog::GlobalNameTable::GlobalNameTable</a></div><div class="ttdeci">GlobalNameTable(GlobalNameTable &amp;&amp;)=default</div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_aaf128f0172f15f9cda4f4f3fe1b1c898"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#aaf128f0172f15f9cda4f4f3fe1b1c898">circt::ExportVerilog::GlobalNameTable::getParameterVerilogName</a></div><div class="ttdeci">StringRef getParameterVerilogName(Operation *module, StringAttr paramName) const</div><div class="ttdoc">Return the string to use for the specified parameter name in the specified module.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00049">ExportVerilogInternals.h:49</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1GlobalNameTable_html_acff06e6cb75f4fa0fb3ace748fd78675"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#acff06e6cb75f4fa0fb3ace748fd78675">circt::ExportVerilog::GlobalNameTable::addRenamedParam</a></div><div class="ttdeci">void addRenamedParam(Operation *module, StringAttr oldName, StringRef newName)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00066">ExportVerilogInternals.h:66</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">circt::ExportVerilog::NameCollisionResolver</a></div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00085">ExportVerilogInternals.h:85</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_a0001f0f0a4e5b6545a80e71b20a383a4"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a0001f0f0a4e5b6545a80e71b20a383a4">circt::ExportVerilog::NameCollisionResolver::nextGeneratedNameIDs</a></div><div class="ttdeci">llvm::StringMap&lt; size_t &gt; nextGeneratedNameIDs</div><div class="ttdoc">A map from used names to numeric suffix used as uniquification agent when resolving conflicts.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00106">ExportVerilogInternals.h:106</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_a2d3a7b229913dcdc08f935e40cbf91aa"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a2d3a7b229913dcdc08f935e40cbf91aa">circt::ExportVerilog::NameCollisionResolver::operator=</a></div><div class="ttdeci">void operator=(const NameCollisionResolver &amp;)=delete</div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_a628d2213827c728edf624faeecffc66b"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a628d2213827c728edf624faeecffc66b">circt::ExportVerilog::NameCollisionResolver::insertUsedName</a></div><div class="ttdeci">void insertUsedName(StringRef name)</div><div class="ttdoc">Insert a string as an already-used name.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00096">ExportVerilogInternals.h:96</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_a6974c8f1517f53999d7f1b4b5c5d4970"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a6974c8f1517f53999d7f1b4b5c5d4970">circt::ExportVerilog::NameCollisionResolver::NameCollisionResolver</a></div><div class="ttdeci">NameCollisionResolver(const LoweringOptions &amp;options)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00086">ExportVerilogInternals.h:86</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_a8e2d2c6a41c315380d6b91816a3e3275"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a8e2d2c6a41c315380d6b91816a3e3275">circt::ExportVerilog::NameCollisionResolver::getLegalName</a></div><div class="ttdeci">StringRef getLegalName(StringAttr originalName)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00091">ExportVerilogInternals.h:91</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_a9efd939431bef9cb42c90949b0a625ac"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a9efd939431bef9cb42c90949b0a625ac">circt::ExportVerilog::NameCollisionResolver::getLegalName</a></div><div class="ttdeci">StringRef getLegalName(StringRef originalName)</div><div class="ttdoc">Given a name that may have collisions or invalid symbols, return a replacement name to use,...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeNames_8cpp_source.html#l00033">LegalizeNames.cpp:33</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_ade2e391b8722786c6b9bf96e5f84b465"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#ade2e391b8722786c6b9bf96e5f84b465">circt::ExportVerilog::NameCollisionResolver::NameCollisionResolver</a></div><div class="ttdeci">NameCollisionResolver(const NameCollisionResolver &amp;)=delete</div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1NameCollisionResolver_html_af04c979ca115f4964b1f4ca0c584a4b3"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#af04c979ca115f4964b1f4ca0c584a4b3">circt::ExportVerilog::NameCollisionResolver::options</a></div><div class="ttdeci">const LoweringOptions &amp; options</div><div class="ttdoc">Handle to LoweringOptions.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00101">ExportVerilogInternals.h:101</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpFileInfo_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html">circt::ExportVerilog::OpFileInfo</a></div><div class="ttdoc">Information to control the emission of a single operation into a file.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00153">ExportVerilogInternals.h:153</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpFileInfo_html_a9d3509381ec93e9cd18ef00ce7afbe5f"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#a9d3509381ec93e9cd18ef00ce7afbe5f">circt::ExportVerilog::OpFileInfo::op</a></div><div class="ttdeci">Operation * op</div><div class="ttdoc">The operation to be emitted.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00155">ExportVerilogInternals.h:155</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpFileInfo_html_ae583f7f1d787660ccaebf0968339fdda"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#ae583f7f1d787660ccaebf0968339fdda">circt::ExportVerilog::OpFileInfo::position</a></div><div class="ttdeci">size_t position</div><div class="ttdoc">Where among the replicated per-file operations the op above should be emitted.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00159">ExportVerilogInternals.h:159</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html">circt::ExportVerilog::OpLocMap::LineColPair</a></div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00252">ExportVerilogInternals.h:252</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair_html_a0ef891608ba2d379a706380470fd08e5"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#a0ef891608ba2d379a706380470fd08e5">circt::ExportVerilog::OpLocMap::LineColPair::line</a></div><div class="ttdeci">unsigned line</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00253">ExportVerilogInternals.h:253</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair_html_a6228916a71f28a478a8731fd9860d0b6"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#a6228916a71f28a478a8731fd9860d0b6">circt::ExportVerilog::OpLocMap::LineColPair::LineColPair</a></div><div class="ttdeci">LineColPair()=default</div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair_html_ab8314bb27b639fef69f9531fdaffe5ab"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#ab8314bb27b639fef69f9531fdaffe5ab">circt::ExportVerilog::OpLocMap::LineColPair::col</a></div><div class="ttdeci">unsigned col</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00254">ExportVerilogInternals.h:254</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair_html_ae4a36ccab393152752361b66ae3630de"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#ae4a36ccab393152752361b66ae3630de">circt::ExportVerilog::OpLocMap::LineColPair::LineColPair</a></div><div class="ttdeci">LineColPair(llvm::formatted_raw_ostream &amp;s)</div><div class="ttdoc">Given an output stream, store the current offset.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00257">ExportVerilogInternals.h:257</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair_html_aedbe131a2da1202714b1f8309832a055"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html#aedbe131a2da1202714b1f8309832a055">circt::ExportVerilog::OpLocMap::LineColPair::isValid</a></div><div class="ttdeci">bool isValid()</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00259">ExportVerilogInternals.h:259</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html">circt::ExportVerilog::OpLocMap::LocationRange</a></div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00261">ExportVerilogInternals.h:261</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange_html_a1a80cc760d47eab666567ad63bd6af86"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html#a1a80cc760d47eab666567ad63bd6af86">circt::ExportVerilog::OpLocMap::LocationRange::begin</a></div><div class="ttdeci">LineColPair begin</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00262">ExportVerilogInternals.h:262</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange_html_a657ceb6f19bdede5d9bb4fecf56ef298"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html#a657ceb6f19bdede5d9bb4fecf56ef298">circt::ExportVerilog::OpLocMap::LocationRange::end</a></div><div class="ttdeci">LineColPair end</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00263">ExportVerilogInternals.h:263</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange_html_a9a40ccd25bf229933eb16bf413c9b3bd"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html#a9a40ccd25bf229933eb16bf413c9b3bd">circt::ExportVerilog::OpLocMap::LocationRange::LocationRange</a></div><div class="ttdeci">LocationRange(LineColPair begin)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00264">ExportVerilogInternals.h:264</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">circt::ExportVerilog::SharedEmitterState</a></div><div class="ttdoc">This class tracks the top-level state for the emitters, which is built and then shared across all per...</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00337">ExportVerilogInternals.h:337</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a1172b2f74fafe2664b769b7b9d561f21"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a1172b2f74fafe2664b769b7b9d561f21">circt::ExportVerilog::SharedEmitterState::files</a></div><div class="ttdeci">llvm::MapVector&lt; StringAttr, FileInfo &gt; files</div><div class="ttdoc">The additional files to emit, with the output file name as the key into the map.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00347">ExportVerilogInternals.h:347</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a2bf7caf7fa06fe83554f7a343c8775c2"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a2bf7caf7fa06fe83554f7a343c8775c2">circt::ExportVerilog::SharedEmitterState::SharedEmitterState</a></div><div class="ttdeci">SharedEmitterState(ModuleOp designOp, const LoweringOptions &amp;options, GlobalNameTable globalNames)</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00379">ExportVerilogInternals.h:379</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a3083b7cf60032a40bf6b46c446ab6e6f"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">circt::ExportVerilog::SharedEmitterState::EmissionList</a></div><div class="ttdeci">std::vector&lt; StringOrOpToEmit &gt; EmissionList</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00385">ExportVerilogInternals.h:385</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a3e954ee230d89041841a9235f55412b0"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3e954ee230d89041841a9235f55412b0">circt::ExportVerilog::SharedEmitterState::fileMapping</a></div><div class="ttdeci">FileMapping fileMapping</div><div class="ttdoc">Tracks the referenceable files through their symbol.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00374">ExportVerilogInternals.h:374</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a4512445e9db50cc59d5c8e561db15f87"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4512445e9db50cc59d5c8e561db15f87">circt::ExportVerilog::SharedEmitterState::symbolCache</a></div><div class="ttdeci">hw::HWSymbolCache symbolCache</div><div class="ttdoc">A cache of symbol -&gt; defining ops built once and used by each of the verilog module emitters.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00361">ExportVerilogInternals.h:361</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a4f2996d719c0cd883110b48474dc7161"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4f2996d719c0cd883110b48474dc7161">circt::ExportVerilog::SharedEmitterState::collectOpsForFile</a></div><div class="ttdeci">void collectOpsForFile(const FileInfo &amp;fileInfo, EmissionList &amp;thingsToEmit, bool emitHeader=false)</div><div class="ttdoc">Given a FileInfo, collect all the replicated and designated operations that go into it and append the...</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06361">ExportVerilog.cpp:6361</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a6382ad5c6df0be4011da8c199366ea8c"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">circt::ExportVerilog::SharedEmitterState::designOp</a></div><div class="ttdeci">ModuleOp designOp</div><div class="ttdoc">The MLIR module to emit.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00339">ExportVerilogInternals.h:339</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a694782060d406d90c811ca856d2c48b1"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a694782060d406d90c811ca856d2c48b1">circt::ExportVerilog::SharedEmitterState::emitOps</a></div><div class="ttdeci">void emitOps(EmissionList &amp;thingsToEmit, llvm::formatted_raw_ostream &amp;os, StringAttr fileName, bool parallelize)</div><div class="ttdoc">Actually emit the collected list of operations and strings to the specified file.</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06446">ExportVerilog.cpp:6446</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a71575a7810e167f1afe639d757a0e434"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a71575a7810e167f1afe639d757a0e434">circt::ExportVerilog::SharedEmitterState::rootFile</a></div><div class="ttdeci">FileInfo rootFile</div><div class="ttdoc">The main file that collects all operations that are neither replicated per-file ops nor specifically ...</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00343">ExportVerilogInternals.h:343</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a7bc182e3da3dcffd8b0f51d225d2616d"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a7bc182e3da3dcffd8b0f51d225d2616d">circt::ExportVerilog::SharedEmitterState::fileLists</a></div><div class="ttdeci">llvm::StringMap&lt; SmallVector&lt; StringAttr &gt; &gt; fileLists</div><div class="ttdoc">The various file lists and their contents to emit.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00350">ExportVerilogInternals.h:350</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a8398ef5091982b238e3c76d1b2b9f1dd"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a8398ef5091982b238e3c76d1b2b9f1dd">circt::ExportVerilog::SharedEmitterState::modulesContainingBinds</a></div><div class="ttdeci">SmallPtrSet&lt; Operation *, 8 &gt; modulesContainingBinds</div><div class="ttdoc">This is a set is populated at &quot;gather&quot; time, containing the hw.module operations that have a sv....</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00368">ExportVerilogInternals.h:368</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a843dcde0e700937dbbab80b525e5aaa6"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">circt::ExportVerilog::SharedEmitterState::options</a></div><div class="ttdeci">const LoweringOptions &amp; options</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00364">ExportVerilogInternals.h:364</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_a9555a0d11a84944e7a5709c6996a98d9"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a9555a0d11a84944e7a5709c6996a98d9">circt::ExportVerilog::SharedEmitterState::encounteredError</a></div><div class="ttdeci">std::atomic&lt; bool &gt; encounteredError</div><div class="ttdoc">Whether any error has been encountered during emission.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00357">ExportVerilogInternals.h:357</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_aac9cb7da1ea6637cadd017704cc13749"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#aac9cb7da1ea6637cadd017704cc13749">circt::ExportVerilog::SharedEmitterState::fragmentMapping</a></div><div class="ttdeci">FragmentMapping fragmentMapping</div><div class="ttdoc">Tracks referenceable files through their symbol.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00377">ExportVerilogInternals.h:377</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_acdde665a89b0b36e648b0e94c3ba5a87"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#acdde665a89b0b36e648b0e94c3ba5a87">circt::ExportVerilog::SharedEmitterState::gatherFiles</a></div><div class="ttdeci">void gatherFiles(bool separateModules)</div><div class="ttdoc">Organize the operations in the root MLIR module into output files to be generated.</div><div class="ttdef"><b>Definition:</b> <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06161">ExportVerilog.cpp:6161</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_ade327f0759dc500d70c33bb9a3f54ff7"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ade327f0759dc500d70c33bb9a3f54ff7">circt::ExportVerilog::SharedEmitterState::replicatedOps</a></div><div class="ttdeci">SmallVector&lt; Operation *, 0 &gt; replicatedOps</div><div class="ttdoc">A list of operations replicated in each output file (e.g., sv.verbatim or sv.ifdef without dedicated ...</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00354">ExportVerilogInternals.h:354</a></div></div>
<div class="ttc" id="astructcirct_1_1ExportVerilog_1_1SharedEmitterState_html_ae273755f4445d6fc566ee89a195d6b2d"><div class="ttname"><a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">circt::ExportVerilog::SharedEmitterState::globalNames</a></div><div class="ttdeci">const GlobalNameTable globalNames</div><div class="ttdoc">Information about renamed global symbols, parameters, etc.</div><div class="ttdef"><b>Definition:</b> <a href="ExportVerilogInternals_8h_source.html#l00371">ExportVerilogInternals.h:371</a></div></div>
<div class="ttc" id="astructcirct_1_1LoweringOptions_html"><div class="ttname"><a href="structcirct_1_1LoweringOptions.html">circt::LoweringOptions</a></div><div class="ttdoc">Options which control the emission from CIRCT to Verilog.</div><div class="ttdef"><b>Definition:</b> <a href="LoweringOptions_8h_source.html#l00027">LoweringOptions.h:27</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Mar 28 2024 00:06:53 for CIRCT by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
