

================================================================
== Vivado HLS Report for 'xfUDivResize'
================================================================
* Date:           Wed Mar 18 11:35:19 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 4.374 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44| 2.200 us | 2.200 us |   44|   44|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     490|    296|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    206|    -|
|Register         |        -|      -|     108|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     598|    502|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |ip_accel_app_udivdEe_U54  |ip_accel_app_udivdEe  |        0|      0|  490|  296|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  490|  296|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  197|         45|    1|         45|
    |ap_return  |    9|          2|   32|         64|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  206|         47|   33|        109|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  44|   0|   44|          0|
    |ap_return       |  32|   0|   32|          0|
    |ap_return_preg  |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 108|   0|  108|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | xfUDivResize | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | xfUDivResize | return value |
|ap_start   |  in |    1| ap_ctrl_hs | xfUDivResize | return value |
|ap_done    | out |    1| ap_ctrl_hs | xfUDivResize | return value |
|ap_idle    | out |    1| ap_ctrl_hs | xfUDivResize | return value |
|ap_ready   | out |    1| ap_ctrl_hs | xfUDivResize | return value |
|ap_return  | out |   32| ap_ctrl_hs | xfUDivResize | return value |
|in_n       |  in |   40|   ap_none  |     in_n     |    scalar    |
|in_d       |  in |   10|   ap_none  |     in_d     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

