Analysis & Synthesis report for embedsystems
Sun Apr 28 15:48:43 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated
 13. Parameter Settings for User Entity Instance: progmem:memory|ramip:memory|altsyncram:altsyncram_component
 14. altsyncram Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "microcounter:mc"
 16. Port Connectivity Checks: "flagsreg:flags_register"
 17. Port Connectivity Checks: "alu:logic_unit"
 18. Port Connectivity Checks: "reg:b_register"
 19. Port Connectivity Checks: "reg:a_register"
 20. Port Connectivity Checks: "reg:output_register"
 21. Port Connectivity Checks: "reg:instruction_register"
 22. Port Connectivity Checks: "progmem:memory"
 23. Port Connectivity Checks: "pc:program_counter"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 28 15:48:43 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; embedsystems                                   ;
; Top-level Entity Name              ; eatercpu                                       ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 0                                              ;
;     Total combinational functions  ; 0                                              ;
;     Dedicated logic registers      ; 0                                              ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 10                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; eatercpu           ; embedsystems       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                             ; Library ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; meminit.hex                      ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/meminit.hex            ;         ;
; hdl/reg.vhd                      ; yes             ; User VHDL File                        ; C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/reg.vhd            ;         ;
; hdl/pc.vhd                       ; yes             ; User VHDL File                        ; C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/pc.vhd             ;         ;
; hdl/ramip.vhd                    ; yes             ; User Wizard-Generated File            ; C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd          ;         ;
; hdl/progmem.vhd                  ; yes             ; User VHDL File                        ; C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd        ;         ;
; hdl/microcounter.vhd             ; yes             ; User VHDL File                        ; C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/microcounter.vhd   ;         ;
; hdl/alu.vhd                      ; yes             ; User VHDL File                        ; C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/alu.vhd            ;         ;
; hdl/flagsreg.vhd                 ; yes             ; User VHDL File                        ; C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/flagsreg.vhd       ;         ;
; hdl/eatercpu.vhd                 ; yes             ; User VHDL File                        ; C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_59s3.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf ;         ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
;                                             ;          ;
; Total combinational functions               ; 0        ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 0        ;
;     -- 3 input functions                    ; 0        ;
;     -- <=2 input functions                  ; 0        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 0        ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 0        ;
;     -- Dedicated logic registers            ; 0        ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 10       ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; clock_in ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 10       ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |eatercpu                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 10   ; 0            ; |eatercpu           ; eatercpu    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |eatercpu|progmem:memory|ramip:memory ; hdl/ramip.vhd   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; reg:b_register|regval[0..7]            ; Stuck at GND due to stuck port clock_enable ;
; reg:a_register|regval[0..7]            ; Stuck at GND due to stuck port clock_enable ;
; reg:output_register|regval[0..7]       ; Stuck at GND due to stuck port clock_enable ;
; reg:instruction_register|regval[0..7]  ; Stuck at GND due to stuck port clock_enable ;
; pc:program_counter|pc_val[0..7]        ; Lost fanout                                 ;
; Total Number of Removed Registers = 40 ;                                             ;
+----------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                        ;
+--------------------------+--------------------------------+----------------------------------------+
; Register name            ; Reason for Removal             ; Registers Removed due to This Register ;
+--------------------------+--------------------------------+----------------------------------------+
; reg:b_register|regval[7] ; Stuck at GND                   ; pc:program_counter|pc_val[7]           ;
;                          ; due to stuck port clock_enable ;                                        ;
; reg:b_register|regval[6] ; Stuck at GND                   ; pc:program_counter|pc_val[6]           ;
;                          ; due to stuck port clock_enable ;                                        ;
; reg:b_register|regval[5] ; Stuck at GND                   ; pc:program_counter|pc_val[5]           ;
;                          ; due to stuck port clock_enable ;                                        ;
; reg:b_register|regval[4] ; Stuck at GND                   ; pc:program_counter|pc_val[4]           ;
;                          ; due to stuck port clock_enable ;                                        ;
; reg:b_register|regval[3] ; Stuck at GND                   ; pc:program_counter|pc_val[3]           ;
;                          ; due to stuck port clock_enable ;                                        ;
; reg:b_register|regval[2] ; Stuck at GND                   ; pc:program_counter|pc_val[2]           ;
;                          ; due to stuck port clock_enable ;                                        ;
; reg:b_register|regval[1] ; Stuck at GND                   ; pc:program_counter|pc_val[1]           ;
;                          ; due to stuck port clock_enable ;                                        ;
; reg:b_register|regval[0] ; Stuck at GND                   ; pc:program_counter|pc_val[0]           ;
;                          ; due to stuck port clock_enable ;                                        ;
+--------------------------+--------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: progmem:memory|ramip:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; ../meminit.hex       ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_59s3      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 1                                                           ;
; Entity Instance                           ; progmem:memory|ramip:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 8                                                           ;
;     -- NUMWORDS_A                         ; 256                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 0                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microcounter:mc"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; clr2   ; Input  ; Info     ; Stuck at GND                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flagsreg:flags_register"                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; load  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cfout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zfout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:logic_unit"                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; aluo    ; Input  ; Info     ; Stuck at GND                                                                        ;
; alus    ; Input  ; Info     ; Stuck at GND                                                                        ;
; val_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "reg:b_register" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; ld   ; Input ; Info     ; Stuck at GND     ;
; oute ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+--------------------------------------------+
; Port Connectivity Checks: "reg:a_register" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; ld   ; Input ; Info     ; Stuck at GND     ;
; oute ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:output_register"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ld      ; Input  ; Info     ; Stuck at GND                                                                        ;
; oute    ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:instruction_register"                                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ld    ; Input  ; Info     ; Stuck at GND                                                                        ;
; oute  ; Input  ; Info     ; Stuck at GND                                                                        ;
; d_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "progmem:memory"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; memout       ; Input ; Info     ; Stuck at GND ;
; memwrite     ; Input ; Info     ; Stuck at GND ;
; addrload     ; Input ; Info     ; Stuck at GND ;
; addrin[7..4] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc:program_counter"                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ld      ; Input  ; Info     ; Stuck at GND                                                                        ;
; oute    ; Input  ; Info     ; Stuck at GND                                                                        ;
; count   ; Input  ; Info     ; Stuck at GND                                                                        ;
; val_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sun Apr 28 15:48:21 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off embedsystems -c embedsystems
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file hdl/reg.vhd
    Info (12022): Found design unit 1: reg-description File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/reg.vhd Line: 15
    Info (12023): Found entity 1: reg File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/regtest.vhd
    Info (12022): Found design unit 1: regtest-tb File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/regtest.vhd Line: 9
    Info (12023): Found entity 1: regtest File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/regtest.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/multipleregtest.vhd
    Info (12022): Found design unit 1: multipleregtest-tb File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/multipleregtest.vhd Line: 9
    Info (12023): Found entity 1: multipleregtest File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/multipleregtest.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/pc.vhd
    Info (12022): Found design unit 1: pc-description File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/pc.vhd Line: 17
    Info (12023): Found entity 1: pc File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/pc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/pctest.vhd
    Info (12022): Found design unit 1: pctest-tb File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/pctest.vhd Line: 9
    Info (12023): Found entity 1: pctest File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/pctest.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/ramiptest.vhd
    Info (12022): Found design unit 1: ramiptest-tb File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/ramiptest.vhd Line: 9
    Info (12023): Found entity 1: ramiptest File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/ramiptest.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/ramip.vhd
    Info (12022): Found design unit 1: ramip-SYN File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd Line: 55
    Info (12023): Found entity 1: ramip File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file hdl/progmem.vhd
    Info (12022): Found design unit 1: progmem-description File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd Line: 18
    Info (12023): Found entity 1: progmem File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/progmemtest.vhd
    Info (12022): Found design unit 1: progmemtest-tb File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/progmemtest.vhd Line: 9
    Info (12023): Found entity 1: progmemtest File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/progmemtest.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/microcountertest.vhd
    Info (12022): Found design unit 1: microcountertest-tb File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/microcountertest.vhd Line: 9
    Info (12023): Found entity 1: microcountertest File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/microcountertest.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/microcounter.vhd
    Info (12022): Found design unit 1: microcounter-description File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/microcounter.vhd Line: 14
    Info (12023): Found entity 1: microcounter File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/microcounter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/modulestest.vhd
    Info (12022): Found design unit 1: modulestest-tb File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/modulestest.vhd Line: 9
    Info (12023): Found entity 1: modulestest File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/modulestest.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alu.vhd
    Info (12022): Found design unit 1: alu-description File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/alu.vhd Line: 18
    Info (12023): Found entity 1: alu File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/alu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/alutest.vhd
    Info (12022): Found design unit 1: alutest-tb File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/alutest.vhd Line: 9
    Info (12023): Found entity 1: alutest File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/alutest.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/flagsreg.vhd
    Info (12022): Found design unit 1: flagsreg-description File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/flagsreg.vhd Line: 15
    Info (12023): Found entity 1: flagsreg File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/flagsreg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/flagsregtest.vhd
    Info (12022): Found design unit 1: flagsregtest-tb File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/flagsregtest.vhd Line: 9
    Info (12023): Found entity 1: flagsregtest File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/flagsregtest.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/eatercpu.vhd
    Info (12022): Found design unit 1: eatercpu-description File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 12
    Info (12023): Found entity 1: eatercpu File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/ramip2.vhd
    Info (12022): Found design unit 1: ramip2-SYN File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip2.vhd Line: 55
    Info (12023): Found entity 1: ramip2 File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip2.vhd Line: 43
Info (12127): Elaborating entity "eatercpu" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(94): used explicit default value for signal "fld" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 94
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(95): used explicit default value for signal "orld" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 95
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(96): used explicit default value for signal "oea" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 96
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(97): used explicit default value for signal "loada" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 97
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(98): used explicit default value for signal "oeb" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 98
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(99): used explicit default value for signal "loadb" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 99
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(100): used explicit default value for signal "aluout" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 100
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(101): used explicit default value for signal "alusub" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 101
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(102): used explicit default value for signal "pcld" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 102
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(103): used explicit default value for signal "pco" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 103
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(104): used explicit default value for signal "pcc" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 104
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(105): used explicit default value for signal "mald" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 105
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(106): used explicit default value for signal "ramo" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 106
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(107): used explicit default value for signal "ramw" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 107
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(108): used explicit default value for signal "iro" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 108
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(109): used explicit default value for signal "irld" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 109
Warning (10540): VHDL Signal Declaration warning at eatercpu.vhd(110): used explicit default value for signal "mcc" because signal was never assigned a value File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 110
Warning (10036): Verilog HDL or VHDL warning at eatercpu.vhd(119): object "zflag_out" assigned a value but never read File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 119
Warning (10036): Verilog HDL or VHDL warning at eatercpu.vhd(120): object "cflag_out" assigned a value but never read File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 120
Warning (10036): Verilog HDL or VHDL warning at eatercpu.vhd(121): object "mcout" assigned a value but never read File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 121
Warning (10036): Verilog HDL or VHDL warning at eatercpu.vhd(123): object "ir_logic_in" assigned a value but never read File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 123
Info (12128): Elaborating entity "pc" for hierarchy "pc:program_counter" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 128
Info (12128): Elaborating entity "progmem" for hierarchy "progmem:memory" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 129
Info (12128): Elaborating entity "ramip" for hierarchy "progmem:memory|ramip:memory" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd Line: 36
Info (12128): Elaborating entity "altsyncram" for hierarchy "progmem:memory|ramip:memory|altsyncram:altsyncram_component" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "progmem:memory|ramip:memory|altsyncram:altsyncram_component" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd Line: 62
Info (12133): Instantiated megafunction "progmem:memory|ramip:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../meminit.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_59s3.tdf
    Info (12023): Found entity 1: altsyncram_59s3 File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_59s3" for hierarchy "progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "reg" for hierarchy "reg:instruction_register" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 130
Info (12128): Elaborating entity "alu" for hierarchy "alu:logic_unit" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 134
Info (12128): Elaborating entity "flagsreg" for hierarchy "flagsreg:flags_register" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 135
Info (12128): Elaborating entity "microcounter" for hierarchy "microcounter:mc" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 136
Warning (10036): Verilog HDL or VHDL warning at microcounter.vhd(17): object "clear" assigned a value but never read File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/microcounter.vhd Line: 17
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|q_a[0]" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf Line: 37
        Warning (14320): Synthesized away node "progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|q_a[1]" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf Line: 61
        Warning (14320): Synthesized away node "progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|q_a[2]" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf Line: 85
        Warning (14320): Synthesized away node "progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|q_a[3]" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf Line: 109
        Warning (14320): Synthesized away node "progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|q_a[4]" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf Line: 133
        Warning (14320): Synthesized away node "progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|q_a[5]" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf Line: 157
        Warning (14320): Synthesized away node "progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|q_a[6]" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf Line: 181
        Warning (14320): Synthesized away node "progmem:memory|ramip:memory|altsyncram:altsyncram_component|altsyncram_59s3:auto_generated|q_a[7]" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/db/altsyncram_59s3.tdf Line: 205
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cpu_out[0]" is stuck at GND File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 9
    Warning (13410): Pin "cpu_out[1]" is stuck at GND File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 9
    Warning (13410): Pin "cpu_out[2]" is stuck at GND File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 9
    Warning (13410): Pin "cpu_out[3]" is stuck at GND File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 9
    Warning (13410): Pin "cpu_out[4]" is stuck at GND File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 9
    Warning (13410): Pin "cpu_out[5]" is stuck at GND File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 9
    Warning (13410): Pin "cpu_out[6]" is stuck at GND File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 9
    Warning (13410): Pin "cpu_out[7]" is stuck at GND File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 9
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock_in" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 7
    Warning (15610): No output dependent on input pin "clear_in" File: C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/eatercpu.vhd Line: 8
Info (21057): Implemented 10 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4796 megabytes
    Info: Processing ended: Sun Apr 28 15:48:43 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:53


