#type; CCU
#base; CCU 0x01C20000

#regdef; PLL_CPU_CTRL_REG;  0x0000; PLL_CPU Control Register
#regdef; PLL_AUDIO_CTRL_REG;  0x0008; PLL_AUDIO Control Register
#regdef; PLL_VIDEO_CTRL_REG;  0x0010; PLL_VIDEO Control Register
#regdef; PLL_VE_CTRL_REG;  0x0018; PLL_VE Control Register
#regdef; PLL_DDR0_CTRL_REG;  0x0020; PLL_DDR0 Control Register
#regdef; PLL_PERIPH0_CTRL_REG;  0x0028; PLL_PERIPH0 Control Register 
#regdef; PLL_ISP_CTRL_REG;  0x002C; PLL_ISP Control Register
#regdef; PLL_PERIPH1_CTRL_REG;  0x0044; PLL_PERIPH1 Control Register
#regdef; PLL_DDR1_CTRL_REG;  0x004C; PLL_DDR1 Control Register
#regdef; CPU_AXI_CFG_REG;  0x0050; CPU/AXI Configuration Register 
#regdef; AHB_APB0_CFG_REG;  0x0054; AHB/APB0 Configuration Register
#regdef; APB1_CFG_REG;  0x0058; APB1 Configuration Register
#regdef; AHB2_CFG_REG;  0x005C; AHB2 Configuration Register
#regdef; BUS_CLK_GATING_REG0;  0x0060; Bus Clock Gating Register 0
#regdef; BUS_CLK_GATING_REG1;  0x0064; Bus Clock Gating Register 1
#regdef; BUS_CLK_GATING_REG2;  0x0068; Bus Clock Gating Register 2
#regdef; BUS_CLK_GATING_REG3;  0x006C; Bus Clock Gating Register 3
#regdef; BUS_CLK_GATING_REG4;  0x0070; Bus Clock Gating Register4
#regdef; SDMMC0_CLK_REG;  0x0088; SDMMC0 Clock Register
#regdef; SDMMC1_CLK_REG;  0x008C; SDMMC1 Clock Register
#regdef; SDMMC2_CLK_REG;  0x0090; SDMMC2 Clock Register
#regdef; SS_CLK_REG;  0x009C; SS Clock Register
#regdef; SPI_CLK_REG;  0x00A0; SPI Clock Register
#regdef; I2S/PCM_CLK_REG;  0x00B0; I2S/PCM Clock Register
#regdef; USBPHY_CFG_REG;  0x00CC; USBPHY Configuration Register
#regdef; DRAM_CFG_REG;  0x00F4; DRAM Configuration Register
#regdef; PLL_DDR1_CFG_REG;  0x00F8; PLL_DDR Configuration Register
#regdef; MBUS_RST_REG;  0x00FC; MBUS Reset Register
#regdef; DRAM_CLK_GATING_REG;  0x0100; DRAM Clock Gating Register
#regdef; DE_CLK_REG;  0x0104; DE Clock Register
#regdef; TCON_CLK_REG;  0x0118; TCON Clock Register
#regdef; CSI_MISC_CLK_REG;  0x0130; CSI_MISC Clock Register
#regdef; CSI_CLK_REG;  0x0134; CSI Clock Register
#regdef; VE_CLK_REG;  0x013C; VE Clock Register
#regdef; AC_DIG_CLK_REG;  0x0140; AC Digital Clock Register
#regdef; AVS_CLK_REG;  0x0144; AVS Clock Register
#regdef; MBUS_CLK_REG;  0x015C; MBUS Clock Register
#regdef; MIPI_CSI_REG;  0x016C; MIPI_CSI Register
#regdef; PLL_STABLE_TIME_REG0;  0x0200; PLL Stable Time Register0
#regdef; PLL_STABLE_TIME_REG1;  0x0204; PLL Stable Time Register1
#regdef; PLL_CPU_BIAS_REG;  0x0220; PLL_CPU Bias Register
#regdef; PLL_AUDIO_BIAS_REG;  0x0224; PLL_AUDIO Bias Register
#regdef; PLL_VIDEO_BIAS_REG;  0x0228; PLL_VIDEO Bias Register
#regdef; PLL_VE_BIAS_REG;  0x022C; PLL_VE Bias Register
#regdef; PLL_DDR0_BIAS_REG;  0x0230; PLL_DDR0 Bias Register
#regdef; PLL_PERIPH0_BIAS_REG;  0x0234; PLL_PERIPH0 Bias Register
#regdef; PLL_ISP_BIAS_REG;  0x0238; PLL_ISP Bias Register
#regdef; PLL_PERIPH1_BIAS_REG;  0x0244; PLL_PERIPH1 Bias Register
#regdef; PLL_DDR1_BIAS_REG;  0x024C; PLL_DDR1 Bias Register
#regdef; PLL_CPU_TUN_REG;  0x0250; PLL_CPU Tuning Register
#regdef; PLL_DDR0_TUN_REG;  0x0260; PLL_DDR0 Tuning Register
#regdef; PLL_CPU_PAT_CTRL_REG;  0x0280; PLL_CPU Pattern Control Register 
#regdef; PLL_AUDIO_PAT_CTRL_REG;  0x0284; PLL_AUDIO Pattern Control Register
#regdef; PLL_VIDEO_PAT_CTRL_REG;  0x0288; PLL_VIDEO Pattern Control Register
#regdef; PLL_VE_PAT_CTRL_REG;  0x028C; PLL_VE Pattern Control Register
#regdef; PLL_DDR0_PAT_CTRL_REG;  0x0290; PLL_DDR0 Pattern Control Register
#regdef; PLL_ISP_PAT_CTRL_REG;  0x0298; PLL_ISP Pattern Control Register
#regdef; PLL_PERIPH1_PAT_CTRL_REG;  0x02A4; PLL_PERIPH1 Pattern Control Register
#regdef; PLL_DDR1_PAT_CTRL_REG0;  0x02AC; PLL_DDR1 Pattern Control Register0
#regdef; PLL_DDR1_PAT_CTRL_REG1;  0x02B0; PLL_DDR1 Pattern Control Register1
#regdef; BUS_SOFT_RST_REG0;  0x02C0; Bus Software Reset Register 0
#regdef; BUS_SOFT_RST_REG1;  0x02C4; Bus Software Reset Register 1
#regdef; BUS_SOFT_RST_REG2;  0x02C8; Bus Software Reset Register 2
#regdef; BUS_SOFT_RST_REG3;  0x02D0; Bus Software Reset Register 3
#regdef; BUS_SOFT_RST_REG4;  0x02D8; Bus Software Reset Register 4
#regdef; PS_CTRL_REG;  0x0300; PS Control Register
#regdef; PS_CNT_REG;  0x0304; PS Counter Register

#regdef; padding 0; 1024; Placeholder for alignment
#typeend;
