{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 17:04:37 2022 " "Info: Processing started: Wed May 11 17:04:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "datapath EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"datapath\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 34 " "Warning: No exact pin location assignment(s) for 8 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[0\] " "Info: Pin dout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[1\] " "Info: Pin dout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[2\] " "Info: Pin dout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[3\] " "Info: Pin dout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[4\] " "Info: Pin dout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[5\] " "Info: Pin dout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[6\] " "Info: Pin dout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[7\] " "Info: Pin dout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 21 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN 21 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|ctick " "Info: Destination node fsmctrl:U0\|ctick" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|ctick } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|clk_fresh " "Info: Destination node fsmctrl:U0\|clk_fresh" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 62 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_fresh } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsmctrl:U0\|ctick  " "Info: Automatically promoted node fsmctrl:U0\|ctick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|clk_state " "Info: Destination node fsmctrl:U0\|clk_state" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_state } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|ctick~4 " "Info: Destination node fsmctrl:U0\|ctick~4" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|ctick~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|ctick } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsmctrl:U0\|clk_state  " "Info: Automatically promoted node fsmctrl:U0\|clk_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|clk_state~0 " "Info: Destination node fsmctrl:U0\|clk_state~0" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_state~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_state } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsmctrl:U0\|clk_fresh  " "Info: Automatically promoted node fsmctrl:U0\|clk_fresh " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|clk_fresh~1 " "Info: Destination node fsmctrl:U0\|clk_fresh~1" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 62 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_fresh~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 62 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_fresh } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 0 8 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 7 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 8 16 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register fsmctrl:U0\|vmcode\[8\] register sw_pc_ar:U1\|pc\[1\] -11.958 ns " "Info: Slack time is -11.958 ns between source register \"fsmctrl:U0\|vmcode\[8\]\" and destination register \"sw_pc_ar:U1\|pc\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.426 ns + Largest register register " "Info: + Largest register to register requirement is -2.426 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.136 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 7.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.970 ns) 3.435 ns fsmctrl:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.611 ns) + CELL(0.970 ns) = 3.435 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.000 ns) 5.638 ns fsmctrl:U0\|ctick~clkctrl 3 COMB Unassigned 133 " "Info: 3: + IC(2.203 ns) + CELL(0.000 ns) = 5.638 ns; Loc. = Unassigned; Fanout = 133; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.136 ns sw_pc_ar:U1\|pc\[1\] 4 REG Unassigned 4 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.136 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'sw_pc_ar:U1\|pc\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsmctrl:U0|ctick~clkctrl sw_pc_ar:U1|pc[1] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.89 % ) " "Info: Total cell delay = 2.490 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.646 ns ( 65.11 % ) " "Info: Total interconnect delay = 4.646 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.136 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 7.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.970 ns) 3.435 ns fsmctrl:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.611 ns) + CELL(0.970 ns) = 3.435 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.000 ns) 5.638 ns fsmctrl:U0\|ctick~clkctrl 3 COMB Unassigned 133 " "Info: 3: + IC(2.203 ns) + CELL(0.000 ns) = 5.638 ns; Loc. = Unassigned; Fanout = 133; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.136 ns sw_pc_ar:U1\|pc\[1\] 4 REG Unassigned 4 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.136 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'sw_pc_ar:U1\|pc\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsmctrl:U0|ctick~clkctrl sw_pc_ar:U1|pc[1] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.89 % ) " "Info: Total cell delay = 2.490 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.646 ns ( 65.11 % ) " "Info: Total interconnect delay = 4.646 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.298 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 10.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.970 ns) 3.435 ns fsmctrl:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.611 ns) + CELL(0.970 ns) = 3.435 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.970 ns) 6.311 ns fsmctrl:U0\|clk_state 3 REG Unassigned 2 " "Info: 3: + IC(1.906 ns) + CELL(0.970 ns) = 6.311 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fsmctrl:U0\|clk_state'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { fsmctrl:U0|ctick fsmctrl:U0|clk_state } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.489 ns) + CELL(0.000 ns) 8.800 ns fsmctrl:U0\|clk_state~clkctrl 4 COMB Unassigned 24 " "Info: 4: + IC(2.489 ns) + CELL(0.000 ns) = 8.800 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'fsmctrl:U0\|clk_state~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { fsmctrl:U0|clk_state fsmctrl:U0|clk_state~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 10.298 ns fsmctrl:U0\|vmcode\[8\] 5 REG Unassigned 10 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 10.298 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'fsmctrl:U0\|vmcode\[8\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsmctrl:U0|clk_state~clkctrl fsmctrl:U0|vmcode[8] } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 33.60 % ) " "Info: Total cell delay = 3.460 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.838 ns ( 66.40 % ) " "Info: Total interconnect delay = 6.838 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.298 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 10.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.970 ns) 3.435 ns fsmctrl:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.611 ns) + CELL(0.970 ns) = 3.435 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.970 ns) 6.311 ns fsmctrl:U0\|clk_state 3 REG Unassigned 2 " "Info: 3: + IC(1.906 ns) + CELL(0.970 ns) = 6.311 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fsmctrl:U0\|clk_state'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { fsmctrl:U0|ctick fsmctrl:U0|clk_state } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.489 ns) + CELL(0.000 ns) 8.800 ns fsmctrl:U0\|clk_state~clkctrl 4 COMB Unassigned 24 " "Info: 4: + IC(2.489 ns) + CELL(0.000 ns) = 8.800 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'fsmctrl:U0\|clk_state~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { fsmctrl:U0|clk_state fsmctrl:U0|clk_state~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 10.298 ns fsmctrl:U0\|vmcode\[8\] 5 REG Unassigned 10 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 10.298 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'fsmctrl:U0\|vmcode\[8\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsmctrl:U0|clk_state~clkctrl fsmctrl:U0|vmcode[8] } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 33.60 % ) " "Info: Total cell delay = 3.460 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.838 ns ( 66.40 % ) " "Info: Total interconnect delay = 6.838 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.532 ns - Longest register register " "Info: - Longest register to register delay is 9.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsmctrl:U0\|vmcode\[8\] 1 REG Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'fsmctrl:U0\|vmcode\[8\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|vmcode[8] } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.370 ns) 1.596 ns exp_r_alu:U3\|bus_reg~42 2 COMB Unassigned 1 " "Info: 2: + IC(1.226 ns) + CELL(0.370 ns) = 1.596 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~42'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { fsmctrl:U0|vmcode[8] exp_r_alu:U3|bus_reg~42 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 2.407 ns exp_r_alu:U3\|bus_reg~43 3 COMB Unassigned 3 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 2.407 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.184 ns) 7.591 ns exp_r_alu:U3\|d\[1\]~47 4 COMB LOOP Unassigned 4 " "Info: 4: + IC(0.000 ns) + CELL(5.184 ns) = 7.591 ns; Loc. = Unassigned; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[1\]~47'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~45 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|bus_reg~45\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~45 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[1\]~47 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|d\[1\]~47\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~46 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|bus_reg~46\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~46 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~44 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|bus_reg~44\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~45 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~46 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~44 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 8.402 ns sw_pc_ar:U1\|bus_reg~10 5 COMB Unassigned 2 " "Info: 5: + IC(0.187 ns) + CELL(0.624 ns) = 8.402 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'sw_pc_ar:U1\|bus_reg~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { exp_r_alu:U3|d[1]~47 sw_pc_ar:U1|bus_reg~10 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.460 ns) 9.532 ns sw_pc_ar:U1\|pc\[1\] 6 REG Unassigned 4 " "Info: 6: + IC(0.670 ns) + CELL(0.460 ns) = 9.532 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'sw_pc_ar:U1\|pc\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { sw_pc_ar:U1|bus_reg~10 sw_pc_ar:U1|pc[1] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.262 ns ( 76.19 % ) " "Info: Total cell delay = 7.262 ns ( 76.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.270 ns ( 23.81 % ) " "Info: Total interconnect delay = 2.270 ns ( 23.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.532 ns" { fsmctrl:U0|vmcode[8] exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 sw_pc_ar:U1|bus_reg~10 sw_pc_ar:U1|pc[1] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.532 ns" { fsmctrl:U0|vmcode[8] exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 sw_pc_ar:U1|bus_reg~10 sw_pc_ar:U1|pc[1] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.532 ns register register " "Info: Estimated most critical path is register to register delay of 9.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsmctrl:U0\|vmcode\[8\] 1 REG LAB_X18_Y7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y7; Fanout = 10; REG Node = 'fsmctrl:U0\|vmcode\[8\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|vmcode[8] } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.370 ns) 1.596 ns exp_r_alu:U3\|bus_reg~42 2 COMB LAB_X18_Y8 1 " "Info: 2: + IC(1.226 ns) + CELL(0.370 ns) = 1.596 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~42'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { fsmctrl:U0|vmcode[8] exp_r_alu:U3|bus_reg~42 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 2.407 ns exp_r_alu:U3\|bus_reg~43 3 COMB LAB_X18_Y8 3 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 2.407 ns; Loc. = LAB_X18_Y8; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.184 ns) 7.591 ns exp_r_alu:U3\|d\[1\]~47 4 COMB LOOP LAB_X20_Y10 4 " "Info: 4: + IC(0.000 ns) + CELL(5.184 ns) = 7.591 ns; Loc. = LAB_X20_Y10; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[1\]~47'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~45 LAB_X18_Y10 " "Info: Loc. = LAB_X18_Y10; Node \"exp_r_alu:U3\|bus_reg~45\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~45 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[1\]~47 LAB_X20_Y10 " "Info: Loc. = LAB_X20_Y10; Node \"exp_r_alu:U3\|d\[1\]~47\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~46 LAB_X20_Y10 " "Info: Loc. = LAB_X20_Y10; Node \"exp_r_alu:U3\|bus_reg~46\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~46 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~44 LAB_X18_Y10 " "Info: Loc. = LAB_X18_Y10; Node \"exp_r_alu:U3\|bus_reg~44\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~45 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~46 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~44 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 8.402 ns sw_pc_ar:U1\|bus_reg~10 5 COMB LAB_X20_Y10 2 " "Info: 5: + IC(0.187 ns) + CELL(0.624 ns) = 8.402 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'sw_pc_ar:U1\|bus_reg~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { exp_r_alu:U3|d[1]~47 sw_pc_ar:U1|bus_reg~10 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.460 ns) 9.532 ns sw_pc_ar:U1\|pc\[1\] 6 REG LAB_X21_Y10 4 " "Info: 6: + IC(0.670 ns) + CELL(0.460 ns) = 9.532 ns; Loc. = LAB_X21_Y10; Fanout = 4; REG Node = 'sw_pc_ar:U1\|pc\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { sw_pc_ar:U1|bus_reg~10 sw_pc_ar:U1|pc[1] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.262 ns ( 76.19 % ) " "Info: Total cell delay = 7.262 ns ( 76.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.270 ns ( 23.81 % ) " "Info: Total interconnect delay = 2.270 ns ( 23.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.532 ns" { fsmctrl:U0|vmcode[8] exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 sw_pc_ar:U1|bus_reg~10 sw_pc_ar:U1|pc[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Warning: Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[0\] 0 " "Info: Pin \"dout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[1\] 0 " "Info: Pin \"dout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[2\] 0 " "Info: Pin \"dout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[3\] 0 " "Info: Pin \"dout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[4\] 0 " "Info: Pin \"dout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[5\] 0 " "Info: Pin \"dout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[6\] 0 " "Info: Pin \"dout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[7\] 0 " "Info: Pin \"dout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[0\] 0 " "Info: Pin \"seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[1\] 0 " "Info: Pin \"seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[2\] 0 " "Info: Pin \"seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[3\] 0 " "Info: Pin \"seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[4\] 0 " "Info: Pin \"seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[5\] 0 " "Info: Pin \"seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[6\] 0 " "Info: Pin \"seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[7\] 0 " "Info: Pin \"seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[0\] 0 " "Info: Pin \"y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[1\] 0 " "Info: Pin \"y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[2\] 0 " "Info: Pin \"y\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[3\] 0 " "Info: Pin \"y\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[4\] 0 " "Info: Pin \"y\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[5\] 0 " "Info: Pin \"y\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[6\] 0 " "Info: Pin \"y\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[7\] 0 " "Info: Pin \"y\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning: Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[0\] a permanently disabled " "Info: Pin dout\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[1\] a permanently disabled " "Info: Pin dout\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[2\] a permanently disabled " "Info: Pin dout\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[3\] a permanently disabled " "Info: Pin dout\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[4\] a permanently disabled " "Info: Pin dout\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[5\] a permanently disabled " "Info: Pin dout\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[6\] a permanently disabled " "Info: Pin dout\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[7\] a permanently disabled " "Info: Pin dout\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Warning: Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[0\] VCC " "Info: Pin dout\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[1\] VCC " "Info: Pin dout\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[2\] VCC " "Info: Pin dout\[2\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[3\] VCC " "Info: Pin dout\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[4\] VCC " "Info: Pin dout\[4\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[5\] VCC " "Info: Pin dout\[5\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[6\] VCC " "Info: Pin dout\[6\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[7\] VCC " "Info: Pin dout\[7\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg\[0\] GND " "Info: Pin seg\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { seg[0] } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg\[0\]" } } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 13 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 17:04:39 2022 " "Info: Processing ended: Wed May 11 17:04:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
