/*
 * stm32f411xx.h
 *
 *  Created on: Apr 18, 2023
 *      Author: ad
 */

#ifndef INC_STM32F411XX_H_
#define INC_STM32F411XX_H_


/******************************************************************************************************************
 -----------------------BASE ADDRESS OF FLASH AND SRAM MEMORIES--------------------------------------------
 ***********************************************************************************************************************/
#define FLASH_BASEADDR 	0x08000000U  //address should always keep as unsigned. use ul - unsinged long
#define SRAM1_BASEADDR 	0x20000000U  //get this information easily from microcontroller specifications document
//#define SRAM2_BASEADDR
#define ROM 			0x1FFF0000U //system memory is called ROM
#define SRAM 			SRAM1_BASEADDR

/******************************************************************************************************************
 -----------------------AHBx AND APBx BUS PERIPHERAL BASE ADDRESSES--------------------------------------------
 ***********************************************************************************************************************/
#define PERIPH_BASE		0x40000000U
#define APB1PERIPH_BASE	PERIPH_BASE
#define APB2PERIPH_BASE	0x40010000U
#define AHB1PERIPH_BASE	0x40020000U
#define AHB2PERIPH_BASE	0x50000000U

/******************************************************************************************************************
 -----------------------BASE ADDRESS OF PERIPHERALS WHICH ARE HANGING ON AHB1 BUS--------------------------------------------
 ***********************************************************************************************************************/
#define GPIOA_BASEADDR	(APB1PERIPH_BASE + 0x0000)
#define GPIOB_BASEADDR	(APB1PERIPH_BASE + 0x0400)
#define GPIOC_BASEADDR	(APB1PERIPH_BASE + 0x0800)
#define GPIOD_BASEADDR	(APB1PERIPH_BASE + 0x0C00)
#define GPIOE_BASEADDR	(APB1PERIPH_BASE + 0x1000)
#define GPIOH_BASEADDR	(APB1PERIPH_BASE + 0x1C00)

/******************************************************************************************************************
 -----------------------BASE ADDRESS OF PERIPHERALS WHICH ARE HANGING ON APB1 BUS--------------------------------------------
 ***********************************************************************************************************************/
#define I2S2EXT_BASEADDR ()


#endif /* INC_STM32F411XX_H_ */
