{"top":"global.FullAdder",
"namespaces":{
  "global":{
    "modules":{
      "FullAdder":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["CIN","BitIn"],
          ["O","Bit"],
          ["COUT","Bit"]
        ]],
        "instances":{
          "inst0":{
            "modref":"global.fold_xor3None"
          },
          "inst1":{
            "modref":"global.Or3xNone"
          },
          "inst2":{
            "modref":"corebit.and"
          },
          "inst3":{
            "modref":"corebit.and"
          },
          "inst4":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.I0","inst0.I0"],
          ["self.I1","inst0.I1"],
          ["self.CIN","inst0.I2"],
          ["self.O","inst0.O"],
          ["inst2.out","inst1.I0"],
          ["inst3.out","inst1.I1"],
          ["inst4.out","inst1.I2"],
          ["self.COUT","inst1.O"],
          ["self.I0","inst2.in0"],
          ["self.I1","inst2.in1"],
          ["self.I1","inst3.in0"],
          ["self.CIN","inst3.in1"],
          ["self.I0","inst4.in0"],
          ["self.CIN","inst4.in1"]
        ]
      },
      "Or3xNone":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.orr",
            "genargs":{"width":["Int",3]}
          }
        },
        "connections":[
          ["self.I0","inst0.in.0"],
          ["self.I1","inst0.in.1"],
          ["self.I2","inst0.in.2"],
          ["self.O","inst0.out"]
        ]
      },
      "fold_xor3None":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "modref":"corebit.xor"
          },
          "inst1":{
            "modref":"corebit.xor"
          }
        },
        "connections":[
          ["self.I0","inst0.in0"],
          ["self.I1","inst0.in1"],
          ["inst1.in0","inst0.out"],
          ["self.I2","inst1.in1"],
          ["self.O","inst1.out"]
        ]
      }
    }
  }
}
}