# compile vhdl design source files
vhdl xil_defaultlib  "../../../NOT_Gate.srcs/sources_1/new/NOT_Gate.vhd"
vhdl xil_defaultlib  "../../../NOT_Gate.srcs/sim_1/new/NOT_Gate_tbw.vhd"

# Do not sort compile order
nosort
