<?xml version="1.0" encoding="UTF-8"?>
<module id="IQN_AIL" HW_revision="" XML_version="1" description="">
  <!--  -->
  <register id="AIL_IQ_EFE_Channel_Configuration_Register" offset="0x00000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_EN" width="1" begin="0" end="0" description="Enable channel" rwaccess="RW" />
    <bitfield id="CHAN_OBSAI_CTL" width="1" begin="1" end="1" description="Selects when OBSAI CTL traffic is being passed on an SI_IQ channel (CPRI CTL traffic is passed on the SI_CTL). CTL traffic is on-demand while AxC traffic is streaming. Prevents SI_IQ from activating the starvation handling circuits when packet traffic is" rwaccess="RW" />
    <bitfield id="CHAN_ENET_CTL" width="1" begin="2" end="2" description="Selects ENET mode when high and non-ENET mode when low." rwaccess="RW" />
    <bitfield id="AXC_FINE_OFFSET" width="2" begin="5" end="4" description="Selects sample in a QSD that would be the start of the frame." rwaccess="RW" />
    <bitfield id="CHAN_TDD_FRC_OFF" width="1" begin="8" end="8" description="Alternate TDD mode for controlling TDD also used for GSM Base Band Hopping. APP SW controls updates this bit each symbol of time to control whether the next symbol will be TDD OFF. TDD OFF channels generate no Ingress DMA traffic and expect no Egress DMA" rwaccess="RW" />
    <bitfield id="CHAN_RADIO_SEL" width="3" begin="14" end="12" description="Assigns each channel to one of eight radio standard groups. i.e. radio standard 0 may be LTE 20MHz" rwaccess="RW" />
  </register>
  <register id="AIL_IQ_EFE_Configuration_Register" offset="0x00200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="LOOPBACK_EN" width="1" begin="0" end="0" description="(TI use Only) 0x1: Ingress data from ICC is looped back to Egress data to ICC. DMA traffic is unused. (i.e. for purpose of early DFE only testing)" rwaccess="RW" />
  </register>
  <register id="AIL_IQ_EFE_Global_Enable_Set_Reg" offset="0x00240" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which sets (enables) global enable" rwaccess="W" />
  </register>
  <register id="AIL_IQ_EFE_Global_Enable_Clear_Reg" offset="0x00244" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which clears (enables) global enable" rwaccess="W" />
  </register>
  <register id="AIL_IQ_EFE_Global_Enable_Status" offset="0x00248" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: efe_ON 0x0:efe_OFF" rwaccess="R" />
  </register>
  <register id="AIL_IQ_EFE_Channel_ON_Status_Reg" offset="0x00260" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_ON" width="32" begin="31" end="0" description="0x1: CHAN_ON 0x0:CHAN_OFF" rwaccess="R" />
  </register>
  <register id="AIL_IQ_EFE_IN_Packet_Status_Registers" offset="0x00280" width="32" description="(1 of 1, stride 0)">
    <bitfield id="IN_PKT" width="32" begin="31" end="0" description="0x1: IN_PKT 0x0:OUT_PKT" rwaccess="R" />
  </register>
  <register id="AIL_IQ_EFE_DMA_SYNC_Status_Registers" offset="0x002a0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DMA_SYNC" width="32" begin="31" end="0" description="0x1: DMA synchronized to radio timing for this channel 0x0:DMA not synchronized to radio timing for this channel. Channel is in in re-sync mode." rwaccess="R" />
  </register>
  <register id="AIL_IQ_EFE_Frame_Count_Register" offset="0x00400" width="32" description="(1 of 1, stride 0)">
    <bitfield id="SYM_TC" width="8" begin="7" end="0" description="Radio Framing Counter. Symbol Count. Number of symbols per frame programmed as a terminal count." rwaccess="RW" />
    <bitfield id="INDEX_SC" width="8" begin="15" end="8" description="Radio Framing Counter. Index Counter Starting Location. Starting location of the Sample Terminal Count LUT loaded into the Index Counter when it first starts and each time it wraps. Depending on the radio standard, the index will wrap once per radio frame" rwaccess="RW" />
    <bitfield id="INDEX_TC" width="8" begin="23" end="16" description="Radio Framing Counter. Index Counter Terminal Count. Index counter terminal count which is the last value of the Index Counter before it wraps. For simple use case, program same as frm_sym_tc." rwaccess="RW" />
  </register>
  <register id="AIL_SI_IQ_efe_Radio_Standard_Configuration" offset="0x00420" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_FIRST_SYM" width="8" begin="7" end="0" description="Selects first symbol to start TDD" rwaccess="RW" />
    <bitfield id="TDD_LUT_EN" width="1" begin="8" end="8" description="Enable TDD" rwaccess="RW" />
    <bitfield id="GSM_AXC_BBHOP_MODE" width="1" begin="9" end="9" description="Enables Base-band Hopping mode" rwaccess="RW" />
    <bitfield id="GSM_CMP_MODE" width="1" begin="10" end="10" description="Enables GSM Compressed mode" rwaccess="RW" />
  </register>
  <register id="AIL_IQ_efe_Radio_Standard_0_TDD_ENABLE_LUT" offset="0x00440" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_efe_Radio_Standard_1_TDD_ENABLE_LUT" offset="0x00460" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_efe_Radio_Standard_2_TDD_ENABLE_LUT" offset="0x00480" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_efe_Radio_Standard_3_TDD_ENABLE_LUT" offset="0x004a0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_efe_Radio_Standard_4_TDD_ENABLE_LUT" offset="0x004c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_efe_Radio_Standard_5_TDD_ENABLE_LUT" offset="0x004e0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_efe_Radio_Standard_6_TDD_ENABLE_LUT" offset="0x00500" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_efe_Radio_Standard_7_TDD_ENABLE_LUT" offset="0x00520" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_EFE_Channel_AXC_Offset_Reg" offset="0x00600" width="32" description="(1 of 64, stride 4)">
    <bitfield id="AXC_OFFSET" width="25" begin="24" end="0" description="AxC-by-AxC delay control. Allows different timing alignments for each AxC. DIO, AID applicactions this is a 4 sample offset relatvie to the group or TDM of AxC. AIL CPRI, this is a sample offset relative to the CPRI AxC Group. AIL OBSAI, this is a Radio" rwaccess="RW" />
  </register>
  <register id="AIL_IQ_EFE_AxC_Framing_Sample_Terminal_Count" offset="0x00800" width="32" description="(1 of 256, stride 4)">
    <bitfield id="SAMP_TC" width="18" begin="17" end="0" description="Radio Framing Counter. Number of samples (4 Bytes) per radio symbol programmed as a terminal count" rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_AxC_TDM_Look_Up_Table" offset="0x00c00" width="32" description="(1 of 256, stride 4)">
    <bitfield id="axc" width="6" begin="5" end="0" description="List of AxC indexes giving TDM AxC order over CPRI or OBSAI link" rwaccess="RW" />
    <bitfield id="en" width="1" begin="7" end="7" description="Enables each entry. Disabled entries will result in zeroed CPRI containers. Main use of this disable, so APP SW is not required to maintain unique AxC value for unused containers." rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_PHY_Configuration_Register" offset="0x01000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="phy_en" width="1" begin="0" end="0" description="SI Egress AIL scheduler, PHY FSM is enabled to turn ON, will turn on next PE_FB from uAT" rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_PHY_Status_Register" offset="0x01004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="phy_on" width="1" begin="0" end="0" description="SI Egress AIL scheduler, active high, indicating that the PE PHY is in ON state. PE PHY will only turn ON/OFF on PE_FB boundaries." rwaccess="R" />
  </register>
  <register id="AIL_SI_PE_OBSAI_Modulo_Transmit_Rule" offset="0x01080" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rule_mod" width="12" begin="11" end="0" description="Modulo Terminal count of the rule counter. Dictates the period of the rule. Terminal count is the OBSAI Module minus 1." rwaccess="RW" />
    <bitfield id="rule_en" width="1" begin="12" end="12" description="Transmission Rule Enable." rwaccess="RW" />
    <bitfield id="rule_ctl_msg" width="1" begin="13" end="13" description="1: Module Rule oppeations on OBSAI control messages 0: AxC messages" rwaccess="RW" />
    <bitfield id="rule_index" width="12" begin="27" end="16" description="Index. Transmission Rule. Index indicates at which count the rule will fire." rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_OBSAI_Dual_Bit_Map_Rule_Configuration" offset="0x01100" width="32" description="(1 of 32, stride 8)">
    <bitfield id="dbm_en" width="1" begin="0" end="0" description="DBMF Enable: When disabled and MOD rule fires, first AxC LUT entry is used and other DBM programming is disregarded" rwaccess="RW" />
    <bitfield id="dbm_radstd" width="4" begin="6" end="3" description="OBSAI only: Radio Standard 0-7 corresponding to the given rule. Controls which RADT to be used flr AxC_Offset comparison. Highly recommended to use a single rule per radio standard to simplify AxC_Offset calculations" rwaccess="RW" />
    <bitfield id="dbm_x" width="7" begin="14" end="8" description="DBMF max number of supported channels" rwaccess="RW" />
    <bitfield id="dbm_1mult" width="5" begin="20" end="16" description="DBMF repititions of map1" rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_OBSAI_Dual_Bit_Map_Rule_Configuration" offset="0x01104" width="32" description="(1 of 32, stride 8)">
    <bitfield id="dbm_1size" width="7" begin="6" end="0" description="DBMF number of bits of bit map1 to use." rwaccess="RW" />
    <bitfield id="dbm_2size" width="7" begin="14" end="8" description="DBMF number of bits of bit map2 to use." rwaccess="RW" />
    <bitfield id="dbm_lutstrt" width="8" begin="23" end="16" description="DBMF Starting address for chan TDM LUT pe_rule_chanlut. LUT is shared by all 32 DBM rules. Starting address indicates where pattern for this rule starts" rwaccess="RW" />
    <bitfield id="dbm_xbubble" width="7" begin="30" end="24" description="Normally programmed to 0 corresponding to 1 bubble when a bubble is indicated by Map1 or Map2 pattern. (Future Proof) feature allows a burst of bubbles to be inserted. Burst length indicated by this MMR" rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_OBSAI_Dual_Bit_Map_Rule__Bit_Map" offset="0x01400" width="32" description="(1 of 256, stride 4)">
    <bitfield id="dbm_bit_map" width="32" begin="31" end="0" description="DBMF bit map 1,2" rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_CPRI_Configuration_Register" offset="0x01800" width="32" description="(1 of 1, stride 0)">
    <bitfield id="axc_cont_tc" width="7" begin="6" end="0" description="CPRI,indicating how many CPRI AxC containers are supported within each basic frame. Value must be consistently programmed with AIL_PHY_Egress programmed values or erroneous operation will result.. Programmed values 0-to-63 correspond to length 1-to-64." rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_CPRI_Bubble_FSM_Configuration" offset="0x01820" width="32" description="(1 of 1, stride 0)">
    <bitfield id="knc" width="18" begin="31" end="14" description="(K x Nc) total number of containers per AxC Container Block. 0=one" rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_CPRI_Bubble_FSM_Configuration" offset="0x01840" width="32" description="(1 of 1, stride 0)">
    <bitfield id="gap_frac" width="12" begin="11" end="0" description="fsm-by-fsm, fractional number of containers between bubbles. 0=zero. Value is accumulated every bubble, in this way, a non-zero fraction eventually accumulates into the integer field" rwaccess="RW" />
    <bitfield id="gap_int" width="18" begin="29" end="12" description="fsm-by-fsm, integer number of containers between bubbles. 0=one which indicates every clock would be a bubble, assuming bub_gap_frac is also zero. Algorithm rewinds at the beginning of each AxC Container Block" rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_CPRI_TDM_FSM_Configuration_Register" offset="0x01860" width="32" description="(1 of 1, stride 0)">
    <bitfield id="en" width="1" begin="0" end="0" description="FIXME REMOVE THIS MMR FIELD... REDUNDANT WITH pe_cpri_radstd_cfg.en" rwaccess="RW" />
    <bitfield id="ncont" width="8" begin="15" end="8" description="number of AxC_LUT entries for this FSM (For each LTE20, 8 sequential entries within AxC_LUT)" rwaccess="RW" />
    <bitfield id="lutstrt" width="8" begin="23" end="16" description="first AxC_LUT entry for this fsm. Effectively controls how the table is shared betweeen up to 8 groups or fsm" rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_CPRI_Radio_Standard_Configuration" offset="0x01880" width="32" description="(1 of 1, stride 0)">
    <bitfield id="en" width="1" begin="0" end="0" description="Enable bit for the corresponding radio standard First enabled radstd must be radstd0, next radstd1, ..." rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_CPRI_Radio_Standard_Configuration" offset="0x018a0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="bfrm_offset" width="8" begin="7" end="0" description="Basic Frame Index of Radio Standard Offset" rwaccess="RW" />
    <bitfield id="hfrm_offset" width="8" begin="15" end="8" description="Hyper Frame Index of Radio Standard Offset" rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_CPRI_Radio_Standard_Configuration" offset="0x018c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="bfrm_num" width="18" begin="17" end="0" description="Number of Basic Frames in a Radio Standard" rwaccess="RW" />
  </register>
  <register id="AIL_SI_PE_CPRI_Radio_Standard_Status_Register" offset="0x018e0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="on" width="1" begin="0" end="0" description="0x1: RADSTD_ON 0x0:RADSTD_OFF" rwaccess="R" />
  </register>
  <register id="AIL_SI_PE_CPRI_Container_Look_Up_Table" offset="0x01900" width="32" description="(1 of 1, stride 0)">
    <bitfield id="lut_grp" width="3" begin="2" end="0" description="Group (radio standard) which container belongs to, 0-to-7. When programming must exactly match the AIL_PHY_CO programmed pperation." rwaccess="RW" />
    <bitfield id="lut_en" width="1" begin="3" end="3" description="Enable or Disable of each contain, even if disabled, CONT_LUT_GRP must be programmed correctly" rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IFE_Channel_Configuration_Register" offset="0x02000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_EN" width="1" begin="0" end="0" description="Enable channel" rwaccess="RW" />
    <bitfield id="CHAN_AXC_OFFSET" width="2" begin="3" end="2" description="AxC Offset" rwaccess="RW" />
    <bitfield id="CHAN_RADIO_SEL" width="3" begin="6" end="4" description="Radio Standard Select" rwaccess="RW" />
    <bitfield id="CHAN_TDD_FRC_OFF" width="1" begin="8" end="8" description="Forces a channel into the TDD OFF state on the next symbol after it is set to a 1 regardless of the TDD configuration of the radio standard variant the channel is assigned to." rwaccess="RW" />
    <bitfield id="CHAN_OBSAI_CTL" width="1" begin="9" end="9" description="Selects between OBSAI when high or CPRI when low." rwaccess="RW" />
    <bitfield id="CHAN_ENET_CTL" width="1" begin="10" end="10" description="Selects between OBSAI ENET when high or OBSAI NON_ENET when low. Only valid when CHAN_OBSAI_CTL is set" rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IFE_Frame_Count_Register" offset="0x02200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="SYM_TC" width="8" begin="7" end="0" description="Radio Framing Counter. Symbol Count. Number of symbols per frame programmed as a terminal count." rwaccess="RW" />
    <bitfield id="INDEX_SC" width="8" begin="15" end="8" description="Radio Framing Counter. Index Counter Starting Location. Starting location of the Sample Terminal Count LUT loaded into the Index Counter when it first starts and each time it wraps." rwaccess="RW" />
    <bitfield id="INDEX_TC" width="8" begin="23" end="16" description="Radio Framing Counter. Index Counter Terminal Count. Index counter terminal count which is the last value of the Index Counter before it wraps. For simple use case, program same as frm_sym_tc." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IFE_Radio_Standard_Configuration" offset="0x02220" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_LUT_EN" width="1" begin="0" end="0" description="Enable TDD" rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IFE_Radio_Standard_0_TDD_ENABLE_LUT" offset="0x02240" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IFE_Radio_Standard_1_TDD_ENABLE_LUT" offset="0x02260" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IFE_Radio_Standard_2_TDD_ENABLE_LUT" offset="0x02280" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IFE_Radio_Standard_3_TDD_ENABLE_LUT" offset="0x022a0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IFE_Radio_Standard_4_TDD_ENABLE_LUT" offset="0x022c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IFE_Radio_Standard_5_TDD_ENABLE_LUT" offset="0x022e0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IFE_Radio_Standard_6_TDD_ENABLE_LUT" offset="0x02300" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IFE_Radio_Standard_7_TDD_ENABLE_LUT" offset="0x02320" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IFE_Global_Enable_Set_Reg" offset="0x02340" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which sets (enables) global enable" rwaccess="W" />
  </register>
  <register id="AIL_IQ_IFE_Global_Enable_Clear_Reg" offset="0x02344" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which clears (enables) global enable" rwaccess="W" />
  </register>
  <register id="AIL_IQ_IFE_Global_Enable_Status" offset="0x02348" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: ife_ON 0x0:ife_OFF" rwaccess="R" />
  </register>
  <register id="AIL_IQ_IFE_Channel_ON_Status_Reg" offset="0x02350" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_ON" width="32" begin="31" end="0" description="0x1: CHAN_ON 0x0:CHAN_OFF" rwaccess="R" />
  </register>
  <register id="AIL_IQ_IFE_IN_Packet_Status_Registers" offset="0x02360" width="32" description="(1 of 1, stride 0)">
    <bitfield id="IN_PKT" width="32" begin="31" end="0" description="0x1: IN_PKT 0x0:OUT_PKT" rwaccess="R" />
  </register>
  <register id="AIL_IQ_IDC_Status_Register" offset="0x02384" width="32" description="(1 of 1, stride 0)">
    <bitfield id="EMPTY" width="1" begin="0" end="0" description="Empty indicator for both the PSI Staging FIFO and the CDC FIFO" rwaccess="R" />
  </register>
  <register id="AIL_IQ_IDC_In_Packet_Status_Register" offset="0x02390" width="32" description="(1 of 1, stride 0)">
    <bitfield id="INPKT" width="32" begin="31" end="0" description="Per-channel in packet status bits where a 0 indicates that the channel is not actively processing a packet and a 1 indicates that it is actively processing a packet. The inpkt to channel assignment is such that inpkt\[0\] is associated with channel 0 and" rwaccess="R" />
  </register>
  <register id="AIL_IQ_IDC_Configuration_Register" offset="0x023c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="FAIL_MARK_ONLY" width="1" begin="0" end="0" description="Controls how the IDC handles packet errors detected by IFE" rwaccess="RW" />
    <bitfield id="FRC_OFF_ALL" width="1" begin="1" end="1" description="Forces off all Ingress channels without waiting for an end of symbol or time slot. All open packets are automatically closed by creating an EOP for each open packet" rwaccess="RW" />
    <bitfield id="RM_FAIL_FRC_OFF_EN" width="1" begin="2" end="2" description="Forces off all Ingress channels without waiting for an end of symbol or time slot if there is an RM failure. All open packets are automatically closed by creating an EOP for each open packet" rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IDC_Channel_Configuration_Registers" offset="0x02400" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DAT_SWAP" width="2" begin="1" end="0" description="Byte swapping control." rwaccess="RW" />
    <bitfield id="IQ_ORDER" width="2" begin="5" end="4" description="IQ swapping control." rwaccess="RW" />
    <bitfield id="PKT_TYPE" width="5" begin="20" end="16" description="Programmable packet type that is inserted into pkt_type field of PKTDMA Info Word 0." rwaccess="RW" />
    <bitfield id="CHAN_FRC_OFF" width="1" begin="24" end="24" description="Forces off all channel without waiting for an end of symbol or time slot. If channel has an open packet it is automatically closed by creating an EOP" rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IFE_AxC_Framing_Sample_Terminal_Count" offset="0x02800" width="32" description="(1 of 256, stride 4)">
    <bitfield id="SAMP_TC" width="18" begin="17" end="0" description="Radio Framing Counter. Number of samples (4 Bytes) per radio symbol programmed as a terminal count" rwaccess="RW" />
  </register>
  <register id="AIL_ECTL_Global_Enable_Set_Reg" offset="0x03000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which sets (enables) global enable" rwaccess="W" />
  </register>
  <register id="AIL_ECTL_Global_Enable_Clear_Reg" offset="0x03004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which clears (enables) global enable" rwaccess="W" />
  </register>
  <register id="AIL_ECTL_Global_Enable_Status" offset="0x03008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: ectl_ON 0x0:ectl_OFF" rwaccess="R" />
  </register>
  <register id="AIL_ECTL_Channel_ON_Status_Reg" offset="0x03100" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_ON" width="4" begin="3" end="0" description="0x1: CHAN_ON 0x0:CHAN_OFF" rwaccess="R" />
  </register>
  <register id="AIL_ECTL_In_Packet_Status_Register" offset="0x03140" width="32" description="(1 of 1, stride 0)">
    <bitfield id="IN_PKT" width="4" begin="3" end="0" description="Per-channel in packet status bits where a 0 indicates that the channel is not actively processing a packet and a 1 indicates that it is actively processing a packet. The inpkt to channel assignment is such that inpkt\[0\] is associated with channel 0 and" rwaccess="R" />
  </register>
  <register id="AIL_ECTL_Channel_Enable_Configuration_Register" offset="0x03200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_EN" width="1" begin="0" end="0" description="Enable channel" rwaccess="RW" />
  </register>
  <register id="AIL_ECTL_DB_Threshold_Register" offset="0x03400" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHANNEL" width="5" begin="4" end="0" description="Data Buffer Threshold before indicating data available. Per channel" rwaccess="RW" />
  </register>
  <register id="AIL_ICTL_Channel_Configuration_Registers" offset="0x04000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DAT_SWAP" width="2" begin="1" end="0" description="Byte swapping control." rwaccess="RW" />
    <bitfield id="IQ_ORDER" width="2" begin="5" end="4" description="IQ swapping control." rwaccess="RW" />
    <bitfield id="PKT_TYPE" width="5" begin="20" end="16" description="Programmable packet type that is inserted into pkt_type field of PKTDMA Info Word 0." rwaccess="RW" />
    <bitfield id="CHAN_FRC_OFF" width="1" begin="24" end="24" description="Forces off all channel without waiting for an EOP. If channel has an open packet it is automatically closed by creating an EOP" rwaccess="RW" />
  </register>
  <register id="AIL_ICTL_Configuration_Register" offset="0x04200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="FAIL_MARK_ONLY" width="1" begin="0" end="0" description="Controls how the ICTL handles packet errors detected by ICTL" rwaccess="RW" />
    <bitfield id="FRC_OFF_ALL" width="1" begin="1" end="1" description="Forces off all Ingress channels without waiting for an EOP. All open packets are automatically closed by creating an EOP for each open packet" rwaccess="RW" />
  </register>
  <register id="AIL_ICTL_Status_Register" offset="0x04204" width="32" description="(1 of 1, stride 0)">
    <bitfield id="EMPTY" width="1" begin="0" end="0" description="Empty indicator for both the PSI Staging FIFO and the CDC FIFO" rwaccess="R" />
  </register>
  <register id="AIL_ICTL_In_Packet_Status_Register" offset="0x04210" width="32" description="(1 of 1, stride 0)">
    <bitfield id="IN_PKT" width="4" begin="3" end="0" description="Per-channel in packet status bits where a 0 indicates that the channel is not actively processing a packet and a 1 indicates that it is actively processing a packet. The inpkt to channel assignment is such that inpkt\[0\] is associated with channel 0 and" rwaccess="R" />
  </register>
  <register id="AIL_ICTL_Global_Enable_Set_Reg" offset="0x04280" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which sets (enables) global enable" rwaccess="W" />
  </register>
  <register id="AIL_ICTL_Global_Enable_Clear_Reg" offset="0x04284" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which clears (enables) global enable" rwaccess="W" />
  </register>
  <register id="AIL_ICTL_Global_Enable_Status" offset="0x04288" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: ictl_ON 0x0:ictl_OFF" rwaccess="R" />
  </register>
  <register id="AIL_ICTL_Channel_ON_Status_Reg" offset="0x042a0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_ON" width="4" begin="3" end="0" description="0x1: CHAN_ON 0x0:CHAN_OFF" rwaccess="R" />
  </register>
  <register id="AIL_ICTL_Channel_Enable_Configuration_Register" offset="0x04400" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_EN" width="1" begin="0" end="0" description="Enable channel" rwaccess="RW" />
  </register>
  <register id="AIL_UAT_config_Register" offset="0x05000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="uat_run" width="1" begin="0" end="0" description="UAT run starts the BCN and RAD counters free running" rwaccess="RW" />
    <bitfield id="diag_sync" width="1" begin="1" end="1" description="diag_sync = 1 starts the BCN and RAD counters if uat_run is set and an AT sync is received. This is only used in simulation and for diagnostics" rwaccess="RW" />
  </register>
  <register id="AIL_UAT_BCN_terminal_count_Register" offset="0x05004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="25" begin="24" end="0" description="UAT BCN terminal count. BCN counts from zero to this limit and wraps to zero. Program as 2,457,599 for sys_clk=245.76MHz and 3,071,999 for sys_clk=307.2MHz" rwaccess="RW" />
  </register>
  <register id="AIL_UAT_BCN_offset_Register" offset="0x05008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="25" begin="24" end="0" description="Offset correction to the raw uAT BCN counter. Used to correct the alignment of the local uAT BCN to the master AT2 BCN. BCN is initially randomly started. SW uses uat_sync_bcn_capture_sts rd_val to calculate offset correction factor. This correction" rwaccess="RW" />
  </register>
  <register id="AIL_UAT_SYNC_BCN_capture_Register" offset="0x0500c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="25" begin="24" end="0" description="uAT raw BCN value captured each frame boundary of AT2 master BCN. Used to calculate uAT BCN offset value for the purpose of aligning uAT to AT2 BCN." rwaccess="R" />
  </register>
  <register id="AIL_UAT_PI_BCN_capture_Register" offset="0x05010" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="25" begin="24" end="0" description="(AIL use only) uAT pi BCN capture. Captures the BCN timer value when the AIL_PHY_RM detects a CPRI or OBSAI PHY frame boundary (SOF)." rwaccess="R" />
    <bitfield id="kchar_position" width="1" begin="31" end="31" description="(AIL use only) uAT pi K character position. Captures the k character position when the AIL_PHY_RM detects a CPRI or OBSAI PHY frame boundary (SOF). 0 means that the kchar for SOF was detected on the lower byte of the SERDES receive data, 1 means upper" rwaccess="R" />
  </register>
  <register id="AIL_UAT_PIMAX_CFG" offset="0x05014" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="25" begin="24" end="0" description="(AIL use only) PI max window. One of two values which indicate the legal range for OBSAI or CPRI PHY SOF. When an SOF is recieved outside this window, and error is indicated (EE)" rwaccess="RW" />
  </register>
  <register id="AIL_UAT_PIMIN_CFG" offset="0x05018" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="25" begin="24" end="0" description="(AIL use only) PI min window. One of two values which indicate the legal range for OBSAI or CPRI PHY SOF. When an SOF is recieved outside this window, and error is indicated (EE)" rwaccess="RW" />
  </register>
  <register id="AIL_UAT_RP301_BCN_capture_Register" offset="0x0501c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="25" begin="24" end="0" description="(AIL use only) uAT RP3-01 BCN capture. Captures the BCN offset count when the phy detects an OBSAI RP3-01 strobe from the AIL_PD." rwaccess="R" />
  </register>
  <register id="AIL_UAT_TM_Frame_configuration_Register" offset="0x05020" width="32" description="(1 of 1, stride 0)">
    <bitfield id="wr_val" width="12" begin="11" end="0" description="(AIL CPRI use only) uAT CPRI BFN count value (Write only). SW overwrite current value. uAT will increment every TM_FRM_STB" rwaccess="W" />
  </register>
  <register id="AIL_UAT_TM_Frame_status_Register" offset="0x05024" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="12" begin="11" end="0" description="(AIL CPRI use only) uAT CPRI BFN count value (Read only). Initially set by uat_tm_bfn_cfg, increments every CPRI PHY frame." rwaccess="R" />
  </register>
  <register id="AIL_UAT_RT_FB_Register" offset="0x05028" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="25" begin="24" end="0" description="(AIL use only) uAT BCN compare value which cause RT_STB to fire. Used for Egress PHY timing. RT_STB is the latest moment that RT will wait for PE and CI SOF contribution before progressing without either input." rwaccess="RW" />
  </register>
  <register id="AIL_UAT_pe_FB_Register" offset="0x0502c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="25" begin="24" end="0" description="(AIL use only) uAT BCN compare value which cause PE_STB to fire. Used for Egress PROTO, PHY timing. PE_STB is the exact time which PE will start building the PHY protocol. It also represents the latest timing for incoming DMA data to contribute to the" rwaccess="RW" />
  </register>
  <register id="AIL_UAT_tm_FB_Register" offset="0x05030" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="25" begin="24" end="0" description="(AIL use only) uAT BCN compare value which cause RT_STB to fire. Used for Egress PHY timing. TM_STB (OBSAI Delta) is the precise time at which TM exports the CPRI or OBSAI PHY SOF" rwaccess="RW" />
  </register>
  <register id="AIL_UAT_RADT_terminal_count_Register" offset="0x05080" width="32" description="(1 of 8, stride 16)">
    <bitfield id="val" width="25" begin="24" end="0" description="UAT RADT terminal count. (i.e. 2,457,599 for WCDMA with sys_clk=245.76MHz)" rwaccess="RW" />
  </register>
  <register id="AIL_UAT_RADT_offset_Register" offset="0x05084" width="32" description="(1 of 8, stride 16)">
    <bitfield id="val" width="25" begin="24" end="0" description="UAT RADT offset. Value which is added to the raw RADT as a timing correction. RadT is initially randomly started, SW uses radt_capture value to calculate offset correction factor. This correction factor will be Frame size" rwaccess="RW" />
  </register>
  <register id="AIL_UAT_SYNC_RADT_capture_Register" offset="0x05088" width="32" description="(1 of 8, stride 16)">
    <bitfield id="rd_val" width="25" begin="24" end="0" description="UAT RADT sync capture captures the offset RADT count when a uat_mst_slv_sync from the AT occurs. Used by SW to determine correct RADT offset to apply." rwaccess="R" />
  </register>
  <register id="AIL_UAT_RADT_terminal_count_Register" offset="0x05100" width="32" description="(1 of 8, stride 16)">
    <bitfield id="val" width="25" begin="24" end="0" description="UAT RADT terminal count. (i.e. 2,457,599 for WCDMA with sys_clk=245.76MHz)" rwaccess="RW" />
  </register>
  <register id="AIL_UAT_RADT_offset_Register" offset="0x05104" width="32" description="(1 of 8, stride 16)">
    <bitfield id="val" width="25" begin="24" end="0" description="UAT RADT offset. Value which is added to the raw RADT as a timing correction. RadT is initially randomly started, SW uses radt_capture value to calculate offset correction factor. This correction factor will be Frame size" rwaccess="RW" />
  </register>
  <register id="AIL_UAT_SYNC_RADT_capture_Register" offset="0x05108" width="32" description="(1 of 8, stride 16)">
    <bitfield id="rd_val" width="25" begin="24" end="0" description="UAT RADT sync capture captures the offset RADT count when a uat_mst_slv_sync from the AT occurs. Used by SW to determine correct RADT offset to apply." rwaccess="R" />
  </register>
  <register id="AIL_UAT_RADT_event_compare_Register" offset="0x05200" width="32" description="(1 of 22, stride 8)">
    <bitfield id="val" width="25" begin="24" end="0" description="UAT RADT event compare per RADT. When compare value equals RADT count, frame rate event is generated. Also periodic event (i.e. 4SAMP) is started. The 0 to 7 are for si egress, 8 to 15 for si ingress, 16 to 18 for dio egress, 19 to 21 for dio ingress" rwaccess="RW" />
  </register>
  <register id="AIL_UAT_RADT_event_clock_count_tc_Register" offset="0x05204" width="32" description="(1 of 22, stride 8)">
    <bitfield id="val" width="16" begin="15" end="0" description="UAT RADT event clock counter terminal count controls spacing of the periodic strobe (i.e. 4SAMP). Once the uat_evt_radt_cmp_cfg equals the RADT, the period strobe will fire and re-fire every time a clock counter reaches this terminal count. The The 0 to 7" rwaccess="RW" />
  </register>
  <register id="AIL_IQ_EDC_Configuration_Register" offset="0x08000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="PSI_ERR_CHK_DISABLE" width="1" begin="0" end="0" description="Controls how the EDC handles packet errors detected by efe" rwaccess="RW" />
  </register>
  <register id="AIL_IQ_EDC_SOP_Counter_Status_Register" offset="0x08004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="SOP_CNT" width="24" begin="23" end="0" description="Count of the number of SOPs seen by the IQ EDC" rwaccess="R" />
  </register>
  <register id="AIL_IQ_EDC_EOP_Counter_Status_Register" offset="0x08008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="EOP_CNT" width="24" begin="23" end="0" description="Count of the number of EOPs seen by the IQ EDC" rwaccess="R" />
  </register>
  <register id="AIL_IQ_EDC_Occupancy_Counter_Status_Register" offset="0x08080" width="32" description="(1 of 1, stride 0)">
    <bitfield id="OCC_CNTR_A" width="8" begin="7" end="0" description="Occupancy Counter for register A for this address" rwaccess="R" />
    <bitfield id="OCC_CNTR_B" width="8" begin="15" end="8" description="Occupancy Counter for register B for this address" rwaccess="R" />
    <bitfield id="OCC_CNTR_C" width="8" begin="23" end="16" description="Occupancy Counter for register C for this address" rwaccess="R" />
    <bitfield id="OCC_CNTR_D" width="8" begin="31" end="24" description="Occupancy Counter for register D for this address" rwaccess="R" />
  </register>
  <register id="AIL_IQ_EDC_Channel_Configuration_Registers" offset="0x08200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DAT_SWAP" width="2" begin="1" end="0" description="Byte swapping control." rwaccess="RW" />
    <bitfield id="IQ_ORDER" width="2" begin="5" end="4" description="IQ swapping control." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IDC_Rate_Control_Configuration_Register" offset="0x0a000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="RATE" width="4" begin="3" end="0" description="Rate Controller will allow the IDC to create RATE+1 active requests on the PSI bus within a 32 clock cycle window. As an example, a value of 7 will allow the IDC to create 8 active requests within a 32-clock cycle window which uses 25% of the PSI bus." rwaccess="RW" />
  </register>
  <register id="AIL_IQ_IDC_SOP_Counter_Register" offset="0x0a004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="SOP_CNT" width="24" begin="23" end="0" description="Wrapping count of SOPs sent on PSI." rwaccess="R" />
  </register>
  <register id="AIL_IQ_IDC_EOP_Counter_Register" offset="0x0a008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="EOP_CNT" width="24" begin="23" end="0" description="Wrapping count of EOPs sent on PSI." rwaccess="R" />
  </register>
  <register id="AIL_ECTL_Rate_Control_Configuration_Register" offset="0x0b000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="RATE" width="4" begin="3" end="0" description="Rate Controller will allow the ECTL to create RATE+1 active requests on the PSI bus within a 16 clock cycle window. As an example, a value of 7 will allow the ICTL to create 8 active requests within a 16-clock cycle window which uses 50% of the PSI bus." rwaccess="RW" />
  </register>
  <register id="AIL_ECTL_SOP_Counter_Status_Register" offset="0x0b004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="SOP_CNT" width="24" begin="23" end="0" description="Count of the number of SOPs seen by the ECTL" rwaccess="R" />
  </register>
  <register id="AIL_ECTL_EOP_Counter_Status_Register" offset="0x0b008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="EOP_CNT" width="24" begin="23" end="0" description="Count of the number of EOPs seen by the ECTL" rwaccess="R" />
  </register>
  <register id="AIL_ECTL_Occupancy_Counter_Status_Register" offset="0x0b100" width="32" description="(1 of 1, stride 0)">
    <bitfield id="OCC_CNTR_A" width="8" begin="7" end="0" description="Occupancy Counter for register A for this address" rwaccess="R" />
    <bitfield id="OCC_CNTR_B" width="8" begin="15" end="8" description="Occupancy Counter for register B for this address" rwaccess="R" />
    <bitfield id="OCC_CNTR_C" width="8" begin="23" end="16" description="Occupancy Counter for register C for this address" rwaccess="R" />
    <bitfield id="OCC_CNTR_D" width="8" begin="31" end="24" description="Occupancy Counter for register D for this address" rwaccess="R" />
  </register>
  <register id="AIL_ECTL_Channel_Configuration_Registers" offset="0x0b200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DAT_SWAP" width="2" begin="1" end="0" description="Byte swapping control." rwaccess="RW" />
    <bitfield id="IQ_ORDER" width="2" begin="5" end="4" description="IQ swapping control." rwaccess="RW" />
  </register>
  <register id="AIL_ICTL_Rate_Control_Configuration_Register" offset="0x0c000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="RATE" width="4" begin="3" end="0" description="Rate Controller will allow the ICTL to create RATE+1 active requests on the PSI bus within a 16 clock cycle window. As an example, a value of 7 will allow the ICTL to create 8 active requests within a 16-clock cycle window which uses 50% of the PSI bus." rwaccess="RW" />
  </register>
  <register id="AIL_ICTL_SOP_Counter_Register" offset="0x0c004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="SOP_CNT" width="24" begin="23" end="0" description="Wrapping count of SOPs sent on PSI." rwaccess="R" />
  </register>
  <register id="AIL_ICTL_EOP_Counter_Register" offset="0x0c008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="EOP_CNT" width="24" begin="23" end="0" description="Wrapping count of EOPs sent on PSI." rwaccess="R" />
  </register>
  <register id="AIL_PE_Global_Configuration_Register" offset="0x20000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="enet_hdr_sel" width="1" begin="8" end="8" description="when using Ethernet, bit order for Ethernet preamble and SOF 0: 0xAAAAAAAB 1: 0x555555D5" rwaccess="RW" />
  </register>
  <register id="AIL_PE_Channel_Configuration_Regsiter" offset="0x20100" width="32" description="(1 of 1, stride 0)">
    <bitfield id="crc_en" width="1" begin="0" end="0" description="CRC: enable CRC generation and insert on AxC by AxC basis" rwaccess="RW" />
    <bitfield id="rt_ctl" width="2" begin="8" end="7" description="OBSAI/CPRI Controls RT to perform appropriate insertion/aggregation into PHY applied on msg-by-msg basis for OBSAI or sample-by-sample basis for CPRI" rwaccess="RW" />
    <bitfield id="crc_type" width="1" begin="9" end="9" description="OBSAI CRC: length of CRC" rwaccess="RW" />
    <bitfield id="ethernet" width="1" begin="12" end="12" description="OBSAI Channel is ethernet. This field controls insertion of the Ethernet Praemble and SOF (and prevents CRC of these bytes)" rwaccess="RW" />
    <bitfield id="crc_hdr" width="1" begin="16" end="16" description="OBSAI CRC16 is calculated over OBSAI header as well as payload (only valid for OBSAI TYPES CONTROL (0x0) and MEASUREMENT (0x1)" rwaccess="RW" />
  </register>
  <register id="AIL_PE_OBSAI_Header_Configuration_Register" offset="0x20200" width="32" description="(1 of 64, stride 4)">
    <bitfield id="ts_adr" width="6" begin="5" end="0" description="OBSAI hdr( 5:0) TS : only used if TS is inserted instead of generated" rwaccess="RW" />
    <bitfield id="typ" width="5" begin="10" end="6" description="OBSAI hdr(10:6) TYPE: inserted into OBSAI header TYPE field" rwaccess="RW" />
    <bitfield id="adr" width="13" begin="23" end="11" description="OBSAI hdr(23:11)ADR : inserted into OBSAI header ADDRESS field" rwaccess="RW" />
    <bitfield id="ts_mask" width="2" begin="25" end="24" description="Controls which parts of the OBSAI TS field are inserted vs. calculated" rwaccess="RW" />
    <bitfield id="ts_frmt" width="3" begin="28" end="26" description="TS: OBSAI time stamp generation algorithm" rwaccess="RW" />
    <bitfield id="ps_insert" width="2" begin="31" end="30" description="Normal header processing is performed except the above MMR adr, type, ts_adr fields are unsed and instead this information is replaced with the CPPI DMA protocol specific (ps) data. Effectively, when used, ps data allows APP SW to control OBSAI header on" rwaccess="RW" />
  </register>
  <register id="AIL_PE_CPRI_Control_Word_Channel_Configuration" offset="0x21000" width="32" description="(1 of 1, stride 2048)">
    <bitfield id="crc_rvrs" width="2" begin="1" end="0" description="0: normal no byte reversal for CRC, 1: reverse crc16 byte order (illegal for CRC8 or CRC32)" rwaccess="RW" />
    <bitfield id="delin_sel" width="2" begin="3" end="2" description="Select which form of delineation is to be used for this chan" rwaccess="RW" />
    <bitfield id="crc_sel" width="2" begin="5" end="4" description="Select which form of CRC generation and insertion to perform" rwaccess="RW" />
    <bitfield id="crc_init" width="1" begin="6" end="6" description="Selects if the CRC starts with a value of 0 or" rwaccess="RW" />
    <bitfield id="hf_lut_en" width="1" begin="7" end="7" description="Enable use of hyperframe_lut (which limits usable hyperframes), intended use is RTWP (normally not used)" rwaccess="RW" />
    <bitfield id="dlmt_imux" width="2" begin="9" end="8" description="Delim Circuit input swapper mux (Nibble or bits within each byte). After CRC operation, Before Delim operation" rwaccess="RW" />
    <bitfield id="dlmt_omux" width="2" begin="11" end="10" description="Delim Circuit output swapper mux (Nibble or bits within each byte). After CRC operation, after Delim operation" rwaccess="RW" />
    <bitfield id="imux" width="2" begin="13" end="12" description="CW circuit input swapper (Nibble or bits within each byte). Before CRC calcuation and before Delim, effects both CRC result and effects input to Delim circuit." rwaccess="RW" />
    <bitfield id="rt_ctl" width="2" begin="15" end="14" description="Controls AIL_PHY_RT to perform appropriate insertion/aggregation into PHY, applied on sample by sample basis." rwaccess="RW" />
    <bitfield id="byte_en" width="16" begin="31" end="16" description="CW byte Enable, used to disable CW bytes for some low rate HDLC or 5x/10x RTWP. (normal set to 0xffff)" rwaccess="RW" />
  </register>
  <register id="AIL_PE_CPRI_CW_Hyperframe_Look_Up_Table_Part0" offset="0x21010" width="32" description="(1 of 1, stride 2048)">
    <bitfield id="hf_en" width="32" begin="31" end="0" description="Enable bit per Hyperframe, 1: hyperframe used, 0: hyperframe unused" rwaccess="RW" />
  </register>
  <register id="AIL_PE_CPRI_CW_Hyperframe_Look_Up_Table_Part1" offset="0x21014" width="32" description="(1 of 1, stride 2048)">
    <bitfield id="hf_en" width="32" begin="31" end="0" description="Enable bit per Hyperframe, 1: hyperframe used, 0: hyperframe unused" rwaccess="RW" />
  </register>
  <register id="AIL_PE_CPRI_CW_Hyperframe_Look_Up_Table_Part2" offset="0x21018" width="32" description="(1 of 1, stride 2048)">
    <bitfield id="hf_en" width="32" begin="31" end="0" description="Enable bit per Hyperframe, 1: hyperframe used, 0: hyperframe unused" rwaccess="RW" />
  </register>
  <register id="AIL_PE_CPRI_CW_Hyperframe_Look_Up_Table_Part3" offset="0x2101c" width="32" description="(1 of 1, stride 2048)">
    <bitfield id="hf_en" width="32" begin="31" end="0" description="Enable bit per Hyperframe, 1: hyperframe used, 0: hyperframe unused" rwaccess="RW" />
  </register>
  <register id="AIL_PE_CPRI_CW_Hyperframe_Look_Up_Table_Part4" offset="0x21020" width="32" description="(1 of 1, stride 2048)">
    <bitfield id="hf_en" width="22" begin="21" end="0" description="Enable bit per Hyperframe, 1: hyperframe used, 0: hyperframe unused" rwaccess="RW" />
  </register>
  <register id="AIL_PE_CPRI_CW_Null_Character_Configuration" offset="0x21024" width="32" description="(1 of 1, stride 2048)">
    <bitfield id="null_char" width="9" begin="8" end="0" description="Null Delineator Character: bit8 indicates k_char" rwaccess="RW" />
  </register>
  <register id="AIL_PE_CPRI_CW_CRC8_Configuration_Register" offset="0x21028" width="32" description="(1 of 1, stride 2048)">
    <bitfield id="crc8_poly" width="8" begin="7" end="0" description="CRC8 programmable polynomial" rwaccess="RW" />
  </register>
  <register id="AIL_PE_CPRI_CW_Status_Register" offset="0x2102c" width="32" description="(1 of 1, stride 2048)">
    <bitfield id="in_pkt" width="4" begin="3" end="0" description="Each bit indicates if the corresponding channel is active or not. A 1 indicates the channel is currently in the middle of a packet. A 0 indicatest the channel is out of packet" rwaccess="R" />
  </register>
  <register id="AIL_PE_CPRI_CW_Fast_Ethernet_4b5b_Configuration" offset="0x21030" width="32" description="(1 of 1, stride 2048)">
    <bitfield id="bit_order" width="1" begin="0" end="0" description="Reverses the bit order of the 5 bit 4b5b data when high." rwaccess="RW" />
    <bitfield id="ssd_order" width="1" begin="1" end="1" description="Swaps the order of the 2 SSD and ESD 5 bit values when high" rwaccess="RW" />
    <bitfield id="hdr" width="2" begin="15" end="14" description="Selects the number of bytes of the preamble added between the SSD and ESD and the first byte of data." rwaccess="RW" />
    <bitfield id="hdr_preamble" width="8" begin="23" end="16" description="Ethernet header byte to send as the first 6 or 7 bytes of the preamble (program as 0x55)" rwaccess="RW" />
    <bitfield id="hdr_sop" width="8" begin="31" end="24" description="Ethernet header byte to send as the last byte of the preamble (program as 0xD5)" rwaccess="RW" />
  </register>
  <register id="AIL_PE_CPRI_CW_Look_Up_Table" offset="0x21400" width="32" description="(1 of 1, stride 2048)">
    <bitfield id="cw_chan" width="2" begin="1" end="0" description="Selects which of the 4 channels to use for this basic frame if the enable bit is set" rwaccess="RW" />
    <bitfield id="cw_en" width="1" begin="2" end="2" description="All possible CPRI sub-channel. Dictates whether the control word should be captured at all" rwaccess="RW" />
  </register>
  <register id="AIL_pd_chan_cfg" offset="0x28100" width="32" description="(1 of 64, stride 4)">
    <bitfield id="axc_offset" width="25" begin="24" end="0" description="OBSAI: Antenna Carrier offset programmed in 307.2MHz clocks and relative to the Frame Boundary of the RadT AT timer. Specifies the center of the receive window for an AxC offset (typical WCDMA value of (4chip_offset x 320) + 320/2) CPRI: Antenna Carrier" rwaccess="RW" />
    <bitfield id="rad_std" width="3" begin="30" end="28" description="assign each channel to one of 8 radio standards. Used for radio standard FSM and RadT selection" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_axc0_cfg" offset="0x28800" width="32" description="(1 of 1, stride 0)">
    <bitfield id="cont_lut_grp" width="3" begin="2" end="0" description="Group (radio standard) which container belongs to, 0-to-7. The PD double buffers these registers on every phy frame boundary" rwaccess="RW" />
    <bitfield id="cont_lut_en" width="1" begin="3" end="3" description="0: container is unused by PD 1: container is mapped by cont_lut_grp" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_bub_fsm_cfg" offset="0x28900" width="32" description="(1 of 1, stride 0)">
    <bitfield id="knc" width="18" begin="17" end="0" description="(K x Nc) total number of containers per AxC Container Group. 0=one" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_bub_fsm2_cfg" offset="0x28920" width="32" description="(1 of 1, stride 0)">
    <bitfield id="gap_int" width="18" begin="17" end="0" description="Bubble Gap Integer portion configuration" rwaccess="RW" />
    <bitfield id="gap_frac" width="12" begin="29" end="18" description="Bubble Gap Fractional portion configuration" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_tdm_fsm_cfg" offset="0x28940" width="32" description="(1 of 1, stride 0)">
    <bitfield id="en" width="1" begin="0" end="0" description="enable the FSM. Containers targeting a disabled TDM_FSM are discarded." rwaccess="RW" />
    <bitfield id="ncont" width="8" begin="15" end="8" description="number of AxC_LUT entries (containers) for this FSM (For LTE20, 8 sequential entries within AxC_LUT)" rwaccess="RW" />
    <bitfield id="strt_lut" width="8" begin="23" end="16" description="first AxC_LUT entry for this fsm." rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_radstd_cfg" offset="0x28960" width="32" description="(1 of 1, stride 0)">
    <bitfield id="en" width="1" begin="0" end="0" description="Enable bit for the corresponding radio standard" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_radstd1_cfg" offset="0x28980" width="32" description="(1 of 1, stride 0)">
    <bitfield id="bfrm_offset" width="8" begin="7" end="0" description="Basic Frame Index of Radio Standard Offset" rwaccess="RW" />
    <bitfield id="hfrm_offset" width="8" begin="15" end="8" description="Hyper Frame Index of Radio Standard Offset" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_radstd2_cfg" offset="0x289a0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="bfrm_num" width="18" begin="17" end="0" description="Number of Basic Frames in a Radio Standard" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_radstd_sts" offset="0x289c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="on" width="1" begin="0" end="0" description="0x1: RADSTD_ON 0x0:RADSTD_OFF" rwaccess="R" />
  </register>
  <register id="AIL_pd_cpri_axc_tdm_lut_cfg" offset="0x28c00" width="32" description="(1 of 256, stride 4)">
    <bitfield id="axc" width="6" begin="5" end="0" description="List of AxC indexes giving TDM AxC order over CPRI link" rwaccess="RW" />
    <bitfield id="en" width="1" begin="7" end="7" description="Enables each entry. Disabled entries will result in dropped CPRI containers. Main use of this disable is so SW is not required to maintain unique AxC value for unused containers." rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_cw_chan_cfg" offset="0x29000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan_en" width="1" begin="0" end="0" description="All possible CPRI sub-channels are are mapped to one of four CPRI CW staging areas. This allow CPRI CW to be split into 4 different streams." rwaccess="RW" />
    <bitfield id="hf_lut_en" width="1" begin="1" end="1" description="Enables use of hyperframe_lut (which limits usable hyperframes), intended use is RTWP" rwaccess="RW" />
    <bitfield id="delin_sel" width="2" begin="3" end="2" description="Select which form of delineation is to be used for this channel" rwaccess="RW" />
    <bitfield id="crc_sel" width="2" begin="5" end="4" description="Select which form of CRC check to perform" rwaccess="RW" />
    <bitfield id="crc_init" width="1" begin="6" end="6" description="Selects if the CRC starts with a value of 0 or" rwaccess="RW" />
    <bitfield id="dlmt_imux" width="2" begin="9" end="8" description="Delim Circuit input swapper mux (Nibble or bits within each byte). Before CRC and Delim operation." rwaccess="RW" />
    <bitfield id="dlmt_omux" width="2" begin="11" end="10" description="Delim Circuit output swapper mux (Nibble or bits within each byte). After Delim operation, before CRC operation" rwaccess="RW" />
    <bitfield id="qwd_omux" width="2" begin="13" end="12" description="Final swapping after the CRC operation." rwaccess="RW" />
    <bitfield id="hdlc_rvrs_crc" width="2" begin="15" end="14" description="Controls bit swapping of the CRC for the HDLC only" rwaccess="RW" />
    <bitfield id="byte_en" width="16" begin="31" end="16" description="CW byte Enable, used to disable CW bytes for some low rate HDLC or 5x/10x RTWP. (normal use set 0xffff)" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_cw_lut_cfg" offset="0x29400" width="32" description="(1 of 1, stride 0)">
    <bitfield id="cw_chan" width="2" begin="1" end="0" description="Selects which of the 4 channels to use for this basic frame if the enable bit is set." rwaccess="RW" />
    <bitfield id="cw_en" width="1" begin="2" end="2" description="All possible CPRI sub-channel. Dictates whether the control word should be captured at all" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_hypfrm0_lut_cfg" offset="0x29800" width="32" description="(1 of 1, stride 0)">
    <bitfield id="hf_en" width="32" begin="31" end="0" description="Enable bit per Hyperframe, 1: hyperframe used, 0: hyperframe unused" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_hypfrm1_lut_cfg" offset="0x29804" width="32" description="(1 of 1, stride 0)">
    <bitfield id="hf_en" width="32" begin="31" end="0" description="Enable bit per Hyperframe, 1: hyperframe used, 0: hyperframe unused" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_hypfrm2_lut_cfg" offset="0x29808" width="32" description="(1 of 1, stride 0)">
    <bitfield id="hf_en" width="32" begin="31" end="0" description="Enable bit per Hyperframe, 1: hyperframe used, 0: hyperframe unused" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_hypfrm3_lut_cfg" offset="0x2980c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="hf_en" width="32" begin="31" end="0" description="Enable bit per Hyperframe, 1: hyperframe used, 0: hyperframe unused" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_hypfrm4_lut_cfg" offset="0x29810" width="32" description="(1 of 1, stride 0)">
    <bitfield id="hf_en" width="22" begin="21" end="0" description="Enable bit per Hyperframe, 1: hyperframe used, 0: hyperframe unused" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_null_cfg" offset="0x29814" width="32" description="(1 of 1, stride 0)">
    <bitfield id="null_char" width="9" begin="8" end="0" description="Null Delineator Character: bit8 indicates this is a k_char when set" rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_crc_cfg" offset="0x29818" width="32" description="(1 of 1, stride 0)">
    <bitfield id="crc8_poly" width="8" begin="7" end="0" description="CRC8 programmable polynomial" rwaccess="RW" />
    <bitfield id="crc8_comp" width="8" begin="15" end="8" description="CRC8 compare value when init is choosen as 1's. Sometimes referred as the Magic Number. Depends on chosen polynomial." rwaccess="RW" />
  </register>
  <register id="AIL_pd_cpri_4b5b_cfg" offset="0x29820" width="32" description="(1 of 1, stride 0)">
    <bitfield id="hdr" width="2" begin="1" end="0" description="Header stripping control selects how many bytes if any to ignore at the start of the packet." rwaccess="RW" />
    <bitfield id="bit_order" width="1" begin="2" end="2" description="Reverses the bit order of the 5 bit 4b5b data when high. Should always be set high." rwaccess="RW" />
    <bitfield id="ssd_order" width="1" begin="3" end="3" description="Swaps the order of the 2 SSD and ESD 5 bit values when high. Should always be set low." rwaccess="RW" />
  </register>
  <register id="AIL_pd_obsai_gsm_bbhop_cfg" offset="0x2a000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="off_stb" width="32" begin="31" end="0" description="1: next GSM time slot is OFF for this chan 0: normal, expect data to arrive on PHy (Only used if pd_chan_cfg.gsm_bbhop=1)" rwaccess="W" />
  </register>
  <register id="AIL_pd_obsai_rp3_01_sts" offset="0x2a010" width="32" description="(1 of 1, stride 0)">
    <bitfield id="capture" width="32" begin="31" end="0" description="one of four payload wd" rwaccess="R" />
  </register>
  <register id="AIL_pd_obsai_radstd_cfg" offset="0x2a020" width="32" description="(1 of 1, stride 0)">
    <bitfield id="wdog_tc" width="12" begin="11" end="0" description="watch dog timer terminal count (sys_clks). Each WDog TC increments WDG 8 count by 1." rwaccess="RW" />
    <bitfield id="axcoffset_win" width="12" begin="27" end="16" description="OBSAI reception timing window width parameter. Indicates the window size for searching the radio frame boundary identified by TS=0. Minimum WCDMA value is (320/2 + 80)" rwaccess="RW" />
  </register>
  <register id="AIL_pd_obsai_radt_cfg" offset="0x2a040" width="32" description="(1 of 1, stride 0)">
    <bitfield id="tc" width="25" begin="24" end="0" description="Max expected value for the RadT timer value. Used for creating an expected timing window (for which TS=0 marks a Radio Frame Boundary)" rwaccess="RW" />
  </register>
  <register id="AIL_pd_obsai_frm_tc_cfg" offset="0x2a060" width="32" description="(1 of 1, stride 0)">
    <bitfield id="index_tc" width="8" begin="7" end="0" description="Radio framing counter. Index Terminal count." rwaccess="RW" />
    <bitfield id="index_sc" width="8" begin="15" end="8" description="Radio framing counter. Index Start count." rwaccess="RW" />
    <bitfield id="sym_tc" width="8" begin="23" end="16" description="Radio framing counter. Symbol terminal count." rwaccess="RW" />
  </register>
  <register id="AIL_pd_obsai_chan_cfg" offset="0x2a100" width="32" description="(1 of 1, stride 0)">
    <bitfield id="wdog_en" width="1" begin="0" end="0" description="Enable WDog timer. Used for missing traffic handling and GSM BB_Hop missing EOP. WDog is configured per radstd" rwaccess="RW" />
    <bitfield id="gsm_ul" width="1" begin="4" end="4" description="Data Format" rwaccess="RW" />
  </register>
  <register id="AIL_pd_obsai_route_cfg" offset="0x2a200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan_ts" width="6" begin="5" end="0" description="Reception Routing: OBSAI time stamp. Used to extend addressing by using the TS field. (Only known use is for OBSAI Generic Packet type and Control Packet type) The number of bits of TS to compare is controlled via the mask field." rwaccess="RW" />
    <bitfield id="chan_type" width="5" begin="10" end="6" description="Reception Routing: OBSAI type" rwaccess="RW" />
    <bitfield id="chan_adr" width="13" begin="23" end="11" description="Reception Routing: OBSAI address" rwaccess="RW" />
    <bitfield id="chan_mask" width="2" begin="29" end="28" description="Reception Routing: controls how many OBSAI time stamp bits to use in the reception routing" rwaccess="RW" />
    <bitfield id="chan_en" width="1" begin="31" end="31" description="0: this channel is always OFF regardless of compare (assumes other fields are junk) 1: channel is enabled" rwaccess="RW" />
  </register>
  <register id="AIL_pd_obsai_type_lut_cfg" offset="0x2a300" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ts_format" width="3" begin="2" end="0" description="TS: OBSAI time stamp check (n/a CPRI)" rwaccess="RW" />
    <bitfield id="crc_type" width="1" begin="4" end="4" description="CRC: length of CRC." rwaccess="RW" />
    <bitfield id="crc_en" width="1" begin="5" end="5" description="CRC: enable CRC check on type-by-type basis." rwaccess="RW" />
    <bitfield id="crc_hdr" width="1" begin="6" end="6" description="CRC16 is calculated over OBSAI header as well as payload (only valid for OBSAI TYPES CONTROL (0x0) and MEASUREMENT (0x1)" rwaccess="RW" />
    <bitfield id="obsai_pkt_en" width="1" begin="8" end="8" description="determines if channel is packet type channel or axc type channel. AxC types align to Radio Frame Boundary while pkt alignment is a don't care. AXC channels are expected to stream where packet channels are on-demand. AXC channels use OBSAI Time Stamp and" rwaccess="RW" />
    <bitfield id="enet_strip" width="1" begin="11" end="11" description="0x0: No Strip 0x1: Strip off the first 8 bytes of each packet. Purpose is to strip the ethernet preamble and SOP. PD blindly strips without checking content of 8 bytes. CRC is not calculated over stripped bytes." rwaccess="RW" />
    <bitfield id="rp3_01" width="1" begin="16" end="16" description="Used for RP3-01 FCB reception (slave timing sync via OBSAI link). Capture the OBSAI payload to an MMR, Fire off a strobe to uAT for BCN capture, fire off an EE for purposes of alerting processors of FCB arival" rwaccess="RW" />
    <bitfield id="rp3_01_rst" width="1" begin="17" end="17" description="Used for RP3-01 Reset reception. If message type is received with correct address, the pd_soc_rst signal is set, causing an soc reset, if enabled." rwaccess="RW" />
  </register>
  <register id="AIL_pd_obsai_frm_msg_tc_cfg" offset="0x2a400" width="32" description="(1 of 256, stride 4)">
    <bitfield id="tc" width="16" begin="15" end="0" description="Radio AxC framing counter. nx4 sample count (OBSAI equal to message count). Note this differs from similar registers in the SI_ING and SI_EGR which is programmed in units of samples vs. nx4 samples. For nornal TimeStamp prediction, RadStd FSM does not" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_Global_Configuration_Register" offset="0x30000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="link_rate" width="3" begin="2" end="0" description="The link rate field defines the rate of the link. The field should only be updated if the TM Enable and RM Enable bits are 0. These link rates control the protocl layer as well (PD and PE). The field can be programmed for the following rates" rwaccess="RW" />
    <bitfield id="obsai_cpri" width="1" begin="3" end="3" description="The OBSAI/CPRI bit defines the mode of operation for the link. This field may only be modified while the AIL is idle and may not be updated on-the-fly" rwaccess="RW" />
    <bitfield id="short_frm_en" width="1" begin="7" end="7" description="Short Frame Enable" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_RT_Configuration_Register" offset="0x30040" width="32" description="(1 of 1, stride 0)">
    <bitfield id="config" width="2" begin="1" end="0" description="The RT Config field defines the operation mode of the RT Block" rwaccess="RW" />
    <bitfield id="em_en" width="1" begin="2" end="2" description="(OBSAI Only) Ingress messages are converted to OBSAI Empty Msg when an LCV error is detected in the header. (recommended)" rwaccess="RW" />
    <bitfield id="ci_link" width="3" begin="7" end="5" description="Selects which Ingress link is used (forwarding or aggregation) into egress link." rwaccess="RW" />
    <bitfield id="bf_delay" width="8" begin="15" end="8" description="(CPRI Only) Indicates repositioning of ingress AxC traffic into egress link due to RE Uplin Chaining. This value is the basic frame number on the egress link corresponding to basic frame 0 on the ingress link." rwaccess="RW" />
  </register>
  <register id="AIL_PHY_RT_Depth_Status_Register" offset="0x30044" width="32" description="(1 of 1, stride 0)">
    <bitfield id="value" width="9" begin="8" end="0" description="The RT Depth status displays the operating depth of the RT link buffer" rwaccess="R" />
  </register>
  <register id="AIL_PHY_RT_Header_Error_Status_Register" offset="0x30048" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan" width="6" begin="5" end="0" description="The RT Header Error status bits indicate the DMA channel of the message that the header error occurred" rwaccess="R" />
  </register>
  <register id="AIL_PHY_CI_LUT_Select_Configuration_Register" offset="0x30080" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sel" width="1" begin="0" end="0" description="0 Selects Table A, 1 Selects Table B" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_CO_LUT_Select_Configuration_Register" offset="0x300c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sel" width="1" begin="0" end="0" description="0 Selects Table A, 1 Selects Table B" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_CI_LUT_A_Configuration_Register" offset="0x30100" width="32" description="(1 of 8, stride 4)">
    <bitfield id="smpl_count" width="6" begin="5" end="0" description="Defines the number of consecutive AxC Containers in the AxC Container Group" rwaccess="RW" />
    <bitfield id="smpl_offset" width="5" begin="10" end="6" description="Defines the number of unused bits (gap) preceeding this container group. This value must be an even number from 0x0 to 0x1e" rwaccess="RW" />
    <bitfield id="smpl_type" width="2" begin="12" end="11" description="Defines the sample type for AxC Container Group" rwaccess="RW" />
    <bitfield id="smpl_last" width="1" begin="13" end="13" description="Indicates this is the last AXC Contgainer Group to be used when set. All group entries after this one are ignored." rwaccess="RW" />
  </register>
  <register id="AIL_PHY_CI_LUT_B_Configuration_Register" offset="0x30140" width="32" description="(1 of 8, stride 4)">
    <bitfield id="smpl_count" width="6" begin="5" end="0" description="Defines the number of consecutive AxC Containers in the AxC Container Group" rwaccess="RW" />
    <bitfield id="smpl_offset" width="5" begin="10" end="6" description="Defines the number of unused bits (gap) preceeding this container group. This value must be an even number from 0x0 to 0x1e" rwaccess="RW" />
    <bitfield id="smpl_type" width="2" begin="12" end="11" description="Defines the sample type for AxC Container Group" rwaccess="RW" />
    <bitfield id="smpl_last" width="1" begin="13" end="13" description="Indicates this is the last AXC Contgainer Group to be used when set. All group entries after this one are ignored." rwaccess="RW" />
  </register>
  <register id="AIL_PHY_CO_LUT_A_Configuration_Register" offset="0x30180" width="32" description="(1 of 8, stride 4)">
    <bitfield id="smpl_count" width="6" begin="5" end="0" description="Defines the number of consecutive AxC Containers in the AxC Container Group" rwaccess="RW" />
    <bitfield id="smpl_offset" width="5" begin="10" end="6" description="Defines the number of unused bits (gap) preceeding this container group. This value must be an even number from 0x0 to 0x1e" rwaccess="RW" />
    <bitfield id="smpl_type" width="2" begin="12" end="11" description="Defines the sample type for AxC Container Group" rwaccess="RW" />
    <bitfield id="smpl_last" width="1" begin="13" end="13" description="Indicates this is the last AXC Contgainer Group to be used when set. All group entries after this one are ignored." rwaccess="RW" />
  </register>
  <register id="AIL_PHY_CO_LUT_B_Configuration_Register" offset="0x301c0" width="32" description="(1 of 8, stride 4)">
    <bitfield id="smpl_count" width="6" begin="5" end="0" description="Defines the number of consecutive AxC Containers in the AxC Container Group" rwaccess="RW" />
    <bitfield id="smpl_offset" width="5" begin="10" end="6" description="Defines the number of unused bits (gap) preceeding this container group. This value must be an even number from 0x0 to 0x1e" rwaccess="RW" />
    <bitfield id="smpl_type" width="2" begin="12" end="11" description="Defines the sample type for AxC Container Group" rwaccess="RW" />
    <bitfield id="smpl_last" width="1" begin="13" end="13" description="Indicates this is the last AXC Contgainer Group to be used when set. All group entries after this one are ignored." rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_Configuration_Register" offset="0x30200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="en" width="1" begin="0" end="0" description="The Transmit Enable Bit allows the TM block transmit state machine to operate" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_State_Machine_Control_Register" offset="0x30204" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="1" begin="0" end="0" description="Instructs the TM link to flush the FIFO and force a TM Fail condition on the link. When set high, the State machine is forced into the RE_SYNC state" rwaccess="RW" />
    <bitfield id="idle" width="1" begin="1" end="1" description="Forces the Frame Sync state machine to transition from either the FRAME_SYNC or RESYNC states to the IDLE state and remain in the IDLE state until the bit is cleared. If the state machine is in the OFF state, this bit is ignored until the state machine" rwaccess="RW" />
    <bitfield id="resync" width="1" begin="2" end="2" description="Forces the Frame Sync state machine to transition from the FRAME_SYNC state to the RESYNC state and remain in the RESYNC state until the bit is cleared. If the state machine is in either the OFF state or the IDLE state, this bit is ignored until the state" rwaccess="RW" />
    <bitfield id="los_en" width="1" begin="3" end="3" description="When set, Loss of Signal from the RM to cause the TM state machine to transition to the OFF state." rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_Scrambler_Configuration_Register" offset="0x30208" width="32" description="(1 of 1, stride 0)">
    <bitfield id="seed_value" width="7" begin="6" end="0" description="The seed value is used to initialize the transmit scrambler circuit" rwaccess="RW" />
    <bitfield id="scr_en" width="1" begin="7" end="7" description="Enables the scrambler for operation in the transmit data path." rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_L1_Inband_Configuration_Register" offset="0x3020c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="l1_inband_rst" width="1" begin="0" end="0" description="RST (see CPRI spec for usage)" rwaccess="RW" />
    <bitfield id="l1_inband_rai" width="1" begin="1" end="1" description="RAI (see CPRI spec for usage)" rwaccess="RW" />
    <bitfield id="l1_inband_sdi" width="1" begin="2" end="2" description="SDI (see CPRI spec for usage)" rwaccess="RW" />
    <bitfield id="l1_inband_los" width="1" begin="3" end="3" description="LOS (see CPRI spec for usage)" rwaccess="RW" />
    <bitfield id="l1_inband_lof" width="1" begin="4" end="4" description="LOF (see CPRI spec for usage)" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_L1_Inband_Enable_Register" offset="0x30210" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rai_rairx_en" width="1" begin="0" end="0" description="Enables l1_inband RAI active upon rairx signal from RM" rwaccess="RW" />
    <bitfield id="rai_lofrx_en" width="1" begin="1" end="1" description="Enables l1_inband RAI active upon lofrx signal from RM" rwaccess="RW" />
    <bitfield id="rai_loferr_en" width="1" begin="2" end="2" description="Enables l1_inband RAI active upon loferr signal from RM" rwaccess="RW" />
    <bitfield id="rai_losrx_en" width="1" begin="3" end="3" description="Enables l1_inband RAI active upon losrx signal from RM" rwaccess="RW" />
    <bitfield id="rai_loserr_en" width="1" begin="4" end="4" description="Enables l1_inband RAI active upon loserr signal from RM" rwaccess="RW" />
    <bitfield id="lof_lofrx_en" width="1" begin="5" end="5" description="Enables l1_inband LOF active upon lofrx signal from RM" rwaccess="RW" />
    <bitfield id="lof_loferr_en" width="1" begin="6" end="6" description="Enables l1_inband LOF active upon loferr signal from RM" rwaccess="RW" />
    <bitfield id="los_losrx_en" width="1" begin="7" end="7" description="Enables l1_inband LOS active upon losrx signal from RM" rwaccess="RW" />
    <bitfield id="los_loserr_en" width="1" begin="8" end="8" description="Enables l1_inband LOS active upon loserr signal from RM" rwaccess="RW" />
    <bitfield id="sdi_rstrx_en" width="1" begin="9" end="9" description="Enables l1_inband SDI active upon rstrx signal from RM" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_Los_Error_Register" offset="0x30214" width="32" description="(1 of 1, stride 0)">
    <bitfield id="link_loserr" width="3" begin="2" end="0" description="RM Link LOSERR Select" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_Lof_Error_Register" offset="0x30218" width="32" description="(1 of 1, stride 0)">
    <bitfield id="link_loferr" width="3" begin="2" end="0" description="RM Link LOFERR Select" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_Los_Rx_Register" offset="0x3021c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="link_losrx" width="3" begin="2" end="0" description="RM Link LOSRx Select" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_Lof_Rx_Register" offset="0x30220" width="32" description="(1 of 1, stride 0)">
    <bitfield id="link_lofrx" width="3" begin="2" end="0" description="RM Link LOFRx Select" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_RAI_Rx_Register" offset="0x30224" width="32" description="(1 of 1, stride 0)">
    <bitfield id="link_rairx" width="3" begin="2" end="0" description="RM Link RAIRx Select" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_RST_Rx_Register" offset="0x30228" width="32" description="(1 of 1, stride 0)">
    <bitfield id="link_rstrx" width="3" begin="2" end="0" description="RM Link RSTRx Select" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_CPRI_HFN_Status_Register" offset="0x3022c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="hfn" width="8" begin="7" end="0" description="Synchronization field. The Hyperframe number of the currently transmitting frame" rwaccess="R" />
  </register>
  <register id="AIL_PHY_TM_CPRI_Pointer_P_Configuration" offset="0x30230" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ptr_p" width="8" begin="7" end="0" description="L1 inband field. Pointer P value which is inserted into the CPRI Egress link." rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_CPRI_Startup_Configurtaion_Register" offset="0x30234" width="32" description="(1 of 1, stride 0)">
    <bitfield id="startup" width="8" begin="7" end="0" description="L1 inband field. Startup value which is inserted into the CPRI Egress link." rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_CPRI_Version_Configuration_Register" offset="0x30238" width="32" description="(1 of 1, stride 0)">
    <bitfield id="prot_vers" width="8" begin="7" end="0" description="L1 inband field. Protocol version value which is inserted into the CPRI Egress link." rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_Status_Register" offset="0x3023c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="frm_state" width="4" begin="8" end="5" description="Indicates that status of the Frame Sync state machine" rwaccess="R" />
  </register>
  <register id="AIL_PHY_TM_CPRI_Port_ID_Register_A" offset="0x30240" width="32" description="(1 of 1, stride 0)">
    <bitfield id="z52_0" width="8" begin="7" end="0" description="Contains the Z.52.0 byte transmitted CPRI Port ID value" rwaccess="RW" />
    <bitfield id="z52_1" width="8" begin="15" end="8" description="Contains the Z.52.1 byte transmitted CPRI Port ID value" rwaccess="RW" />
    <bitfield id="z116_0" width="8" begin="23" end="16" description="Contains the Z.116.0 byte transmitted CPRI Port ID value" rwaccess="RW" />
    <bitfield id="z116_1" width="8" begin="31" end="24" description="Contains the Z.116.1 byte transmitted CPRI Port ID value" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_CPRI_Port_ID_Register_B" offset="0x30244" width="32" description="(1 of 1, stride 0)">
    <bitfield id="z180_0" width="8" begin="7" end="0" description="Contains the Z.180.0 byte transmitted CPRI Port ID value" rwaccess="RW" />
    <bitfield id="z180_1" width="8" begin="15" end="8" description="Contains the Z.180.1 byte transmitted CPRI Port ID value" rwaccess="RW" />
    <bitfield id="z244_0" width="8" begin="23" end="16" description="Contains the Z.244.0 byte transmitted CPRI Port ID value" rwaccess="RW" />
    <bitfield id="z244_1" width="8" begin="31" end="24" description="Contains the Z.244.1 byte transmitted CPRI Port ID value" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_TM_CPRI_Scrambler_Configuration" offset="0x30248" width="32" description="(1 of 1, stride 0)">
    <bitfield id="seed_value" width="31" begin="30" end="0" description="The seed value is used to initialize the transmit scrambler circuit" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_RM_Configuration_Register" offset="0x30280" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rx_en" width="1" begin="0" end="0" description="Enable RM Link FSM to activate on next recieved PHY frame boundary" rwaccess="RW" />
    <bitfield id="data_trc_sel" width="1" begin="1" end="1" description="Data Trace Select. Selects between the raw data after 8b/10b decoding and framed data after the frame sync state machine and de-scrambling. for Data Trace data" rwaccess="RW" />
    <bitfield id="rst_en" width="1" begin="7" end="7" description="Enable CPRI SOC Reset Signal. 5 consecutive recieved active L1_Inband_rst will fire a signal to SOC core which can be enabled with an LPSC to perform HW reset of entire SOC" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_RM_Data_Path_Configuration_Register" offset="0x30284" width="32" description="(1 of 1, stride 0)">
    <bitfield id="force_rx_state" width="3" begin="4" end="2" description="Force RM receiver state machine state" rwaccess="RW" />
    <bitfield id="error_suppress" width="1" begin="5" end="5" description="Suppress error reporting when the receiver state machine is not in state ST3" rwaccess="RW" />
    <bitfield id="sd_auto_align_en" width="1" begin="6" end="6" description="Enables the RM to automatically disable Serdes symbol alignment when the receiver state machine reaches state ST3" rwaccess="RW" />
    <bitfield id="lcv_unsync_en" width="1" begin="7" end="7" description="Enables a state transition from the ST3 to the ST0 state when lcv_det_thold is met" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_RM_LCV_Control_Register" offset="0x30288" width="32" description="(1 of 1, stride 0)">
    <bitfield id="en" width="1" begin="0" end="0" description="Writing a 1 to the bit will enable the Line Code Violation counter. This 16 bit counter will saturate when it reaches a value of 0xffff. Writing a 0 to this bit will clear and disable the counter. The current counter value is available as status," rwaccess="RW" />
    <bitfield id="los_det_thold" width="16" begin="31" end="16" description="Sets 8b10b los detect threshold values in number of Line Code Violations received during a master frame, OBSAI, or during a Hyperframe, CPRI. Writing to this location will automatically clear the num_los counter and num_los_det status bit. Range 0 to" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_RM_FSM_Sync_Count_Configuration" offset="0x3028c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sync_t" width="16" begin="15" end="0" description="Threshold value for consecutive valid blocks of bytes which result in state ST1. Range 0 to 65,535" rwaccess="RW" />
    <bitfield id="frame_sync_t" width="16" begin="31" end="16" description="Threshold value for consecutive valid message groups which result in state ST3. Range 0 to 65,535" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_RM_FSM_Unsync_Count_Configuration" offset="0x30290" width="32" description="(1 of 1, stride 0)">
    <bitfield id="unsync_t" width="16" begin="15" end="0" description="Threshold value for consecutive invalid blocks of bytes which result in state ST0. Range 0 to 65,535" rwaccess="RW" />
    <bitfield id="frame_unsync_t" width="16" begin="31" end="16" description="Threshold value for consecutive invalid message groups which result in state ST1. Range 0 to 65,535" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_RM_Descrambling_Control_Register" offset="0x30294" width="32" description="(1 of 1, stride 0)">
    <bitfield id="scr_en" width="1" begin="7" end="7" description="Enables the scrambler for operation in the receiver data path" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_RM_Clock_Detection_Configuration" offset="0x30298" width="32" description="(1 of 1, stride 0)">
    <bitfield id="wd_en" width="1" begin="0" end="0" description="Enables the clock detect watch dog timer." rwaccess="RW" />
    <bitfield id="cq_en" width="1" begin="1" end="1" description="Enables the clock quality circuit." rwaccess="RW" />
    <bitfield id="wd_wrap" width="8" begin="15" end="8" description="Defines the wrap value of the clock detection watchdog circuit. A value of zero disables the clock watchdog timer, Range 0 to 255" rwaccess="RW" />
    <bitfield id="mon_wrap" width="16" begin="31" end="16" description="Defines the wrap value of the clock monitor used to define clock quality. A value of zero disables the clock monitor, Range 0 to 65,535" rwaccess="RW" />
  </register>
  <register id="AIL_PHY_RM_CPRI_Hyperframe_Status_Register" offset="0x3029c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="hfn" width="8" begin="7" end="0" description="Received hyperframe number, Z.64.0. Range 0 to 149 basic frames" rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_CPRI_BFN_Status_Register" offset="0x302a0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="low" width="8" begin="7" end="0" description="Received Node B Frame number low byte, Z.128.0" rwaccess="R" />
    <bitfield id="high" width="8" begin="15" end="8" description="Received Node B Frame number high byte, Z.130.0" rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_CPRI_State_Status_Register" offset="0x302a4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="hfsync" width="1" begin="0" end="0" description="Active high status indicates when the receiber FSM is in the HFSYNC state ST3" rwaccess="R" />
    <bitfield id="lof" width="1" begin="1" end="1" description="Active high status indicates Loss Of Frame when the receiver FSM is in state ST0 or ST1. NOTE.. The value of this bit will be 0 after reset but will change to a value of 1 if CPRI mode is enabled." rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_CPRI_Version_Status_Register" offset="0x302a8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="value" width="8" begin="7" end="0" description="Received protocol version, Z.2.0" rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_CPRI_Startup_Status_Register" offset="0x302ac" width="32" description="(1 of 1, stride 0)">
    <bitfield id="value" width="8" begin="7" end="0" description="Received start up information, Z.66.0" rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_CPRI_L1_Inband_Status_Register" offset="0x302b0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rst" width="1" begin="0" end="0" description="Received reset, Z.130.0, b0" rwaccess="R" />
    <bitfield id="rai" width="1" begin="1" end="1" description="Received rai, Z.130.0, b1" rwaccess="R" />
    <bitfield id="sdi" width="1" begin="2" end="2" description="Received sdi, Z.130.0, b2" rwaccess="R" />
    <bitfield id="los" width="1" begin="3" end="3" description="Received sdi, Z.130.0, b3" rwaccess="R" />
    <bitfield id="lof" width="1" begin="4" end="4" description="Received sdi, Z.130.0, b4" rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_CPRI_Pointer_P_Status_Register" offset="0x302b4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pntr_p" width="8" begin="7" end="0" description="Received Pointer P" rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_CPRI_De_scrambler_Seed_Status" offset="0x302b8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="value" width="31" begin="30" end="0" description="Indicates the captured scrambling code, only when configuration bit scr_en = 1 in CPRI mode." rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_Status_Register" offset="0x302c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rx_sync" width="6" begin="15" end="10" description="Indicates the current status of the RX state machine" rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_LCV_LOS_Count_Status_Register" offset="0x302c4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="num" width="16" begin="15" end="0" description="Represents the number of los_det, 8b10b code violation, occurrences in a mater frame, in OBSAI, or hyperframe, in CPRI. This counter will saturate and hold its value until either cleared by writing the configuration value los_det_thold = 0 or after a" rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_LCV_Count_Status_Register" offset="0x302c8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="value" width="16" begin="15" end="0" description="Number of Line Code Violations counted since last cleared and enabled. Range 0 to 65,535" rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_Clock_Quality_Status_Register" offset="0x302cc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="value" width="16" begin="15" end="0" description="A value that represents the quality, relative frequency, of the received Serdes clock. Range 0 to 65,535" rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_OBSAI_De_Scrambler_Seed_Status" offset="0x302d0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="value" width="7" begin="6" end="0" description="Indicates the captured scrambling code, only when configuration bit scr_en = 1." rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_CPRI_Port_ID_Status_Register_A" offset="0x302d4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="z52_0" width="8" begin="7" end="0" description="Contains the Z.52.0 byte received CPRI Port ID value" rwaccess="R" />
    <bitfield id="z52_1" width="8" begin="15" end="8" description="Contains the Z.52.1 byte received CPRI Port ID value" rwaccess="R" />
    <bitfield id="z116_0" width="8" begin="23" end="16" description="Contains the Z.116.0 byte received CPRI Port ID value" rwaccess="R" />
    <bitfield id="z116_1" width="8" begin="31" end="24" description="Contains the Z.116.1 byte received CPRI Port ID value" rwaccess="R" />
  </register>
  <register id="AIL_PHY_RM_CPRI_Port_ID_Status_Register_B" offset="0x302d8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="z180_0" width="8" begin="7" end="0" description="Contains the Z.180.0 byte received CPRI Port ID value" rwaccess="R" />
    <bitfield id="z180_1" width="8" begin="15" end="8" description="Contains the Z.180.1 byte received CPRI Port ID value" rwaccess="R" />
    <bitfield id="z244_0" width="8" begin="23" end="16" description="Contains the Z.244.0 byte received CPRI Port ID value" rwaccess="R" />
    <bitfield id="z244_1" width="8" begin="31" end="24" description="Contains the Z.244.1 byte received CPRI Port ID value" rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_e_Raw_Interrupt_Status" offset="0x32000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="SI Ingress IQ EOP transmitted to PSI" rwaccess="R" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="SI Ingress IQ data transmitted to PSI" rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_e_Raw_Set" offset="0x32004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_e_Raw_Clear" offset="0x32008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_e_EV0_Enable_Status" offset="0x3200c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_e_EV0_Enable_Set" offset="0x32010" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_e_EV0_Enable_Clear" offset="0x32014" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_e_EV1_Enable_Status" offset="0x32018" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_e_EV1_Enable_Set" offset="0x3201c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_e_EV1_Enable_Clear" offset="0x32020" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_e_EV0_Enabled_Status" offset="0x32024" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_e_EV1_Enabled_Status" offset="0x32028" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_f_Raw_Interrupt_Status" offset="0x3202c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="SI Ingress CTL EOP transmitted to PSI" rwaccess="R" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="SI Ingress CTL data transmitted to PSI" rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_f_Raw_Set" offset="0x32030" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_f_Raw_Clear" offset="0x32034" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_f_EV0_Enable_Status" offset="0x32038" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_f_EV0_Enable_Set" offset="0x3203c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_f_EV0_Enable_Clear" offset="0x32040" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_f_EV1_Enable_Status" offset="0x32044" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_f_EV1_Enable_Set" offset="0x32048" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_f_EV1_Enable_Clear" offset="0x3204c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_f_EV0_Enabled_Status" offset="0x32050" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_f_EV1_Enabled_Status" offset="0x32054" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_g_0_Raw_Interrupt_Status" offset="0x32058" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="SI Ingress IQ SOP transmitted to PSI" rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_g_0_Raw_Set" offset="0x3205c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_g_0_Raw_Clear" offset="0x32060" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_g_0_EV0_Enable_Status" offset="0x32064" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_g_0_EV0_Enable_Set" offset="0x32068" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_g_0_EV0_Enable_Clear" offset="0x3206c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_g_0_EV1_Enable_Status" offset="0x32070" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_g_0_EV1_Enable_Set" offset="0x32074" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_g_0_EV1_Enable_Clear" offset="0x32078" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_g_0_EV0_Enabled_Status" offset="0x3207c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_g_0_EV1_Enabled_Status" offset="0x32080" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_g_1_Raw_Interrupt_Status" offset="0x32084" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="SI Ingress IQ SOP transmitted to PSI" rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_g_1_Raw_Set" offset="0x32088" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_g_1_Raw_Clear" offset="0x3208c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_g_1_EV0_Enable_Status" offset="0x32090" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_g_1_EV0_Enable_Set" offset="0x32094" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_g_1_EV0_Enable_Clear" offset="0x32098" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_g_1_EV1_Enable_Status" offset="0x3209c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_g_1_EV1_Enable_Set" offset="0x320a0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_g_1_EV1_Enable_Clear" offset="0x320a4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_g_1_EV0_Enabled_Status" offset="0x320a8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_g_1_EV1_Enabled_Status" offset="0x320ac" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_h_Raw_Interrupt_Status" offset="0x32108" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="4" begin="3" end="0" description="SI Ingress CTL per channel SOP transmitted to PSI" rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_h_Raw_Set" offset="0x3210c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="4" begin="3" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_h_Raw_Clear" offset="0x32110" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="4" begin="3" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_h_EV0_Enable_Status" offset="0x32114" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="4" begin="3" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_h_EV0_Enable_Set" offset="0x32118" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="4" begin="3" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_h_EV0_Enable_Clear" offset="0x3211c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="4" begin="3" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_h_EV1_Enable_Status" offset="0x32120" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="4" begin="3" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_h_EV1_Enable_Set" offset="0x32124" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="4" begin="3" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_h_EV1_Enable_Clear" offset="0x32128" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="4" begin="3" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_h_EV0_Enabled_Status" offset="0x3212c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="4" begin="3" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_h_EV1_Enabled_Status" offset="0x32130" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="4" begin="3" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_d_Raw_Interrupt_Status" offset="0x321b8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="SI Egress IQ PSI data type error" rwaccess="R" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="SI Egress IQ EOP received from PSI" rwaccess="R" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="SI Egress IQ valid data received from PSI" rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_d_Raw_Set" offset="0x321bc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_d_Raw_Clear" offset="0x321c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_d_EV0_Enable_Status" offset="0x321c4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_d_EV0_Enable_Set" offset="0x321c8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_d_EV0_Enable_Clear" offset="0x321cc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_d_EV1_Enable_Status" offset="0x321d0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_d_EV1_Enable_Set" offset="0x321d4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_d_EV1_Enable_Clear" offset="0x321d8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_d_EV0_Enabled_Status" offset="0x321dc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_d_EV1_Enabled_Status" offset="0x321e0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_e_Raw_Interrupt_Status" offset="0x321e4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="SI Egress CTL PSI data type error" rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="SI Egress CTL EOP received from PSI" rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="SI Egress CTL valid data received from PSI" rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_e_Raw_Set" offset="0x321e8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_e_Raw_Clear" offset="0x321ec" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_e_EV0_Enable_Status" offset="0x321f0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_e_EV0_Enable_Set" offset="0x321f4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_e_EV0_Enable_Clear" offset="0x321f8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_e_EV1_Enable_Status" offset="0x321fc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_e_EV1_Enable_Set" offset="0x32200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_e_EV1_Enable_Clear" offset="0x32204" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_e_EV0_Enabled_Status" offset="0x32208" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_e_EV1_Enabled_Status" offset="0x3220c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_f_0_Raw_Interrupt_Status" offset="0x32210" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="SI Ingress IQ per channel SOP received from PSI" rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_f_0_Raw_Set" offset="0x32214" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_f_0_Raw_Clear" offset="0x32218" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_f_0_EV0_Enable_Status" offset="0x3221c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_f_0_EV0_Enable_Set" offset="0x32220" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_f_0_EV0_Enable_Clear" offset="0x32224" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_f_0_EV1_Enable_Status" offset="0x32228" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_f_0_EV1_Enable_Set" offset="0x3222c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_f_0_EV1_Enable_Clear" offset="0x32230" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_f_0_EV0_Enabled_Status" offset="0x32234" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_f_0_EV1_Enabled_Status" offset="0x32238" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_f_1_Raw_Interrupt_Status" offset="0x3223c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="SI Ingress IQ per channel SOP received from PSI" rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_f_1_Raw_Set" offset="0x32240" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_f_1_Raw_Clear" offset="0x32244" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_f_1_EV0_Enable_Status" offset="0x32248" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_f_1_EV0_Enable_Set" offset="0x3224c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_f_1_EV0_Enable_Clear" offset="0x32250" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_f_1_EV1_Enable_Status" offset="0x32254" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_f_1_EV1_Enable_Set" offset="0x32258" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_f_1_EV1_Enable_Clear" offset="0x3225c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_f_1_EV0_Enabled_Status" offset="0x32260" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_f_1_EV1_Enabled_Status" offset="0x32264" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info_64_32" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_g_Raw_Interrupt_Status" offset="0x322c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="4" begin="3" end="0" description="SI Egress CTL per channel SOP received from PSI" rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_g_Raw_Set" offset="0x322c4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="4" begin="3" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_g_Raw_Clear" offset="0x322c8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="4" begin="3" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_g_EV0_Enable_Status" offset="0x322cc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="4" begin="3" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_g_EV0_Enable_Set" offset="0x322d0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="4" begin="3" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_g_EV0_Enable_Clear" offset="0x322d4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="4" begin="3" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_g_EV1_Enable_Status" offset="0x322d8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="4" begin="3" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_g_EV1_Enable_Set" offset="0x322dc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="4" begin="3" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_g_EV1_Enable_Clear" offset="0x322e0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="4" begin="3" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_g_EV0_Enabled_Status" offset="0x322e4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="4" begin="3" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_g_EV1_Enabled_Status" offset="0x322e8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="4" begin="3" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_vbusclk_orig_reg" offset="0x32370" width="32" description="(1 of 1, stride 0)">
    <bitfield id="orig_ee_0" width="1" begin="0" end="0" description="If set a bit is set in the ee_sii_e register." rwaccess="R" />
    <bitfield id="orig_ee_1" width="1" begin="1" end="1" description="If set a bit is set in the ee_sii_f register." rwaccess="R" />
    <bitfield id="orig_ee_2" width="1" begin="2" end="2" description="If set a bit is set in the ee_sii_g_0 register." rwaccess="R" />
    <bitfield id="orig_ee_3" width="1" begin="3" end="3" description="If set a bit is set in the ee_sii_g_1 register." rwaccess="R" />
    <bitfield id="orig_ee_4" width="1" begin="4" end="4" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_5" width="1" begin="5" end="5" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_6" width="1" begin="6" end="6" description="If set a bit is set in the ee_sii_h_d register." rwaccess="R" />
    <bitfield id="orig_ee_7" width="1" begin="7" end="7" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_8" width="1" begin="8" end="8" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_9" width="1" begin="9" end="9" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_10" width="1" begin="10" end="10" description="If set a bit is set in the ee_sie_d register." rwaccess="R" />
    <bitfield id="orig_ee_11" width="1" begin="11" end="11" description="If set a bit is set in the ee_sie_e register." rwaccess="R" />
    <bitfield id="orig_ee_12" width="1" begin="12" end="12" description="If set a bit is set in the ee_sie_f_0 register." rwaccess="R" />
    <bitfield id="orig_ee_13" width="1" begin="13" end="13" description="If set a bit is set in the ee_sie_f_1 register." rwaccess="R" />
    <bitfield id="orig_ee_14" width="1" begin="14" end="14" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_15" width="1" begin="15" end="15" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_16" width="1" begin="16" end="16" description="If set a bit is set in the ee_sie_g register." rwaccess="R" />
    <bitfield id="orig_ee_17" width="1" begin="17" end="17" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_18" width="1" begin="18" end="18" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_19" width="1" begin="19" end="19" description="Reserved." rwaccess="R" />
  </register>
  <register id="AIL_rm_0_Raw_Interrupt_Status" offset="0x34000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sync_status_change" width="1" begin="0" end="0" description="Sync status has changed in the Rx state machine." rwaccess="R" />
    <bitfield id="rm_status_state0" width="1" begin="1" end="1" description="The Rx state machine of the RM is in state0, indicating the link is idle." rwaccess="R" />
    <bitfield id="rm_status_state1" width="1" begin="2" end="2" description="The Rx state machine of the RM is in state1, indicating the link is in K character recieved state." rwaccess="R" />
    <bitfield id="rm_status_state2" width="1" begin="3" end="3" description="The Rx state machine of the RM is in state2, indicating the link is in pre-sync state." rwaccess="R" />
    <bitfield id="rm_status_state3" width="1" begin="4" end="4" description="The Rx state machine of the RM is in state3, indicating the link is in sync state." rwaccess="R" />
    <bitfield id="rm_status_state4" width="1" begin="5" end="5" description="The Rx state machine of the RM is in state4, indicating the link is in OBSAI scrambler detect state." rwaccess="R" />
    <bitfield id="rm_status_state5" width="1" begin="6" end="6" description="The Rx state machine of the RM is in state5, indicating the link is in OBSAI scramberl received state." rwaccess="R" />
    <bitfield id="num_los_det" width="1" begin="7" end="7" description="Number of los detected over los_thold number." rwaccess="R" />
    <bitfield id="lcv_det" width="1" begin="8" end="8" description="lcv error detected." rwaccess="R" />
    <bitfield id="frame_bndry_det" width="1" begin="9" end="9" description="The RM has detected Frame boundary." rwaccess="R" />
    <bitfield id="block_bndry_det" width="1" begin="10" end="10" description="The RM has detected a valid block boundary." rwaccess="R" />
    <bitfield id="missing_k28p5" width="1" begin="11" end="11" description="An expected k28p5 was missed by the Rx state machine." rwaccess="R" />
    <bitfield id="missing_k28p7" width="1" begin="12" end="12" description="An expected k28p7 was missed by the Rx state machine." rwaccess="R" />
    <bitfield id="k30p7_det" width="1" begin="13" end="13" description="A k30p7 was detected in the RM received byte data." rwaccess="R" />
    <bitfield id="loc_det" width="1" begin="14" end="14" description="Loc was detected in the RM block as determined by the clock monitor circuit." rwaccess="R" />
    <bitfield id="rx_fifo_ovf" width="1" begin="15" end="15" description="RX Fifo has overflowed, indicating the rx clock is faster than the system clock." rwaccess="R" />
    <bitfield id="rcvd_los" width="1" begin="16" end="16" description="Recieved an los in the CPRI L1inband signal while in CPRI mode." rwaccess="R" />
    <bitfield id="rcvd_lof" width="1" begin="17" end="17" description="Recieved an lof in the CPRI L1inband signal while in CPRI mode." rwaccess="R" />
    <bitfield id="rcvd_rai" width="1" begin="18" end="18" description="Recieved an rai (Remote Alarm Indicator) in the CPRI L1inband signal while in CPRI mode." rwaccess="R" />
    <bitfield id="rcvd_sdi" width="1" begin="19" end="19" description="Recevied an sdi (Signal Defect Indicator) in the CPRI L1inband signal while in CPRI mode." rwaccess="R" />
    <bitfield id="rcvd_rst" width="1" begin="20" end="20" description="Recevied a rst set high in the CPRI L1inband signal while in CPRI mode." rwaccess="R" />
    <bitfield id="los_err" width="1" begin="21" end="21" description="An los error has occurred in the Rx state machine, indicating that a valid signal is no longer received from the ser-des interface." rwaccess="R" />
    <bitfield id="lof_err" width="1" begin="22" end="22" description="An lof error has occurred in the Rx state machine, indicating that a valid frame format is no longer received from the ser-des interface." rwaccess="R" />
    <bitfield id="hfnsync_state" width="1" begin="23" end="23" description="hfnsync state indicates that the Rx state has recognized the hfn value in CPRI mode." rwaccess="R" />
    <bitfield id="lof_state" width="1" begin="24" end="24" description="lof state indicates the Rx state machine lost frame." rwaccess="R" />
    <bitfield id="rm_rst" width="1" begin="25" end="25" description="RM reset is an SOC reset generated when the L1inband rst signal is valid high for 5 consecutive frames." rwaccess="R" />
  </register>
  <register id="AIL_rm_0_Raw_Set" offset="0x34004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sync_status_change" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state0" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state1" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state2" width="1" begin="3" end="3" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state3" width="1" begin="4" end="4" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state4" width="1" begin="5" end="5" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state5" width="1" begin="6" end="6" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="num_los_det" width="1" begin="7" end="7" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lcv_det" width="1" begin="8" end="8" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="frame_bndry_det" width="1" begin="9" end="9" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="block_bndry_det" width="1" begin="10" end="10" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="missing_k28p5" width="1" begin="11" end="11" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="missing_k28p7" width="1" begin="12" end="12" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="k30p7_det" width="1" begin="13" end="13" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="loc_det" width="1" begin="14" end="14" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rx_fifo_ovf" width="1" begin="15" end="15" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_los" width="1" begin="16" end="16" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_lof" width="1" begin="17" end="17" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_rai" width="1" begin="18" end="18" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_sdi" width="1" begin="19" end="19" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_rst" width="1" begin="20" end="20" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="los_err" width="1" begin="21" end="21" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lof_err" width="1" begin="22" end="22" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="hfnsync_state" width="1" begin="23" end="23" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lof_state" width="1" begin="24" end="24" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_rst" width="1" begin="25" end="25" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_rm_0_Raw_Clear" offset="0x34008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sync_status_change" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state0" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state1" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state2" width="1" begin="3" end="3" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state3" width="1" begin="4" end="4" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state4" width="1" begin="5" end="5" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state5" width="1" begin="6" end="6" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="num_los_det" width="1" begin="7" end="7" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lcv_det" width="1" begin="8" end="8" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="frame_bndry_det" width="1" begin="9" end="9" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="block_bndry_det" width="1" begin="10" end="10" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="missing_k28p5" width="1" begin="11" end="11" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="missing_k28p7" width="1" begin="12" end="12" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="k30p7_det" width="1" begin="13" end="13" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="loc_det" width="1" begin="14" end="14" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rx_fifo_ovf" width="1" begin="15" end="15" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_los" width="1" begin="16" end="16" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_lof" width="1" begin="17" end="17" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_rai" width="1" begin="18" end="18" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_sdi" width="1" begin="19" end="19" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_rst" width="1" begin="20" end="20" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="los_err" width="1" begin="21" end="21" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lof_err" width="1" begin="22" end="22" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="hfnsync_state" width="1" begin="23" end="23" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lof_state" width="1" begin="24" end="24" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_rst" width="1" begin="25" end="25" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_rm_0_EV0_Enable_Status" offset="0x3400c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sync_status_change" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_status_state0" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_status_state1" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_status_state2" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_status_state3" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_status_state4" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_status_state5" width="1" begin="6" end="6" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="num_los_det" width="1" begin="7" end="7" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="lcv_det" width="1" begin="8" end="8" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="frame_bndry_det" width="1" begin="9" end="9" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="block_bndry_det" width="1" begin="10" end="10" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="missing_k28p5" width="1" begin="11" end="11" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="missing_k28p7" width="1" begin="12" end="12" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="k30p7_det" width="1" begin="13" end="13" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="loc_det" width="1" begin="14" end="14" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rx_fifo_ovf" width="1" begin="15" end="15" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rcvd_los" width="1" begin="16" end="16" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rcvd_lof" width="1" begin="17" end="17" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rcvd_rai" width="1" begin="18" end="18" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rcvd_sdi" width="1" begin="19" end="19" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rcvd_rst" width="1" begin="20" end="20" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="los_err" width="1" begin="21" end="21" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="lof_err" width="1" begin="22" end="22" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="hfnsync_state" width="1" begin="23" end="23" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="lof_state" width="1" begin="24" end="24" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_rst" width="1" begin="25" end="25" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_rm_0_EV0_Enable_Set" offset="0x34010" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sync_status_change" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state0" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state1" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state2" width="1" begin="3" end="3" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state3" width="1" begin="4" end="4" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state4" width="1" begin="5" end="5" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state5" width="1" begin="6" end="6" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="num_los_det" width="1" begin="7" end="7" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lcv_det" width="1" begin="8" end="8" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="frame_bndry_det" width="1" begin="9" end="9" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="block_bndry_det" width="1" begin="10" end="10" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="missing_k28p5" width="1" begin="11" end="11" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="missing_k28p7" width="1" begin="12" end="12" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="k30p7_det" width="1" begin="13" end="13" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="loc_det" width="1" begin="14" end="14" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rx_fifo_ovf" width="1" begin="15" end="15" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_los" width="1" begin="16" end="16" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_lof" width="1" begin="17" end="17" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_rai" width="1" begin="18" end="18" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_sdi" width="1" begin="19" end="19" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_rst" width="1" begin="20" end="20" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="los_err" width="1" begin="21" end="21" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lof_err" width="1" begin="22" end="22" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="hfnsync_state" width="1" begin="23" end="23" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lof_state" width="1" begin="24" end="24" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_rst" width="1" begin="25" end="25" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_rm_0_EV0_Enable_Clear" offset="0x34014" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sync_status_change" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state0" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state1" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state2" width="1" begin="3" end="3" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state3" width="1" begin="4" end="4" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state4" width="1" begin="5" end="5" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state5" width="1" begin="6" end="6" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="num_los_det" width="1" begin="7" end="7" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lcv_det" width="1" begin="8" end="8" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="frame_bndry_det" width="1" begin="9" end="9" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="block_bndry_det" width="1" begin="10" end="10" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="missing_k28p5" width="1" begin="11" end="11" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="missing_k28p7" width="1" begin="12" end="12" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="k30p7_det" width="1" begin="13" end="13" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="loc_det" width="1" begin="14" end="14" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rx_fifo_ovf" width="1" begin="15" end="15" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_los" width="1" begin="16" end="16" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_lof" width="1" begin="17" end="17" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_rai" width="1" begin="18" end="18" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_sdi" width="1" begin="19" end="19" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_rst" width="1" begin="20" end="20" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="los_err" width="1" begin="21" end="21" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lof_err" width="1" begin="22" end="22" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="hfnsync_state" width="1" begin="23" end="23" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lof_state" width="1" begin="24" end="24" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_rst" width="1" begin="25" end="25" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_rm_0_EV1_Enable_Status" offset="0x34018" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sync_status_change" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_status_state0" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_status_state1" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_status_state2" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_status_state3" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_status_state4" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_status_state5" width="1" begin="6" end="6" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="num_los_det" width="1" begin="7" end="7" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="lcv_det" width="1" begin="8" end="8" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="frame_bndry_det" width="1" begin="9" end="9" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="block_bndry_det" width="1" begin="10" end="10" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="missing_k28p5" width="1" begin="11" end="11" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="missing_k28p7" width="1" begin="12" end="12" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="k30p7_det" width="1" begin="13" end="13" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="loc_det" width="1" begin="14" end="14" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rx_fifo_ovf" width="1" begin="15" end="15" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rcvd_los" width="1" begin="16" end="16" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rcvd_lof" width="1" begin="17" end="17" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rcvd_rai" width="1" begin="18" end="18" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rcvd_sdi" width="1" begin="19" end="19" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rcvd_rst" width="1" begin="20" end="20" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="los_err" width="1" begin="21" end="21" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="lof_err" width="1" begin="22" end="22" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="hfnsync_state" width="1" begin="23" end="23" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="lof_state" width="1" begin="24" end="24" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rm_rst" width="1" begin="25" end="25" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_rm_0_EV1_Enable_Set" offset="0x3401c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sync_status_change" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state0" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state1" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state2" width="1" begin="3" end="3" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state3" width="1" begin="4" end="4" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state4" width="1" begin="5" end="5" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state5" width="1" begin="6" end="6" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="num_los_det" width="1" begin="7" end="7" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lcv_det" width="1" begin="8" end="8" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="frame_bndry_det" width="1" begin="9" end="9" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="block_bndry_det" width="1" begin="10" end="10" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="missing_k28p5" width="1" begin="11" end="11" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="missing_k28p7" width="1" begin="12" end="12" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="k30p7_det" width="1" begin="13" end="13" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="loc_det" width="1" begin="14" end="14" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rx_fifo_ovf" width="1" begin="15" end="15" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_los" width="1" begin="16" end="16" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_lof" width="1" begin="17" end="17" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_rai" width="1" begin="18" end="18" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_sdi" width="1" begin="19" end="19" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_rst" width="1" begin="20" end="20" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="los_err" width="1" begin="21" end="21" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lof_err" width="1" begin="22" end="22" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="hfnsync_state" width="1" begin="23" end="23" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lof_state" width="1" begin="24" end="24" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_rst" width="1" begin="25" end="25" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_rm_0_EV1_Enable_Clear" offset="0x34020" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sync_status_change" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state0" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state1" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state2" width="1" begin="3" end="3" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state3" width="1" begin="4" end="4" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state4" width="1" begin="5" end="5" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_status_state5" width="1" begin="6" end="6" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="num_los_det" width="1" begin="7" end="7" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lcv_det" width="1" begin="8" end="8" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="frame_bndry_det" width="1" begin="9" end="9" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="block_bndry_det" width="1" begin="10" end="10" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="missing_k28p5" width="1" begin="11" end="11" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="missing_k28p7" width="1" begin="12" end="12" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="k30p7_det" width="1" begin="13" end="13" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="loc_det" width="1" begin="14" end="14" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rx_fifo_ovf" width="1" begin="15" end="15" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_los" width="1" begin="16" end="16" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_lof" width="1" begin="17" end="17" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_rai" width="1" begin="18" end="18" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_sdi" width="1" begin="19" end="19" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rcvd_rst" width="1" begin="20" end="20" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="los_err" width="1" begin="21" end="21" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lof_err" width="1" begin="22" end="22" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="hfnsync_state" width="1" begin="23" end="23" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="lof_state" width="1" begin="24" end="24" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rm_rst" width="1" begin="25" end="25" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_rm_0_EV0_Enabled_Status" offset="0x34024" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sync_status_change" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rm_status_state0" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rm_status_state1" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rm_status_state2" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rm_status_state3" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rm_status_state4" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rm_status_state5" width="1" begin="6" end="6" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="num_los_det" width="1" begin="7" end="7" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="lcv_det" width="1" begin="8" end="8" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="frame_bndry_det" width="1" begin="9" end="9" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="block_bndry_det" width="1" begin="10" end="10" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="missing_k28p5" width="1" begin="11" end="11" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="missing_k28p7" width="1" begin="12" end="12" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="k30p7_det" width="1" begin="13" end="13" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="loc_det" width="1" begin="14" end="14" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rx_fifo_ovf" width="1" begin="15" end="15" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rcvd_los" width="1" begin="16" end="16" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rcvd_lof" width="1" begin="17" end="17" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rcvd_rai" width="1" begin="18" end="18" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rcvd_sdi" width="1" begin="19" end="19" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rcvd_rst" width="1" begin="20" end="20" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="los_err" width="1" begin="21" end="21" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="lof_err" width="1" begin="22" end="22" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="hfnsync_state" width="1" begin="23" end="23" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="lof_state" width="1" begin="24" end="24" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rm_rst" width="1" begin="25" end="25" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_rm_0_EV1_Enabled_Status" offset="0x34028" width="32" description="(1 of 1, stride 0)">
    <bitfield id="sync_status_change" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rm_status_state0" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rm_status_state1" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rm_status_state2" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rm_status_state3" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rm_status_state4" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rm_status_state5" width="1" begin="6" end="6" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="num_los_det" width="1" begin="7" end="7" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="lcv_det" width="1" begin="8" end="8" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="frame_bndry_det" width="1" begin="9" end="9" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="block_bndry_det" width="1" begin="10" end="10" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="missing_k28p5" width="1" begin="11" end="11" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="missing_k28p7" width="1" begin="12" end="12" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="k30p7_det" width="1" begin="13" end="13" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="loc_det" width="1" begin="14" end="14" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rx_fifo_ovf" width="1" begin="15" end="15" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rcvd_los" width="1" begin="16" end="16" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rcvd_lof" width="1" begin="17" end="17" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rcvd_rai" width="1" begin="18" end="18" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rcvd_sdi" width="1" begin="19" end="19" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rcvd_rst" width="1" begin="20" end="20" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="los_err" width="1" begin="21" end="21" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="lof_err" width="1" begin="22" end="22" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="hfnsync_state" width="1" begin="23" end="23" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="lof_state" width="1" begin="24" end="24" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rm_rst" width="1" begin="25" end="25" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_rt_tm_0_Raw_Interrupt_Status" offset="0x3402c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rt_hdr_error" width="1" begin="0" end="0" description="RT detected an error in the header." rwaccess="R" />
    <bitfield id="rt_em_insert" width="1" begin="1" end="1" description="RT inserted an empty message." rwaccess="R" />
    <bitfield id="rt_unfl" width="1" begin="2" end="2" description="RT FIFO Underflow." rwaccess="R" />
    <bitfield id="rt_ovfl" width="1" begin="3" end="3" description="RT FIFO Overflow." rwaccess="R" />
    <bitfield id="rt_frm_err" width="1" begin="4" end="4" description="RT detected a framing error from either the CI input or the PE input." rwaccess="R" />
    <bitfield id="rt_unalign_err" width="1" begin="5" end="5" description="RT detected the alignment window is too large in RE ULNK mode." rwaccess="R" />
    <bitfield id="rt_aggr_state_info" width="4" begin="9" end="6" description="RT aggregation state info bit 0 = aggr_init, bit 1 = aggr_pe, bit 2 = aggr_rm, bit 3 = aggr_pe_rm." rwaccess="R" />
    <bitfield id="sync_status_change" width="1" begin="16" end="16" description="TM detected a change in sync status. The actual frame status can be found in the TM status register" rwaccess="R" />
    <bitfield id="delta_inactive" width="1" begin="17" end="17" description="TM detected that the frame strobe from the micro-at seems inactive compared to the Tx state machine and link configuration." rwaccess="R" />
    <bitfield id="delta_modified" width="1" begin="18" end="18" description="TM detected that the frame strobe from the micro-at was received earlier than expected." rwaccess="R" />
    <bitfield id="frame_misalign" width="1" begin="19" end="19" description="TM detected a frame misalignment in the signal it receives from the CO." rwaccess="R" />
    <bitfield id="fifo_undeflow" width="1" begin="20" end="20" description="TM Fifo underflowed." rwaccess="R" />
    <bitfield id="tm_fail" width="1" begin="21" end="21" description="TM Failure indicates that the tm has forced the upstream logic to flush data buffers and resynchronize to a new frame boundary." rwaccess="R" />
  </register>
  <register id="AIL_rt_tm_0_Raw_Set" offset="0x34030" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rt_hdr_error" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_em_insert" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_unfl" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_ovfl" width="1" begin="3" end="3" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_frm_err" width="1" begin="4" end="4" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_unalign_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_aggr_state_info" width="4" begin="9" end="6" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="sync_status_change" width="1" begin="16" end="16" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="delta_inactive" width="1" begin="17" end="17" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="delta_modified" width="1" begin="18" end="18" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="frame_misalign" width="1" begin="19" end="19" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="fifo_undeflow" width="1" begin="20" end="20" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="tm_fail" width="1" begin="21" end="21" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_rt_tm_0_Raw_Clear" offset="0x34034" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rt_hdr_error" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_em_insert" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_unfl" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_ovfl" width="1" begin="3" end="3" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_frm_err" width="1" begin="4" end="4" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_unalign_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_aggr_state_info" width="4" begin="9" end="6" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="sync_status_change" width="1" begin="16" end="16" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="delta_inactive" width="1" begin="17" end="17" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="delta_modified" width="1" begin="18" end="18" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="frame_misalign" width="1" begin="19" end="19" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="fifo_undeflow" width="1" begin="20" end="20" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="tm_fail" width="1" begin="21" end="21" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_rt_tm_0_EV0_Enable_Status" offset="0x34038" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rt_hdr_error" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rt_em_insert" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rt_unfl" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rt_ovfl" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rt_frm_err" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rt_unalign_err" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rt_aggr_state_info" width="4" begin="9" end="6" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="sync_status_change" width="1" begin="16" end="16" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="delta_inactive" width="1" begin="17" end="17" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="delta_modified" width="1" begin="18" end="18" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="frame_misalign" width="1" begin="19" end="19" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="fifo_undeflow" width="1" begin="20" end="20" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="tm_fail" width="1" begin="21" end="21" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_rt_tm_0_EV0_Enable_Set" offset="0x3403c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rt_hdr_error" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_em_insert" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_unfl" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_ovfl" width="1" begin="3" end="3" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_frm_err" width="1" begin="4" end="4" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_unalign_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_aggr_state_info" width="4" begin="9" end="6" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="sync_status_change" width="1" begin="16" end="16" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="delta_inactive" width="1" begin="17" end="17" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="delta_modified" width="1" begin="18" end="18" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="frame_misalign" width="1" begin="19" end="19" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="fifo_undeflow" width="1" begin="20" end="20" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="tm_fail" width="1" begin="21" end="21" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_rt_tm_0_EV0_Enable_Clear" offset="0x34040" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rt_hdr_error" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_em_insert" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_unfl" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_ovfl" width="1" begin="3" end="3" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_frm_err" width="1" begin="4" end="4" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_unalign_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_aggr_state_info" width="4" begin="9" end="6" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="sync_status_change" width="1" begin="16" end="16" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="delta_inactive" width="1" begin="17" end="17" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="delta_modified" width="1" begin="18" end="18" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="frame_misalign" width="1" begin="19" end="19" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="fifo_undeflow" width="1" begin="20" end="20" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="tm_fail" width="1" begin="21" end="21" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_rt_tm_0_EV1_Enable_Status" offset="0x34044" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rt_hdr_error" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rt_em_insert" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rt_unfl" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rt_ovfl" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rt_frm_err" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rt_unalign_err" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rt_aggr_state_info" width="4" begin="9" end="6" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="sync_status_change" width="1" begin="16" end="16" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="delta_inactive" width="1" begin="17" end="17" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="delta_modified" width="1" begin="18" end="18" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="frame_misalign" width="1" begin="19" end="19" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="fifo_undeflow" width="1" begin="20" end="20" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="tm_fail" width="1" begin="21" end="21" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_rt_tm_0_EV1_Enable_Set" offset="0x34048" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rt_hdr_error" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_em_insert" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_unfl" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_ovfl" width="1" begin="3" end="3" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_frm_err" width="1" begin="4" end="4" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_unalign_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_aggr_state_info" width="4" begin="9" end="6" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="sync_status_change" width="1" begin="16" end="16" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="delta_inactive" width="1" begin="17" end="17" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="delta_modified" width="1" begin="18" end="18" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="frame_misalign" width="1" begin="19" end="19" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="fifo_undeflow" width="1" begin="20" end="20" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="tm_fail" width="1" begin="21" end="21" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_rt_tm_0_EV1_Enable_Clear" offset="0x3404c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rt_hdr_error" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_em_insert" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_unfl" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_ovfl" width="1" begin="3" end="3" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_frm_err" width="1" begin="4" end="4" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_unalign_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rt_aggr_state_info" width="4" begin="9" end="6" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="sync_status_change" width="1" begin="16" end="16" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="delta_inactive" width="1" begin="17" end="17" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="delta_modified" width="1" begin="18" end="18" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="frame_misalign" width="1" begin="19" end="19" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="fifo_undeflow" width="1" begin="20" end="20" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="tm_fail" width="1" begin="21" end="21" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_rt_tm_0_EV0_Enabled_Status" offset="0x34050" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rt_hdr_error" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rt_em_insert" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rt_unfl" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rt_ovfl" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rt_frm_err" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rt_unalign_err" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rt_aggr_state_info" width="4" begin="9" end="6" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="sync_status_change" width="1" begin="16" end="16" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="delta_inactive" width="1" begin="17" end="17" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="delta_modified" width="1" begin="18" end="18" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="frame_misalign" width="1" begin="19" end="19" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="fifo_undeflow" width="1" begin="20" end="20" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="tm_fail" width="1" begin="21" end="21" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_rt_tm_0_EV1_Enabled_Status" offset="0x34054" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rt_hdr_error" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rt_em_insert" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rt_unfl" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rt_ovfl" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rt_frm_err" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rt_unalign_err" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rt_aggr_state_info" width="4" begin="9" end="6" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="sync_status_change" width="1" begin="16" end="16" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="delta_inactive" width="1" begin="17" end="17" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="delta_modified" width="1" begin="18" end="18" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="frame_misalign" width="1" begin="19" end="19" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="fifo_undeflow" width="1" begin="20" end="20" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="tm_fail" width="1" begin="21" end="21" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ci_co_0_Raw_Interrupt_Status" offset="0x34058" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ci_tbltoolong" width="1" begin="0" end="0" description="CI AXC Group LUT requested more containers transferred in a basic frame than can fit." rwaccess="R" />
    <bitfield id="co_tbltoolong" width="1" begin="1" end="1" description="CO AXC Group LUT requested more containers transferred in a basic frame than can fit." rwaccess="R" />
  </register>
  <register id="AIL_ci_co_0_Raw_Set" offset="0x3405c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ci_tbltoolong" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="co_tbltoolong" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ci_co_0_Raw_Clear" offset="0x34060" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ci_tbltoolong" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="co_tbltoolong" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ci_co_0_EV0_Enable_Status" offset="0x34064" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ci_tbltoolong" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="co_tbltoolong" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ci_co_0_EV0_Enable_Set" offset="0x34068" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ci_tbltoolong" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="co_tbltoolong" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ci_co_0_EV0_Enable_Clear" offset="0x3406c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ci_tbltoolong" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="co_tbltoolong" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ci_co_0_EV1_Enable_Status" offset="0x34070" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ci_tbltoolong" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="co_tbltoolong" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ci_co_0_EV1_Enable_Set" offset="0x34074" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ci_tbltoolong" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="co_tbltoolong" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ci_co_0_EV1_Enable_Clear" offset="0x34078" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ci_tbltoolong" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="co_tbltoolong" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ci_co_0_EV0_Enabled_Status" offset="0x3407c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ci_tbltoolong" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="co_tbltoolong" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ci_co_0_EV1_Enabled_Status" offset="0x34080" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ci_tbltoolong" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="co_tbltoolong" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_sysclk_phy_orig_reg" offset="0x34084" width="32" description="(1 of 1, stride 0)">
    <bitfield id="orig_ee_0" width="1" begin="0" end="0" description="If set a bit is set in the rm_0 register." rwaccess="R" />
    <bitfield id="orig_ee_1" width="1" begin="1" end="1" description="If set a bit is set in the rt_tm_0 register." rwaccess="R" />
    <bitfield id="orig_ee_2" width="1" begin="2" end="2" description="If set a bit is set in the ci_co_0 register." rwaccess="R" />
  </register>
  <register id="AIL_pd_0_Raw_Interrupt_Status" offset="0x34800" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_obsai_frm_win_err" width="1" begin="0" end="0" description="OBSAI timestamp failed timing window test. Wrap of the PD_Frame Counters did not predict a Radio Frame Boundary consistent with TS=0 falling within the reception timing window." rwaccess="R" />
    <bitfield id="pd_ee_sop_err" width="1" begin="1" end="1" description="Received a second SOP without an EOP in between. Valid for OBSAIpacket types and CPRI 4B/5B encoding (PD_Frame)" rwaccess="R" />
    <bitfield id="pd_ee_obsai_ts_miss_err" width="1" begin="2" end="2" description="OBSAI, single missing timestamp, sometimes recoverable" rwaccess="R" />
    <bitfield id="pd_ee_obsai_ts_wdog_err" width="1" begin="3" end="3" description="OBSAI, watch dog timed out before chan received OBSAI msg." rwaccess="R" />
    <bitfield id="pd_ee_obsai_axc_fail_err" width="1" begin="4" end="4" description="OBSAI, unrecoverable ts or wdog error, chan restart. Caused by missing or extra OBSAI messages. (OBSAI time stamp prediction failure)" rwaccess="R" />
    <bitfield id="pd_ee_obsai_crc_err" width="1" begin="5" end="5" description="OBSAI, ctrl packet crc failure, pkt marked as bad" rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_soc_rst_info" width="1" begin="6" end="6" description="OBSAI, received a remote RP3-01 message controlling the entire SOC to perform a HW reset. AIL port will strobe, Must be enabled at higher layers of SOC to perform actual RESET (similar function exists for CPRI, but controlled via PHY_RM)" rwaccess="R" />
    <bitfield id="pd_ee_obsai_route_fail_info" width="1" begin="7" end="7" description="OBSAI, a received message failed to match entries for addr and type in the lut table." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_capture_info" width="1" begin="8" end="8" description="OBSAI, a remote rp3-01 message was received as determined by the lut table." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_crc_fail_err" width="1" begin="9" end="9" description="OBSAI, a remote rp3-01 message was recieved but the CRC failed for the message." rwaccess="R" />
    <bitfield id="pd_ee_obsai_gsm_off_stb_info" width="1" begin="10" end="10" description="OBSAI, a gsm off strobe was received for a channel." rwaccess="R" />
    <bitfield id="pd_ee_cpri_cw_crc_err" width="4" begin="19" end="16" description="When CPRI CW CRC checks are enabled, a CRC was received which did not match the calculated CRC. CRC failure could be caused by SERDES bit error" rwaccess="R" />
    <bitfield id="pd_ee_cpri_cw_ovfl_err" width="1" begin="20" end="20" description="The CPRI CW Fifo for the channel has overflowed, indicating that it was not serviced fast enough." rwaccess="R" />
    <bitfield id="pd_ee_obsai_sop_info" width="1" begin="25" end="25" description="OBSAI, on any channel, an sop occurred from the PD." rwaccess="R" />
    <bitfield id="pd_ee_obsai_eop_info" width="1" begin="26" end="26" description="OBSAI, on any channel, an eop occurred from the PD." rwaccess="R" />
    <bitfield id="pd_ee_obsai_sof_info" width="1" begin="27" end="27" description="OBSAI, on any channel, an sof occurred from the PD." rwaccess="R" />
  </register>
  <register id="AIL_pd_0_Raw_Set" offset="0x34804" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_obsai_frm_win_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_sop_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_ts_miss_err" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_ts_wdog_err" width="1" begin="3" end="3" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_axc_fail_err" width="1" begin="4" end="4" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_crc_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_soc_rst_info" width="1" begin="6" end="6" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_route_fail_info" width="1" begin="7" end="7" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_capture_info" width="1" begin="8" end="8" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_crc_fail_err" width="1" begin="9" end="9" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_gsm_off_stb_info" width="1" begin="10" end="10" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_cw_crc_err" width="4" begin="19" end="16" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_cw_ovfl_err" width="1" begin="20" end="20" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_sop_info" width="1" begin="25" end="25" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_eop_info" width="1" begin="26" end="26" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_sof_info" width="1" begin="27" end="27" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pd_0_Raw_Clear" offset="0x34808" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_obsai_frm_win_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_sop_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_ts_miss_err" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_ts_wdog_err" width="1" begin="3" end="3" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_axc_fail_err" width="1" begin="4" end="4" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_crc_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_soc_rst_info" width="1" begin="6" end="6" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_route_fail_info" width="1" begin="7" end="7" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_capture_info" width="1" begin="8" end="8" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_crc_fail_err" width="1" begin="9" end="9" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_gsm_off_stb_info" width="1" begin="10" end="10" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_cw_crc_err" width="4" begin="19" end="16" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_cw_ovfl_err" width="1" begin="20" end="20" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_sop_info" width="1" begin="25" end="25" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_eop_info" width="1" begin="26" end="26" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_sof_info" width="1" begin="27" end="27" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pd_0_EV0_Enable_Status" offset="0x3480c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_obsai_frm_win_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_sop_err" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_ts_miss_err" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_ts_wdog_err" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_axc_fail_err" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_crc_err" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_soc_rst_info" width="1" begin="6" end="6" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_route_fail_info" width="1" begin="7" end="7" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_capture_info" width="1" begin="8" end="8" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_crc_fail_err" width="1" begin="9" end="9" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_gsm_off_stb_info" width="1" begin="10" end="10" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_cw_crc_err" width="4" begin="19" end="16" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_cw_ovfl_err" width="1" begin="20" end="20" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_sop_info" width="1" begin="25" end="25" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_eop_info" width="1" begin="26" end="26" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_sof_info" width="1" begin="27" end="27" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_pd_0_EV0_Enable_Set" offset="0x34810" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_obsai_frm_win_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_sop_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_ts_miss_err" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_ts_wdog_err" width="1" begin="3" end="3" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_axc_fail_err" width="1" begin="4" end="4" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_crc_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_soc_rst_info" width="1" begin="6" end="6" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_route_fail_info" width="1" begin="7" end="7" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_capture_info" width="1" begin="8" end="8" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_crc_fail_err" width="1" begin="9" end="9" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_gsm_off_stb_info" width="1" begin="10" end="10" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_cw_crc_err" width="4" begin="19" end="16" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_cw_ovfl_err" width="1" begin="20" end="20" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_sop_info" width="1" begin="25" end="25" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_eop_info" width="1" begin="26" end="26" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_sof_info" width="1" begin="27" end="27" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pd_0_EV0_Enable_Clear" offset="0x34814" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_obsai_frm_win_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_sop_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_ts_miss_err" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_ts_wdog_err" width="1" begin="3" end="3" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_axc_fail_err" width="1" begin="4" end="4" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_crc_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_soc_rst_info" width="1" begin="6" end="6" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_route_fail_info" width="1" begin="7" end="7" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_capture_info" width="1" begin="8" end="8" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_crc_fail_err" width="1" begin="9" end="9" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_gsm_off_stb_info" width="1" begin="10" end="10" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_cw_crc_err" width="4" begin="19" end="16" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_cw_ovfl_err" width="1" begin="20" end="20" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_sop_info" width="1" begin="25" end="25" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_eop_info" width="1" begin="26" end="26" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_sof_info" width="1" begin="27" end="27" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pd_0_EV1_Enable_Status" offset="0x34818" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_obsai_frm_win_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_sop_err" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_ts_miss_err" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_ts_wdog_err" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_axc_fail_err" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_crc_err" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_soc_rst_info" width="1" begin="6" end="6" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_route_fail_info" width="1" begin="7" end="7" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_capture_info" width="1" begin="8" end="8" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_crc_fail_err" width="1" begin="9" end="9" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_gsm_off_stb_info" width="1" begin="10" end="10" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_cw_crc_err" width="4" begin="19" end="16" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_cw_ovfl_err" width="1" begin="20" end="20" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_sop_info" width="1" begin="25" end="25" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_eop_info" width="1" begin="26" end="26" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_sof_info" width="1" begin="27" end="27" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_pd_0_EV1_Enable_Set" offset="0x3481c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_obsai_frm_win_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_sop_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_ts_miss_err" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_ts_wdog_err" width="1" begin="3" end="3" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_axc_fail_err" width="1" begin="4" end="4" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_crc_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_soc_rst_info" width="1" begin="6" end="6" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_route_fail_info" width="1" begin="7" end="7" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_capture_info" width="1" begin="8" end="8" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_crc_fail_err" width="1" begin="9" end="9" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_gsm_off_stb_info" width="1" begin="10" end="10" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_cw_crc_err" width="4" begin="19" end="16" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_cw_ovfl_err" width="1" begin="20" end="20" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_sop_info" width="1" begin="25" end="25" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_eop_info" width="1" begin="26" end="26" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_sof_info" width="1" begin="27" end="27" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pd_0_EV1_Enable_Clear" offset="0x34820" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_obsai_frm_win_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_sop_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_ts_miss_err" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_ts_wdog_err" width="1" begin="3" end="3" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_axc_fail_err" width="1" begin="4" end="4" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_crc_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_soc_rst_info" width="1" begin="6" end="6" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_route_fail_info" width="1" begin="7" end="7" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_capture_info" width="1" begin="8" end="8" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_rp3_01_crc_fail_err" width="1" begin="9" end="9" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_gsm_off_stb_info" width="1" begin="10" end="10" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_cw_crc_err" width="4" begin="19" end="16" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_cw_ovfl_err" width="1" begin="20" end="20" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_sop_info" width="1" begin="25" end="25" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_eop_info" width="1" begin="26" end="26" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_obsai_sof_info" width="1" begin="27" end="27" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pd_0_EV0_Enabled_Status" offset="0x34824" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_obsai_frm_win_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_sop_err" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_ts_miss_err" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_ts_wdog_err" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_axc_fail_err" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_crc_err" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_soc_rst_info" width="1" begin="6" end="6" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_route_fail_info" width="1" begin="7" end="7" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_capture_info" width="1" begin="8" end="8" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_crc_fail_err" width="1" begin="9" end="9" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_gsm_off_stb_info" width="1" begin="10" end="10" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_cw_crc_err" width="4" begin="19" end="16" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_cw_ovfl_err" width="1" begin="20" end="20" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_sop_info" width="1" begin="25" end="25" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_eop_info" width="1" begin="26" end="26" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_sof_info" width="1" begin="27" end="27" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_pd_0_EV1_Enabled_Status" offset="0x34828" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_obsai_frm_win_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_sop_err" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_ts_miss_err" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_ts_wdog_err" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_axc_fail_err" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_crc_err" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_soc_rst_info" width="1" begin="6" end="6" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_route_fail_info" width="1" begin="7" end="7" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_capture_info" width="1" begin="8" end="8" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_rp3_01_crc_fail_err" width="1" begin="9" end="9" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_gsm_off_stb_info" width="1" begin="10" end="10" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_cw_crc_err" width="4" begin="19" end="16" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_cw_ovfl_err" width="1" begin="20" end="20" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_sop_info" width="1" begin="25" end="25" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_eop_info" width="1" begin="26" end="26" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_obsai_sof_info" width="1" begin="27" end="27" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_pd_1_Raw_Interrupt_Status" offset="0x3482c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_cpri_bub_fsm_err" width="8" begin="7" end="0" description="The bubble FSM did not wrap back to zero on a radio frame boundary. This is likely a programming error. In GSM, a radio frame boundary is 60ms." rwaccess="R" />
    <bitfield id="pd_ee_cpri_tdm_fsm_err" width="8" begin="15" end="8" description="CPRI Channel TDM did not wrap back to start position prior to end of an iteration window (few GSM cases will legally cause this EE) Mostly likely cause is incorrect programming of TDM and Bubble insertion parameters." rwaccess="R" />
    <bitfield id="pd_ee_cpri_radstd_err" width="8" begin="23" end="16" description="The radio standard framing FSM did not wrap naturally back to zero on a 10ms boundary (indicated by hyperframe and basic frame offset relative to PHY frame boundary). For GSM or some WiMax radio standards without 10ms framing, this error should be" rwaccess="R" />
  </register>
  <register id="AIL_pd_1_Raw_Set" offset="0x34830" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_cpri_bub_fsm_err" width="8" begin="7" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_tdm_fsm_err" width="8" begin="15" end="8" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_radstd_err" width="8" begin="23" end="16" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pd_1_Raw_Clear" offset="0x34834" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_cpri_bub_fsm_err" width="8" begin="7" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_tdm_fsm_err" width="8" begin="15" end="8" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_radstd_err" width="8" begin="23" end="16" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pd_1_EV0_Enable_Status" offset="0x34838" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_cpri_bub_fsm_err" width="8" begin="7" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_tdm_fsm_err" width="8" begin="15" end="8" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_radstd_err" width="8" begin="23" end="16" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_pd_1_EV0_Enable_Set" offset="0x3483c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_cpri_bub_fsm_err" width="8" begin="7" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_tdm_fsm_err" width="8" begin="15" end="8" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_radstd_err" width="8" begin="23" end="16" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pd_1_EV0_Enable_Clear" offset="0x34840" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_cpri_bub_fsm_err" width="8" begin="7" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_tdm_fsm_err" width="8" begin="15" end="8" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_radstd_err" width="8" begin="23" end="16" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pd_1_EV1_Enable_Status" offset="0x34844" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_cpri_bub_fsm_err" width="8" begin="7" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_tdm_fsm_err" width="8" begin="15" end="8" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_radstd_err" width="8" begin="23" end="16" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_pd_1_EV1_Enable_Set" offset="0x34848" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_cpri_bub_fsm_err" width="8" begin="7" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_tdm_fsm_err" width="8" begin="15" end="8" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_radstd_err" width="8" begin="23" end="16" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pd_1_EV1_Enable_Clear" offset="0x3484c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_cpri_bub_fsm_err" width="8" begin="7" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_tdm_fsm_err" width="8" begin="15" end="8" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pd_ee_cpri_radstd_err" width="8" begin="23" end="16" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pd_1_EV0_Enabled_Status" offset="0x34850" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_cpri_bub_fsm_err" width="8" begin="7" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_tdm_fsm_err" width="8" begin="15" end="8" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_radstd_err" width="8" begin="23" end="16" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_pd_1_EV1_Enabled_Status" offset="0x34854" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pd_ee_cpri_bub_fsm_err" width="8" begin="7" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_tdm_fsm_err" width="8" begin="15" end="8" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pd_ee_cpri_radstd_err" width="8" begin="23" end="16" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_pd_2_0_Raw_Interrupt_Status" offset="0x34858" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_0_Raw_Set" offset="0x3485c" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_0_Raw_Clear" offset="0x34860" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_0_EV0_Enable_Status" offset="0x34864" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_0_EV0_Enable_Set" offset="0x34868" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_0_EV0_Enable_Clear" offset="0x3486c" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_0_EV1_Enable_Status" offset="0x34870" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_0_EV1_Enable_Set" offset="0x34874" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_0_EV1_Enable_Clear" offset="0x34878" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_0_EV0_Enabled_Status" offset="0x3487c" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_0_EV1_Enabled_Status" offset="0x34880" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_1_Raw_Interrupt_Status" offset="0x34884" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_1_Raw_Set" offset="0x34888" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_1_Raw_Clear" offset="0x3488c" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_1_EV0_Enable_Status" offset="0x34890" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_1_EV0_Enable_Set" offset="0x34894" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_1_EV0_Enable_Clear" offset="0x34898" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_1_EV1_Enable_Status" offset="0x3489c" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_1_EV1_Enable_Set" offset="0x348a0" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_1_EV1_Enable_Clear" offset="0x348a4" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_1_EV0_Enabled_Status" offset="0x348a8" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pd_2_1_EV1_Enabled_Status" offset="0x348ac" width="32" description="(1 of 1, stride 0)">
  </register>
  <register id="AIL_pe_0_Raw_Interrupt_Status" offset="0x34908" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pe_ee_cpri_cw_null_starve_err" width="4" begin="3" end="0" description="Indicates there was no data available for transfer while in an active packet state" rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_4b5b_starve_err" width="4" begin="7" end="4" description="Indicates there was no data available for transfer while in an active packet state" rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hypfm_starve_err" width="4" begin="11" end="8" description="Indicates there was no data available for transfer while in an active packet state" rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hdlc_starve_err" width="4" begin="15" end="12" description="Indicates there was no data available for transfer while in an active packet state" rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hypfm_oflow_err" width="4" begin="19" end="16" description="Indicates a Hyperframe packet did not complete before the hyperframe boundary." rwaccess="R" />
    <bitfield id="pe_ee_ofifo_oflow_err" width="1" begin="21" end="21" description="The PE-to-RT FIFO overflowed. Suspected cause is PE_STB from uAT is too early or RT has been programmed to disregard PE traffic." rwaccess="R" />
  </register>
  <register id="AIL_pe_0_Raw_Set" offset="0x3490c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pe_ee_cpri_cw_null_starve_err" width="4" begin="3" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_4b5b_starve_err" width="4" begin="7" end="4" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hypfm_starve_err" width="4" begin="11" end="8" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hdlc_starve_err" width="4" begin="15" end="12" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hypfm_oflow_err" width="4" begin="19" end="16" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_ofifo_oflow_err" width="1" begin="21" end="21" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pe_0_Raw_Clear" offset="0x34910" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pe_ee_cpri_cw_null_starve_err" width="4" begin="3" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_4b5b_starve_err" width="4" begin="7" end="4" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hypfm_starve_err" width="4" begin="11" end="8" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hdlc_starve_err" width="4" begin="15" end="12" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hypfm_oflow_err" width="4" begin="19" end="16" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_ofifo_oflow_err" width="1" begin="21" end="21" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pe_0_EV0_Enable_Status" offset="0x34914" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pe_ee_cpri_cw_null_starve_err" width="4" begin="3" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_4b5b_starve_err" width="4" begin="7" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hypfm_starve_err" width="4" begin="11" end="8" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hdlc_starve_err" width="4" begin="15" end="12" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hypfm_oflow_err" width="4" begin="19" end="16" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pe_ee_ofifo_oflow_err" width="1" begin="21" end="21" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_pe_0_EV0_Enable_Set" offset="0x34918" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pe_ee_cpri_cw_null_starve_err" width="4" begin="3" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_4b5b_starve_err" width="4" begin="7" end="4" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hypfm_starve_err" width="4" begin="11" end="8" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hdlc_starve_err" width="4" begin="15" end="12" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hypfm_oflow_err" width="4" begin="19" end="16" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_ofifo_oflow_err" width="1" begin="21" end="21" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pe_0_EV0_Enable_Clear" offset="0x3491c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pe_ee_cpri_cw_null_starve_err" width="4" begin="3" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_4b5b_starve_err" width="4" begin="7" end="4" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hypfm_starve_err" width="4" begin="11" end="8" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hdlc_starve_err" width="4" begin="15" end="12" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hypfm_oflow_err" width="4" begin="19" end="16" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_ofifo_oflow_err" width="1" begin="21" end="21" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pe_0_EV1_Enable_Status" offset="0x34920" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pe_ee_cpri_cw_null_starve_err" width="4" begin="3" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_4b5b_starve_err" width="4" begin="7" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hypfm_starve_err" width="4" begin="11" end="8" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hdlc_starve_err" width="4" begin="15" end="12" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hypfm_oflow_err" width="4" begin="19" end="16" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pe_ee_ofifo_oflow_err" width="1" begin="21" end="21" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_pe_0_EV1_Enable_Set" offset="0x34924" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pe_ee_cpri_cw_null_starve_err" width="4" begin="3" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_4b5b_starve_err" width="4" begin="7" end="4" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hypfm_starve_err" width="4" begin="11" end="8" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hdlc_starve_err" width="4" begin="15" end="12" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hypfm_oflow_err" width="4" begin="19" end="16" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_ofifo_oflow_err" width="1" begin="21" end="21" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pe_0_EV1_Enable_Clear" offset="0x34928" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pe_ee_cpri_cw_null_starve_err" width="4" begin="3" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_4b5b_starve_err" width="4" begin="7" end="4" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hypfm_starve_err" width="4" begin="11" end="8" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hdlc_starve_err" width="4" begin="15" end="12" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_cpri_cw_hypfm_oflow_err" width="4" begin="19" end="16" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pe_ee_ofifo_oflow_err" width="1" begin="21" end="21" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_pe_0_EV0_Enabled_Status" offset="0x3492c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pe_ee_cpri_cw_null_starve_err" width="4" begin="3" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_4b5b_starve_err" width="4" begin="7" end="4" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hypfm_starve_err" width="4" begin="11" end="8" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hdlc_starve_err" width="4" begin="15" end="12" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hypfm_oflow_err" width="4" begin="19" end="16" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pe_ee_ofifo_oflow_err" width="1" begin="21" end="21" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_pe_0_EV1_Enabled_Status" offset="0x34930" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pe_ee_cpri_cw_null_starve_err" width="4" begin="3" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_4b5b_starve_err" width="4" begin="7" end="4" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hypfm_starve_err" width="4" begin="11" end="8" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hdlc_starve_err" width="4" begin="15" end="12" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pe_ee_cpri_cw_hypfm_oflow_err" width="4" begin="19" end="16" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pe_ee_ofifo_oflow_err" width="1" begin="21" end="21" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ail_0_Raw_Interrupt_Status" offset="0x34934" width="32" description="(1 of 1, stride 0)">
    <bitfield id="uat_pi_err" width="1" begin="0" end="0" description="UAT OBSAI PI error. PHY_RM PHY frame boundary detected outside programmed window specified by uat_pimax_cfg_pi_max_cfg (OBSAI defines Pi as reception time of PHY FB)" rwaccess="R" />
    <bitfield id="cpri_tdm_lut_err" width="1" begin="1" end="1" description="CPRI Channel TDM did not wrap back to start position prior to end of an iteration window (few GSM cases will legally cause this EE) Mostly likely cause is incorrect programming of TDM and Bubble insertion parameters." rwaccess="R" />
    <bitfield id="cpri_bub_fsm_err" width="1" begin="2" end="2" description="The bubble FSM did not wrap back to zero on a radio frame boundary. This is likely a programming error. In GSM, a radio frame boundary is 60ms." rwaccess="R" />
    <bitfield id="obsai_phy_sync_err" width="1" begin="3" end="3" description="The uAT indicated to the PE_SCH of an OBSAI PHY frame boundary, but OBSAI FSM did not predict a PHY frame boundary. Likely indicates a programming error of OBSAI PHY FSM. Also will trigger if uAT timing is changed while PE_SCH OBSAI PHY FSM is currently" rwaccess="R" />
    <bitfield id="obsai_multrulefire_err" width="1" begin="4" end="4" description="Multiple OBSAI rules fired simultaniously. Indicates a programming error of OBSAI rules." rwaccess="R" />
    <bitfield id="obsai_dbm_wrap_err" width="1" begin="5" end="5" description="An OBSAI Transmission Rule (MOD or DBM) did not wrap back naturally on a PHY frame boundary. Likely a programming error of OBSAI rules, possibly rules rates which are incompatible with link rate" rwaccess="R" />
  </register>
  <register id="AIL_ail_0_Raw_Set" offset="0x34938" width="32" description="(1 of 1, stride 0)">
    <bitfield id="uat_pi_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="cpri_tdm_lut_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="cpri_bub_fsm_err" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_phy_sync_err" width="1" begin="3" end="3" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_multrulefire_err" width="1" begin="4" end="4" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_dbm_wrap_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ail_0_Raw_Clear" offset="0x3493c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="uat_pi_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="cpri_tdm_lut_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="cpri_bub_fsm_err" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_phy_sync_err" width="1" begin="3" end="3" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_multrulefire_err" width="1" begin="4" end="4" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_dbm_wrap_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ail_0_EV0_Enable_Status" offset="0x34940" width="32" description="(1 of 1, stride 0)">
    <bitfield id="uat_pi_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="cpri_tdm_lut_err" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="cpri_bub_fsm_err" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="obsai_phy_sync_err" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="obsai_multrulefire_err" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="obsai_dbm_wrap_err" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ail_0_EV0_Enable_Set" offset="0x34944" width="32" description="(1 of 1, stride 0)">
    <bitfield id="uat_pi_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="cpri_tdm_lut_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="cpri_bub_fsm_err" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_phy_sync_err" width="1" begin="3" end="3" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_multrulefire_err" width="1" begin="4" end="4" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_dbm_wrap_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ail_0_EV0_Enable_Clear" offset="0x34948" width="32" description="(1 of 1, stride 0)">
    <bitfield id="uat_pi_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="cpri_tdm_lut_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="cpri_bub_fsm_err" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_phy_sync_err" width="1" begin="3" end="3" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_multrulefire_err" width="1" begin="4" end="4" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_dbm_wrap_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ail_0_EV1_Enable_Status" offset="0x3494c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="uat_pi_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="cpri_tdm_lut_err" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="cpri_bub_fsm_err" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="obsai_phy_sync_err" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="obsai_multrulefire_err" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="obsai_dbm_wrap_err" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ail_0_EV1_Enable_Set" offset="0x34950" width="32" description="(1 of 1, stride 0)">
    <bitfield id="uat_pi_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="cpri_tdm_lut_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="cpri_bub_fsm_err" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_phy_sync_err" width="1" begin="3" end="3" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_multrulefire_err" width="1" begin="4" end="4" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_dbm_wrap_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ail_0_EV1_Enable_Clear" offset="0x34954" width="32" description="(1 of 1, stride 0)">
    <bitfield id="uat_pi_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="cpri_tdm_lut_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="cpri_bub_fsm_err" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_phy_sync_err" width="1" begin="3" end="3" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_multrulefire_err" width="1" begin="4" end="4" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="obsai_dbm_wrap_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ail_0_EV0_Enabled_Status" offset="0x34958" width="32" description="(1 of 1, stride 0)">
    <bitfield id="uat_pi_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="cpri_tdm_lut_err" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="cpri_bub_fsm_err" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="obsai_phy_sync_err" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="obsai_multrulefire_err" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="obsai_dbm_wrap_err" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ail_0_EV1_Enabled_Status" offset="0x3495c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="uat_pi_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="cpri_tdm_lut_err" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="cpri_bub_fsm_err" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="obsai_phy_sync_err" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="obsai_multrulefire_err" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="obsai_dbm_wrap_err" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_a_Raw_Interrupt_Status" offset="0x34960" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="SI Ingress IQ ICC Start of Frame received" rwaccess="R" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="SI Ingress IQ ICC data transfer received" rwaccess="R" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="SI Ingress IQ IFE transmitted SOP" rwaccess="R" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="SI Ingress IQ IFE transmitted EOP" rwaccess="R" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="SI Ingress IQ IFE transmitted valid data phase" rwaccess="R" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="SI Ingress IQ FIFO overflow error" rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_a_Raw_Set" offset="0x34964" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_a_Raw_Clear" offset="0x34968" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_a_EV0_Enable_Status" offset="0x3496c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_a_EV0_Enable_Set" offset="0x34970" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_a_EV0_Enable_Clear" offset="0x34974" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_a_EV1_Enable_Status" offset="0x34978" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_a_EV1_Enable_Set" offset="0x3497c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_a_EV1_Enable_Clear" offset="0x34980" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_a_EV0_Enabled_Status" offset="0x34984" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_a_EV1_Enabled_Status" offset="0x34988" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_b_Raw_Interrupt_Status" offset="0x3498c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="SI Ingress CTL Packet error occurred" rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="SI Ingress CTL received EOP from ICC" rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="SI Ingress CTL received valid data phase from ICC" rwaccess="R" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="SI Ingress CTL FIFO overflow error" rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_b_Raw_Set" offset="0x34990" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_b_Raw_Clear" offset="0x34994" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_b_EV0_Enable_Status" offset="0x34998" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_b_EV0_Enable_Set" offset="0x3499c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_b_EV0_Enable_Clear" offset="0x349a0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_b_EV1_Enable_Status" offset="0x349a4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_b_EV1_Enable_Set" offset="0x349a8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_b_EV1_Enable_Clear" offset="0x349ac" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_b_EV0_Enabled_Status" offset="0x349b0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_b_EV1_Enabled_Status" offset="0x349b4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_c_0_Raw_Interrupt_Status" offset="0x349b8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="SI Ingress IQ per channel Start of Frame alignment error" rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_c_0_Raw_Set" offset="0x349bc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_c_0_Raw_Clear" offset="0x349c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_c_0_EV0_Enable_Status" offset="0x349c4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_c_0_EV0_Enable_Set" offset="0x349c8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_c_0_EV0_Enable_Clear" offset="0x349cc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_c_0_EV1_Enable_Status" offset="0x349d0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_c_0_EV1_Enable_Set" offset="0x349d4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_c_0_EV1_Enable_Clear" offset="0x349d8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_c_0_EV0_Enabled_Status" offset="0x349dc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_c_0_EV1_Enabled_Status" offset="0x349e0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_c_1_Raw_Interrupt_Status" offset="0x349e4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err_64_32" width="32" begin="31" end="0" description="SI Ingress IQ per channel Start of Frame alignment error" rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_c_1_Raw_Set" offset="0x349e8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err_64_32" width="32" begin="31" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_c_1_Raw_Clear" offset="0x349ec" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err_64_32" width="32" begin="31" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_c_1_EV0_Enable_Status" offset="0x349f0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err_64_32" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_c_1_EV0_Enable_Set" offset="0x349f4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err_64_32" width="32" begin="31" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_c_1_EV0_Enable_Clear" offset="0x349f8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err_64_32" width="32" begin="31" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_c_1_EV1_Enable_Status" offset="0x349fc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err_64_32" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_c_1_EV1_Enable_Set" offset="0x34a00" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err_64_32" width="32" begin="31" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_c_1_EV1_Enable_Clear" offset="0x34a04" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err_64_32" width="32" begin="31" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_c_1_EV0_Enabled_Status" offset="0x34a08" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err_64_32" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_c_1_EV1_Enabled_Status" offset="0x34a0c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err_64_32" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_d_Raw_Interrupt_Status" offset="0x34a68" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="4" begin="3" end="0" description="SI Ingress CTL per channel SOP received from ICC" rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_d_Raw_Set" offset="0x34a6c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="4" begin="3" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_d_Raw_Clear" offset="0x34a70" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="4" begin="3" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_d_EV0_Enable_Status" offset="0x34a74" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="4" begin="3" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_d_EV0_Enable_Set" offset="0x34a78" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="4" begin="3" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_d_EV0_Enable_Clear" offset="0x34a7c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="4" begin="3" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_d_EV1_Enable_Status" offset="0x34a80" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="4" begin="3" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_d_EV1_Enable_Set" offset="0x34a84" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="4" begin="3" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_d_EV1_Enable_Clear" offset="0x34a88" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="4" begin="3" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sii_d_EV0_Enabled_Status" offset="0x34a8c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="4" begin="3" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sii_d_EV1_Enabled_Status" offset="0x34a90" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="4" begin="3" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_a_Raw_Interrupt_Status" offset="0x34b18" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="SI Egress IQ EFE data starvation error" rwaccess="R" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="SI Egress IQ EFE packet boundary error" rwaccess="R" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="SI Egress IQ EFE symbol number error. (Packet boundary errors due to a missing, early, or late SOP disable the reporting of any symbol errors since the symbol number is only valid for SOPs)" rwaccess="R" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="SI Egress IQ transmitted Start of Frame to ICC" rwaccess="R" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="SI Egress IQ transmitted data to ICC" rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_a_Raw_Set" offset="0x34b1c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_a_Raw_Clear" offset="0x34b20" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_a_EV0_Enable_Status" offset="0x34b24" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_a_EV0_Enable_Set" offset="0x34b28" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_a_EV0_Enable_Clear" offset="0x34b2c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_a_EV1_Enable_Status" offset="0x34b30" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_a_EV1_Enable_Set" offset="0x34b34" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_a_EV1_Enable_Clear" offset="0x34b38" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_a_EV0_Enabled_Status" offset="0x34b3c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_a_EV1_Enabled_Status" offset="0x34b40" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_b_Raw_Interrupt_Status" offset="0x34b44" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="SI Egress CTL transmitted EOP to ICC" rwaccess="R" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="SI Egress CTL transmitted data to ICC" rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_b_Raw_Set" offset="0x34b48" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_b_Raw_Clear" offset="0x34b4c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_b_EV0_Enable_Status" offset="0x34b50" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_b_EV0_Enable_Set" offset="0x34b54" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_b_EV0_Enable_Clear" offset="0x34b58" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_b_EV1_Enable_Status" offset="0x34b5c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_b_EV1_Enable_Set" offset="0x34b60" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_b_EV1_Enable_Clear" offset="0x34b64" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_b_EV0_Enabled_Status" offset="0x34b68" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_b_EV1_Enabled_Status" offset="0x34b6c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_c_Raw_Interrupt_Status" offset="0x34b70" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="4" begin="3" end="0" description="SI Egress CTL per channel SOP transmitted to ICC" rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_c_Raw_Set" offset="0x34b74" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="4" begin="3" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_c_Raw_Clear" offset="0x34b78" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="4" begin="3" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_c_EV0_Enable_Status" offset="0x34b7c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="4" begin="3" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_c_EV0_Enable_Set" offset="0x34b80" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="4" begin="3" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_c_EV0_Enable_Clear" offset="0x34b84" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="4" begin="3" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_c_EV1_Enable_Status" offset="0x34b88" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="4" begin="3" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_c_EV1_Enable_Set" offset="0x34b8c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="4" begin="3" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_c_EV1_Enable_Clear" offset="0x34b90" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="4" begin="3" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AIL_ee_sie_c_EV0_Enabled_Status" offset="0x34b94" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="4" begin="3" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_ee_sie_c_EV1_Enabled_Status" offset="0x34b98" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="4" begin="3" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AIL_sysclk_orig_reg" offset="0x34c20" width="32" description="(1 of 1, stride 0)">
    <bitfield id="orig_ee_0" width="1" begin="0" end="0" description="If set a bit is set in the pd_0 register." rwaccess="R" />
    <bitfield id="orig_ee_1" width="1" begin="1" end="1" description="If set a bit is set in the pd_1 register." rwaccess="R" />
    <bitfield id="orig_ee_2" width="1" begin="2" end="2" description="If set a bit is set in the pd_2_0 register." rwaccess="R" />
    <bitfield id="orig_ee_3" width="1" begin="3" end="3" description="If set a bit is set in the pd_2_1 register." rwaccess="R" />
    <bitfield id="orig_ee_4" width="1" begin="4" end="4" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_5" width="1" begin="5" end="5" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_6" width="1" begin="6" end="6" description="If set a bit is set in the pe_0 register." rwaccess="R" />
    <bitfield id="orig_ee_7" width="1" begin="7" end="7" description="If set a bit is set in the uat_0 register." rwaccess="R" />
    <bitfield id="orig_ee_8" width="1" begin="8" end="8" description="If set a bit is set in the ee_sii_a register." rwaccess="R" />
    <bitfield id="orig_ee_9" width="1" begin="9" end="9" description="If set a bit is set in the ee_sii_b register." rwaccess="R" />
    <bitfield id="orig_ee_10" width="1" begin="10" end="10" description="If set a bit is set in the ee_sii_c_0 register." rwaccess="R" />
    <bitfield id="orig_ee_11" width="1" begin="11" end="11" description="If set a bit is set in the ee_sii_c_1 register." rwaccess="R" />
    <bitfield id="orig_ee_12" width="1" begin="12" end="12" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_13" width="1" begin="13" end="13" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_14" width="1" begin="14" end="14" description="If set a bit is set in the ee_sii_d register." rwaccess="R" />
    <bitfield id="orig_ee_15" width="1" begin="15" end="15" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_16" width="1" begin="16" end="16" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_17" width="1" begin="17" end="17" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_18" width="1" begin="18" end="18" description="If set a bit is set in the ee_sie_a register." rwaccess="R" />
    <bitfield id="orig_ee_19" width="1" begin="19" end="19" description="If set a bit is set in the ee_sie_b register." rwaccess="R" />
    <bitfield id="orig_ee_20" width="1" begin="20" end="20" description="If set a bit is set in the ee_sie_c register." rwaccess="R" />
    <bitfield id="orig_ee_21" width="1" begin="21" end="21" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_22" width="1" begin="22" end="22" description="Reserved." rwaccess="R" />
    <bitfield id="orig_ee_23" width="1" begin="23" end="23" description="Reserved." rwaccess="R" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
