

================================================================
== Vitis HLS Report for 'hls_linear_combination'
================================================================
* Date:           Wed Jul  6 20:18:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_linear_combination
* Solution:       good (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.716 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_LOOP_VEC1   |        ?|        ?|       249|          -|          -|     ?|        no|
        | + READ_LOOP_VEC2  |       60|       60|         1|          1|          1|    60|       yes|
        | + READ_LOOP_VEC2  |       60|       60|         1|          1|          1|    60|       yes|
        | + READ_LOOP_VEC2  |       60|       60|         1|          1|          1|    60|       yes|
        | + READ_LOOP_VEC2  |       60|       60|         1|          1|          1|    60|       yes|
        |- READ_LOOP_COEFS  |       60|       60|         1|          1|          1|    60|       yes|
        |- EX_LOOP_LC1      |        ?|        ?|         5|          1|          1|     ?|       yes|
        |- EX_LOOP_LC2      |       95|       95|        37|          1|          1|    60|       yes|
        |- WRITE_LOOP_OUT   |       61|       61|         3|          1|          1|    60|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 5
  * Pipeline-6: initiation interval (II) = 1, depth = 37
  * Pipeline-7: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 8
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 1, States = { 5 }
  Pipeline-2 : II = 1, D = 1, States = { 7 }
  Pipeline-3 : II = 1, D = 1, States = { 9 }
  Pipeline-4 : II = 1, D = 1, States = { 11 }
  Pipeline-5 : II = 1, D = 5, States = { 13 14 15 16 17 }
  Pipeline-6 : II = 1, D = 37, States = { 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
  Pipeline-7 : II = 1, D = 3, States = { 57 58 59 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 3 
4 --> 8 5 
5 --> 6 5 
6 --> 8 7 
7 --> 8 7 
8 --> 9 11 
9 --> 10 9 
10 --> 2 
11 --> 12 11 
12 --> 13 
13 --> 18 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 13 
18 --> 19 
19 --> 56 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 19 
56 --> 57 
57 --> 60 58 
58 --> 59 
59 --> 57 
60 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 61 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %len"   --->   Operation 62 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %vecs_V, void @empty_1, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %vecs_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %coeffs_V, void @empty_1, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %coeffs_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %len"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %len, void @empty_7, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_V, void @empty_1, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%vec_l_0 = alloca i64 1" [hls_linear_combination/hls_linear_combination.cpp:8]   --->   Operation 71 'alloca' 'vec_l_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%vec_l_1 = alloca i64 1" [hls_linear_combination/hls_linear_combination.cpp:8]   --->   Operation 72 'alloca' 'vec_l_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%vec_l_2 = alloca i64 1" [hls_linear_combination/hls_linear_combination.cpp:8]   --->   Operation 73 'alloca' 'vec_l_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%vec_l_3 = alloca i64 1" [hls_linear_combination/hls_linear_combination.cpp:8]   --->   Operation 74 'alloca' 'vec_l_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%vec_l_4 = alloca i64 1" [hls_linear_combination/hls_linear_combination.cpp:8]   --->   Operation 75 'alloca' 'vec_l_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%vec_l_5 = alloca i64 1" [hls_linear_combination/hls_linear_combination.cpp:8]   --->   Operation 76 'alloca' 'vec_l_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%coeffs_l = alloca i64 1" [hls_linear_combination/hls_linear_combination.cpp:9]   --->   Operation 77 'alloca' 'coeffs_l' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%out_l = alloca i64 1" [hls_linear_combination/hls_linear_combination.cpp:10]   --->   Operation 78 'alloca' 'out_l' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i32 %len_read" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 79 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln15 = br void" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 80 'br' 'br_ln15' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%row_0 = phi i64 %add_ln15, void, i64 0, void %.lr.ph36" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 81 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %row_0" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 82 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln18, i3 0" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 83 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i64 %row_0" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 84 'trunc' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln18_1, i1 0" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 85 'bitconcatenate' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.73ns)   --->   "%add_ln18 = add i10 %p_shl_cast, i10 %p_shl1_cast" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 86 'add' 'add_ln18' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (2.77ns)   --->   "%icmp_ln15 = icmp_eq  i64 %row_0, i64 %zext_ln15" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 87 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.split12.0, void %._crit_edge37.loopexit.preheader" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 88 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 89 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.58ns)   --->   "%br_ln16 = br void" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 90 'br' 'br_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%m_0 = phi i6 %add_ln16, void %.split10.0491, i6 0, void %.split12.0" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 91 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 %add_ln18_8, void %.split10.0491, i13 0, void %.split12.0" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 92 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%phi_urem = phi i6 %idx_urem, void %.split10.0491, i6 0, void %.split12.0"   --->   Operation 93 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.82ns)   --->   "%add_ln16 = add i6 %m_0, i6 1" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 94 'add' 'add_ln16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.42ns)   --->   "%icmp_ln16 = icmp_eq  i6 %m_0, i6 60" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 95 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 96 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %.split10.0, void" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 97 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 98 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%vecs_V_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %vecs_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'read' 'vecs_V_read' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i16 %vecs_V_read" [hls_linear_combination/hls_linear_combination.cpp:17]   --->   Operation 101 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln18_4 = trunc i6 %phi_urem" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 102 'trunc' 'trunc_ln18_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.67ns)   --->   "%add_ln18_8 = add i13 %phi_mul, i13 86" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 103 'add' 'add_ln18_8' <Predicate = (!icmp_ln16)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %phi_mul, i32 9, i32 12" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 104 'partselect' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %tmp" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 105 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.73ns)   --->   "%add_ln18_2 = add i10 %add_ln18, i10 %zext_ln18" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 106 'add' 'add_ln18_2' <Predicate = (!icmp_ln16)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i10 %add_ln18_2" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 107 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%vec_l_0_addr = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln18_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 108 'getelementptr' 'vec_l_0_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%vec_l_1_addr = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln18_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 109 'getelementptr' 'vec_l_1_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%vec_l_2_addr = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln18_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 110 'getelementptr' 'vec_l_2_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%vec_l_3_addr = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln18_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 111 'getelementptr' 'vec_l_3_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%vec_l_4_addr = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln18_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 112 'getelementptr' 'vec_l_4_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%vec_l_5_addr = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln18_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 113 'getelementptr' 'vec_l_5_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.30ns)   --->   "%switch_ln18 = switch i3 %trunc_ln18_4, void %branch39, i3 0, void %branch34, i3 1, void %branch35, i3 2, void %branch36, i3 3, void %branch37, i3 4, void %branch38" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 114 'switch' 'switch_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.30>
ST_3 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17, i10 %vec_l_4_addr" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 115 'store' 'store_ln18' <Predicate = (!icmp_ln16 & trunc_ln18_4 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.0491" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 116 'br' 'br_ln18' <Predicate = (!icmp_ln16 & trunc_ln18_4 == 4)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17, i10 %vec_l_3_addr" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 117 'store' 'store_ln18' <Predicate = (!icmp_ln16 & trunc_ln18_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.0491" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 118 'br' 'br_ln18' <Predicate = (!icmp_ln16 & trunc_ln18_4 == 3)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17, i10 %vec_l_2_addr" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 119 'store' 'store_ln18' <Predicate = (!icmp_ln16 & trunc_ln18_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.0491" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 120 'br' 'br_ln18' <Predicate = (!icmp_ln16 & trunc_ln18_4 == 2)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17, i10 %vec_l_1_addr" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 121 'store' 'store_ln18' <Predicate = (!icmp_ln16 & trunc_ln18_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.0491" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 122 'br' 'br_ln18' <Predicate = (!icmp_ln16 & trunc_ln18_4 == 1)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17, i10 %vec_l_0_addr" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 123 'store' 'store_ln18' <Predicate = (!icmp_ln16 & trunc_ln18_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.0491" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 124 'br' 'br_ln18' <Predicate = (!icmp_ln16 & trunc_ln18_4 == 0)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17, i10 %vec_l_5_addr" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 125 'store' 'store_ln18' <Predicate = (!icmp_ln16 & trunc_ln18_4 != 0 & trunc_ln18_4 != 1 & trunc_ln18_4 != 2 & trunc_ln18_4 != 3 & trunc_ln18_4 != 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.0491" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 126 'br' 'br_ln18' <Predicate = (!icmp_ln16 & trunc_ln18_4 != 0 & trunc_ln18_4 != 1 & trunc_ln18_4 != 2 & trunc_ln18_4 != 3 & trunc_ln18_4 != 4)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.82ns)   --->   "%next_urem = add i6 %phi_urem, i6 1"   --->   Operation 127 'add' 'next_urem' <Predicate = (!icmp_ln16)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (1.42ns)   --->   "%empty_17 = icmp_ult  i6 %next_urem, i6 6"   --->   Operation 128 'icmp' 'empty_17' <Predicate = (!icmp_ln16)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (1.18ns)   --->   "%idx_urem = select i1 %empty_17, i6 %next_urem, i6 0"   --->   Operation 129 'select' 'idx_urem' <Predicate = (!icmp_ln16)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 130 'br' 'br_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln15 = or i64 %row_0, i64 1" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 131 'or' 'or_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = trunc i64 %or_ln15" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 132 'trunc' 'trunc_ln18_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln18_2, i3 0" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 133 'bitconcatenate' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = trunc i64 %or_ln15" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 134 'trunc' 'trunc_ln18_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln18_3, i1 0" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 135 'bitconcatenate' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (1.73ns)   --->   "%add_ln18_1 = add i10 %p_shl2_cast, i10 %p_shl3_cast" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 136 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (2.77ns)   --->   "%icmp_ln15_1 = icmp_eq  i64 %or_ln15, i64 %zext_ln15" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 137 'icmp' 'icmp_ln15_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15_1, void %.split12.1.preheader, void %._crit_edge37.loopexit.preheader" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 138 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.58ns)   --->   "%br_ln16 = br void %.split12.1" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 139 'br' 'br_ln16' <Predicate = (!icmp_ln15_1)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.98>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%m_1 = phi i6 %add_ln16_1, void %.split10.1482, i6 0, void %.split12.1.preheader" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 140 'phi' 'm_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%phi_mul16 = phi i13 %add_ln18_9, void %.split10.1482, i13 0, void %.split12.1.preheader" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 141 'phi' 'phi_mul16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%phi_urem18 = phi i6 %idx_urem20, void %.split10.1482, i6 0, void %.split12.1.preheader"   --->   Operation 142 'phi' 'phi_urem18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (1.82ns)   --->   "%add_ln16_1 = add i6 %m_1, i6 1" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 143 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.42ns)   --->   "%icmp_ln16_1 = icmp_eq  i6 %m_1, i6 60" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 144 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 145 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16_1, void %.split10.1, void" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 146 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 147 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 148 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%vecs_V_read_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %vecs_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 149 'read' 'vecs_V_read_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i16 %vecs_V_read_1" [hls_linear_combination/hls_linear_combination.cpp:17]   --->   Operation 150 'trunc' 'trunc_ln17_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln18_7 = trunc i6 %phi_urem18" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 151 'trunc' 'trunc_ln18_7' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (1.67ns)   --->   "%add_ln18_9 = add i13 %phi_mul16, i13 86" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 152 'add' 'add_ln18_9' <Predicate = (!icmp_ln16_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %phi_mul16, i32 9, i32 12" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 153 'partselect' 'tmp_17' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i4 %tmp_17" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 154 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (1.73ns)   --->   "%add_ln18_4 = add i10 %add_ln18_1, i10 %zext_ln18_2" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 155 'add' 'add_ln18_4' <Predicate = (!icmp_ln16_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i10 %add_ln18_4" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 156 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%vec_l_0_addr_1 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln18_3" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 157 'getelementptr' 'vec_l_0_addr_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%vec_l_1_addr_1 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln18_3" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 158 'getelementptr' 'vec_l_1_addr_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%vec_l_2_addr_1 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln18_3" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 159 'getelementptr' 'vec_l_2_addr_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%vec_l_3_addr_1 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln18_3" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 160 'getelementptr' 'vec_l_3_addr_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%vec_l_4_addr_1 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln18_3" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 161 'getelementptr' 'vec_l_4_addr_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%vec_l_5_addr_1 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln18_3" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 162 'getelementptr' 'vec_l_5_addr_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (1.30ns)   --->   "%switch_ln18 = switch i3 %trunc_ln18_7, void %branch33, i3 0, void %branch28, i3 1, void %branch29, i3 2, void %branch30, i3 3, void %branch31, i3 4, void %branch32" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 163 'switch' 'switch_ln18' <Predicate = (!icmp_ln16_1)> <Delay = 1.30>
ST_5 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_1, i10 %vec_l_4_addr_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 164 'store' 'store_ln18' <Predicate = (!icmp_ln16_1 & trunc_ln18_7 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.1482" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 165 'br' 'br_ln18' <Predicate = (!icmp_ln16_1 & trunc_ln18_7 == 4)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_1, i10 %vec_l_3_addr_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 166 'store' 'store_ln18' <Predicate = (!icmp_ln16_1 & trunc_ln18_7 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.1482" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 167 'br' 'br_ln18' <Predicate = (!icmp_ln16_1 & trunc_ln18_7 == 3)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_1, i10 %vec_l_2_addr_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 168 'store' 'store_ln18' <Predicate = (!icmp_ln16_1 & trunc_ln18_7 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.1482" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 169 'br' 'br_ln18' <Predicate = (!icmp_ln16_1 & trunc_ln18_7 == 2)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_1, i10 %vec_l_1_addr_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 170 'store' 'store_ln18' <Predicate = (!icmp_ln16_1 & trunc_ln18_7 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.1482" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 171 'br' 'br_ln18' <Predicate = (!icmp_ln16_1 & trunc_ln18_7 == 1)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_1, i10 %vec_l_0_addr_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 172 'store' 'store_ln18' <Predicate = (!icmp_ln16_1 & trunc_ln18_7 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.1482" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 173 'br' 'br_ln18' <Predicate = (!icmp_ln16_1 & trunc_ln18_7 == 0)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_1, i10 %vec_l_5_addr_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 174 'store' 'store_ln18' <Predicate = (!icmp_ln16_1 & trunc_ln18_7 != 0 & trunc_ln18_7 != 1 & trunc_ln18_7 != 2 & trunc_ln18_7 != 3 & trunc_ln18_7 != 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.1482" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 175 'br' 'br_ln18' <Predicate = (!icmp_ln16_1 & trunc_ln18_7 != 0 & trunc_ln18_7 != 1 & trunc_ln18_7 != 2 & trunc_ln18_7 != 3 & trunc_ln18_7 != 4)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (1.82ns)   --->   "%next_urem19 = add i6 %phi_urem18, i6 1"   --->   Operation 176 'add' 'next_urem19' <Predicate = (!icmp_ln16_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (1.42ns)   --->   "%empty_19 = icmp_ult  i6 %next_urem19, i6 6"   --->   Operation 177 'icmp' 'empty_19' <Predicate = (!icmp_ln16_1)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (1.18ns)   --->   "%idx_urem20 = select i1 %empty_19, i6 %next_urem19, i6 0"   --->   Operation 178 'select' 'idx_urem20' <Predicate = (!icmp_ln16_1)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split12.1"   --->   Operation 179 'br' 'br_ln0' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln15_1 = or i64 %row_0, i64 2" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 180 'or' 'or_ln15_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln18_5 = trunc i64 %or_ln15_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 181 'trunc' 'trunc_ln18_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln18_5, i3 0" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 182 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln18_6 = trunc i64 %or_ln15_1" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 183 'trunc' 'trunc_ln18_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln18_6, i1 0" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 184 'bitconcatenate' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (1.73ns)   --->   "%add_ln18_3 = add i10 %p_shl4_cast, i10 %p_shl5_cast" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 185 'add' 'add_ln18_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (2.77ns)   --->   "%icmp_ln15_2 = icmp_eq  i64 %or_ln15_1, i64 %zext_ln15" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 186 'icmp' 'icmp_ln15_2' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15_2, void %.split12.2.preheader, void %._crit_edge37.loopexit.preheader" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 187 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (1.58ns)   --->   "%br_ln16 = br void %.split12.2" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 188 'br' 'br_ln16' <Predicate = (!icmp_ln15_2)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 4.98>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%m_2 = phi i6 %add_ln16_2, void %.split10.2473, i6 0, void %.split12.2.preheader" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 189 'phi' 'm_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%phi_mul21 = phi i13 %add_ln18_10, void %.split10.2473, i13 0, void %.split12.2.preheader" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 190 'phi' 'phi_mul21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%phi_urem23 = phi i6 %idx_urem25, void %.split10.2473, i6 0, void %.split12.2.preheader"   --->   Operation 191 'phi' 'phi_urem23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (1.82ns)   --->   "%add_ln16_2 = add i6 %m_2, i6 1" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 192 'add' 'add_ln16_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (1.42ns)   --->   "%icmp_ln16_2 = icmp_eq  i6 %m_2, i6 60" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 193 'icmp' 'icmp_ln16_2' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 194 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16_2, void %.split10.2, void" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 195 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 196 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 197 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%vecs_V_read_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %vecs_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 198 'read' 'vecs_V_read_2' <Predicate = (!icmp_ln16_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = trunc i16 %vecs_V_read_2" [hls_linear_combination/hls_linear_combination.cpp:17]   --->   Operation 199 'trunc' 'trunc_ln17_2' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln18_10 = trunc i6 %phi_urem23" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 200 'trunc' 'trunc_ln18_10' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (1.67ns)   --->   "%add_ln18_10 = add i13 %phi_mul21, i13 86" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 201 'add' 'add_ln18_10' <Predicate = (!icmp_ln16_2)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %phi_mul21, i32 9, i32 12" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 202 'partselect' 'tmp_18' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i4 %tmp_18" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 203 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (1.73ns)   --->   "%add_ln18_6 = add i10 %add_ln18_3, i10 %zext_ln18_4" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 204 'add' 'add_ln18_6' <Predicate = (!icmp_ln16_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i10 %add_ln18_6" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 205 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%vec_l_0_addr_2 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln18_5" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 206 'getelementptr' 'vec_l_0_addr_2' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%vec_l_1_addr_2 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln18_5" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 207 'getelementptr' 'vec_l_1_addr_2' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%vec_l_2_addr_2 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln18_5" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 208 'getelementptr' 'vec_l_2_addr_2' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%vec_l_3_addr_2 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln18_5" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 209 'getelementptr' 'vec_l_3_addr_2' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%vec_l_4_addr_2 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln18_5" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 210 'getelementptr' 'vec_l_4_addr_2' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%vec_l_5_addr_2 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln18_5" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 211 'getelementptr' 'vec_l_5_addr_2' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (1.30ns)   --->   "%switch_ln18 = switch i3 %trunc_ln18_10, void %branch27, i3 0, void %branch22, i3 1, void %branch23, i3 2, void %branch24, i3 3, void %branch25, i3 4, void %branch26" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 212 'switch' 'switch_ln18' <Predicate = (!icmp_ln16_2)> <Delay = 1.30>
ST_7 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_2, i10 %vec_l_4_addr_2" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 213 'store' 'store_ln18' <Predicate = (!icmp_ln16_2 & trunc_ln18_10 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.2473" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 214 'br' 'br_ln18' <Predicate = (!icmp_ln16_2 & trunc_ln18_10 == 4)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_2, i10 %vec_l_3_addr_2" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 215 'store' 'store_ln18' <Predicate = (!icmp_ln16_2 & trunc_ln18_10 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.2473" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 216 'br' 'br_ln18' <Predicate = (!icmp_ln16_2 & trunc_ln18_10 == 3)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_2, i10 %vec_l_2_addr_2" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 217 'store' 'store_ln18' <Predicate = (!icmp_ln16_2 & trunc_ln18_10 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.2473" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 218 'br' 'br_ln18' <Predicate = (!icmp_ln16_2 & trunc_ln18_10 == 2)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_2, i10 %vec_l_1_addr_2" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 219 'store' 'store_ln18' <Predicate = (!icmp_ln16_2 & trunc_ln18_10 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.2473" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 220 'br' 'br_ln18' <Predicate = (!icmp_ln16_2 & trunc_ln18_10 == 1)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_2, i10 %vec_l_0_addr_2" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 221 'store' 'store_ln18' <Predicate = (!icmp_ln16_2 & trunc_ln18_10 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.2473" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 222 'br' 'br_ln18' <Predicate = (!icmp_ln16_2 & trunc_ln18_10 == 0)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_2, i10 %vec_l_5_addr_2" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 223 'store' 'store_ln18' <Predicate = (!icmp_ln16_2 & trunc_ln18_10 != 0 & trunc_ln18_10 != 1 & trunc_ln18_10 != 2 & trunc_ln18_10 != 3 & trunc_ln18_10 != 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.2473" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 224 'br' 'br_ln18' <Predicate = (!icmp_ln16_2 & trunc_ln18_10 != 0 & trunc_ln18_10 != 1 & trunc_ln18_10 != 2 & trunc_ln18_10 != 3 & trunc_ln18_10 != 4)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (1.82ns)   --->   "%next_urem24 = add i6 %phi_urem23, i6 1"   --->   Operation 225 'add' 'next_urem24' <Predicate = (!icmp_ln16_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (1.42ns)   --->   "%empty_21 = icmp_ult  i6 %next_urem24, i6 6"   --->   Operation 226 'icmp' 'empty_21' <Predicate = (!icmp_ln16_2)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (1.18ns)   --->   "%idx_urem25 = select i1 %empty_21, i6 %next_urem24, i6 0"   --->   Operation 227 'select' 'idx_urem25' <Predicate = (!icmp_ln16_2)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split12.2"   --->   Operation 228 'br' 'br_ln0' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln15_2 = or i64 %row_0, i64 3" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 229 'or' 'or_ln15_2' <Predicate = (!icmp_ln15 & !icmp_ln15_1 & !icmp_ln15_2)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln18_8 = trunc i64 %or_ln15_2" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 230 'trunc' 'trunc_ln18_8' <Predicate = (!icmp_ln15 & !icmp_ln15_1 & !icmp_ln15_2)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%p_shl8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln18_8, i3 0" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 231 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln15 & !icmp_ln15_1 & !icmp_ln15_2)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln18_9 = trunc i64 %or_ln15_2" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 232 'trunc' 'trunc_ln18_9' <Predicate = (!icmp_ln15 & !icmp_ln15_1 & !icmp_ln15_2)> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%p_shl9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln18_9, i1 0" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 233 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln15 & !icmp_ln15_1 & !icmp_ln15_2)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (1.73ns)   --->   "%add_ln18_5 = add i10 %p_shl8_cast, i10 %p_shl9_cast" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 234 'add' 'add_ln18_5' <Predicate = (!icmp_ln15 & !icmp_ln15_1 & !icmp_ln15_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (2.77ns)   --->   "%icmp_ln15_3 = icmp_eq  i64 %or_ln15_2, i64 %zext_ln15" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 235 'icmp' 'icmp_ln15_3' <Predicate = (!icmp_ln15 & !icmp_ln15_1 & !icmp_ln15_2)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15_3, void %.split12.3.preheader, void %._crit_edge37.loopexit.preheader" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 236 'br' 'br_ln15' <Predicate = (!icmp_ln15 & !icmp_ln15_1 & !icmp_ln15_2)> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (1.58ns)   --->   "%br_ln16 = br void %.split12.3" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 237 'br' 'br_ln16' <Predicate = (!icmp_ln15 & !icmp_ln15_1 & !icmp_ln15_2 & !icmp_ln15_3)> <Delay = 1.58>
ST_8 : Operation 238 [1/1] (1.58ns)   --->   "%br_ln22 = br void %._crit_edge37.loopexit" [hls_linear_combination/hls_linear_combination.cpp:22]   --->   Operation 238 'br' 'br_ln22' <Predicate = (icmp_ln15_3) | (icmp_ln15_2) | (icmp_ln15_1) | (icmp_ln15)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.98>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%m_3 = phi i6 %add_ln16_3, void %.split10.3464, i6 0, void %.split12.3.preheader" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 239 'phi' 'm_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%phi_mul26 = phi i13 %add_ln18_11, void %.split10.3464, i13 0, void %.split12.3.preheader" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 240 'phi' 'phi_mul26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%phi_urem28 = phi i6 %idx_urem30, void %.split10.3464, i6 0, void %.split12.3.preheader"   --->   Operation 241 'phi' 'phi_urem28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (1.82ns)   --->   "%add_ln16_3 = add i6 %m_3, i6 1" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 242 'add' 'add_ln16_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/1] (1.42ns)   --->   "%icmp_ln16_3 = icmp_eq  i6 %m_3, i6 60" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 243 'icmp' 'icmp_ln16_3' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 244 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16_3, void %.split10.3, void" [hls_linear_combination/hls_linear_combination.cpp:16]   --->   Operation 245 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 246 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 247 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%vecs_V_read_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %vecs_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 248 'read' 'vecs_V_read_3' <Predicate = (!icmp_ln16_3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = trunc i16 %vecs_V_read_3" [hls_linear_combination/hls_linear_combination.cpp:17]   --->   Operation 249 'trunc' 'trunc_ln17_3' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln18_11 = trunc i6 %phi_urem28" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 250 'trunc' 'trunc_ln18_11' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (1.67ns)   --->   "%add_ln18_11 = add i13 %phi_mul26, i13 86" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 251 'add' 'add_ln18_11' <Predicate = (!icmp_ln16_3)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %phi_mul26, i32 9, i32 12" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 252 'partselect' 'tmp_20' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i4 %tmp_20" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 253 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (1.73ns)   --->   "%add_ln18_7 = add i10 %add_ln18_5, i10 %zext_ln18_6" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 254 'add' 'add_ln18_7' <Predicate = (!icmp_ln16_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i10 %add_ln18_7" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 255 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%vec_l_0_addr_3 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln18_7" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 256 'getelementptr' 'vec_l_0_addr_3' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%vec_l_1_addr_3 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln18_7" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 257 'getelementptr' 'vec_l_1_addr_3' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%vec_l_2_addr_3 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln18_7" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 258 'getelementptr' 'vec_l_2_addr_3' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "%vec_l_3_addr_3 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln18_7" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 259 'getelementptr' 'vec_l_3_addr_3' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%vec_l_4_addr_3 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln18_7" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 260 'getelementptr' 'vec_l_4_addr_3' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%vec_l_5_addr_3 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln18_7" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 261 'getelementptr' 'vec_l_5_addr_3' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (1.30ns)   --->   "%switch_ln18 = switch i3 %trunc_ln18_11, void %branch21, i3 0, void %branch16, i3 1, void %branch17, i3 2, void %branch18, i3 3, void %branch19, i3 4, void %branch20" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 262 'switch' 'switch_ln18' <Predicate = (!icmp_ln16_3)> <Delay = 1.30>
ST_9 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_3, i10 %vec_l_4_addr_3" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 263 'store' 'store_ln18' <Predicate = (!icmp_ln16_3 & trunc_ln18_11 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.3464" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 264 'br' 'br_ln18' <Predicate = (!icmp_ln16_3 & trunc_ln18_11 == 4)> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_3, i10 %vec_l_3_addr_3" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 265 'store' 'store_ln18' <Predicate = (!icmp_ln16_3 & trunc_ln18_11 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.3464" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 266 'br' 'br_ln18' <Predicate = (!icmp_ln16_3 & trunc_ln18_11 == 3)> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_3, i10 %vec_l_2_addr_3" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 267 'store' 'store_ln18' <Predicate = (!icmp_ln16_3 & trunc_ln18_11 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.3464" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 268 'br' 'br_ln18' <Predicate = (!icmp_ln16_3 & trunc_ln18_11 == 2)> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_3, i10 %vec_l_1_addr_3" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 269 'store' 'store_ln18' <Predicate = (!icmp_ln16_3 & trunc_ln18_11 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.3464" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 270 'br' 'br_ln18' <Predicate = (!icmp_ln16_3 & trunc_ln18_11 == 1)> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_3, i10 %vec_l_0_addr_3" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 271 'store' 'store_ln18' <Predicate = (!icmp_ln16_3 & trunc_ln18_11 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.3464" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 272 'br' 'br_ln18' <Predicate = (!icmp_ln16_3 & trunc_ln18_11 == 0)> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (3.25ns)   --->   "%store_ln18 = store i8 %trunc_ln17_3, i10 %vec_l_5_addr_3" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 273 'store' 'store_ln18' <Predicate = (!icmp_ln16_3 & trunc_ln18_11 != 0 & trunc_ln18_11 != 1 & trunc_ln18_11 != 2 & trunc_ln18_11 != 3 & trunc_ln18_11 != 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln18 = br void %.split10.3464" [hls_linear_combination/hls_linear_combination.cpp:18]   --->   Operation 274 'br' 'br_ln18' <Predicate = (!icmp_ln16_3 & trunc_ln18_11 != 0 & trunc_ln18_11 != 1 & trunc_ln18_11 != 2 & trunc_ln18_11 != 3 & trunc_ln18_11 != 4)> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (1.82ns)   --->   "%next_urem29 = add i6 %phi_urem28, i6 1"   --->   Operation 275 'add' 'next_urem29' <Predicate = (!icmp_ln16_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [1/1] (1.42ns)   --->   "%empty_23 = icmp_ult  i6 %next_urem29, i6 6"   --->   Operation 276 'icmp' 'empty_23' <Predicate = (!icmp_ln16_3)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [1/1] (1.18ns)   --->   "%idx_urem30 = select i1 %empty_23, i6 %next_urem29, i6 0"   --->   Operation 277 'select' 'idx_urem30' <Predicate = (!icmp_ln16_3)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split12.3"   --->   Operation 278 'br' 'br_ln0' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.52>
ST_10 : Operation 279 [1/1] (3.52ns)   --->   "%add_ln15 = add i64 %row_0, i64 4" [hls_linear_combination/hls_linear_combination.cpp:15]   --->   Operation 279 'add' 'add_ln15' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 280 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 3.74>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln22, void %.split8, i6 0, void %._crit_edge37.loopexit.preheader" [hls_linear_combination/hls_linear_combination.cpp:22]   --->   Operation 281 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (1.82ns)   --->   "%add_ln22 = add i6 %i, i6 1" [hls_linear_combination/hls_linear_combination.cpp:22]   --->   Operation 282 'add' 'add_ln22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 283 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (1.42ns)   --->   "%icmp_ln22 = icmp_eq  i6 %i, i6 60" [hls_linear_combination/hls_linear_combination.cpp:22]   --->   Operation 284 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 285 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split8, void %.lr.ph.preheader" [hls_linear_combination/hls_linear_combination.cpp:22]   --->   Operation 286 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [hls_linear_combination/hls_linear_combination.cpp:22]   --->   Operation 287 'zext' 'i_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 288 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_19 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %coeffs_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 289 'read' 'tmp_19' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%stream_l_data = trunc i16 %tmp_19" [hls_linear_combination/hls_linear_combination.cpp:24]   --->   Operation 290 'trunc' 'stream_l_data' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%coeffs_l_addr = getelementptr i8 %coeffs_l, i64 0, i64 %i_cast" [hls_linear_combination/hls_linear_combination.cpp:25]   --->   Operation 291 'getelementptr' 'coeffs_l_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (2.32ns)   --->   "%store_ln25 = store i8 %stream_l_data, i6 %coeffs_l_addr" [hls_linear_combination/hls_linear_combination.cpp:25]   --->   Operation 292 'store' 'store_ln25' <Predicate = (!icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge37.loopexit"   --->   Operation 293 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 1.58>
ST_12 : Operation 294 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 294 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 13 <SV = 10> <Delay = 6.71>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%i_1 = phi i32 %add_ln30, void %.split6, i32 0, void %.lr.ph.preheader" [hls_linear_combination/hls_linear_combination.cpp:30]   --->   Operation 295 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (2.55ns)   --->   "%add_ln30 = add i32 %i_1, i32 1" [hls_linear_combination/hls_linear_combination.cpp:30]   --->   Operation 296 'add' 'add_ln30' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 297 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp_eq  i32 %i_1, i32 %len_read" [hls_linear_combination/hls_linear_combination.cpp:30]   --->   Operation 298 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split6, void %._crit_edge.loopexit.preheader" [hls_linear_combination/hls_linear_combination.cpp:30]   --->   Operation 299 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%i_1_cast = zext i32 %i_1" [hls_linear_combination/hls_linear_combination.cpp:30]   --->   Operation 300 'zext' 'i_1_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %i_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 301 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_26_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln32, i3 0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 302 'bitconcatenate' 'tmp_26_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i32 %i_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 303 'trunc' 'trunc_ln32_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_27_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln32_1, i1 0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 304 'bitconcatenate' 'tmp_27_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (1.73ns)   --->   "%add_ln32_60 = add i10 %tmp_26_cast, i10 %tmp_27_cast" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 305 'add' 'add_ln32_60' <Predicate = (!icmp_ln30)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln32_121 = zext i10 %add_ln32_60" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 306 'zext' 'zext_ln32_121' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%vec_l_0_addr_4 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_121" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 307 'getelementptr' 'vec_l_0_addr_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%or_ln32 = or i10 %add_ln32_60, i10 1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 308 'or' 'or_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln32_122 = zext i10 %or_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 309 'zext' 'zext_ln32_122' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%vec_l_0_addr_5 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_122" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 310 'getelementptr' 'vec_l_0_addr_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (1.73ns)   --->   "%add_ln32_61 = add i10 %add_ln32_60, i10 2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 311 'add' 'add_ln32_61' <Predicate = (!icmp_ln30)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln32_123 = zext i10 %add_ln32_61" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 312 'zext' 'zext_ln32_123' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%vec_l_0_addr_6 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_123" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 313 'getelementptr' 'vec_l_0_addr_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (1.73ns)   --->   "%add_ln32_62 = add i10 %add_ln32_60, i10 3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 314 'add' 'add_ln32_62' <Predicate = (!icmp_ln30)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln32_124 = zext i10 %add_ln32_62" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 315 'zext' 'zext_ln32_124' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%vec_l_0_addr_7 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_124" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 316 'getelementptr' 'vec_l_0_addr_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (1.73ns)   --->   "%add_ln32_63 = add i10 %add_ln32_60, i10 4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 317 'add' 'add_ln32_63' <Predicate = (!icmp_ln30)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln32_125 = zext i10 %add_ln32_63" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 318 'zext' 'zext_ln32_125' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%vec_l_0_addr_8 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_125" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 319 'getelementptr' 'vec_l_0_addr_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (1.73ns)   --->   "%add_ln32_64 = add i10 %add_ln32_60, i10 5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 320 'add' 'add_ln32_64' <Predicate = (!icmp_ln30)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln32_126 = zext i10 %add_ln32_64" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 321 'zext' 'zext_ln32_126' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%vec_l_0_addr_9 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_126" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 322 'getelementptr' 'vec_l_0_addr_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (1.73ns)   --->   "%add_ln32_65 = add i10 %add_ln32_60, i10 6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 323 'add' 'add_ln32_65' <Predicate = (!icmp_ln30)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln32_127 = zext i10 %add_ln32_65" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 324 'zext' 'zext_ln32_127' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%vec_l_0_addr_10 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_127" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 325 'getelementptr' 'vec_l_0_addr_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (1.73ns)   --->   "%add_ln32_66 = add i10 %add_ln32_60, i10 7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 326 'add' 'add_ln32_66' <Predicate = (!icmp_ln30)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln32_128 = zext i10 %add_ln32_66" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 327 'zext' 'zext_ln32_128' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%vec_l_0_addr_11 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_128" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 328 'getelementptr' 'vec_l_0_addr_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (1.73ns)   --->   "%add_ln32_67 = add i10 %add_ln32_60, i10 8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 329 'add' 'add_ln32_67' <Predicate = (!icmp_ln30)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln32_129 = zext i10 %add_ln32_67" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 330 'zext' 'zext_ln32_129' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "%vec_l_0_addr_12 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_129" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 331 'getelementptr' 'vec_l_0_addr_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (1.73ns)   --->   "%add_ln32_68 = add i10 %add_ln32_60, i10 9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 332 'add' 'add_ln32_68' <Predicate = (!icmp_ln30)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln32_130 = zext i10 %add_ln32_68" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 333 'zext' 'zext_ln32_130' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%vec_l_0_addr_13 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_130" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 334 'getelementptr' 'vec_l_0_addr_13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%vec_l_1_addr_4 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_121" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 335 'getelementptr' 'vec_l_1_addr_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%vec_l_1_addr_5 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_122" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 336 'getelementptr' 'vec_l_1_addr_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%vec_l_1_addr_6 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_123" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 337 'getelementptr' 'vec_l_1_addr_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%vec_l_1_addr_7 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_124" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 338 'getelementptr' 'vec_l_1_addr_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%vec_l_1_addr_8 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_125" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 339 'getelementptr' 'vec_l_1_addr_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%vec_l_1_addr_9 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_126" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 340 'getelementptr' 'vec_l_1_addr_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%vec_l_1_addr_10 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_127" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 341 'getelementptr' 'vec_l_1_addr_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%vec_l_1_addr_11 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_128" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 342 'getelementptr' 'vec_l_1_addr_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%vec_l_1_addr_12 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_129" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 343 'getelementptr' 'vec_l_1_addr_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%vec_l_1_addr_13 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_130" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 344 'getelementptr' 'vec_l_1_addr_13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%vec_l_2_addr_4 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_121" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 345 'getelementptr' 'vec_l_2_addr_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%vec_l_2_addr_5 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_122" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 346 'getelementptr' 'vec_l_2_addr_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%vec_l_2_addr_6 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_123" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 347 'getelementptr' 'vec_l_2_addr_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%vec_l_2_addr_7 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_124" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 348 'getelementptr' 'vec_l_2_addr_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%vec_l_2_addr_8 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_125" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 349 'getelementptr' 'vec_l_2_addr_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%vec_l_2_addr_9 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_126" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 350 'getelementptr' 'vec_l_2_addr_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%vec_l_2_addr_10 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_127" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 351 'getelementptr' 'vec_l_2_addr_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%vec_l_2_addr_11 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_128" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 352 'getelementptr' 'vec_l_2_addr_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%vec_l_2_addr_12 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_129" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 353 'getelementptr' 'vec_l_2_addr_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%vec_l_2_addr_13 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_130" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 354 'getelementptr' 'vec_l_2_addr_13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (0.00ns)   --->   "%vec_l_3_addr_4 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_121" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 355 'getelementptr' 'vec_l_3_addr_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%vec_l_3_addr_5 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_122" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 356 'getelementptr' 'vec_l_3_addr_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%vec_l_3_addr_6 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_123" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 357 'getelementptr' 'vec_l_3_addr_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (0.00ns)   --->   "%vec_l_3_addr_7 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_124" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 358 'getelementptr' 'vec_l_3_addr_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "%vec_l_3_addr_8 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_125" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 359 'getelementptr' 'vec_l_3_addr_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "%vec_l_3_addr_9 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_126" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 360 'getelementptr' 'vec_l_3_addr_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "%vec_l_3_addr_10 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_127" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 361 'getelementptr' 'vec_l_3_addr_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "%vec_l_3_addr_11 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_128" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 362 'getelementptr' 'vec_l_3_addr_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 363 [1/1] (0.00ns)   --->   "%vec_l_3_addr_12 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_129" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 363 'getelementptr' 'vec_l_3_addr_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%vec_l_3_addr_13 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_130" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 364 'getelementptr' 'vec_l_3_addr_13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 365 [1/1] (0.00ns)   --->   "%vec_l_4_addr_4 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_121" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 365 'getelementptr' 'vec_l_4_addr_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 366 [1/1] (0.00ns)   --->   "%vec_l_4_addr_5 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_122" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 366 'getelementptr' 'vec_l_4_addr_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 367 [1/1] (0.00ns)   --->   "%vec_l_4_addr_6 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_123" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 367 'getelementptr' 'vec_l_4_addr_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%vec_l_4_addr_7 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_124" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 368 'getelementptr' 'vec_l_4_addr_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "%vec_l_4_addr_8 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_125" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 369 'getelementptr' 'vec_l_4_addr_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 370 [1/1] (0.00ns)   --->   "%vec_l_4_addr_9 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_126" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 370 'getelementptr' 'vec_l_4_addr_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%vec_l_4_addr_10 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_127" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 371 'getelementptr' 'vec_l_4_addr_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%vec_l_4_addr_11 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_128" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 372 'getelementptr' 'vec_l_4_addr_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%vec_l_4_addr_12 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_129" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 373 'getelementptr' 'vec_l_4_addr_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%vec_l_4_addr_13 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_130" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 374 'getelementptr' 'vec_l_4_addr_13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%vec_l_5_addr_4 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_121" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 375 'getelementptr' 'vec_l_5_addr_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 376 [1/1] (0.00ns)   --->   "%vec_l_5_addr_5 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_122" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 376 'getelementptr' 'vec_l_5_addr_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%vec_l_5_addr_6 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_123" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 377 'getelementptr' 'vec_l_5_addr_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "%vec_l_5_addr_7 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_124" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 378 'getelementptr' 'vec_l_5_addr_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 379 [1/1] (0.00ns)   --->   "%vec_l_5_addr_8 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_125" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 379 'getelementptr' 'vec_l_5_addr_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 380 [1/1] (0.00ns)   --->   "%vec_l_5_addr_9 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_126" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 380 'getelementptr' 'vec_l_5_addr_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 381 [1/1] (0.00ns)   --->   "%vec_l_5_addr_10 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_127" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 381 'getelementptr' 'vec_l_5_addr_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 382 [1/1] (0.00ns)   --->   "%vec_l_5_addr_11 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_128" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 382 'getelementptr' 'vec_l_5_addr_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%vec_l_5_addr_12 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_129" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 383 'getelementptr' 'vec_l_5_addr_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 384 [1/1] (0.00ns)   --->   "%vec_l_5_addr_13 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_130" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 384 'getelementptr' 'vec_l_5_addr_13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 385 [1/1] (0.00ns)   --->   "%coeffs_l_addr_1 = getelementptr i8 %coeffs_l, i64 0, i64 %i_1_cast" [hls_linear_combination/hls_linear_combination.cpp:30]   --->   Operation 385 'getelementptr' 'coeffs_l_addr_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 386 [2/2] (2.32ns)   --->   "%coeffs_l_load = load i6 %coeffs_l_addr_1" [hls_linear_combination/hls_linear_combination.cpp:30]   --->   Operation 386 'load' 'coeffs_l_load' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_13 : Operation 387 [2/2] (3.25ns)   --->   "%vec_l_0_load = load i10 %vec_l_0_addr_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 387 'load' 'vec_l_0_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 388 [2/2] (3.25ns)   --->   "%vec_l_1_load = load i10 %vec_l_1_addr_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 388 'load' 'vec_l_1_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 389 [2/2] (3.25ns)   --->   "%vec_l_2_load = load i10 %vec_l_2_addr_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 389 'load' 'vec_l_2_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 390 [2/2] (3.25ns)   --->   "%vec_l_3_load = load i10 %vec_l_3_addr_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 390 'load' 'vec_l_3_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 391 [2/2] (3.25ns)   --->   "%vec_l_4_load = load i10 %vec_l_4_addr_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 391 'load' 'vec_l_4_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 392 [2/2] (3.25ns)   --->   "%vec_l_5_load = load i10 %vec_l_5_addr_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 392 'load' 'vec_l_5_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 393 [2/2] (3.25ns)   --->   "%vec_l_0_load_1 = load i10 %vec_l_0_addr_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 393 'load' 'vec_l_0_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 394 [2/2] (3.25ns)   --->   "%vec_l_1_load_1 = load i10 %vec_l_1_addr_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 394 'load' 'vec_l_1_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 395 [2/2] (3.25ns)   --->   "%vec_l_2_load_1 = load i10 %vec_l_2_addr_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 395 'load' 'vec_l_2_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 396 [2/2] (3.25ns)   --->   "%vec_l_3_load_1 = load i10 %vec_l_3_addr_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 396 'load' 'vec_l_3_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 397 [2/2] (3.25ns)   --->   "%vec_l_4_load_1 = load i10 %vec_l_4_addr_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 397 'load' 'vec_l_4_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 398 [2/2] (3.25ns)   --->   "%vec_l_5_load_1 = load i10 %vec_l_5_addr_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 398 'load' 'vec_l_5_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 399 [2/2] (3.25ns)   --->   "%vec_l_0_load_2 = load i10 %vec_l_0_addr_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 399 'load' 'vec_l_0_load_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 400 [2/2] (3.25ns)   --->   "%vec_l_1_load_2 = load i10 %vec_l_1_addr_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 400 'load' 'vec_l_1_load_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 401 [2/2] (3.25ns)   --->   "%vec_l_2_load_2 = load i10 %vec_l_2_addr_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 401 'load' 'vec_l_2_load_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 402 [2/2] (3.25ns)   --->   "%vec_l_3_load_2 = load i10 %vec_l_3_addr_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 402 'load' 'vec_l_3_load_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 403 [2/2] (3.25ns)   --->   "%vec_l_4_load_2 = load i10 %vec_l_4_addr_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 403 'load' 'vec_l_4_load_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 404 [2/2] (3.25ns)   --->   "%vec_l_5_load_2 = load i10 %vec_l_5_addr_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 404 'load' 'vec_l_5_load_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 405 [2/2] (3.25ns)   --->   "%vec_l_0_load_3 = load i10 %vec_l_0_addr_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 405 'load' 'vec_l_0_load_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 406 [2/2] (3.25ns)   --->   "%vec_l_1_load_3 = load i10 %vec_l_1_addr_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 406 'load' 'vec_l_1_load_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 407 [2/2] (3.25ns)   --->   "%vec_l_2_load_3 = load i10 %vec_l_2_addr_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 407 'load' 'vec_l_2_load_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 408 [2/2] (3.25ns)   --->   "%vec_l_3_load_3 = load i10 %vec_l_3_addr_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 408 'load' 'vec_l_3_load_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 409 [2/2] (3.25ns)   --->   "%vec_l_4_load_3 = load i10 %vec_l_4_addr_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 409 'load' 'vec_l_4_load_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 410 [2/2] (3.25ns)   --->   "%vec_l_5_load_3 = load i10 %vec_l_5_addr_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 410 'load' 'vec_l_5_load_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 411 [2/2] (3.25ns)   --->   "%vec_l_0_load_4 = load i10 %vec_l_0_addr_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 411 'load' 'vec_l_0_load_4' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 412 [2/2] (3.25ns)   --->   "%vec_l_1_load_4 = load i10 %vec_l_1_addr_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 412 'load' 'vec_l_1_load_4' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 413 [2/2] (3.25ns)   --->   "%vec_l_2_load_4 = load i10 %vec_l_2_addr_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 413 'load' 'vec_l_2_load_4' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 414 [2/2] (3.25ns)   --->   "%vec_l_3_load_4 = load i10 %vec_l_3_addr_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 414 'load' 'vec_l_3_load_4' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 415 [2/2] (3.25ns)   --->   "%vec_l_4_load_4 = load i10 %vec_l_4_addr_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 415 'load' 'vec_l_4_load_4' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 416 [2/2] (3.25ns)   --->   "%vec_l_5_load_4 = load i10 %vec_l_5_addr_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 416 'load' 'vec_l_5_load_4' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 417 [2/2] (3.25ns)   --->   "%vec_l_0_load_5 = load i10 %vec_l_0_addr_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 417 'load' 'vec_l_0_load_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 418 [2/2] (3.25ns)   --->   "%vec_l_1_load_5 = load i10 %vec_l_1_addr_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 418 'load' 'vec_l_1_load_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 419 [2/2] (3.25ns)   --->   "%vec_l_2_load_5 = load i10 %vec_l_2_addr_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 419 'load' 'vec_l_2_load_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 420 [2/2] (3.25ns)   --->   "%vec_l_3_load_5 = load i10 %vec_l_3_addr_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 420 'load' 'vec_l_3_load_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 421 [2/2] (3.25ns)   --->   "%vec_l_4_load_5 = load i10 %vec_l_4_addr_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 421 'load' 'vec_l_4_load_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 422 [2/2] (3.25ns)   --->   "%vec_l_5_load_5 = load i10 %vec_l_5_addr_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 422 'load' 'vec_l_5_load_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 423 [2/2] (3.25ns)   --->   "%vec_l_0_load_6 = load i10 %vec_l_0_addr_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 423 'load' 'vec_l_0_load_6' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 424 [2/2] (3.25ns)   --->   "%vec_l_1_load_6 = load i10 %vec_l_1_addr_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 424 'load' 'vec_l_1_load_6' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 425 [2/2] (3.25ns)   --->   "%vec_l_2_load_6 = load i10 %vec_l_2_addr_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 425 'load' 'vec_l_2_load_6' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 426 [2/2] (3.25ns)   --->   "%vec_l_3_load_6 = load i10 %vec_l_3_addr_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 426 'load' 'vec_l_3_load_6' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 427 [2/2] (3.25ns)   --->   "%vec_l_4_load_6 = load i10 %vec_l_4_addr_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 427 'load' 'vec_l_4_load_6' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 428 [2/2] (3.25ns)   --->   "%vec_l_5_load_6 = load i10 %vec_l_5_addr_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 428 'load' 'vec_l_5_load_6' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 429 [2/2] (3.25ns)   --->   "%vec_l_0_load_7 = load i10 %vec_l_0_addr_11" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 429 'load' 'vec_l_0_load_7' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 430 [2/2] (3.25ns)   --->   "%vec_l_1_load_7 = load i10 %vec_l_1_addr_11" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 430 'load' 'vec_l_1_load_7' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 431 [2/2] (3.25ns)   --->   "%vec_l_2_load_7 = load i10 %vec_l_2_addr_11" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 431 'load' 'vec_l_2_load_7' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 432 [2/2] (3.25ns)   --->   "%vec_l_3_load_7 = load i10 %vec_l_3_addr_11" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 432 'load' 'vec_l_3_load_7' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 433 [2/2] (3.25ns)   --->   "%vec_l_4_load_7 = load i10 %vec_l_4_addr_11" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 433 'load' 'vec_l_4_load_7' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 434 [2/2] (3.25ns)   --->   "%vec_l_5_load_7 = load i10 %vec_l_5_addr_11" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 434 'load' 'vec_l_5_load_7' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 435 [2/2] (3.25ns)   --->   "%vec_l_0_load_8 = load i10 %vec_l_0_addr_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 435 'load' 'vec_l_0_load_8' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 436 [2/2] (3.25ns)   --->   "%vec_l_1_load_8 = load i10 %vec_l_1_addr_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 436 'load' 'vec_l_1_load_8' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 437 [2/2] (3.25ns)   --->   "%vec_l_2_load_8 = load i10 %vec_l_2_addr_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 437 'load' 'vec_l_2_load_8' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 438 [2/2] (3.25ns)   --->   "%vec_l_3_load_8 = load i10 %vec_l_3_addr_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 438 'load' 'vec_l_3_load_8' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 439 [2/2] (3.25ns)   --->   "%vec_l_4_load_8 = load i10 %vec_l_4_addr_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 439 'load' 'vec_l_4_load_8' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 440 [2/2] (3.25ns)   --->   "%vec_l_5_load_8 = load i10 %vec_l_5_addr_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 440 'load' 'vec_l_5_load_8' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 441 [2/2] (3.25ns)   --->   "%vec_l_0_load_9 = load i10 %vec_l_0_addr_13" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 441 'load' 'vec_l_0_load_9' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 442 [2/2] (3.25ns)   --->   "%vec_l_1_load_9 = load i10 %vec_l_1_addr_13" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 442 'load' 'vec_l_1_load_9' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 443 [2/2] (3.25ns)   --->   "%vec_l_2_load_9 = load i10 %vec_l_2_addr_13" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 443 'load' 'vec_l_2_load_9' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 444 [2/2] (3.25ns)   --->   "%vec_l_3_load_9 = load i10 %vec_l_3_addr_13" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 444 'load' 'vec_l_3_load_9' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 445 [2/2] (3.25ns)   --->   "%vec_l_4_load_9 = load i10 %vec_l_4_addr_13" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 445 'load' 'vec_l_4_load_9' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_13 : Operation 446 [2/2] (3.25ns)   --->   "%vec_l_5_load_9 = load i10 %vec_l_5_addr_13" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 446 'load' 'vec_l_5_load_9' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>

State 14 <SV = 11> <Delay = 4.30>
ST_14 : Operation 447 [1/2] (2.32ns)   --->   "%coeffs_l_load = load i6 %coeffs_l_addr_1" [hls_linear_combination/hls_linear_combination.cpp:30]   --->   Operation 447 'load' 'coeffs_l_load' <Predicate = (!icmp_ln30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %coeffs_l_load" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 448 'zext' 'zext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 449 [1/2] (3.25ns)   --->   "%vec_l_0_load = load i10 %vec_l_0_addr_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 449 'load' 'vec_l_0_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i8 %vec_l_0_load" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 450 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 451 [3/3] (1.05ns) (grouped into DSP with root node add_ln32)   --->   "%mul_ln32 = mul i16 %zext_ln32_1, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 451 'mul' 'mul_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 452 [1/2] (3.25ns)   --->   "%vec_l_1_load = load i10 %vec_l_1_addr_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 452 'load' 'vec_l_1_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i8 %vec_l_1_load" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 453 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 454 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_1)   --->   "%mul_ln32_1 = mul i16 %zext_ln32_3, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 454 'mul' 'mul_ln32_1' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 455 [1/2] (3.25ns)   --->   "%vec_l_2_load = load i10 %vec_l_2_addr_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 455 'load' 'vec_l_2_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln32_5 = zext i8 %vec_l_2_load" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 456 'zext' 'zext_ln32_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 457 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_2)   --->   "%mul_ln32_2 = mul i16 %zext_ln32_5, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 457 'mul' 'mul_ln32_2' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 458 [1/2] (3.25ns)   --->   "%vec_l_3_load = load i10 %vec_l_3_addr_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 458 'load' 'vec_l_3_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln32_7 = zext i8 %vec_l_3_load" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 459 'zext' 'zext_ln32_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 460 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_3)   --->   "%mul_ln32_3 = mul i16 %zext_ln32_7, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 460 'mul' 'mul_ln32_3' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 461 [1/2] (3.25ns)   --->   "%vec_l_4_load = load i10 %vec_l_4_addr_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 461 'load' 'vec_l_4_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln32_9 = zext i8 %vec_l_4_load" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 462 'zext' 'zext_ln32_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 463 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_4)   --->   "%mul_ln32_4 = mul i16 %zext_ln32_9, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 463 'mul' 'mul_ln32_4' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 464 [1/2] (3.25ns)   --->   "%vec_l_5_load = load i10 %vec_l_5_addr_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 464 'load' 'vec_l_5_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln32_11 = zext i8 %vec_l_5_load" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 465 'zext' 'zext_ln32_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 466 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_5)   --->   "%mul_ln32_5 = mul i16 %zext_ln32_11, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 466 'mul' 'mul_ln32_5' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 467 [1/2] (3.25ns)   --->   "%vec_l_0_load_1 = load i10 %vec_l_0_addr_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 467 'load' 'vec_l_0_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln32_13 = zext i8 %vec_l_0_load_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 468 'zext' 'zext_ln32_13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 469 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_6)   --->   "%mul_ln32_6 = mul i16 %zext_ln32_13, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 469 'mul' 'mul_ln32_6' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 470 [1/2] (3.25ns)   --->   "%vec_l_1_load_1 = load i10 %vec_l_1_addr_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 470 'load' 'vec_l_1_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln32_15 = zext i8 %vec_l_1_load_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 471 'zext' 'zext_ln32_15' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 472 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_7)   --->   "%mul_ln32_7 = mul i16 %zext_ln32_15, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 472 'mul' 'mul_ln32_7' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 473 [1/2] (3.25ns)   --->   "%vec_l_2_load_1 = load i10 %vec_l_2_addr_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 473 'load' 'vec_l_2_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln32_17 = zext i8 %vec_l_2_load_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 474 'zext' 'zext_ln32_17' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 475 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_8)   --->   "%mul_ln32_8 = mul i16 %zext_ln32_17, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 475 'mul' 'mul_ln32_8' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 476 [1/2] (3.25ns)   --->   "%vec_l_3_load_1 = load i10 %vec_l_3_addr_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 476 'load' 'vec_l_3_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln32_19 = zext i8 %vec_l_3_load_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 477 'zext' 'zext_ln32_19' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 478 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_9)   --->   "%mul_ln32_9 = mul i16 %zext_ln32_19, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 478 'mul' 'mul_ln32_9' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 479 [1/2] (3.25ns)   --->   "%vec_l_4_load_1 = load i10 %vec_l_4_addr_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 479 'load' 'vec_l_4_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln32_21 = zext i8 %vec_l_4_load_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 480 'zext' 'zext_ln32_21' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 481 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_10)   --->   "%mul_ln32_10 = mul i16 %zext_ln32_21, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 481 'mul' 'mul_ln32_10' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 482 [1/2] (3.25ns)   --->   "%vec_l_5_load_1 = load i10 %vec_l_5_addr_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 482 'load' 'vec_l_5_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln32_23 = zext i8 %vec_l_5_load_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 483 'zext' 'zext_ln32_23' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 484 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_11)   --->   "%mul_ln32_11 = mul i16 %zext_ln32_23, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 484 'mul' 'mul_ln32_11' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 485 [1/2] (3.25ns)   --->   "%vec_l_0_load_2 = load i10 %vec_l_0_addr_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 485 'load' 'vec_l_0_load_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln32_25 = zext i8 %vec_l_0_load_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 486 'zext' 'zext_ln32_25' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 487 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_12)   --->   "%mul_ln32_12 = mul i16 %zext_ln32_25, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 487 'mul' 'mul_ln32_12' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 488 [1/2] (3.25ns)   --->   "%vec_l_1_load_2 = load i10 %vec_l_1_addr_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 488 'load' 'vec_l_1_load_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln32_27 = zext i8 %vec_l_1_load_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 489 'zext' 'zext_ln32_27' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 490 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_13)   --->   "%mul_ln32_13 = mul i16 %zext_ln32_27, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 490 'mul' 'mul_ln32_13' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 491 [1/2] (3.25ns)   --->   "%vec_l_2_load_2 = load i10 %vec_l_2_addr_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 491 'load' 'vec_l_2_load_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln32_29 = zext i8 %vec_l_2_load_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 492 'zext' 'zext_ln32_29' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 493 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_14)   --->   "%mul_ln32_14 = mul i16 %zext_ln32_29, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 493 'mul' 'mul_ln32_14' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 494 [1/2] (3.25ns)   --->   "%vec_l_3_load_2 = load i10 %vec_l_3_addr_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 494 'load' 'vec_l_3_load_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln32_31 = zext i8 %vec_l_3_load_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 495 'zext' 'zext_ln32_31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 496 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_15)   --->   "%mul_ln32_15 = mul i16 %zext_ln32_31, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 496 'mul' 'mul_ln32_15' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 497 [1/2] (3.25ns)   --->   "%vec_l_4_load_2 = load i10 %vec_l_4_addr_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 497 'load' 'vec_l_4_load_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln32_33 = zext i8 %vec_l_4_load_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 498 'zext' 'zext_ln32_33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 499 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_16)   --->   "%mul_ln32_16 = mul i16 %zext_ln32_33, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 499 'mul' 'mul_ln32_16' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 500 [1/2] (3.25ns)   --->   "%vec_l_5_load_2 = load i10 %vec_l_5_addr_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 500 'load' 'vec_l_5_load_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln32_35 = zext i8 %vec_l_5_load_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 501 'zext' 'zext_ln32_35' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 502 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_17)   --->   "%mul_ln32_17 = mul i16 %zext_ln32_35, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 502 'mul' 'mul_ln32_17' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 503 [1/2] (3.25ns)   --->   "%vec_l_0_load_3 = load i10 %vec_l_0_addr_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 503 'load' 'vec_l_0_load_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln32_37 = zext i8 %vec_l_0_load_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 504 'zext' 'zext_ln32_37' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 505 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_18)   --->   "%mul_ln32_18 = mul i16 %zext_ln32_37, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 505 'mul' 'mul_ln32_18' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 506 [1/2] (3.25ns)   --->   "%vec_l_1_load_3 = load i10 %vec_l_1_addr_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 506 'load' 'vec_l_1_load_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln32_39 = zext i8 %vec_l_1_load_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 507 'zext' 'zext_ln32_39' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 508 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_19)   --->   "%mul_ln32_19 = mul i16 %zext_ln32_39, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 508 'mul' 'mul_ln32_19' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 509 [1/2] (3.25ns)   --->   "%vec_l_2_load_3 = load i10 %vec_l_2_addr_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 509 'load' 'vec_l_2_load_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln32_41 = zext i8 %vec_l_2_load_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 510 'zext' 'zext_ln32_41' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 511 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_20)   --->   "%mul_ln32_20 = mul i16 %zext_ln32_41, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 511 'mul' 'mul_ln32_20' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 512 [1/2] (3.25ns)   --->   "%vec_l_3_load_3 = load i10 %vec_l_3_addr_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 512 'load' 'vec_l_3_load_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln32_43 = zext i8 %vec_l_3_load_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 513 'zext' 'zext_ln32_43' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 514 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_21)   --->   "%mul_ln32_21 = mul i16 %zext_ln32_43, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 514 'mul' 'mul_ln32_21' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 515 [1/2] (3.25ns)   --->   "%vec_l_4_load_3 = load i10 %vec_l_4_addr_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 515 'load' 'vec_l_4_load_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln32_45 = zext i8 %vec_l_4_load_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 516 'zext' 'zext_ln32_45' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 517 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_22)   --->   "%mul_ln32_22 = mul i16 %zext_ln32_45, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 517 'mul' 'mul_ln32_22' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 518 [1/2] (3.25ns)   --->   "%vec_l_5_load_3 = load i10 %vec_l_5_addr_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 518 'load' 'vec_l_5_load_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln32_47 = zext i8 %vec_l_5_load_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 519 'zext' 'zext_ln32_47' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 520 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_23)   --->   "%mul_ln32_23 = mul i16 %zext_ln32_47, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 520 'mul' 'mul_ln32_23' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 521 [1/2] (3.25ns)   --->   "%vec_l_0_load_4 = load i10 %vec_l_0_addr_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 521 'load' 'vec_l_0_load_4' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln32_49 = zext i8 %vec_l_0_load_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 522 'zext' 'zext_ln32_49' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 523 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_24)   --->   "%mul_ln32_24 = mul i16 %zext_ln32_49, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 523 'mul' 'mul_ln32_24' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 524 [1/2] (3.25ns)   --->   "%vec_l_1_load_4 = load i10 %vec_l_1_addr_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 524 'load' 'vec_l_1_load_4' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln32_51 = zext i8 %vec_l_1_load_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 525 'zext' 'zext_ln32_51' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 526 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_25)   --->   "%mul_ln32_25 = mul i16 %zext_ln32_51, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 526 'mul' 'mul_ln32_25' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 527 [1/2] (3.25ns)   --->   "%vec_l_2_load_4 = load i10 %vec_l_2_addr_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 527 'load' 'vec_l_2_load_4' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln32_53 = zext i8 %vec_l_2_load_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 528 'zext' 'zext_ln32_53' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 529 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_26)   --->   "%mul_ln32_26 = mul i16 %zext_ln32_53, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 529 'mul' 'mul_ln32_26' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 530 [1/2] (3.25ns)   --->   "%vec_l_3_load_4 = load i10 %vec_l_3_addr_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 530 'load' 'vec_l_3_load_4' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln32_55 = zext i8 %vec_l_3_load_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 531 'zext' 'zext_ln32_55' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 532 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_27)   --->   "%mul_ln32_27 = mul i16 %zext_ln32_55, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 532 'mul' 'mul_ln32_27' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 533 [1/2] (3.25ns)   --->   "%vec_l_4_load_4 = load i10 %vec_l_4_addr_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 533 'load' 'vec_l_4_load_4' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln32_57 = zext i8 %vec_l_4_load_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 534 'zext' 'zext_ln32_57' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 535 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_28)   --->   "%mul_ln32_28 = mul i16 %zext_ln32_57, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 535 'mul' 'mul_ln32_28' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 536 [1/2] (3.25ns)   --->   "%vec_l_5_load_4 = load i10 %vec_l_5_addr_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 536 'load' 'vec_l_5_load_4' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln32_59 = zext i8 %vec_l_5_load_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 537 'zext' 'zext_ln32_59' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 538 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_29)   --->   "%mul_ln32_29 = mul i16 %zext_ln32_59, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 538 'mul' 'mul_ln32_29' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 539 [1/2] (3.25ns)   --->   "%vec_l_0_load_5 = load i10 %vec_l_0_addr_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 539 'load' 'vec_l_0_load_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln32_61 = zext i8 %vec_l_0_load_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 540 'zext' 'zext_ln32_61' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 541 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_30)   --->   "%mul_ln32_30 = mul i16 %zext_ln32_61, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 541 'mul' 'mul_ln32_30' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 542 [1/2] (3.25ns)   --->   "%vec_l_1_load_5 = load i10 %vec_l_1_addr_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 542 'load' 'vec_l_1_load_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln32_63 = zext i8 %vec_l_1_load_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 543 'zext' 'zext_ln32_63' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 544 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_31)   --->   "%mul_ln32_31 = mul i16 %zext_ln32_63, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 544 'mul' 'mul_ln32_31' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 545 [1/2] (3.25ns)   --->   "%vec_l_2_load_5 = load i10 %vec_l_2_addr_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 545 'load' 'vec_l_2_load_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln32_65 = zext i8 %vec_l_2_load_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 546 'zext' 'zext_ln32_65' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 547 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_32)   --->   "%mul_ln32_32 = mul i16 %zext_ln32_65, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 547 'mul' 'mul_ln32_32' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 548 [1/2] (3.25ns)   --->   "%vec_l_3_load_5 = load i10 %vec_l_3_addr_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 548 'load' 'vec_l_3_load_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln32_67 = zext i8 %vec_l_3_load_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 549 'zext' 'zext_ln32_67' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 550 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_33)   --->   "%mul_ln32_33 = mul i16 %zext_ln32_67, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 550 'mul' 'mul_ln32_33' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 551 [1/2] (3.25ns)   --->   "%vec_l_4_load_5 = load i10 %vec_l_4_addr_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 551 'load' 'vec_l_4_load_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln32_69 = zext i8 %vec_l_4_load_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 552 'zext' 'zext_ln32_69' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 553 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_34)   --->   "%mul_ln32_34 = mul i16 %zext_ln32_69, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 553 'mul' 'mul_ln32_34' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 554 [1/2] (3.25ns)   --->   "%vec_l_5_load_5 = load i10 %vec_l_5_addr_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 554 'load' 'vec_l_5_load_5' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln32_71 = zext i8 %vec_l_5_load_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 555 'zext' 'zext_ln32_71' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 556 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_35)   --->   "%mul_ln32_35 = mul i16 %zext_ln32_71, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 556 'mul' 'mul_ln32_35' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 557 [1/2] (3.25ns)   --->   "%vec_l_0_load_6 = load i10 %vec_l_0_addr_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 557 'load' 'vec_l_0_load_6' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln32_73 = zext i8 %vec_l_0_load_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 558 'zext' 'zext_ln32_73' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 559 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_36)   --->   "%mul_ln32_36 = mul i16 %zext_ln32_73, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 559 'mul' 'mul_ln32_36' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 560 [1/2] (3.25ns)   --->   "%vec_l_1_load_6 = load i10 %vec_l_1_addr_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 560 'load' 'vec_l_1_load_6' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln32_75 = zext i8 %vec_l_1_load_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 561 'zext' 'zext_ln32_75' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 562 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_37)   --->   "%mul_ln32_37 = mul i16 %zext_ln32_75, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 562 'mul' 'mul_ln32_37' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 563 [1/2] (3.25ns)   --->   "%vec_l_2_load_6 = load i10 %vec_l_2_addr_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 563 'load' 'vec_l_2_load_6' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln32_77 = zext i8 %vec_l_2_load_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 564 'zext' 'zext_ln32_77' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 565 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_38)   --->   "%mul_ln32_38 = mul i16 %zext_ln32_77, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 565 'mul' 'mul_ln32_38' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 566 [1/2] (3.25ns)   --->   "%vec_l_3_load_6 = load i10 %vec_l_3_addr_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 566 'load' 'vec_l_3_load_6' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln32_79 = zext i8 %vec_l_3_load_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 567 'zext' 'zext_ln32_79' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 568 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_39)   --->   "%mul_ln32_39 = mul i16 %zext_ln32_79, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 568 'mul' 'mul_ln32_39' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 569 [1/2] (3.25ns)   --->   "%vec_l_4_load_6 = load i10 %vec_l_4_addr_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 569 'load' 'vec_l_4_load_6' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln32_81 = zext i8 %vec_l_4_load_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 570 'zext' 'zext_ln32_81' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 571 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_40)   --->   "%mul_ln32_40 = mul i16 %zext_ln32_81, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 571 'mul' 'mul_ln32_40' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 572 [1/2] (3.25ns)   --->   "%vec_l_5_load_6 = load i10 %vec_l_5_addr_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 572 'load' 'vec_l_5_load_6' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln32_83 = zext i8 %vec_l_5_load_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 573 'zext' 'zext_ln32_83' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 574 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_41)   --->   "%mul_ln32_41 = mul i16 %zext_ln32_83, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 574 'mul' 'mul_ln32_41' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 575 [1/2] (3.25ns)   --->   "%vec_l_0_load_7 = load i10 %vec_l_0_addr_11" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 575 'load' 'vec_l_0_load_7' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln32_85 = zext i8 %vec_l_0_load_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 576 'zext' 'zext_ln32_85' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 577 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_42)   --->   "%mul_ln32_42 = mul i16 %zext_ln32_85, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 577 'mul' 'mul_ln32_42' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 578 [1/2] (3.25ns)   --->   "%vec_l_1_load_7 = load i10 %vec_l_1_addr_11" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 578 'load' 'vec_l_1_load_7' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln32_87 = zext i8 %vec_l_1_load_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 579 'zext' 'zext_ln32_87' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 580 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_43)   --->   "%mul_ln32_43 = mul i16 %zext_ln32_87, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 580 'mul' 'mul_ln32_43' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 581 [1/2] (3.25ns)   --->   "%vec_l_2_load_7 = load i10 %vec_l_2_addr_11" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 581 'load' 'vec_l_2_load_7' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln32_89 = zext i8 %vec_l_2_load_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 582 'zext' 'zext_ln32_89' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 583 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_44)   --->   "%mul_ln32_44 = mul i16 %zext_ln32_89, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 583 'mul' 'mul_ln32_44' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 584 [1/2] (3.25ns)   --->   "%vec_l_3_load_7 = load i10 %vec_l_3_addr_11" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 584 'load' 'vec_l_3_load_7' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln32_91 = zext i8 %vec_l_3_load_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 585 'zext' 'zext_ln32_91' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 586 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_45)   --->   "%mul_ln32_45 = mul i16 %zext_ln32_91, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 586 'mul' 'mul_ln32_45' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 587 [1/2] (3.25ns)   --->   "%vec_l_4_load_7 = load i10 %vec_l_4_addr_11" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 587 'load' 'vec_l_4_load_7' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln32_93 = zext i8 %vec_l_4_load_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 588 'zext' 'zext_ln32_93' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 589 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_46)   --->   "%mul_ln32_46 = mul i16 %zext_ln32_93, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 589 'mul' 'mul_ln32_46' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 590 [1/2] (3.25ns)   --->   "%vec_l_5_load_7 = load i10 %vec_l_5_addr_11" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 590 'load' 'vec_l_5_load_7' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln32_95 = zext i8 %vec_l_5_load_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 591 'zext' 'zext_ln32_95' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 592 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_47)   --->   "%mul_ln32_47 = mul i16 %zext_ln32_95, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 592 'mul' 'mul_ln32_47' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 593 [1/2] (3.25ns)   --->   "%vec_l_0_load_8 = load i10 %vec_l_0_addr_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 593 'load' 'vec_l_0_load_8' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln32_97 = zext i8 %vec_l_0_load_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 594 'zext' 'zext_ln32_97' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 595 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_48)   --->   "%mul_ln32_48 = mul i16 %zext_ln32_97, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 595 'mul' 'mul_ln32_48' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 596 [1/2] (3.25ns)   --->   "%vec_l_1_load_8 = load i10 %vec_l_1_addr_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 596 'load' 'vec_l_1_load_8' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln32_99 = zext i8 %vec_l_1_load_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 597 'zext' 'zext_ln32_99' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 598 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_49)   --->   "%mul_ln32_49 = mul i16 %zext_ln32_99, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 598 'mul' 'mul_ln32_49' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 599 [1/2] (3.25ns)   --->   "%vec_l_2_load_8 = load i10 %vec_l_2_addr_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 599 'load' 'vec_l_2_load_8' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln32_101 = zext i8 %vec_l_2_load_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 600 'zext' 'zext_ln32_101' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 601 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_50)   --->   "%mul_ln32_50 = mul i16 %zext_ln32_101, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 601 'mul' 'mul_ln32_50' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 602 [1/2] (3.25ns)   --->   "%vec_l_3_load_8 = load i10 %vec_l_3_addr_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 602 'load' 'vec_l_3_load_8' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln32_103 = zext i8 %vec_l_3_load_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 603 'zext' 'zext_ln32_103' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 604 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_51)   --->   "%mul_ln32_51 = mul i16 %zext_ln32_103, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 604 'mul' 'mul_ln32_51' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 605 [1/2] (3.25ns)   --->   "%vec_l_4_load_8 = load i10 %vec_l_4_addr_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 605 'load' 'vec_l_4_load_8' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln32_105 = zext i8 %vec_l_4_load_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 606 'zext' 'zext_ln32_105' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 607 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_52)   --->   "%mul_ln32_52 = mul i16 %zext_ln32_105, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 607 'mul' 'mul_ln32_52' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 608 [1/2] (3.25ns)   --->   "%vec_l_5_load_8 = load i10 %vec_l_5_addr_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 608 'load' 'vec_l_5_load_8' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln32_107 = zext i8 %vec_l_5_load_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 609 'zext' 'zext_ln32_107' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 610 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_53)   --->   "%mul_ln32_53 = mul i16 %zext_ln32_107, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 610 'mul' 'mul_ln32_53' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 611 [1/2] (3.25ns)   --->   "%vec_l_0_load_9 = load i10 %vec_l_0_addr_13" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 611 'load' 'vec_l_0_load_9' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln32_109 = zext i8 %vec_l_0_load_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 612 'zext' 'zext_ln32_109' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 613 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_54)   --->   "%mul_ln32_54 = mul i16 %zext_ln32_109, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 613 'mul' 'mul_ln32_54' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 614 [1/2] (3.25ns)   --->   "%vec_l_1_load_9 = load i10 %vec_l_1_addr_13" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 614 'load' 'vec_l_1_load_9' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln32_111 = zext i8 %vec_l_1_load_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 615 'zext' 'zext_ln32_111' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 616 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_55)   --->   "%mul_ln32_55 = mul i16 %zext_ln32_111, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 616 'mul' 'mul_ln32_55' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 617 [1/2] (3.25ns)   --->   "%vec_l_2_load_9 = load i10 %vec_l_2_addr_13" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 617 'load' 'vec_l_2_load_9' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln32_113 = zext i8 %vec_l_2_load_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 618 'zext' 'zext_ln32_113' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 619 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_56)   --->   "%mul_ln32_56 = mul i16 %zext_ln32_113, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 619 'mul' 'mul_ln32_56' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 620 [1/2] (3.25ns)   --->   "%vec_l_3_load_9 = load i10 %vec_l_3_addr_13" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 620 'load' 'vec_l_3_load_9' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln32_115 = zext i8 %vec_l_3_load_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 621 'zext' 'zext_ln32_115' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 622 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_57)   --->   "%mul_ln32_57 = mul i16 %zext_ln32_115, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 622 'mul' 'mul_ln32_57' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 623 [1/2] (3.25ns)   --->   "%vec_l_4_load_9 = load i10 %vec_l_4_addr_13" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 623 'load' 'vec_l_4_load_9' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln32_117 = zext i8 %vec_l_4_load_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 624 'zext' 'zext_ln32_117' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 625 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_58)   --->   "%mul_ln32_58 = mul i16 %zext_ln32_117, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 625 'mul' 'mul_ln32_58' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 626 [1/2] (3.25ns)   --->   "%vec_l_5_load_9 = load i10 %vec_l_5_addr_13" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 626 'load' 'vec_l_5_load_9' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 600> <RAM>
ST_14 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln32_119 = zext i8 %vec_l_5_load_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 627 'zext' 'zext_ln32_119' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 628 [3/3] (1.05ns) (grouped into DSP with root node add_ln32_59)   --->   "%mul_ln32_59 = mul i16 %zext_ln32_119, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 628 'mul' 'mul_ln32_59' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 12> <Delay = 1.05>
ST_15 : Operation 629 [2/3] (1.05ns) (grouped into DSP with root node add_ln32)   --->   "%mul_ln32 = mul i16 %zext_ln32_1, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 629 'mul' 'mul_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 630 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_1)   --->   "%mul_ln32_1 = mul i16 %zext_ln32_3, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 630 'mul' 'mul_ln32_1' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 631 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_2)   --->   "%mul_ln32_2 = mul i16 %zext_ln32_5, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 631 'mul' 'mul_ln32_2' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 632 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_3)   --->   "%mul_ln32_3 = mul i16 %zext_ln32_7, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 632 'mul' 'mul_ln32_3' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 633 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_4)   --->   "%mul_ln32_4 = mul i16 %zext_ln32_9, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 633 'mul' 'mul_ln32_4' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 634 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_5)   --->   "%mul_ln32_5 = mul i16 %zext_ln32_11, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 634 'mul' 'mul_ln32_5' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 635 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_6)   --->   "%mul_ln32_6 = mul i16 %zext_ln32_13, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 635 'mul' 'mul_ln32_6' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 636 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_7)   --->   "%mul_ln32_7 = mul i16 %zext_ln32_15, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 636 'mul' 'mul_ln32_7' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 637 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_8)   --->   "%mul_ln32_8 = mul i16 %zext_ln32_17, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 637 'mul' 'mul_ln32_8' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 638 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_9)   --->   "%mul_ln32_9 = mul i16 %zext_ln32_19, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 638 'mul' 'mul_ln32_9' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 639 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_10)   --->   "%mul_ln32_10 = mul i16 %zext_ln32_21, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 639 'mul' 'mul_ln32_10' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 640 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_11)   --->   "%mul_ln32_11 = mul i16 %zext_ln32_23, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 640 'mul' 'mul_ln32_11' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 641 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_12)   --->   "%mul_ln32_12 = mul i16 %zext_ln32_25, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 641 'mul' 'mul_ln32_12' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 642 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_13)   --->   "%mul_ln32_13 = mul i16 %zext_ln32_27, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 642 'mul' 'mul_ln32_13' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 643 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_14)   --->   "%mul_ln32_14 = mul i16 %zext_ln32_29, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 643 'mul' 'mul_ln32_14' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 644 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_15)   --->   "%mul_ln32_15 = mul i16 %zext_ln32_31, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 644 'mul' 'mul_ln32_15' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 645 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_16)   --->   "%mul_ln32_16 = mul i16 %zext_ln32_33, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 645 'mul' 'mul_ln32_16' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 646 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_17)   --->   "%mul_ln32_17 = mul i16 %zext_ln32_35, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 646 'mul' 'mul_ln32_17' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 647 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_18)   --->   "%mul_ln32_18 = mul i16 %zext_ln32_37, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 647 'mul' 'mul_ln32_18' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 648 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_19)   --->   "%mul_ln32_19 = mul i16 %zext_ln32_39, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 648 'mul' 'mul_ln32_19' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 649 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_20)   --->   "%mul_ln32_20 = mul i16 %zext_ln32_41, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 649 'mul' 'mul_ln32_20' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 650 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_21)   --->   "%mul_ln32_21 = mul i16 %zext_ln32_43, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 650 'mul' 'mul_ln32_21' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 651 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_22)   --->   "%mul_ln32_22 = mul i16 %zext_ln32_45, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 651 'mul' 'mul_ln32_22' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 652 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_23)   --->   "%mul_ln32_23 = mul i16 %zext_ln32_47, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 652 'mul' 'mul_ln32_23' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 653 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_24)   --->   "%mul_ln32_24 = mul i16 %zext_ln32_49, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 653 'mul' 'mul_ln32_24' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 654 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_25)   --->   "%mul_ln32_25 = mul i16 %zext_ln32_51, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 654 'mul' 'mul_ln32_25' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 655 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_26)   --->   "%mul_ln32_26 = mul i16 %zext_ln32_53, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 655 'mul' 'mul_ln32_26' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 656 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_27)   --->   "%mul_ln32_27 = mul i16 %zext_ln32_55, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 656 'mul' 'mul_ln32_27' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 657 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_28)   --->   "%mul_ln32_28 = mul i16 %zext_ln32_57, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 657 'mul' 'mul_ln32_28' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 658 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_29)   --->   "%mul_ln32_29 = mul i16 %zext_ln32_59, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 658 'mul' 'mul_ln32_29' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 659 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_30)   --->   "%mul_ln32_30 = mul i16 %zext_ln32_61, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 659 'mul' 'mul_ln32_30' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 660 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_31)   --->   "%mul_ln32_31 = mul i16 %zext_ln32_63, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 660 'mul' 'mul_ln32_31' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 661 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_32)   --->   "%mul_ln32_32 = mul i16 %zext_ln32_65, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 661 'mul' 'mul_ln32_32' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 662 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_33)   --->   "%mul_ln32_33 = mul i16 %zext_ln32_67, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 662 'mul' 'mul_ln32_33' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 663 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_34)   --->   "%mul_ln32_34 = mul i16 %zext_ln32_69, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 663 'mul' 'mul_ln32_34' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 664 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_35)   --->   "%mul_ln32_35 = mul i16 %zext_ln32_71, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 664 'mul' 'mul_ln32_35' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 665 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_36)   --->   "%mul_ln32_36 = mul i16 %zext_ln32_73, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 665 'mul' 'mul_ln32_36' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 666 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_37)   --->   "%mul_ln32_37 = mul i16 %zext_ln32_75, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 666 'mul' 'mul_ln32_37' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 667 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_38)   --->   "%mul_ln32_38 = mul i16 %zext_ln32_77, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 667 'mul' 'mul_ln32_38' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 668 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_39)   --->   "%mul_ln32_39 = mul i16 %zext_ln32_79, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 668 'mul' 'mul_ln32_39' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 669 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_40)   --->   "%mul_ln32_40 = mul i16 %zext_ln32_81, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 669 'mul' 'mul_ln32_40' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 670 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_41)   --->   "%mul_ln32_41 = mul i16 %zext_ln32_83, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 670 'mul' 'mul_ln32_41' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 671 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_42)   --->   "%mul_ln32_42 = mul i16 %zext_ln32_85, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 671 'mul' 'mul_ln32_42' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 672 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_43)   --->   "%mul_ln32_43 = mul i16 %zext_ln32_87, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 672 'mul' 'mul_ln32_43' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 673 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_44)   --->   "%mul_ln32_44 = mul i16 %zext_ln32_89, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 673 'mul' 'mul_ln32_44' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 674 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_45)   --->   "%mul_ln32_45 = mul i16 %zext_ln32_91, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 674 'mul' 'mul_ln32_45' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 675 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_46)   --->   "%mul_ln32_46 = mul i16 %zext_ln32_93, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 675 'mul' 'mul_ln32_46' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 676 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_47)   --->   "%mul_ln32_47 = mul i16 %zext_ln32_95, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 676 'mul' 'mul_ln32_47' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 677 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_48)   --->   "%mul_ln32_48 = mul i16 %zext_ln32_97, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 677 'mul' 'mul_ln32_48' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 678 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_49)   --->   "%mul_ln32_49 = mul i16 %zext_ln32_99, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 678 'mul' 'mul_ln32_49' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 679 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_50)   --->   "%mul_ln32_50 = mul i16 %zext_ln32_101, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 679 'mul' 'mul_ln32_50' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 680 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_51)   --->   "%mul_ln32_51 = mul i16 %zext_ln32_103, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 680 'mul' 'mul_ln32_51' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 681 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_52)   --->   "%mul_ln32_52 = mul i16 %zext_ln32_105, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 681 'mul' 'mul_ln32_52' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 682 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_53)   --->   "%mul_ln32_53 = mul i16 %zext_ln32_107, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 682 'mul' 'mul_ln32_53' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 683 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_54)   --->   "%mul_ln32_54 = mul i16 %zext_ln32_109, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 683 'mul' 'mul_ln32_54' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 684 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_55)   --->   "%mul_ln32_55 = mul i16 %zext_ln32_111, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 684 'mul' 'mul_ln32_55' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 685 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_56)   --->   "%mul_ln32_56 = mul i16 %zext_ln32_113, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 685 'mul' 'mul_ln32_56' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 686 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_57)   --->   "%mul_ln32_57 = mul i16 %zext_ln32_115, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 686 'mul' 'mul_ln32_57' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 687 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_58)   --->   "%mul_ln32_58 = mul i16 %zext_ln32_117, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 687 'mul' 'mul_ln32_58' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 688 [2/3] (1.05ns) (grouped into DSP with root node add_ln32_59)   --->   "%mul_ln32_59 = mul i16 %zext_ln32_119, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 688 'mul' 'mul_ln32_59' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 13> <Delay = 2.10>
ST_16 : Operation 689 [1/3] (0.00ns) (grouped into DSP with root node add_ln32)   --->   "%mul_ln32 = mul i16 %zext_ln32_1, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 689 'mul' 'mul_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 690 [1/1] (0.00ns) (grouped into DSP with root node add_ln32)   --->   "%zext_ln32_2 = zext i16 %mul_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 690 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 691 [1/1] (0.00ns)   --->   "%accumulators_0_0_load = load i32 %accumulators_0_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 691 'load' 'accumulators_0_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 692 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32 = add i32 %accumulators_0_0_load, i32 %zext_ln32_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 692 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 693 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_1)   --->   "%mul_ln32_1 = mul i16 %zext_ln32_3, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 693 'mul' 'mul_ln32_1' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 694 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_1)   --->   "%zext_ln32_4 = zext i16 %mul_ln32_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 694 'zext' 'zext_ln32_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 695 [1/1] (0.00ns)   --->   "%accumulators_1_0_load = load i32 %accumulators_1_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 695 'load' 'accumulators_1_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 696 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_1 = add i32 %accumulators_1_0_load, i32 %zext_ln32_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 696 'add' 'add_ln32_1' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 697 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_2)   --->   "%mul_ln32_2 = mul i16 %zext_ln32_5, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 697 'mul' 'mul_ln32_2' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 698 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_2)   --->   "%zext_ln32_6 = zext i16 %mul_ln32_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 698 'zext' 'zext_ln32_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 699 [1/1] (0.00ns)   --->   "%accumulators_2_0_load = load i32 %accumulators_2_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 699 'load' 'accumulators_2_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 700 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_2 = add i32 %accumulators_2_0_load, i32 %zext_ln32_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 700 'add' 'add_ln32_2' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 701 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_3)   --->   "%mul_ln32_3 = mul i16 %zext_ln32_7, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 701 'mul' 'mul_ln32_3' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 702 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_3)   --->   "%zext_ln32_8 = zext i16 %mul_ln32_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 702 'zext' 'zext_ln32_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 703 [1/1] (0.00ns)   --->   "%accumulators_3_0_load = load i32 %accumulators_3_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 703 'load' 'accumulators_3_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 704 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_3 = add i32 %accumulators_3_0_load, i32 %zext_ln32_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 704 'add' 'add_ln32_3' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 705 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_4)   --->   "%mul_ln32_4 = mul i16 %zext_ln32_9, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 705 'mul' 'mul_ln32_4' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 706 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_4)   --->   "%zext_ln32_10 = zext i16 %mul_ln32_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 706 'zext' 'zext_ln32_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 707 [1/1] (0.00ns)   --->   "%accumulators_4_0_load = load i32 %accumulators_4_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 707 'load' 'accumulators_4_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 708 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_4 = add i32 %accumulators_4_0_load, i32 %zext_ln32_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 708 'add' 'add_ln32_4' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 709 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_5)   --->   "%mul_ln32_5 = mul i16 %zext_ln32_11, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 709 'mul' 'mul_ln32_5' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 710 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_5)   --->   "%zext_ln32_12 = zext i16 %mul_ln32_5" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 710 'zext' 'zext_ln32_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 711 [1/1] (0.00ns)   --->   "%accumulators_5_0_load = load i32 %accumulators_5_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 711 'load' 'accumulators_5_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 712 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_5 = add i32 %accumulators_5_0_load, i32 %zext_ln32_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 712 'add' 'add_ln32_5' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 713 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_6)   --->   "%mul_ln32_6 = mul i16 %zext_ln32_13, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 713 'mul' 'mul_ln32_6' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 714 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_6)   --->   "%zext_ln32_14 = zext i16 %mul_ln32_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 714 'zext' 'zext_ln32_14' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 715 [1/1] (0.00ns)   --->   "%accumulators_6_0_load = load i32 %accumulators_6_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 715 'load' 'accumulators_6_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 716 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_6 = add i32 %accumulators_6_0_load, i32 %zext_ln32_14" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 716 'add' 'add_ln32_6' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 717 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_7)   --->   "%mul_ln32_7 = mul i16 %zext_ln32_15, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 717 'mul' 'mul_ln32_7' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 718 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_7)   --->   "%zext_ln32_16 = zext i16 %mul_ln32_7" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 718 'zext' 'zext_ln32_16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 719 [1/1] (0.00ns)   --->   "%accumulators_7_0_load = load i32 %accumulators_7_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 719 'load' 'accumulators_7_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 720 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_7 = add i32 %accumulators_7_0_load, i32 %zext_ln32_16" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 720 'add' 'add_ln32_7' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 721 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_8)   --->   "%mul_ln32_8 = mul i16 %zext_ln32_17, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 721 'mul' 'mul_ln32_8' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 722 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_8)   --->   "%zext_ln32_18 = zext i16 %mul_ln32_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 722 'zext' 'zext_ln32_18' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 723 [1/1] (0.00ns)   --->   "%accumulators_8_0_load = load i32 %accumulators_8_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 723 'load' 'accumulators_8_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 724 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_8 = add i32 %accumulators_8_0_load, i32 %zext_ln32_18" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 724 'add' 'add_ln32_8' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 725 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_9)   --->   "%mul_ln32_9 = mul i16 %zext_ln32_19, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 725 'mul' 'mul_ln32_9' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 726 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_9)   --->   "%zext_ln32_20 = zext i16 %mul_ln32_9" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 726 'zext' 'zext_ln32_20' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 727 [1/1] (0.00ns)   --->   "%accumulators_9_0_load = load i32 %accumulators_9_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 727 'load' 'accumulators_9_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 728 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_9 = add i32 %accumulators_9_0_load, i32 %zext_ln32_20" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 728 'add' 'add_ln32_9' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 729 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_10)   --->   "%mul_ln32_10 = mul i16 %zext_ln32_21, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 729 'mul' 'mul_ln32_10' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 730 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_10)   --->   "%zext_ln32_22 = zext i16 %mul_ln32_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 730 'zext' 'zext_ln32_22' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 731 [1/1] (0.00ns)   --->   "%accumulators_10_0_load = load i32 %accumulators_10_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 731 'load' 'accumulators_10_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 732 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_10 = add i32 %accumulators_10_0_load, i32 %zext_ln32_22" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 732 'add' 'add_ln32_10' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 733 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_11)   --->   "%mul_ln32_11 = mul i16 %zext_ln32_23, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 733 'mul' 'mul_ln32_11' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 734 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_11)   --->   "%zext_ln32_24 = zext i16 %mul_ln32_11" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 734 'zext' 'zext_ln32_24' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 735 [1/1] (0.00ns)   --->   "%accumulators_11_0_load = load i32 %accumulators_11_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 735 'load' 'accumulators_11_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 736 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_11 = add i32 %accumulators_11_0_load, i32 %zext_ln32_24" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 736 'add' 'add_ln32_11' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 737 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_12)   --->   "%mul_ln32_12 = mul i16 %zext_ln32_25, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 737 'mul' 'mul_ln32_12' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 738 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_12)   --->   "%zext_ln32_26 = zext i16 %mul_ln32_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 738 'zext' 'zext_ln32_26' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 739 [1/1] (0.00ns)   --->   "%accumulators_12_0_load = load i32 %accumulators_12_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 739 'load' 'accumulators_12_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 740 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_12 = add i32 %accumulators_12_0_load, i32 %zext_ln32_26" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 740 'add' 'add_ln32_12' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 741 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_13)   --->   "%mul_ln32_13 = mul i16 %zext_ln32_27, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 741 'mul' 'mul_ln32_13' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 742 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_13)   --->   "%zext_ln32_28 = zext i16 %mul_ln32_13" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 742 'zext' 'zext_ln32_28' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 743 [1/1] (0.00ns)   --->   "%accumulators_13_0_load = load i32 %accumulators_13_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 743 'load' 'accumulators_13_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 744 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_13 = add i32 %accumulators_13_0_load, i32 %zext_ln32_28" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 744 'add' 'add_ln32_13' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 745 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_14)   --->   "%mul_ln32_14 = mul i16 %zext_ln32_29, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 745 'mul' 'mul_ln32_14' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 746 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_14)   --->   "%zext_ln32_30 = zext i16 %mul_ln32_14" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 746 'zext' 'zext_ln32_30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 747 [1/1] (0.00ns)   --->   "%accumulators_14_0_load = load i32 %accumulators_14_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 747 'load' 'accumulators_14_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 748 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_14 = add i32 %accumulators_14_0_load, i32 %zext_ln32_30" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 748 'add' 'add_ln32_14' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 749 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_15)   --->   "%mul_ln32_15 = mul i16 %zext_ln32_31, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 749 'mul' 'mul_ln32_15' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 750 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_15)   --->   "%zext_ln32_32 = zext i16 %mul_ln32_15" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 750 'zext' 'zext_ln32_32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 751 [1/1] (0.00ns)   --->   "%accumulators_15_0_load = load i32 %accumulators_15_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 751 'load' 'accumulators_15_0_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 752 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_15 = add i32 %accumulators_15_0_load, i32 %zext_ln32_32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 752 'add' 'add_ln32_15' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 753 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_16)   --->   "%mul_ln32_16 = mul i16 %zext_ln32_33, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 753 'mul' 'mul_ln32_16' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 754 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_16)   --->   "%zext_ln32_34 = zext i16 %mul_ln32_16" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 754 'zext' 'zext_ln32_34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 755 [1/1] (0.00ns)   --->   "%accumulators_0_1_load = load i32 %accumulators_0_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 755 'load' 'accumulators_0_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 756 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_16 = add i32 %accumulators_0_1_load, i32 %zext_ln32_34" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 756 'add' 'add_ln32_16' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 757 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_17)   --->   "%mul_ln32_17 = mul i16 %zext_ln32_35, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 757 'mul' 'mul_ln32_17' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 758 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_17)   --->   "%zext_ln32_36 = zext i16 %mul_ln32_17" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 758 'zext' 'zext_ln32_36' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 759 [1/1] (0.00ns)   --->   "%accumulators_1_1_load = load i32 %accumulators_1_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 759 'load' 'accumulators_1_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 760 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_17 = add i32 %accumulators_1_1_load, i32 %zext_ln32_36" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 760 'add' 'add_ln32_17' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 761 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_18)   --->   "%mul_ln32_18 = mul i16 %zext_ln32_37, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 761 'mul' 'mul_ln32_18' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 762 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_18)   --->   "%zext_ln32_38 = zext i16 %mul_ln32_18" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 762 'zext' 'zext_ln32_38' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 763 [1/1] (0.00ns)   --->   "%accumulators_2_1_load = load i32 %accumulators_2_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 763 'load' 'accumulators_2_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 764 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_18 = add i32 %accumulators_2_1_load, i32 %zext_ln32_38" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 764 'add' 'add_ln32_18' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 765 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_19)   --->   "%mul_ln32_19 = mul i16 %zext_ln32_39, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 765 'mul' 'mul_ln32_19' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 766 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_19)   --->   "%zext_ln32_40 = zext i16 %mul_ln32_19" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 766 'zext' 'zext_ln32_40' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 767 [1/1] (0.00ns)   --->   "%accumulators_3_1_load = load i32 %accumulators_3_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 767 'load' 'accumulators_3_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 768 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_19 = add i32 %accumulators_3_1_load, i32 %zext_ln32_40" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 768 'add' 'add_ln32_19' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 769 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_20)   --->   "%mul_ln32_20 = mul i16 %zext_ln32_41, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 769 'mul' 'mul_ln32_20' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 770 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_20)   --->   "%zext_ln32_42 = zext i16 %mul_ln32_20" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 770 'zext' 'zext_ln32_42' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 771 [1/1] (0.00ns)   --->   "%accumulators_4_1_load = load i32 %accumulators_4_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 771 'load' 'accumulators_4_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 772 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_20 = add i32 %accumulators_4_1_load, i32 %zext_ln32_42" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 772 'add' 'add_ln32_20' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 773 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_21)   --->   "%mul_ln32_21 = mul i16 %zext_ln32_43, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 773 'mul' 'mul_ln32_21' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 774 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_21)   --->   "%zext_ln32_44 = zext i16 %mul_ln32_21" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 774 'zext' 'zext_ln32_44' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 775 [1/1] (0.00ns)   --->   "%accumulators_5_1_load = load i32 %accumulators_5_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 775 'load' 'accumulators_5_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 776 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_21 = add i32 %accumulators_5_1_load, i32 %zext_ln32_44" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 776 'add' 'add_ln32_21' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 777 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_22)   --->   "%mul_ln32_22 = mul i16 %zext_ln32_45, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 777 'mul' 'mul_ln32_22' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 778 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_22)   --->   "%zext_ln32_46 = zext i16 %mul_ln32_22" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 778 'zext' 'zext_ln32_46' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 779 [1/1] (0.00ns)   --->   "%accumulators_6_1_load = load i32 %accumulators_6_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 779 'load' 'accumulators_6_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 780 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_22 = add i32 %accumulators_6_1_load, i32 %zext_ln32_46" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 780 'add' 'add_ln32_22' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 781 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_23)   --->   "%mul_ln32_23 = mul i16 %zext_ln32_47, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 781 'mul' 'mul_ln32_23' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 782 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_23)   --->   "%zext_ln32_48 = zext i16 %mul_ln32_23" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 782 'zext' 'zext_ln32_48' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 783 [1/1] (0.00ns)   --->   "%accumulators_7_1_load = load i32 %accumulators_7_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 783 'load' 'accumulators_7_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 784 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_23 = add i32 %accumulators_7_1_load, i32 %zext_ln32_48" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 784 'add' 'add_ln32_23' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 785 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_24)   --->   "%mul_ln32_24 = mul i16 %zext_ln32_49, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 785 'mul' 'mul_ln32_24' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 786 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_24)   --->   "%zext_ln32_50 = zext i16 %mul_ln32_24" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 786 'zext' 'zext_ln32_50' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 787 [1/1] (0.00ns)   --->   "%accumulators_8_1_load = load i32 %accumulators_8_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 787 'load' 'accumulators_8_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 788 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_24 = add i32 %accumulators_8_1_load, i32 %zext_ln32_50" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 788 'add' 'add_ln32_24' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 789 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_25)   --->   "%mul_ln32_25 = mul i16 %zext_ln32_51, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 789 'mul' 'mul_ln32_25' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 790 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_25)   --->   "%zext_ln32_52 = zext i16 %mul_ln32_25" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 790 'zext' 'zext_ln32_52' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 791 [1/1] (0.00ns)   --->   "%accumulators_9_1_load = load i32 %accumulators_9_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 791 'load' 'accumulators_9_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 792 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_25 = add i32 %accumulators_9_1_load, i32 %zext_ln32_52" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 792 'add' 'add_ln32_25' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 793 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_26)   --->   "%mul_ln32_26 = mul i16 %zext_ln32_53, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 793 'mul' 'mul_ln32_26' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 794 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_26)   --->   "%zext_ln32_54 = zext i16 %mul_ln32_26" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 794 'zext' 'zext_ln32_54' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 795 [1/1] (0.00ns)   --->   "%accumulators_10_1_load = load i32 %accumulators_10_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 795 'load' 'accumulators_10_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 796 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_26 = add i32 %accumulators_10_1_load, i32 %zext_ln32_54" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 796 'add' 'add_ln32_26' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 797 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_27)   --->   "%mul_ln32_27 = mul i16 %zext_ln32_55, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 797 'mul' 'mul_ln32_27' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 798 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_27)   --->   "%zext_ln32_56 = zext i16 %mul_ln32_27" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 798 'zext' 'zext_ln32_56' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 799 [1/1] (0.00ns)   --->   "%accumulators_11_1_load = load i32 %accumulators_11_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 799 'load' 'accumulators_11_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 800 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_27 = add i32 %accumulators_11_1_load, i32 %zext_ln32_56" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 800 'add' 'add_ln32_27' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 801 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_28)   --->   "%mul_ln32_28 = mul i16 %zext_ln32_57, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 801 'mul' 'mul_ln32_28' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 802 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_28)   --->   "%zext_ln32_58 = zext i16 %mul_ln32_28" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 802 'zext' 'zext_ln32_58' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 803 [1/1] (0.00ns)   --->   "%accumulators_12_1_load = load i32 %accumulators_12_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 803 'load' 'accumulators_12_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 804 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_28 = add i32 %accumulators_12_1_load, i32 %zext_ln32_58" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 804 'add' 'add_ln32_28' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 805 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_29)   --->   "%mul_ln32_29 = mul i16 %zext_ln32_59, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 805 'mul' 'mul_ln32_29' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 806 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_29)   --->   "%zext_ln32_60 = zext i16 %mul_ln32_29" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 806 'zext' 'zext_ln32_60' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 807 [1/1] (0.00ns)   --->   "%accumulators_13_1_load = load i32 %accumulators_13_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 807 'load' 'accumulators_13_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 808 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_29 = add i32 %accumulators_13_1_load, i32 %zext_ln32_60" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 808 'add' 'add_ln32_29' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 809 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_30)   --->   "%mul_ln32_30 = mul i16 %zext_ln32_61, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 809 'mul' 'mul_ln32_30' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 810 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_30)   --->   "%zext_ln32_62 = zext i16 %mul_ln32_30" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 810 'zext' 'zext_ln32_62' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 811 [1/1] (0.00ns)   --->   "%accumulators_14_1_load = load i32 %accumulators_14_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 811 'load' 'accumulators_14_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 812 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_30 = add i32 %accumulators_14_1_load, i32 %zext_ln32_62" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 812 'add' 'add_ln32_30' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 813 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_31)   --->   "%mul_ln32_31 = mul i16 %zext_ln32_63, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 813 'mul' 'mul_ln32_31' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 814 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_31)   --->   "%zext_ln32_64 = zext i16 %mul_ln32_31" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 814 'zext' 'zext_ln32_64' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 815 [1/1] (0.00ns)   --->   "%accumulators_15_1_load = load i32 %accumulators_15_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 815 'load' 'accumulators_15_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 816 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_31 = add i32 %accumulators_15_1_load, i32 %zext_ln32_64" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 816 'add' 'add_ln32_31' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 817 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_32)   --->   "%mul_ln32_32 = mul i16 %zext_ln32_65, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 817 'mul' 'mul_ln32_32' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 818 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_32)   --->   "%zext_ln32_66 = zext i16 %mul_ln32_32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 818 'zext' 'zext_ln32_66' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 819 [1/1] (0.00ns)   --->   "%accumulators_0_2_load = load i32 %accumulators_0_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 819 'load' 'accumulators_0_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 820 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_32 = add i32 %accumulators_0_2_load, i32 %zext_ln32_66" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 820 'add' 'add_ln32_32' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 821 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_33)   --->   "%mul_ln32_33 = mul i16 %zext_ln32_67, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 821 'mul' 'mul_ln32_33' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 822 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_33)   --->   "%zext_ln32_68 = zext i16 %mul_ln32_33" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 822 'zext' 'zext_ln32_68' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 823 [1/1] (0.00ns)   --->   "%accumulators_1_2_load = load i32 %accumulators_1_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 823 'load' 'accumulators_1_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 824 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_33 = add i32 %accumulators_1_2_load, i32 %zext_ln32_68" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 824 'add' 'add_ln32_33' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 825 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_34)   --->   "%mul_ln32_34 = mul i16 %zext_ln32_69, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 825 'mul' 'mul_ln32_34' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 826 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_34)   --->   "%zext_ln32_70 = zext i16 %mul_ln32_34" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 826 'zext' 'zext_ln32_70' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 827 [1/1] (0.00ns)   --->   "%accumulators_2_2_load = load i32 %accumulators_2_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 827 'load' 'accumulators_2_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 828 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_34 = add i32 %accumulators_2_2_load, i32 %zext_ln32_70" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 828 'add' 'add_ln32_34' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 829 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_35)   --->   "%mul_ln32_35 = mul i16 %zext_ln32_71, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 829 'mul' 'mul_ln32_35' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 830 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_35)   --->   "%zext_ln32_72 = zext i16 %mul_ln32_35" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 830 'zext' 'zext_ln32_72' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 831 [1/1] (0.00ns)   --->   "%accumulators_3_2_load = load i32 %accumulators_3_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 831 'load' 'accumulators_3_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 832 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_35 = add i32 %accumulators_3_2_load, i32 %zext_ln32_72" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 832 'add' 'add_ln32_35' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 833 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_36)   --->   "%mul_ln32_36 = mul i16 %zext_ln32_73, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 833 'mul' 'mul_ln32_36' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 834 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_36)   --->   "%zext_ln32_74 = zext i16 %mul_ln32_36" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 834 'zext' 'zext_ln32_74' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 835 [1/1] (0.00ns)   --->   "%accumulators_4_2_load = load i32 %accumulators_4_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 835 'load' 'accumulators_4_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 836 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_36 = add i32 %accumulators_4_2_load, i32 %zext_ln32_74" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 836 'add' 'add_ln32_36' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 837 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_37)   --->   "%mul_ln32_37 = mul i16 %zext_ln32_75, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 837 'mul' 'mul_ln32_37' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 838 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_37)   --->   "%zext_ln32_76 = zext i16 %mul_ln32_37" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 838 'zext' 'zext_ln32_76' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 839 [1/1] (0.00ns)   --->   "%accumulators_5_2_load = load i32 %accumulators_5_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 839 'load' 'accumulators_5_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 840 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_37 = add i32 %accumulators_5_2_load, i32 %zext_ln32_76" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 840 'add' 'add_ln32_37' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 841 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_38)   --->   "%mul_ln32_38 = mul i16 %zext_ln32_77, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 841 'mul' 'mul_ln32_38' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 842 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_38)   --->   "%zext_ln32_78 = zext i16 %mul_ln32_38" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 842 'zext' 'zext_ln32_78' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 843 [1/1] (0.00ns)   --->   "%accumulators_6_2_load = load i32 %accumulators_6_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 843 'load' 'accumulators_6_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 844 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_38 = add i32 %accumulators_6_2_load, i32 %zext_ln32_78" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 844 'add' 'add_ln32_38' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 845 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_39)   --->   "%mul_ln32_39 = mul i16 %zext_ln32_79, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 845 'mul' 'mul_ln32_39' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 846 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_39)   --->   "%zext_ln32_80 = zext i16 %mul_ln32_39" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 846 'zext' 'zext_ln32_80' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 847 [1/1] (0.00ns)   --->   "%accumulators_7_2_load = load i32 %accumulators_7_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 847 'load' 'accumulators_7_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 848 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_39 = add i32 %accumulators_7_2_load, i32 %zext_ln32_80" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 848 'add' 'add_ln32_39' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 849 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_40)   --->   "%mul_ln32_40 = mul i16 %zext_ln32_81, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 849 'mul' 'mul_ln32_40' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 850 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_40)   --->   "%zext_ln32_82 = zext i16 %mul_ln32_40" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 850 'zext' 'zext_ln32_82' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 851 [1/1] (0.00ns)   --->   "%accumulators_8_2_load = load i32 %accumulators_8_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 851 'load' 'accumulators_8_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 852 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_40 = add i32 %accumulators_8_2_load, i32 %zext_ln32_82" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 852 'add' 'add_ln32_40' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 853 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_41)   --->   "%mul_ln32_41 = mul i16 %zext_ln32_83, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 853 'mul' 'mul_ln32_41' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 854 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_41)   --->   "%zext_ln32_84 = zext i16 %mul_ln32_41" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 854 'zext' 'zext_ln32_84' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 855 [1/1] (0.00ns)   --->   "%accumulators_9_2_load = load i32 %accumulators_9_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 855 'load' 'accumulators_9_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 856 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_41 = add i32 %accumulators_9_2_load, i32 %zext_ln32_84" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 856 'add' 'add_ln32_41' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 857 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_42)   --->   "%mul_ln32_42 = mul i16 %zext_ln32_85, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 857 'mul' 'mul_ln32_42' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 858 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_42)   --->   "%zext_ln32_86 = zext i16 %mul_ln32_42" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 858 'zext' 'zext_ln32_86' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 859 [1/1] (0.00ns)   --->   "%accumulators_10_2_load = load i32 %accumulators_10_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 859 'load' 'accumulators_10_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 860 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_42 = add i32 %accumulators_10_2_load, i32 %zext_ln32_86" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 860 'add' 'add_ln32_42' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 861 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_43)   --->   "%mul_ln32_43 = mul i16 %zext_ln32_87, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 861 'mul' 'mul_ln32_43' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 862 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_43)   --->   "%zext_ln32_88 = zext i16 %mul_ln32_43" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 862 'zext' 'zext_ln32_88' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 863 [1/1] (0.00ns)   --->   "%accumulators_11_2_load = load i32 %accumulators_11_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 863 'load' 'accumulators_11_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 864 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_43 = add i32 %accumulators_11_2_load, i32 %zext_ln32_88" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 864 'add' 'add_ln32_43' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 865 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_44)   --->   "%mul_ln32_44 = mul i16 %zext_ln32_89, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 865 'mul' 'mul_ln32_44' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 866 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_44)   --->   "%zext_ln32_90 = zext i16 %mul_ln32_44" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 866 'zext' 'zext_ln32_90' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 867 [1/1] (0.00ns)   --->   "%accumulators_12_2_load = load i32 %accumulators_12_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 867 'load' 'accumulators_12_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 868 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_44 = add i32 %accumulators_12_2_load, i32 %zext_ln32_90" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 868 'add' 'add_ln32_44' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 869 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_45)   --->   "%mul_ln32_45 = mul i16 %zext_ln32_91, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 869 'mul' 'mul_ln32_45' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 870 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_45)   --->   "%zext_ln32_92 = zext i16 %mul_ln32_45" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 870 'zext' 'zext_ln32_92' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 871 [1/1] (0.00ns)   --->   "%accumulators_13_2_load = load i32 %accumulators_13_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 871 'load' 'accumulators_13_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 872 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_45 = add i32 %accumulators_13_2_load, i32 %zext_ln32_92" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 872 'add' 'add_ln32_45' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 873 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_46)   --->   "%mul_ln32_46 = mul i16 %zext_ln32_93, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 873 'mul' 'mul_ln32_46' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 874 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_46)   --->   "%zext_ln32_94 = zext i16 %mul_ln32_46" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 874 'zext' 'zext_ln32_94' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 875 [1/1] (0.00ns)   --->   "%accumulators_14_2_load = load i32 %accumulators_14_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 875 'load' 'accumulators_14_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 876 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_46 = add i32 %accumulators_14_2_load, i32 %zext_ln32_94" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 876 'add' 'add_ln32_46' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 877 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_47)   --->   "%mul_ln32_47 = mul i16 %zext_ln32_95, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 877 'mul' 'mul_ln32_47' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 878 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_47)   --->   "%zext_ln32_96 = zext i16 %mul_ln32_47" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 878 'zext' 'zext_ln32_96' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 879 [1/1] (0.00ns)   --->   "%accumulators_15_2_load = load i32 %accumulators_15_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 879 'load' 'accumulators_15_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 880 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_47 = add i32 %accumulators_15_2_load, i32 %zext_ln32_96" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 880 'add' 'add_ln32_47' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 881 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_48)   --->   "%mul_ln32_48 = mul i16 %zext_ln32_97, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 881 'mul' 'mul_ln32_48' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 882 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_48)   --->   "%zext_ln32_98 = zext i16 %mul_ln32_48" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 882 'zext' 'zext_ln32_98' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 883 [1/1] (0.00ns)   --->   "%accumulators_0_3_load = load i32 %accumulators_0_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 883 'load' 'accumulators_0_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 884 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_48 = add i32 %accumulators_0_3_load, i32 %zext_ln32_98" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 884 'add' 'add_ln32_48' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 885 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_49)   --->   "%mul_ln32_49 = mul i16 %zext_ln32_99, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 885 'mul' 'mul_ln32_49' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 886 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_49)   --->   "%zext_ln32_100 = zext i16 %mul_ln32_49" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 886 'zext' 'zext_ln32_100' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 887 [1/1] (0.00ns)   --->   "%accumulators_1_3_load = load i32 %accumulators_1_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 887 'load' 'accumulators_1_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 888 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_49 = add i32 %accumulators_1_3_load, i32 %zext_ln32_100" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 888 'add' 'add_ln32_49' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 889 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_50)   --->   "%mul_ln32_50 = mul i16 %zext_ln32_101, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 889 'mul' 'mul_ln32_50' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 890 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_50)   --->   "%zext_ln32_102 = zext i16 %mul_ln32_50" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 890 'zext' 'zext_ln32_102' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 891 [1/1] (0.00ns)   --->   "%accumulators_2_3_load = load i32 %accumulators_2_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 891 'load' 'accumulators_2_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 892 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_50 = add i32 %accumulators_2_3_load, i32 %zext_ln32_102" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 892 'add' 'add_ln32_50' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 893 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_51)   --->   "%mul_ln32_51 = mul i16 %zext_ln32_103, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 893 'mul' 'mul_ln32_51' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 894 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_51)   --->   "%zext_ln32_104 = zext i16 %mul_ln32_51" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 894 'zext' 'zext_ln32_104' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 895 [1/1] (0.00ns)   --->   "%accumulators_3_3_load = load i32 %accumulators_3_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 895 'load' 'accumulators_3_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 896 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_51 = add i32 %accumulators_3_3_load, i32 %zext_ln32_104" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 896 'add' 'add_ln32_51' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 897 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_52)   --->   "%mul_ln32_52 = mul i16 %zext_ln32_105, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 897 'mul' 'mul_ln32_52' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 898 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_52)   --->   "%zext_ln32_106 = zext i16 %mul_ln32_52" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 898 'zext' 'zext_ln32_106' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 899 [1/1] (0.00ns)   --->   "%accumulators_4_3_load = load i32 %accumulators_4_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 899 'load' 'accumulators_4_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 900 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_52 = add i32 %accumulators_4_3_load, i32 %zext_ln32_106" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 900 'add' 'add_ln32_52' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 901 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_53)   --->   "%mul_ln32_53 = mul i16 %zext_ln32_107, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 901 'mul' 'mul_ln32_53' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 902 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_53)   --->   "%zext_ln32_108 = zext i16 %mul_ln32_53" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 902 'zext' 'zext_ln32_108' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 903 [1/1] (0.00ns)   --->   "%accumulators_5_3_load = load i32 %accumulators_5_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 903 'load' 'accumulators_5_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 904 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_53 = add i32 %accumulators_5_3_load, i32 %zext_ln32_108" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 904 'add' 'add_ln32_53' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 905 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_54)   --->   "%mul_ln32_54 = mul i16 %zext_ln32_109, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 905 'mul' 'mul_ln32_54' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 906 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_54)   --->   "%zext_ln32_110 = zext i16 %mul_ln32_54" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 906 'zext' 'zext_ln32_110' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 907 [1/1] (0.00ns)   --->   "%accumulators_6_3_load = load i32 %accumulators_6_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 907 'load' 'accumulators_6_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 908 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_54 = add i32 %accumulators_6_3_load, i32 %zext_ln32_110" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 908 'add' 'add_ln32_54' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 909 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_55)   --->   "%mul_ln32_55 = mul i16 %zext_ln32_111, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 909 'mul' 'mul_ln32_55' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 910 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_55)   --->   "%zext_ln32_112 = zext i16 %mul_ln32_55" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 910 'zext' 'zext_ln32_112' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 911 [1/1] (0.00ns)   --->   "%accumulators_7_3_load = load i32 %accumulators_7_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 911 'load' 'accumulators_7_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 912 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_55 = add i32 %accumulators_7_3_load, i32 %zext_ln32_112" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 912 'add' 'add_ln32_55' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 913 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_56)   --->   "%mul_ln32_56 = mul i16 %zext_ln32_113, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 913 'mul' 'mul_ln32_56' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 914 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_56)   --->   "%zext_ln32_114 = zext i16 %mul_ln32_56" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 914 'zext' 'zext_ln32_114' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 915 [1/1] (0.00ns)   --->   "%accumulators_8_3_load = load i32 %accumulators_8_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 915 'load' 'accumulators_8_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 916 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_56 = add i32 %accumulators_8_3_load, i32 %zext_ln32_114" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 916 'add' 'add_ln32_56' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 917 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_57)   --->   "%mul_ln32_57 = mul i16 %zext_ln32_115, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 917 'mul' 'mul_ln32_57' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 918 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_57)   --->   "%zext_ln32_116 = zext i16 %mul_ln32_57" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 918 'zext' 'zext_ln32_116' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 919 [1/1] (0.00ns)   --->   "%accumulators_9_3_load = load i32 %accumulators_9_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 919 'load' 'accumulators_9_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 920 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_57 = add i32 %accumulators_9_3_load, i32 %zext_ln32_116" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 920 'add' 'add_ln32_57' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 921 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_58)   --->   "%mul_ln32_58 = mul i16 %zext_ln32_117, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 921 'mul' 'mul_ln32_58' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 922 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_58)   --->   "%zext_ln32_118 = zext i16 %mul_ln32_58" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 922 'zext' 'zext_ln32_118' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 923 [1/1] (0.00ns)   --->   "%accumulators_10_3_load = load i32 %accumulators_10_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 923 'load' 'accumulators_10_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 924 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_58 = add i32 %accumulators_10_3_load, i32 %zext_ln32_118" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 924 'add' 'add_ln32_58' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 925 [1/3] (0.00ns) (grouped into DSP with root node add_ln32_59)   --->   "%mul_ln32_59 = mul i16 %zext_ln32_119, i16 %zext_ln32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 925 'mul' 'mul_ln32_59' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 926 [1/1] (0.00ns) (grouped into DSP with root node add_ln32_59)   --->   "%zext_ln32_120 = zext i16 %mul_ln32_59" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 926 'zext' 'zext_ln32_120' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 927 [1/1] (0.00ns)   --->   "%accumulators_11_3_load = load i32 %accumulators_11_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 927 'load' 'accumulators_11_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 928 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_59 = add i32 %accumulators_11_3_load, i32 %zext_ln32_120" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 928 'add' 'add_ln32_59' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 14> <Delay = 2.10>
ST_17 : Operation 929 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [hls_linear_combination/hls_linear_combination.cpp:30]   --->   Operation 929 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 930 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32 = add i32 %accumulators_0_0_load, i32 %zext_ln32_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 930 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 931 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32, i32 %accumulators_0_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 931 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 932 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_1 = add i32 %accumulators_1_0_load, i32 %zext_ln32_4" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 932 'add' 'add_ln32_1' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 933 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_1, i32 %accumulators_1_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 933 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 934 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_2 = add i32 %accumulators_2_0_load, i32 %zext_ln32_6" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 934 'add' 'add_ln32_2' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 935 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_2, i32 %accumulators_2_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 935 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 936 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_3 = add i32 %accumulators_3_0_load, i32 %zext_ln32_8" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 936 'add' 'add_ln32_3' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 937 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_3, i32 %accumulators_3_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 937 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 938 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_4 = add i32 %accumulators_4_0_load, i32 %zext_ln32_10" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 938 'add' 'add_ln32_4' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 939 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_4, i32 %accumulators_4_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 939 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 940 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_5 = add i32 %accumulators_5_0_load, i32 %zext_ln32_12" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 940 'add' 'add_ln32_5' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 941 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_5, i32 %accumulators_5_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 941 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 942 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_6 = add i32 %accumulators_6_0_load, i32 %zext_ln32_14" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 942 'add' 'add_ln32_6' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 943 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_6, i32 %accumulators_6_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 943 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 944 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_7 = add i32 %accumulators_7_0_load, i32 %zext_ln32_16" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 944 'add' 'add_ln32_7' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 945 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_7, i32 %accumulators_7_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 945 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 946 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_8 = add i32 %accumulators_8_0_load, i32 %zext_ln32_18" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 946 'add' 'add_ln32_8' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 947 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_8, i32 %accumulators_8_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 947 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 948 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_9 = add i32 %accumulators_9_0_load, i32 %zext_ln32_20" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 948 'add' 'add_ln32_9' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 949 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_9, i32 %accumulators_9_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 949 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 950 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_10 = add i32 %accumulators_10_0_load, i32 %zext_ln32_22" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 950 'add' 'add_ln32_10' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 951 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_10, i32 %accumulators_10_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 951 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 952 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_11 = add i32 %accumulators_11_0_load, i32 %zext_ln32_24" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 952 'add' 'add_ln32_11' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 953 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_11, i32 %accumulators_11_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 953 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 954 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_12 = add i32 %accumulators_12_0_load, i32 %zext_ln32_26" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 954 'add' 'add_ln32_12' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 955 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_12, i32 %accumulators_12_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 955 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 956 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_13 = add i32 %accumulators_13_0_load, i32 %zext_ln32_28" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 956 'add' 'add_ln32_13' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 957 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_13, i32 %accumulators_13_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 957 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 958 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_14 = add i32 %accumulators_14_0_load, i32 %zext_ln32_30" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 958 'add' 'add_ln32_14' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 959 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_14, i32 %accumulators_14_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 959 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 960 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_15 = add i32 %accumulators_15_0_load, i32 %zext_ln32_32" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 960 'add' 'add_ln32_15' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 961 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_15, i32 %accumulators_15_0" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 961 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 962 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_16 = add i32 %accumulators_0_1_load, i32 %zext_ln32_34" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 962 'add' 'add_ln32_16' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 963 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_16, i32 %accumulators_0_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 963 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 964 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_17 = add i32 %accumulators_1_1_load, i32 %zext_ln32_36" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 964 'add' 'add_ln32_17' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 965 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_17, i32 %accumulators_1_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 965 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 966 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_18 = add i32 %accumulators_2_1_load, i32 %zext_ln32_38" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 966 'add' 'add_ln32_18' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 967 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_18, i32 %accumulators_2_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 967 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 968 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_19 = add i32 %accumulators_3_1_load, i32 %zext_ln32_40" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 968 'add' 'add_ln32_19' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 969 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_19, i32 %accumulators_3_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 969 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 970 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_20 = add i32 %accumulators_4_1_load, i32 %zext_ln32_42" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 970 'add' 'add_ln32_20' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 971 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_20, i32 %accumulators_4_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 971 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 972 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_21 = add i32 %accumulators_5_1_load, i32 %zext_ln32_44" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 972 'add' 'add_ln32_21' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 973 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_21, i32 %accumulators_5_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 973 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 974 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_22 = add i32 %accumulators_6_1_load, i32 %zext_ln32_46" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 974 'add' 'add_ln32_22' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 975 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_22, i32 %accumulators_6_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 975 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 976 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_23 = add i32 %accumulators_7_1_load, i32 %zext_ln32_48" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 976 'add' 'add_ln32_23' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 977 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_23, i32 %accumulators_7_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 977 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 978 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_24 = add i32 %accumulators_8_1_load, i32 %zext_ln32_50" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 978 'add' 'add_ln32_24' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 979 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_24, i32 %accumulators_8_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 979 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 980 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_25 = add i32 %accumulators_9_1_load, i32 %zext_ln32_52" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 980 'add' 'add_ln32_25' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 981 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_25, i32 %accumulators_9_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 981 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 982 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_26 = add i32 %accumulators_10_1_load, i32 %zext_ln32_54" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 982 'add' 'add_ln32_26' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 983 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_26, i32 %accumulators_10_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 983 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 984 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_27 = add i32 %accumulators_11_1_load, i32 %zext_ln32_56" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 984 'add' 'add_ln32_27' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 985 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_27, i32 %accumulators_11_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 985 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 986 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_28 = add i32 %accumulators_12_1_load, i32 %zext_ln32_58" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 986 'add' 'add_ln32_28' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 987 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_28, i32 %accumulators_12_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 987 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 988 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_29 = add i32 %accumulators_13_1_load, i32 %zext_ln32_60" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 988 'add' 'add_ln32_29' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 989 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_29, i32 %accumulators_13_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 989 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 990 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_30 = add i32 %accumulators_14_1_load, i32 %zext_ln32_62" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 990 'add' 'add_ln32_30' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 991 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_30, i32 %accumulators_14_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 991 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 992 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_31 = add i32 %accumulators_15_1_load, i32 %zext_ln32_64" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 992 'add' 'add_ln32_31' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 993 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_31, i32 %accumulators_15_1" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 993 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 994 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_32 = add i32 %accumulators_0_2_load, i32 %zext_ln32_66" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 994 'add' 'add_ln32_32' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 995 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_32, i32 %accumulators_0_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 995 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 996 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_33 = add i32 %accumulators_1_2_load, i32 %zext_ln32_68" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 996 'add' 'add_ln32_33' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 997 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_33, i32 %accumulators_1_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 997 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 998 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_34 = add i32 %accumulators_2_2_load, i32 %zext_ln32_70" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 998 'add' 'add_ln32_34' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 999 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_34, i32 %accumulators_2_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 999 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1000 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_35 = add i32 %accumulators_3_2_load, i32 %zext_ln32_72" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1000 'add' 'add_ln32_35' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1001 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_35, i32 %accumulators_3_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1001 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1002 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_36 = add i32 %accumulators_4_2_load, i32 %zext_ln32_74" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1002 'add' 'add_ln32_36' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1003 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_36, i32 %accumulators_4_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1003 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1004 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_37 = add i32 %accumulators_5_2_load, i32 %zext_ln32_76" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1004 'add' 'add_ln32_37' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1005 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_37, i32 %accumulators_5_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1005 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1006 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_38 = add i32 %accumulators_6_2_load, i32 %zext_ln32_78" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1006 'add' 'add_ln32_38' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1007 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_38, i32 %accumulators_6_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1007 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1008 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_39 = add i32 %accumulators_7_2_load, i32 %zext_ln32_80" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1008 'add' 'add_ln32_39' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1009 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_39, i32 %accumulators_7_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1009 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1010 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_40 = add i32 %accumulators_8_2_load, i32 %zext_ln32_82" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1010 'add' 'add_ln32_40' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1011 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_40, i32 %accumulators_8_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1011 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1012 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_41 = add i32 %accumulators_9_2_load, i32 %zext_ln32_84" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1012 'add' 'add_ln32_41' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1013 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_41, i32 %accumulators_9_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1013 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1014 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_42 = add i32 %accumulators_10_2_load, i32 %zext_ln32_86" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1014 'add' 'add_ln32_42' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1015 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_42, i32 %accumulators_10_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1015 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1016 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_43 = add i32 %accumulators_11_2_load, i32 %zext_ln32_88" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1016 'add' 'add_ln32_43' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1017 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_43, i32 %accumulators_11_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1017 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1018 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_44 = add i32 %accumulators_12_2_load, i32 %zext_ln32_90" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1018 'add' 'add_ln32_44' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1019 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_44, i32 %accumulators_12_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1019 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1020 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_45 = add i32 %accumulators_13_2_load, i32 %zext_ln32_92" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1020 'add' 'add_ln32_45' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1021 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_45, i32 %accumulators_13_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1021 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1022 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_46 = add i32 %accumulators_14_2_load, i32 %zext_ln32_94" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1022 'add' 'add_ln32_46' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1023 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_46, i32 %accumulators_14_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1023 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1024 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_47 = add i32 %accumulators_15_2_load, i32 %zext_ln32_96" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1024 'add' 'add_ln32_47' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1025 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_47, i32 %accumulators_15_2" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1025 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1026 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_48 = add i32 %accumulators_0_3_load, i32 %zext_ln32_98" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1026 'add' 'add_ln32_48' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1027 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_48, i32 %accumulators_0_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1027 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1028 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_49 = add i32 %accumulators_1_3_load, i32 %zext_ln32_100" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1028 'add' 'add_ln32_49' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1029 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_49, i32 %accumulators_1_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1029 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1030 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_50 = add i32 %accumulators_2_3_load, i32 %zext_ln32_102" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1030 'add' 'add_ln32_50' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1031 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_50, i32 %accumulators_2_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1031 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1032 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_51 = add i32 %accumulators_3_3_load, i32 %zext_ln32_104" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1032 'add' 'add_ln32_51' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1033 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_51, i32 %accumulators_3_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1033 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1034 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_52 = add i32 %accumulators_4_3_load, i32 %zext_ln32_106" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1034 'add' 'add_ln32_52' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1035 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_52, i32 %accumulators_4_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1035 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1036 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_53 = add i32 %accumulators_5_3_load, i32 %zext_ln32_108" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1036 'add' 'add_ln32_53' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1037 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_53, i32 %accumulators_5_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1037 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1038 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_54 = add i32 %accumulators_6_3_load, i32 %zext_ln32_110" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1038 'add' 'add_ln32_54' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1039 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_54, i32 %accumulators_6_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1039 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1040 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_55 = add i32 %accumulators_7_3_load, i32 %zext_ln32_112" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1040 'add' 'add_ln32_55' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1041 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_55, i32 %accumulators_7_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1041 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1042 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_56 = add i32 %accumulators_8_3_load, i32 %zext_ln32_114" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1042 'add' 'add_ln32_56' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1043 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_56, i32 %accumulators_8_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1043 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1044 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_57 = add i32 %accumulators_9_3_load, i32 %zext_ln32_116" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1044 'add' 'add_ln32_57' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1045 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_57, i32 %accumulators_9_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1045 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1046 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_58 = add i32 %accumulators_10_3_load, i32 %zext_ln32_118" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1046 'add' 'add_ln32_58' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1047 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_58, i32 %accumulators_10_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1047 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1048 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln32_59 = add i32 %accumulators_11_3_load, i32 %zext_ln32_120" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1048 'add' 'add_ln32_59' <Predicate = (!icmp_ln30)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1049 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %add_ln32_59, i32 %accumulators_11_3" [hls_linear_combination/hls_linear_combination.cpp:32]   --->   Operation 1049 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_17 : Operation 1050 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 1050 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 18 <SV = 11> <Delay = 1.58>
ST_18 : Operation 1051 [1/1] (0.00ns)   --->   "%accumulators_15_0_load_1 = load i32 %accumulators_15_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1051 'load' 'accumulators_15_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1052 [1/1] (0.00ns)   --->   "%accumulators_15_1_load_1 = load i32 %accumulators_15_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1052 'load' 'accumulators_15_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1053 [1/1] (0.00ns)   --->   "%accumulators_15_2_load_1 = load i32 %accumulators_15_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1053 'load' 'accumulators_15_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1054 [1/1] (0.00ns)   --->   "%accumulators_0_0_load_1 = load i32 %accumulators_0_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1054 'load' 'accumulators_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1055 [1/1] (0.00ns)   --->   "%accumulators_0_1_load_1 = load i32 %accumulators_0_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1055 'load' 'accumulators_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1056 [1/1] (0.00ns)   --->   "%accumulators_0_2_load_1 = load i32 %accumulators_0_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1056 'load' 'accumulators_0_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1057 [1/1] (0.00ns)   --->   "%accumulators_0_3_load_1 = load i32 %accumulators_0_3" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1057 'load' 'accumulators_0_3_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1058 [1/1] (0.00ns)   --->   "%accumulators_1_0_load_1 = load i32 %accumulators_1_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1058 'load' 'accumulators_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1059 [1/1] (0.00ns)   --->   "%accumulators_1_1_load_1 = load i32 %accumulators_1_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1059 'load' 'accumulators_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1060 [1/1] (0.00ns)   --->   "%accumulators_1_2_load_1 = load i32 %accumulators_1_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1060 'load' 'accumulators_1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1061 [1/1] (0.00ns)   --->   "%accumulators_1_3_load_1 = load i32 %accumulators_1_3" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1061 'load' 'accumulators_1_3_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1062 [1/1] (0.00ns)   --->   "%accumulators_2_0_load_1 = load i32 %accumulators_2_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1062 'load' 'accumulators_2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1063 [1/1] (0.00ns)   --->   "%accumulators_2_1_load_1 = load i32 %accumulators_2_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1063 'load' 'accumulators_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1064 [1/1] (0.00ns)   --->   "%accumulators_2_2_load_1 = load i32 %accumulators_2_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1064 'load' 'accumulators_2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1065 [1/1] (0.00ns)   --->   "%accumulators_2_3_load_1 = load i32 %accumulators_2_3" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1065 'load' 'accumulators_2_3_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1066 [1/1] (0.00ns)   --->   "%accumulators_3_0_load_1 = load i32 %accumulators_3_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1066 'load' 'accumulators_3_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1067 [1/1] (0.00ns)   --->   "%accumulators_3_1_load_1 = load i32 %accumulators_3_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1067 'load' 'accumulators_3_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1068 [1/1] (0.00ns)   --->   "%accumulators_3_2_load_1 = load i32 %accumulators_3_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1068 'load' 'accumulators_3_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1069 [1/1] (0.00ns)   --->   "%accumulators_3_3_load_1 = load i32 %accumulators_3_3" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1069 'load' 'accumulators_3_3_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1070 [1/1] (0.00ns)   --->   "%accumulators_4_0_load_1 = load i32 %accumulators_4_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1070 'load' 'accumulators_4_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1071 [1/1] (0.00ns)   --->   "%accumulators_4_1_load_1 = load i32 %accumulators_4_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1071 'load' 'accumulators_4_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1072 [1/1] (0.00ns)   --->   "%accumulators_4_2_load_1 = load i32 %accumulators_4_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1072 'load' 'accumulators_4_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1073 [1/1] (0.00ns)   --->   "%accumulators_4_3_load_1 = load i32 %accumulators_4_3" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1073 'load' 'accumulators_4_3_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1074 [1/1] (0.00ns)   --->   "%accumulators_5_0_load_1 = load i32 %accumulators_5_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1074 'load' 'accumulators_5_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1075 [1/1] (0.00ns)   --->   "%accumulators_5_1_load_1 = load i32 %accumulators_5_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1075 'load' 'accumulators_5_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1076 [1/1] (0.00ns)   --->   "%accumulators_5_2_load_1 = load i32 %accumulators_5_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1076 'load' 'accumulators_5_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1077 [1/1] (0.00ns)   --->   "%accumulators_5_3_load_1 = load i32 %accumulators_5_3" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1077 'load' 'accumulators_5_3_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1078 [1/1] (0.00ns)   --->   "%accumulators_6_0_load_1 = load i32 %accumulators_6_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1078 'load' 'accumulators_6_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1079 [1/1] (0.00ns)   --->   "%accumulators_6_1_load_1 = load i32 %accumulators_6_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1079 'load' 'accumulators_6_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1080 [1/1] (0.00ns)   --->   "%accumulators_6_2_load_1 = load i32 %accumulators_6_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1080 'load' 'accumulators_6_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1081 [1/1] (0.00ns)   --->   "%accumulators_6_3_load_1 = load i32 %accumulators_6_3" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1081 'load' 'accumulators_6_3_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1082 [1/1] (0.00ns)   --->   "%accumulators_7_0_load_1 = load i32 %accumulators_7_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1082 'load' 'accumulators_7_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1083 [1/1] (0.00ns)   --->   "%accumulators_7_1_load_1 = load i32 %accumulators_7_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1083 'load' 'accumulators_7_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1084 [1/1] (0.00ns)   --->   "%accumulators_7_2_load_1 = load i32 %accumulators_7_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1084 'load' 'accumulators_7_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1085 [1/1] (0.00ns)   --->   "%accumulators_7_3_load_1 = load i32 %accumulators_7_3" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1085 'load' 'accumulators_7_3_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1086 [1/1] (0.00ns)   --->   "%accumulators_8_0_load_1 = load i32 %accumulators_8_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1086 'load' 'accumulators_8_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1087 [1/1] (0.00ns)   --->   "%accumulators_8_1_load_1 = load i32 %accumulators_8_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1087 'load' 'accumulators_8_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1088 [1/1] (0.00ns)   --->   "%accumulators_8_2_load_1 = load i32 %accumulators_8_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1088 'load' 'accumulators_8_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1089 [1/1] (0.00ns)   --->   "%accumulators_8_3_load_1 = load i32 %accumulators_8_3" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1089 'load' 'accumulators_8_3_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1090 [1/1] (0.00ns)   --->   "%accumulators_9_0_load_1 = load i32 %accumulators_9_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1090 'load' 'accumulators_9_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1091 [1/1] (0.00ns)   --->   "%accumulators_9_1_load_1 = load i32 %accumulators_9_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1091 'load' 'accumulators_9_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1092 [1/1] (0.00ns)   --->   "%accumulators_9_2_load_1 = load i32 %accumulators_9_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1092 'load' 'accumulators_9_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1093 [1/1] (0.00ns)   --->   "%accumulators_9_3_load_1 = load i32 %accumulators_9_3" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1093 'load' 'accumulators_9_3_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1094 [1/1] (0.00ns)   --->   "%accumulators_10_0_load_1 = load i32 %accumulators_10_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1094 'load' 'accumulators_10_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1095 [1/1] (0.00ns)   --->   "%accumulators_10_1_load_1 = load i32 %accumulators_10_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1095 'load' 'accumulators_10_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1096 [1/1] (0.00ns)   --->   "%accumulators_10_2_load_1 = load i32 %accumulators_10_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1096 'load' 'accumulators_10_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1097 [1/1] (0.00ns)   --->   "%accumulators_10_3_load_1 = load i32 %accumulators_10_3" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1097 'load' 'accumulators_10_3_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1098 [1/1] (0.00ns)   --->   "%accumulators_11_0_load_1 = load i32 %accumulators_11_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1098 'load' 'accumulators_11_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1099 [1/1] (0.00ns)   --->   "%accumulators_11_1_load_1 = load i32 %accumulators_11_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1099 'load' 'accumulators_11_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1100 [1/1] (0.00ns)   --->   "%accumulators_11_2_load_1 = load i32 %accumulators_11_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1100 'load' 'accumulators_11_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1101 [1/1] (0.00ns)   --->   "%accumulators_11_3_load_1 = load i32 %accumulators_11_3" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1101 'load' 'accumulators_11_3_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1102 [1/1] (0.00ns)   --->   "%accumulators_12_0_load_1 = load i32 %accumulators_12_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1102 'load' 'accumulators_12_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1103 [1/1] (0.00ns)   --->   "%accumulators_12_1_load_1 = load i32 %accumulators_12_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1103 'load' 'accumulators_12_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1104 [1/1] (0.00ns)   --->   "%accumulators_12_2_load_1 = load i32 %accumulators_12_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1104 'load' 'accumulators_12_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1105 [1/1] (0.00ns)   --->   "%accumulators_13_0_load_1 = load i32 %accumulators_13_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1105 'load' 'accumulators_13_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1106 [1/1] (0.00ns)   --->   "%accumulators_13_1_load_1 = load i32 %accumulators_13_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1106 'load' 'accumulators_13_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1107 [1/1] (0.00ns)   --->   "%accumulators_13_2_load_1 = load i32 %accumulators_13_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1107 'load' 'accumulators_13_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1108 [1/1] (0.00ns)   --->   "%accumulators_14_0_load_1 = load i32 %accumulators_14_0" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1108 'load' 'accumulators_14_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1109 [1/1] (0.00ns)   --->   "%accumulators_14_1_load_1 = load i32 %accumulators_14_1" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1109 'load' 'accumulators_14_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1110 [1/1] (0.00ns)   --->   "%accumulators_14_2_load_1 = load i32 %accumulators_14_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1110 'load' 'accumulators_14_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1111 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 1111 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 19 <SV = 12> <Delay = 2.06>
ST_19 : Operation 1112 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln36, void %.split219, i6 0, void %._crit_edge.loopexit.preheader" [hls_linear_combination/hls_linear_combination.cpp:36]   --->   Operation 1112 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1113 [1/1] (1.82ns)   --->   "%add_ln36 = add i6 %i_2, i6 1" [hls_linear_combination/hls_linear_combination.cpp:36]   --->   Operation 1113 'add' 'add_ln36' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1114 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1115 [1/1] (1.42ns)   --->   "%icmp_ln36 = icmp_eq  i6 %i_2, i6 60" [hls_linear_combination/hls_linear_combination.cpp:36]   --->   Operation 1115 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1116 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 1116 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1117 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %.split2, void %.preheader.preheader" [hls_linear_combination/hls_linear_combination.cpp:36]   --->   Operation 1117 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i6 %i_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1118 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1119 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %i_2, i32 4, i32 5" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1119 'partselect' 'trunc_ln41_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1120 [1/1] (1.42ns)   --->   "%switch_ln41 = switch i4 %trunc_ln41, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1120 'switch' 'switch_ln41' <Predicate = (!icmp_ln36)> <Delay = 1.42>
ST_19 : Operation 1121 [1/1] (1.70ns)   --->   "%tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %accumulators_14_0_load_1, i32 %accumulators_14_1_load_1, i32 %accumulators_14_2_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1121 'mux' 'tmp_16' <Predicate = (!icmp_ln36 & trunc_ln41 == 14)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1122 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1122 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 14)> <Delay = 2.06>
ST_19 : Operation 1123 [1/1] (1.70ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %accumulators_13_0_load_1, i32 %accumulators_13_1_load_1, i32 %accumulators_13_2_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1123 'mux' 'tmp_15' <Predicate = (!icmp_ln36 & trunc_ln41 == 13)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1124 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1124 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 13)> <Delay = 2.06>
ST_19 : Operation 1125 [1/1] (1.70ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %accumulators_12_0_load_1, i32 %accumulators_12_1_load_1, i32 %accumulators_12_2_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1125 'mux' 'tmp_14' <Predicate = (!icmp_ln36 & trunc_ln41 == 12)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1126 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1126 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 12)> <Delay = 2.06>
ST_19 : Operation 1127 [1/1] (1.82ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_11_0_load_1, i32 %accumulators_11_1_load_1, i32 %accumulators_11_2_load_1, i32 %accumulators_11_3_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1127 'mux' 'tmp_13' <Predicate = (!icmp_ln36 & trunc_ln41 == 11)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1128 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1128 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 11)> <Delay = 2.06>
ST_19 : Operation 1129 [1/1] (1.82ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_10_0_load_1, i32 %accumulators_10_1_load_1, i32 %accumulators_10_2_load_1, i32 %accumulators_10_3_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1129 'mux' 'tmp_12' <Predicate = (!icmp_ln36 & trunc_ln41 == 10)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1130 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1130 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 10)> <Delay = 2.06>
ST_19 : Operation 1131 [1/1] (1.82ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_9_0_load_1, i32 %accumulators_9_1_load_1, i32 %accumulators_9_2_load_1, i32 %accumulators_9_3_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1131 'mux' 'tmp_11' <Predicate = (!icmp_ln36 & trunc_ln41 == 9)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1132 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1132 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 9)> <Delay = 2.06>
ST_19 : Operation 1133 [1/1] (1.82ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_8_0_load_1, i32 %accumulators_8_1_load_1, i32 %accumulators_8_2_load_1, i32 %accumulators_8_3_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1133 'mux' 'tmp_10' <Predicate = (!icmp_ln36 & trunc_ln41 == 8)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1134 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1134 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 8)> <Delay = 2.06>
ST_19 : Operation 1135 [1/1] (1.82ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_7_0_load_1, i32 %accumulators_7_1_load_1, i32 %accumulators_7_2_load_1, i32 %accumulators_7_3_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1135 'mux' 'tmp_s' <Predicate = (!icmp_ln36 & trunc_ln41 == 7)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1136 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1136 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 7)> <Delay = 2.06>
ST_19 : Operation 1137 [1/1] (1.82ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_6_0_load_1, i32 %accumulators_6_1_load_1, i32 %accumulators_6_2_load_1, i32 %accumulators_6_3_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1137 'mux' 'tmp_9' <Predicate = (!icmp_ln36 & trunc_ln41 == 6)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1138 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1138 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 6)> <Delay = 2.06>
ST_19 : Operation 1139 [1/1] (1.82ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_5_0_load_1, i32 %accumulators_5_1_load_1, i32 %accumulators_5_2_load_1, i32 %accumulators_5_3_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1139 'mux' 'tmp_8' <Predicate = (!icmp_ln36 & trunc_ln41 == 5)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1140 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1140 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 5)> <Delay = 2.06>
ST_19 : Operation 1141 [1/1] (1.82ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_4_0_load_1, i32 %accumulators_4_1_load_1, i32 %accumulators_4_2_load_1, i32 %accumulators_4_3_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1141 'mux' 'tmp_7' <Predicate = (!icmp_ln36 & trunc_ln41 == 4)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1142 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1142 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 4)> <Delay = 2.06>
ST_19 : Operation 1143 [1/1] (1.82ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_3_0_load_1, i32 %accumulators_3_1_load_1, i32 %accumulators_3_2_load_1, i32 %accumulators_3_3_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1143 'mux' 'tmp_6' <Predicate = (!icmp_ln36 & trunc_ln41 == 3)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1144 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1144 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 3)> <Delay = 2.06>
ST_19 : Operation 1145 [1/1] (1.82ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_2_0_load_1, i32 %accumulators_2_1_load_1, i32 %accumulators_2_2_load_1, i32 %accumulators_2_3_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1145 'mux' 'tmp_5' <Predicate = (!icmp_ln36 & trunc_ln41 == 2)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1146 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1146 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 2)> <Delay = 2.06>
ST_19 : Operation 1147 [1/1] (1.82ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_1_0_load_1, i32 %accumulators_1_1_load_1, i32 %accumulators_1_2_load_1, i32 %accumulators_1_3_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1147 'mux' 'tmp_4' <Predicate = (!icmp_ln36 & trunc_ln41 == 1)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1148 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1148 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 1)> <Delay = 2.06>
ST_19 : Operation 1149 [1/1] (1.82ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_0_0_load_1, i32 %accumulators_0_1_load_1, i32 %accumulators_0_2_load_1, i32 %accumulators_0_3_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1149 'mux' 'tmp_3' <Predicate = (!icmp_ln36 & trunc_ln41 == 0)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1150 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1150 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 0)> <Delay = 2.06>
ST_19 : Operation 1151 [1/1] (1.70ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %accumulators_15_0_load_1, i32 %accumulators_15_1_load_1, i32 %accumulators_15_2_load_1, i2 %trunc_ln41_2" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1151 'mux' 'tmp_2' <Predicate = (!icmp_ln36 & trunc_ln41 == 15)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1152 [1/1] (2.06ns)   --->   "%br_ln41 = br void %.split219" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1152 'br' 'br_ln41' <Predicate = (!icmp_ln36 & trunc_ln41 == 15)> <Delay = 2.06>

State 20 <SV = 13> <Delay = 4.33>
ST_20 : Operation 1153 [1/1] (0.00ns)   --->   "%phi_ln41 = phi i32 %tmp_3, void %branch0, i32 %tmp_4, void %branch1, i32 %tmp_5, void %branch2, i32 %tmp_6, void %branch3, i32 %tmp_7, void %branch4, i32 %tmp_8, void %branch5, i32 %tmp_9, void %branch6, i32 %tmp_s, void %branch7, i32 %tmp_10, void %branch8, i32 %tmp_11, void %branch9, i32 %tmp_12, void %branch10, i32 %tmp_13, void %branch11, i32 %tmp_14, void %branch12, i32 %tmp_15, void %branch13, i32 %tmp_16, void %branch14, i32 %tmp_2, void %branch15" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1153 'phi' 'phi_ln41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1154 [36/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1154 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 4.33>
ST_21 : Operation 1155 [35/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1155 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 4.33>
ST_22 : Operation 1156 [34/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1156 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 4.33>
ST_23 : Operation 1157 [33/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1157 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 4.33>
ST_24 : Operation 1158 [32/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1158 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 18> <Delay = 4.33>
ST_25 : Operation 1159 [31/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1159 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 19> <Delay = 4.33>
ST_26 : Operation 1160 [30/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1160 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 20> <Delay = 4.33>
ST_27 : Operation 1161 [29/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1161 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 21> <Delay = 4.33>
ST_28 : Operation 1162 [28/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1162 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 22> <Delay = 4.33>
ST_29 : Operation 1163 [27/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1163 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 23> <Delay = 4.33>
ST_30 : Operation 1164 [26/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1164 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 24> <Delay = 4.33>
ST_31 : Operation 1165 [25/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1165 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 25> <Delay = 4.33>
ST_32 : Operation 1166 [24/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1166 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 26> <Delay = 4.33>
ST_33 : Operation 1167 [23/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1167 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 27> <Delay = 4.33>
ST_34 : Operation 1168 [22/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1168 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 4.33>
ST_35 : Operation 1169 [21/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1169 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 4.33>
ST_36 : Operation 1170 [20/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1170 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 30> <Delay = 4.33>
ST_37 : Operation 1171 [19/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1171 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 31> <Delay = 4.33>
ST_38 : Operation 1172 [18/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1172 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 32> <Delay = 4.33>
ST_39 : Operation 1173 [17/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1173 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 33> <Delay = 4.33>
ST_40 : Operation 1174 [16/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1174 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 34> <Delay = 4.33>
ST_41 : Operation 1175 [15/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1175 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 4.33>
ST_42 : Operation 1176 [14/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1176 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 36> <Delay = 4.33>
ST_43 : Operation 1177 [13/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1177 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 37> <Delay = 4.33>
ST_44 : Operation 1178 [12/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1178 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 4.33>
ST_45 : Operation 1179 [11/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1179 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 39> <Delay = 4.33>
ST_46 : Operation 1180 [10/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1180 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 4.33>
ST_47 : Operation 1181 [9/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1181 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 41> <Delay = 4.33>
ST_48 : Operation 1182 [8/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1182 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 42> <Delay = 4.33>
ST_49 : Operation 1183 [7/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1183 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 43> <Delay = 4.33>
ST_50 : Operation 1184 [6/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1184 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 44> <Delay = 4.33>
ST_51 : Operation 1185 [5/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1185 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 45> <Delay = 4.33>
ST_52 : Operation 1186 [4/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1186 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 46> <Delay = 4.33>
ST_53 : Operation 1187 [3/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1187 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 47> <Delay = 4.33>
ST_54 : Operation 1188 [2/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1188 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 48> <Delay = 6.65>
ST_55 : Operation 1189 [1/1] (0.00ns)   --->   "%i_2_cast = zext i6 %i_2" [hls_linear_combination/hls_linear_combination.cpp:36]   --->   Operation 1189 'zext' 'i_2_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_55 : Operation 1190 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [hls_linear_combination/hls_linear_combination.cpp:36]   --->   Operation 1190 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_55 : Operation 1191 [1/36] (4.33ns)   --->   "%urem_ln41 = urem i32 %phi_ln41, i32 31" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1191 'urem' 'urem_ln41' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i5 %urem_ln41" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1192 'trunc' 'trunc_ln41_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_55 : Operation 1193 [1/1] (0.00ns)   --->   "%out_l_addr = getelementptr i5 %out_l, i64 0, i64 %i_2_cast" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1193 'getelementptr' 'out_l_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_55 : Operation 1194 [1/1] (2.32ns)   --->   "%store_ln41 = store i5 %trunc_ln41_1, i6 %out_l_addr" [hls_linear_combination/hls_linear_combination.cpp:41]   --->   Operation 1194 'store' 'store_ln41' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_55 : Operation 1195 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 1195 'br' 'br_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 56 <SV = 13> <Delay = 1.58>
ST_56 : Operation 1196 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 1196 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 57 <SV = 14> <Delay = 2.32>
ST_57 : Operation 1197 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %add_ln47, void %.split, i6 0, void %.preheader.preheader" [hls_linear_combination/hls_linear_combination.cpp:47]   --->   Operation 1197 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1198 [1/1] (1.82ns)   --->   "%add_ln47 = add i6 %i_3, i6 1" [hls_linear_combination/hls_linear_combination.cpp:47]   --->   Operation 1198 'add' 'add_ln47' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1199 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1199 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1200 [1/1] (1.42ns)   --->   "%icmp_ln47 = icmp_eq  i6 %i_3, i6 60" [hls_linear_combination/hls_linear_combination.cpp:47]   --->   Operation 1200 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1201 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 1201 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1202 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split, void" [hls_linear_combination/hls_linear_combination.cpp:47]   --->   Operation 1202 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1203 [1/1] (0.00ns)   --->   "%i_3_cast = zext i6 %i_3" [hls_linear_combination/hls_linear_combination.cpp:47]   --->   Operation 1203 'zext' 'i_3_cast' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_57 : Operation 1204 [1/1] (0.00ns)   --->   "%out_l_addr_1 = getelementptr i5 %out_l, i64 0, i64 %i_3_cast" [hls_linear_combination/hls_linear_combination.cpp:49]   --->   Operation 1204 'getelementptr' 'out_l_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_57 : Operation 1205 [2/2] (2.32ns)   --->   "%stream_l_data_1 = load i6 %out_l_addr_1" [hls_linear_combination/hls_linear_combination.cpp:49]   --->   Operation 1205 'load' 'stream_l_data_1' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_57 : Operation 1206 [1/1] (1.42ns)   --->   "%stream_l_last_V = icmp_eq  i6 %i_3, i6 59" [hls_linear_combination/hls_linear_combination.cpp:50]   --->   Operation 1206 'icmp' 'stream_l_last_V' <Predicate = (!icmp_ln47)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 15> <Delay = 2.32>
ST_58 : Operation 1207 [1/2] (2.32ns)   --->   "%stream_l_data_1 = load i6 %out_l_addr_1" [hls_linear_combination/hls_linear_combination.cpp:49]   --->   Operation 1207 'load' 'stream_l_data_1' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_58 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %stream_l_data_1" [hls_linear_combination/hls_linear_combination.cpp:11]   --->   Operation 1208 'zext' 'zext_ln11' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_58 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %stream_l_last_V, i8 %zext_ln11" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1209 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_58 : Operation 1210 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i9 %tmp_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1210 'zext' 'zext_ln174' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_58 : Operation 1211 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_V, i16 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1211 'write' 'write_ln174' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 59 <SV = 16> <Delay = 0.00>
ST_59 : Operation 1212 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [hls_linear_combination/hls_linear_combination.cpp:47]   --->   Operation 1212 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_59 : Operation 1213 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_V, i16 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1213 'write' 'write_ln174' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_59 : Operation 1214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 1214 'br' 'br_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 60 <SV = 15> <Delay = 0.00>
ST_60 : Operation 1215 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [hls_linear_combination/hls_linear_combination.cpp:57]   --->   Operation 1215 'ret' 'ret_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row_0', hls_linear_combination/hls_linear_combination.cpp:15) with incoming values : ('add_ln15', hls_linear_combination/hls_linear_combination.cpp:15) [87]  (1.59 ns)

 <State 2>: 2.78ns
The critical path consists of the following:
	'phi' operation ('row_0', hls_linear_combination/hls_linear_combination.cpp:15) with incoming values : ('add_ln15', hls_linear_combination/hls_linear_combination.cpp:15) [87]  (0 ns)
	'icmp' operation ('icmp_ln15', hls_linear_combination/hls_linear_combination.cpp:15) [93]  (2.78 ns)

 <State 3>: 4.98ns
The critical path consists of the following:
	'phi' operation ('phi_mul', hls_linear_combination/hls_linear_combination.cpp:18) with incoming values : ('add_ln18_8', hls_linear_combination/hls_linear_combination.cpp:18) [100]  (0 ns)
	'add' operation ('add_ln18_2', hls_linear_combination/hls_linear_combination.cpp:18) [115]  (1.73 ns)
	'getelementptr' operation ('vec_l_1_addr', hls_linear_combination/hls_linear_combination.cpp:18) [118]  (0 ns)
	'store' operation ('store_ln18', hls_linear_combination/hls_linear_combination.cpp:18) of variable 'trunc_ln17', hls_linear_combination/hls_linear_combination.cpp:17 on array 'vec_l[1]', hls_linear_combination/hls_linear_combination.cpp:8 [134]  (3.25 ns)

 <State 4>: 2.78ns
The critical path consists of the following:
	'or' operation ('or_ln15', hls_linear_combination/hls_linear_combination.cpp:15) [148]  (0 ns)
	'icmp' operation ('icmp_ln15_1', hls_linear_combination/hls_linear_combination.cpp:15) [154]  (2.78 ns)

 <State 5>: 4.98ns
The critical path consists of the following:
	'phi' operation ('phi_mul16', hls_linear_combination/hls_linear_combination.cpp:18) with incoming values : ('add_ln18_9', hls_linear_combination/hls_linear_combination.cpp:18) [160]  (0 ns)
	'add' operation ('add_ln18_4', hls_linear_combination/hls_linear_combination.cpp:18) [175]  (1.73 ns)
	'getelementptr' operation ('vec_l_1_addr_1', hls_linear_combination/hls_linear_combination.cpp:18) [178]  (0 ns)
	'store' operation ('store_ln18', hls_linear_combination/hls_linear_combination.cpp:18) of variable 'trunc_ln17_1', hls_linear_combination/hls_linear_combination.cpp:17 on array 'vec_l[1]', hls_linear_combination/hls_linear_combination.cpp:8 [194]  (3.25 ns)

 <State 6>: 2.78ns
The critical path consists of the following:
	'or' operation ('or_ln15_1', hls_linear_combination/hls_linear_combination.cpp:15) [208]  (0 ns)
	'icmp' operation ('icmp_ln15_2', hls_linear_combination/hls_linear_combination.cpp:15) [214]  (2.78 ns)

 <State 7>: 4.98ns
The critical path consists of the following:
	'phi' operation ('phi_mul21', hls_linear_combination/hls_linear_combination.cpp:18) with incoming values : ('add_ln18_10', hls_linear_combination/hls_linear_combination.cpp:18) [220]  (0 ns)
	'add' operation ('add_ln18_6', hls_linear_combination/hls_linear_combination.cpp:18) [235]  (1.73 ns)
	'getelementptr' operation ('vec_l_5_addr_2', hls_linear_combination/hls_linear_combination.cpp:18) [242]  (0 ns)
	'store' operation ('store_ln18', hls_linear_combination/hls_linear_combination.cpp:18) of variable 'trunc_ln17_2', hls_linear_combination/hls_linear_combination.cpp:17 on array 'vec_l[5]', hls_linear_combination/hls_linear_combination.cpp:8 [260]  (3.25 ns)

 <State 8>: 2.78ns
The critical path consists of the following:
	'or' operation ('or_ln15_2', hls_linear_combination/hls_linear_combination.cpp:15) [268]  (0 ns)
	'icmp' operation ('icmp_ln15_3', hls_linear_combination/hls_linear_combination.cpp:15) [274]  (2.78 ns)

 <State 9>: 4.98ns
The critical path consists of the following:
	'phi' operation ('phi_mul26', hls_linear_combination/hls_linear_combination.cpp:18) with incoming values : ('add_ln18_11', hls_linear_combination/hls_linear_combination.cpp:18) [280]  (0 ns)
	'add' operation ('add_ln18_7', hls_linear_combination/hls_linear_combination.cpp:18) [295]  (1.73 ns)
	'getelementptr' operation ('vec_l_5_addr_3', hls_linear_combination/hls_linear_combination.cpp:18) [302]  (0 ns)
	'store' operation ('store_ln18', hls_linear_combination/hls_linear_combination.cpp:18) of variable 'trunc_ln17_3', hls_linear_combination/hls_linear_combination.cpp:17 on array 'vec_l[5]', hls_linear_combination/hls_linear_combination.cpp:8 [320]  (3.25 ns)

 <State 10>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln15', hls_linear_combination/hls_linear_combination.cpp:15) [328]  (3.52 ns)

 <State 11>: 3.75ns
The critical path consists of the following:
	'phi' operation ('i', hls_linear_combination/hls_linear_combination.cpp:22) with incoming values : ('add_ln22', hls_linear_combination/hls_linear_combination.cpp:22) [333]  (0 ns)
	'getelementptr' operation ('coeffs_l_addr', hls_linear_combination/hls_linear_combination.cpp:25) [344]  (0 ns)
	'store' operation ('store_ln25', hls_linear_combination/hls_linear_combination.cpp:25) of variable 'stream_l.data', hls_linear_combination/hls_linear_combination.cpp:24 on array 'coeffs_l', hls_linear_combination/hls_linear_combination.cpp:9 [345]  (2.32 ns)
	blocking operation 1.43 ns on control path)

 <State 12>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', hls_linear_combination/hls_linear_combination.cpp:30) with incoming values : ('add_ln30', hls_linear_combination/hls_linear_combination.cpp:30) [350]  (1.59 ns)

 <State 13>: 6.72ns
The critical path consists of the following:
	'phi' operation ('i', hls_linear_combination/hls_linear_combination.cpp:30) with incoming values : ('add_ln30', hls_linear_combination/hls_linear_combination.cpp:30) [350]  (0 ns)
	'add' operation ('add_ln32_60', hls_linear_combination/hls_linear_combination.cpp:32) [361]  (1.73 ns)
	'add' operation ('add_ln32_61', hls_linear_combination/hls_linear_combination.cpp:32) [367]  (1.73 ns)
	'getelementptr' operation ('vec_l_0_addr_6', hls_linear_combination/hls_linear_combination.cpp:32) [369]  (0 ns)
	'load' operation ('vec_l_0_load_2', hls_linear_combination/hls_linear_combination.cpp:32) on array 'vec_l[0]', hls_linear_combination/hls_linear_combination.cpp:8 [529]  (3.25 ns)

 <State 14>: 4.3ns
The critical path consists of the following:
	'load' operation ('vec_l_0_load', hls_linear_combination/hls_linear_combination.cpp:32) on array 'vec_l[0]', hls_linear_combination/hls_linear_combination.cpp:8 [445]  (3.25 ns)
	'mul' operation of DSP[450] ('mul_ln32', hls_linear_combination/hls_linear_combination.cpp:32) [447]  (1.05 ns)

 <State 15>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[450] ('mul_ln32', hls_linear_combination/hls_linear_combination.cpp:32) [447]  (1.05 ns)

 <State 16>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[450] ('mul_ln32', hls_linear_combination/hls_linear_combination.cpp:32) [447]  (0 ns)
	'add' operation of DSP[450] ('add_ln32', hls_linear_combination/hls_linear_combination.cpp:32) [450]  (2.1 ns)

 <State 17>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[450] ('add_ln32', hls_linear_combination/hls_linear_combination.cpp:32) [450]  (2.1 ns)

 <State 18>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', hls_linear_combination/hls_linear_combination.cpp:36) with incoming values : ('add_ln36', hls_linear_combination/hls_linear_combination.cpp:36) [929]  (1.59 ns)

 <State 19>: 2.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln41', hls_linear_combination/hls_linear_combination.cpp:41) with incoming values : ('tmp_16', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_15', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_14', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_13', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_12', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_11', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_10', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_s', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_9', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_8', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_7', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_6', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_5', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_4', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_3', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_2', hls_linear_combination/hls_linear_combination.cpp:41) [990]  (2.06 ns)

 <State 20>: 4.34ns
The critical path consists of the following:
	'phi' operation ('phi_ln41', hls_linear_combination/hls_linear_combination.cpp:41) with incoming values : ('tmp_16', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_15', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_14', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_13', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_12', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_11', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_10', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_s', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_9', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_8', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_7', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_6', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_5', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_4', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_3', hls_linear_combination/hls_linear_combination.cpp:41) ('tmp_2', hls_linear_combination/hls_linear_combination.cpp:41) [990]  (0 ns)
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 21>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 22>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 23>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 24>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 25>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 26>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 27>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 28>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 29>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 30>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 31>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 32>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 33>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 34>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 35>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 36>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 37>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 38>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 39>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 40>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 41>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 42>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 43>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 44>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 45>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 46>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 47>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 48>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 49>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 50>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 51>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 52>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 53>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 54>: 4.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)

 <State 55>: 6.66ns
The critical path consists of the following:
	'urem' operation ('urem_ln41', hls_linear_combination/hls_linear_combination.cpp:41) [991]  (4.34 ns)
	'store' operation ('store_ln41', hls_linear_combination/hls_linear_combination.cpp:41) of variable 'trunc_ln41_1', hls_linear_combination/hls_linear_combination.cpp:41 on array 'out_l', hls_linear_combination/hls_linear_combination.cpp:10 [994]  (2.32 ns)

 <State 56>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', hls_linear_combination/hls_linear_combination.cpp:47) with incoming values : ('add_ln47', hls_linear_combination/hls_linear_combination.cpp:47) [999]  (1.59 ns)

 <State 57>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i', hls_linear_combination/hls_linear_combination.cpp:47) with incoming values : ('add_ln47', hls_linear_combination/hls_linear_combination.cpp:47) [999]  (0 ns)
	'getelementptr' operation ('out_l_addr_1', hls_linear_combination/hls_linear_combination.cpp:49) [1008]  (0 ns)
	'load' operation ('stream_l.data', hls_linear_combination/hls_linear_combination.cpp:49) on array 'out_l', hls_linear_combination/hls_linear_combination.cpp:10 [1009]  (2.32 ns)

 <State 58>: 2.32ns
The critical path consists of the following:
	'load' operation ('stream_l.data', hls_linear_combination/hls_linear_combination.cpp:49) on array 'out_l', hls_linear_combination/hls_linear_combination.cpp:10 [1009]  (2.32 ns)

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
