--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Programy\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml PONG.twx PONG.ncd -o PONG.twr PONG.pcf -ucf
zmienne.ucf

Design file:              PONG.ncd
Physical constraint file: PONG.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_50MHZ
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PD          |   13.875(R)|   -3.575(R)|clk_25            |   0.000|
PN          |   11.526(R)|   -2.994(R)|clk_25            |   0.000|
RESET       |    5.164(R)|   -1.398(R)|clk_25            |   0.000|
WS          |   12.721(R)|   -2.792(R)|clk_25            |   0.000|
ZA          |   14.129(R)|   -2.707(R)|clk_25            |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK_50MHZ to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
VGA_B<0>    |    6.293(R)|clk_25            |   0.000|
VGA_B<1>    |    6.337(R)|clk_25            |   0.000|
VGA_B<2>    |    6.700(R)|clk_25            |   0.000|
VGA_B<3>    |    6.313(R)|clk_25            |   0.000|
VGA_G<0>    |    7.064(R)|clk_25            |   0.000|
VGA_G<1>    |    6.973(R)|clk_25            |   0.000|
VGA_G<2>    |    6.638(R)|clk_25            |   0.000|
VGA_G<3>    |    6.781(R)|clk_25            |   0.000|
VGA_HSYNC   |    6.925(R)|clk_25            |   0.000|
VGA_R<0>    |    7.129(R)|clk_25            |   0.000|
VGA_R<1>    |    7.287(R)|clk_25            |   0.000|
VGA_R<2>    |    6.273(R)|clk_25            |   0.000|
VGA_R<3>    |    6.278(R)|clk_25            |   0.000|
VGA_VSYNC   |    7.470(R)|clk_25            |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |   17.249|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Aug 31 02:30:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



