# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do escape_room_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:50 on Jul 11,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sbox1
# -- Compiling architecture Behavioral of sbox1
# -- Compiling entity sbox2
# -- Compiling architecture Behavioral of sbox2
# -- Compiling entity expander
# -- Compiling architecture Behavioral of expander
# -- Compiling entity get_key
# -- Compiling architecture Behavioral of get_key
# -- Compiling entity des_round
# -- Compiling architecture Behavioral of des_round
# -- Compiling entity des_loop
# -- Compiling architecture Behavioral of des_loop
# -- Loading package MATH_REAL
# -- Compiling entity des
# -- Compiling architecture Behavioral of des
# End time: 13:26:50 on Jul 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:50 on Jul 11,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity partialBruteForce
# -- Compiling architecture behavior of partialBruteForce
# -- Compiling entity bruteForce
# -- Compiling architecture behavior of bruteForce
# End time: 13:26:50 on Jul 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/bruteForce.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:50 on Jul 11,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/bruteForce.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bruteForce_vhd_tst
# -- Compiling architecture bruteForce_arch of bruteForce_vhd_tst
# End time: 13:26:50 on Jul 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  brute_force_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" brute_force_vhd_tst 
# Start time: 13:26:50 on Jul 11,2018
# ** Error: (vsim-3170) Could not find 'brute_force_vhd_tst'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/vhdl/cycloneive
#             C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/rtl_work
#             C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./escape_room_run_msim_rtl_vhdl.do PAUSED at line 13
# End time: 13:27:07 on Jul 11,2018, Elapsed time: 0:00:17
# Errors: 1, Warnings: 0
