-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Softmax_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    max_bypass_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    max_bypass_stream_empty_n : IN STD_LOGIC;
    max_bypass_stream_read : OUT STD_LOGIC;
    max_bypass_stream_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
    max_bypass_stream_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
    exp_bypass_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    exp_bypass_stream_full_n : IN STD_LOGIC;
    exp_bypass_stream_write : OUT STD_LOGIC;
    exp_bypass_stream_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_bypass_stream_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    seq_len_load : IN STD_LOGIC_VECTOR (31 downto 0);
    max_val : IN STD_LOGIC_VECTOR (15 downto 0);
    sum_exp_acc_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    sum_exp_acc_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of Softmax_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_11 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_const_lv12_FF0 : STD_LOGIC_VECTOR (11 downto 0) := "111111110000";
    constant ap_const_lv11_10 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv10_201 : STD_LOGIC_VECTOR (9 downto 0) := "1000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_36 : STD_LOGIC_VECTOR (10 downto 0) := "00000110110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv54_3FFFFFFFFFFFFF : STD_LOGIC_VECTOR (53 downto 0) := "111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln57_fu_222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal max_bypass_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal exp_bypass_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal icmp_ln57_reg_1105 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln57_reg_1105_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_1105_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_1105_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_1105_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_1105_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_1105_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_1105_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_1105_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_bypass_stream_read_reg_1109 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_191_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_246_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_273_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1129 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1129_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_fu_315_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal select_ln67_reg_1138 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln67_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_reg_1145 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_reg_1145_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln67_1_fu_329_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln67_1_reg_1151 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln67_1_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_1_reg_1157 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_1_fu_365_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln67_1_reg_1162 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln67_5_fu_373_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln67_5_reg_1169 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln67_4_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_4_reg_1175 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_5_fu_393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_5_reg_1180 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_405_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1185 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_6_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_6_reg_1190 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_6_reg_1190_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_7_fu_457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_7_reg_1195 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_7_reg_1195_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1202 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1202_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lD_0_i_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lD_0_i_reg_1209 : STD_LOGIC_VECTOR (0 downto 0);
    signal ref_tmp_i_i_fu_608_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp_i_i_reg_1216 : STD_LOGIC_VECTOR (31 downto 0);
    signal carry_1_i_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_i_reg_1221 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_1228 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_i_fu_708_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_i_reg_1235 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_1_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_1_reg_1240 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_i_fu_786_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_i_reg_1245 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_i_fu_805_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_i_reg_1252 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_146 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln57_fu_212_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sum_exp_acc_fu_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln67_7_fu_1067_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal max_bypass_stream_read_local : STD_LOGIC;
    signal bitcast_ln68_fu_491_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal exp_bypass_stream_write_local : STD_LOGIC;
    signal ap_block_pp0_stage0_01001_grp0 : BOOLEAN;
    signal grp_fu_191_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_186_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln52_fu_218_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pf_fu_195_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln735_fu_265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_281_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln67_1_fu_293_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln67_1_cast_fu_297_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln67_1_fu_305_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln67_fu_309_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln67_fu_269_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln67_fu_289_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln67_fu_349_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln67_3_fu_339_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln67_4_fu_355_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln67_2_fu_359_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_3_fu_383_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln67_2_fu_335_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_405_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln67_4_fu_413_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln67_fu_421_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln67_3_fu_425_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_7_fu_431_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln67_4_fu_447_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tobool130_i_fu_477_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln67_8_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool130_i_fu_477_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln67_2_fu_520_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln67_fu_523_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln67_3_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln67_6_fu_528_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_8_fu_513_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln67_4_fu_500_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln67_fu_540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_2_fu_532_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cond63_i_fu_552_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln67_3_fu_565_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln67_2_fu_569_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_575_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_2_fu_503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_2_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_10_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ref_tmp_i_i_fu_608_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp_i_i_fu_608_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp_i_i_fu_608_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_fu_557_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_11_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln67_5_fu_639_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln67_8_fu_669_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln67_5_fu_673_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln67_fu_677_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln67_1_fu_682_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_10_fu_694_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_10_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_11_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_12_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_9_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_11_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_12_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_14_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_13_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_13_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_5_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_1_fu_716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_12_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_i_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_i_fu_786_p7 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_778_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_zeros_2_i_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_i_fu_805_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_i_fu_805_p7 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_1_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_4_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_5_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond189_i_fu_846_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_icmp_ln67_753_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_13_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_0_i_fu_885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_0_i_fu_885_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_0_i_fu_885_p7 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_0_i_fu_885_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln67_4_fu_832_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_5_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_14_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_2_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_6_fu_921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_0_i_fu_867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_7_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_0_i_fu_885_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_7_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_8_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_6_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_10_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_15_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln67_3_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_16_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ref_tmp_i_i_4_fu_986_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp_i_i_4_fu_986_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp_i_i_4_fu_986_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln67_1_fu_1005_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp_i_i_4_fu_986_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln67_6_fu_1013_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln67_2_fu_1009_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln67_1_fu_1005_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln67_7_fu_1019_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln67_6_fu_1013_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1025_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1033_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_8_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln67_9_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln67_9_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_6_fu_1059_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_186_ce : STD_LOGIC;
    signal grp_fu_191_ce : STD_LOGIC;
    signal grp_fu_246_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_4_fu_405_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool130_i_fu_477_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ref_tmp_i_i_fu_608_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp_i_i_fu_608_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp_i_i_fu_608_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_ones_2_i_fu_786_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_ones_2_i_fu_786_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_ones_2_i_fu_786_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_zeros_2_i_fu_805_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_zeros_2_i_fu_805_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_zeros_2_i_fu_805_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal neg_src_0_i_fu_885_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal neg_src_0_i_fu_885_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal neg_src_0_i_fu_885_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp_i_i_4_fu_986_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp_i_i_4_fu_986_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp_i_i_4_fu_986_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component Softmax_hadd_16ns_16ns_16_3_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Softmax_hsub_16ns_16ns_16_3_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Softmax_hptodp_16ns_64_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Softmax_hexp_16ns_16ns_16_3_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Softmax_bitselect_1ns_54ns_6ns_1_1_1 IS
    generic (
        DATAWIDTH : INTEGER;
        ADDRWIDTH : INTEGER );
    port (
        din : IN STD_LOGIC_VECTOR (53 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Softmax_sparsemux_7_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Softmax_sparsemux_7_2_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        def : IN STD_LOGIC_VECTOR (0 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Softmax_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    hadd_16ns_16ns_16_3_no_dsp_1_U13 : component Softmax_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_246_p2,
        din1 => ap_const_lv16_11,
        ce => grp_fu_186_ce,
        dout => grp_fu_186_p2);

    hsub_16ns_16ns_16_3_no_dsp_1_U14 : component Softmax_hsub_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_191_p0,
        din1 => max_val,
        ce => grp_fu_191_ce,
        dout => grp_fu_191_p2);

    hptodp_16ns_64_1_no_dsp_1_U15 : component Softmax_hptodp_16ns_64_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_186_p2,
        dout => pf_fu_195_p1);

    hexp_16ns_16ns_16_3_full_dsp_1_U16 : component Softmax_hexp_16ns_16ns_16_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv16_0,
        din1 => grp_fu_191_p2,
        ce => grp_fu_246_ce,
        dout => grp_fu_246_p2);

    bitselect_1ns_54ns_6ns_1_1_1_U17 : component Softmax_bitselect_1ns_54ns_6ns_1_1_1
    generic map (
        DATAWIDTH => 54,
        ADDRWIDTH => 6)
    port map (
        din => select_ln67_fu_315_p3,
        sel => tmp_4_fu_405_p2,
        dout => tmp_4_fu_405_p3);

    bitselect_1ns_54ns_6ns_1_1_1_U18 : component Softmax_bitselect_1ns_54ns_6ns_1_1_1
    generic map (
        DATAWIDTH => 54,
        ADDRWIDTH => 6)
    port map (
        din => select_ln67_fu_315_p3,
        sel => tobool130_i_fu_477_p2,
        dout => tobool130_i_fu_477_p3);

    sparsemux_7_2_32_1_1_U19 : component Softmax_sparsemux_7_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "00",
        din2_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => trunc_ln67_5_reg_1169,
        din1 => add_ln67_2_fu_569_p2,
        din2 => ref_tmp_i_i_fu_608_p6,
        def => ref_tmp_i_i_fu_608_p7,
        sel => ref_tmp_i_i_fu_608_p8,
        dout => ref_tmp_i_i_fu_608_p9);

    sparsemux_7_2_1_1_1_U20 : component Softmax_sparsemux_7_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 1,
        CASE1 => "01",
        din1_WIDTH => 1,
        CASE2 => "00",
        din2_WIDTH => 1,
        def_WIDTH => 1,
        sel_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => Range1_all_ones_2_i_fu_786_p2,
        din1 => lD_0_i_reg_1209,
        din2 => xor_ln67_11_fu_652_p2,
        def => Range1_all_ones_2_i_fu_786_p7,
        sel => sel_tmp_fu_778_p3,
        dout => Range1_all_ones_2_i_fu_786_p9);

    sparsemux_7_2_1_1_1_U21 : component Softmax_sparsemux_7_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 1,
        CASE1 => "01",
        din1_WIDTH => 1,
        CASE2 => "00",
        din2_WIDTH => 1,
        def_WIDTH => 1,
        sel_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => Range1_all_zeros_2_i_fu_805_p2,
        din1 => xor_ln67_1_fu_727_p2,
        din2 => Range1_all_zeros_2_i_fu_805_p6,
        def => Range1_all_zeros_2_i_fu_805_p7,
        sel => sel_tmp_fu_778_p3,
        dout => Range1_all_zeros_2_i_fu_805_p9);

    sparsemux_7_2_1_1_1_U22 : component Softmax_sparsemux_7_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 1,
        CASE1 => "01",
        din1_WIDTH => 1,
        CASE2 => "00",
        din2_WIDTH => 1,
        def_WIDTH => 1,
        sel_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => neg_src_0_i_fu_885_p2,
        din1 => neg_src_0_i_fu_885_p4,
        din2 => ap_const_lv1_0,
        def => neg_src_0_i_fu_885_p7,
        sel => neg_src_0_i_fu_885_p8,
        dout => neg_src_0_i_fu_885_p9);

    sparsemux_7_2_32_1_1_U23 : component Softmax_sparsemux_7_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "00",
        din2_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ref_tmp_i_i_4_fu_986_p4,
        din2 => ref_tmp_i_i_reg_1216,
        def => ref_tmp_i_i_4_fu_986_p7,
        sel => ref_tmp_i_i_4_fu_986_p8,
        dout => ref_tmp_i_i_4_fu_986_p9);

    flow_control_loop_pipe_sequential_init_U : component Softmax_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln57_fu_222_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_146 <= add_ln57_fu_212_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_146 <= ap_const_lv31_0;
                end if;
            end if; 
        end if;
    end process;

    sum_exp_acc_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum_exp_acc_fu_150 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter10 = ap_const_logic_1)) then 
                    sum_exp_acc_fu_150 <= select_ln67_7_fu_1067_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                Range1_all_ones_2_i_reg_1245 <= Range1_all_ones_2_i_fu_786_p9;
                Range1_all_zeros_2_i_reg_1252 <= Range1_all_zeros_2_i_fu_805_p9;
                Range2_all_ones_1_i_reg_1235 <= Range2_all_ones_1_i_fu_708_p3;
                carry_1_i_reg_1221 <= carry_1_i_fu_633_p2;
                ref_tmp_i_i_reg_1216 <= ref_tmp_i_i_fu_608_p9;
                tmp_8_reg_1228 <= ref_tmp_i_i_fu_608_p9(31 downto 31);
                xor_ln67_1_reg_1240 <= xor_ln67_1_fu_727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln57_reg_1105 <= icmp_ln57_fu_222_p2;
                icmp_ln57_reg_1105_pp0_iter1_reg <= icmp_ln57_reg_1105;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln57_reg_1105_pp0_iter2_reg <= icmp_ln57_reg_1105_pp0_iter1_reg;
                icmp_ln57_reg_1105_pp0_iter3_reg <= icmp_ln57_reg_1105_pp0_iter2_reg;
                icmp_ln57_reg_1105_pp0_iter4_reg <= icmp_ln57_reg_1105_pp0_iter3_reg;
                icmp_ln57_reg_1105_pp0_iter5_reg <= icmp_ln57_reg_1105_pp0_iter4_reg;
                icmp_ln57_reg_1105_pp0_iter6_reg <= icmp_ln57_reg_1105_pp0_iter5_reg;
                icmp_ln57_reg_1105_pp0_iter7_reg <= icmp_ln57_reg_1105_pp0_iter6_reg;
                icmp_ln57_reg_1105_pp0_iter8_reg <= icmp_ln57_reg_1105_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                icmp_ln67_1_reg_1157 <= icmp_ln67_1_fu_343_p2;
                icmp_ln67_4_reg_1175 <= icmp_ln67_4_fu_377_p2;
                icmp_ln67_5_reg_1180 <= icmp_ln67_5_fu_393_p2;
                icmp_ln67_6_reg_1190 <= icmp_ln67_6_fu_441_p2;
                icmp_ln67_6_reg_1190_pp0_iter9_reg <= icmp_ln67_6_reg_1190;
                icmp_ln67_7_reg_1195 <= icmp_ln67_7_fu_457_p2;
                icmp_ln67_7_reg_1195_pp0_iter9_reg <= icmp_ln67_7_reg_1195;
                icmp_ln67_reg_1145 <= icmp_ln67_fu_323_p2;
                icmp_ln67_reg_1145_pp0_iter9_reg <= icmp_ln67_reg_1145;
                lD_0_i_reg_1209 <= lD_0_i_fu_485_p2;
                select_ln67_1_reg_1162 <= select_ln67_1_fu_365_p3;
                select_ln67_reg_1138 <= select_ln67_fu_315_p3;
                sub_ln67_1_reg_1151 <= sub_ln67_1_fu_329_p2;
                tmp_1_reg_1129 <= bitcast_ln735_fu_265_p1(63 downto 63);
                tmp_1_reg_1129_pp0_iter9_reg <= tmp_1_reg_1129;
                tmp_4_reg_1185 <= tmp_4_fu_405_p3;
                tmp_9_reg_1202 <= add_ln67_4_fu_447_p2(11 downto 11);
                tmp_9_reg_1202_pp0_iter9_reg <= tmp_9_reg_1202;
                trunc_ln67_5_reg_1169 <= trunc_ln67_5_fu_373_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                max_bypass_stream_read_reg_1109 <= max_bypass_stream_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Range1_all_ones_2_i_fu_786_p2 <= (lD_0_i_reg_1209 and Range2_all_ones_1_i_fu_708_p3);
    Range1_all_ones_2_i_fu_786_p7 <= "X";
    Range1_all_zeros_2_i_fu_805_p2 <= (xor_ln67_1_fu_727_p2 and icmp_ln67_12_fu_732_p2);
    Range1_all_zeros_2_i_fu_805_p6 <= (xor_ln67_11_fu_652_p2 or icmp_ln67_14_fu_750_p2);
    Range1_all_zeros_2_i_fu_805_p7 <= "X";
    Range2_all_ones_1_i_fu_708_p3 <= 
        icmp_ln67_11_fu_688_p2 when (icmp_ln67_10_fu_663_p2(0) = '1') else 
        xor_ln67_12_fu_702_p2;
    add_ln57_fu_212_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv31_1));
    add_ln67_2_fu_569_p2 <= std_logic_vector(unsigned(select_ln67_2_fu_532_p3) + unsigned(zext_ln67_3_fu_565_p1));
    add_ln67_3_fu_425_p2 <= std_logic_vector(signed(sext_ln67_fu_421_p1) + signed(zext_ln67_fu_289_p1));
    add_ln67_4_fu_447_p2 <= std_logic_vector(unsigned(sub_ln67_1_fu_329_p2) + unsigned(ap_const_lv12_10));
    add_ln67_5_fu_639_p2 <= std_logic_vector(unsigned(sub_ln67_1_reg_1151) + unsigned(ap_const_lv12_11));
    add_ln67_6_fu_1013_p1 <= sum_exp_acc_fu_150;
    add_ln67_6_fu_1013_p2 <= std_logic_vector(signed(ref_tmp_i_i_4_fu_986_p9) + signed(add_ln67_6_fu_1013_p1));
    add_ln67_7_fu_1019_p2 <= std_logic_vector(signed(sext_ln67_2_fu_1009_p1) + signed(sext_ln67_1_fu_1005_p1));
    add_ln67_fu_349_p2 <= std_logic_vector(unsigned(sub_ln67_1_fu_329_p2) + unsigned(ap_const_lv12_FF0));
    and_ln67_10_fu_595_p2 <= (xor_ln67_2_fu_589_p2 and icmp_ln67_1_reg_1157);
    and_ln67_11_fu_627_p2 <= (tmp_5_fu_557_p3 and and_ln67_10_fu_595_p2);
    and_ln67_12_fu_772_p2 <= (or_ln67_5_fu_767_p2 and icmp_ln67_13_fu_744_p2);
    and_ln67_13_fu_873_p2 <= (tmp_1_reg_1129_pp0_iter9_reg and icmp_ln67_7_reg_1195_pp0_iter9_reg);
    and_ln67_14_fu_911_p2 <= (xor_ln67_5_fu_905_p2 and icmp_ln67_7_reg_1195_pp0_iter9_reg);
    and_ln67_15_fu_968_p2 <= (xor_ln67_10_fu_963_p2 and icmp_ln67_6_reg_1190_pp0_iter9_reg);
    and_ln67_16_fu_973_p2 <= (or_ln67_3_fu_949_p2 and and_ln67_15_fu_968_p2);
    and_ln67_1_fu_716_p2 <= (xor_ln67_11_fu_652_p2 and icmp_ln67_9_fu_657_p2);
    and_ln67_4_fu_841_p2 <= (or_ln67_1_fu_837_p2 and Range2_all_ones_1_i_reg_1235);
    and_ln67_5_fu_852_p2 <= (carry_1_i_reg_1221 and Range1_all_ones_2_i_reg_1245);
    and_ln67_6_fu_926_p2 <= (xor_ln67_6_fu_921_p2 and or_ln67_2_fu_916_p2);
    and_ln67_7_fu_932_p2 <= (tmp_8_reg_1228 and deleted_ones_0_i_fu_867_p2);
    and_ln67_8_fu_943_p2 <= (xor_ln67_7_fu_937_p2 and neg_src_0_i_fu_885_p9);
    and_ln67_9_fu_1047_p2 <= (xor_ln67_8_fu_1041_p2 and tmp_12_fu_1033_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, max_bypass_stream_empty_n, exp_bypass_stream_full_n)
    begin
                ap_block_pp0_stage0_01001_grp1 <= (((exp_bypass_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((max_bypass_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, max_bypass_stream_empty_n, exp_bypass_stream_full_n)
    begin
                ap_block_pp0_stage0_11001 <= (((exp_bypass_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((max_bypass_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, max_bypass_stream_empty_n, exp_bypass_stream_full_n)
    begin
                ap_block_pp0_stage0_11001_grp1 <= (((exp_bypass_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((max_bypass_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, max_bypass_stream_empty_n, exp_bypass_stream_full_n)
    begin
                ap_block_pp0_stage0_subdone <= (((exp_bypass_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((max_bypass_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln57_fu_222_p2)
    begin
        if (((icmp_ln57_fu_222_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter9_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, i_fu_146, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_146;
        end if; 
    end process;

    ashr_ln67_fu_523_p2 <= std_logic_vector(shift_right(signed(select_ln67_reg_1138),to_integer(unsigned('0' & zext_ln67_2_fu_520_p1(31-1 downto 0)))));
    bitcast_ln68_fu_491_p1 <= grp_fu_186_p2;
    bitcast_ln735_fu_265_p1 <= pf_fu_195_p1;
    carry_1_i_fu_633_p2 <= (xor_ln67_fu_583_p2 and and_ln67_11_fu_627_p2);
    cond189_i_fu_846_p3 <= 
        and_ln67_4_fu_841_p2 when (carry_1_i_reg_1221(0) = '1') else 
        Range1_all_ones_2_i_reg_1245;
    cond63_i_fu_552_p3 <= 
        tmp_1_reg_1129 when (icmp_ln67_4_reg_1175(0) = '1') else 
        tmp_4_reg_1185;
    deleted_ones_0_i_fu_867_p2 <= (not_icmp_ln67_753_fu_862_p2 or cond189_i_fu_846_p3);

    exp_bypass_stream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, exp_bypass_stream_full_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            exp_bypass_stream_blk_n <= exp_bypass_stream_full_n;
        else 
            exp_bypass_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    exp_bypass_stream_din <= bitcast_ln68_fu_491_p1;
    exp_bypass_stream_write <= exp_bypass_stream_write_local;

    exp_bypass_stream_write_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            exp_bypass_stream_write_local <= ap_const_logic_1;
        else 
            exp_bypass_stream_write_local <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_186_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_186_ce <= ap_const_logic_1;
        else 
            grp_fu_186_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_191_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_191_ce <= ap_const_logic_1;
        else 
            grp_fu_191_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_191_p0 <= max_bypass_stream_read_reg_1109;

    grp_fu_246_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_246_ce <= ap_const_logic_1;
        else 
            grp_fu_246_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln57_fu_222_p2 <= "1" when (signed(zext_ln52_fu_218_p1) < signed(seq_len_load)) else "0";
    icmp_ln67_10_fu_663_p2 <= "1" when (unsigned(add_ln67_5_fu_639_p2) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln67_11_fu_688_p2 <= "1" when (lshr_ln67_fu_677_p2 = lshr_ln67_1_fu_682_p2) else "0";
    icmp_ln67_12_fu_732_p2 <= "1" when (lshr_ln67_fu_677_p2 = ap_const_lv54_0) else "0";
    icmp_ln67_13_fu_744_p2 <= "1" when (add_ln67_5_fu_639_p2 = ap_const_lv12_36) else "0";
    icmp_ln67_14_fu_750_p2 <= "1" when (select_ln67_reg_1138 = ap_const_lv54_0) else "0";
    icmp_ln67_1_fu_343_p2 <= "1" when (signed(sub_ln67_1_fu_329_p2) > signed(ap_const_lv12_10)) else "0";
    icmp_ln67_2_fu_503_p2 <= "1" when (sub_ln67_1_reg_1151 = ap_const_lv12_10) else "0";
    icmp_ln67_3_fu_508_p2 <= "1" when (unsigned(select_ln67_1_reg_1162) < unsigned(ap_const_lv11_36)) else "0";
    icmp_ln67_4_fu_377_p2 <= "1" when (signed(add_ln67_fu_349_p2) > signed(ap_const_lv12_36)) else "0";
    icmp_ln67_5_fu_393_p2 <= "1" when (tmp_3_fu_383_p4 = ap_const_lv6_0) else "0";
    icmp_ln67_6_fu_441_p2 <= "1" when (signed(tmp_7_fu_431_p4) > signed(ap_const_lv8_0)) else "0";
    icmp_ln67_7_fu_457_p2 <= "1" when (signed(add_ln67_4_fu_447_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln67_8_fu_471_p2 <= "1" when (unsigned(add_ln67_4_fu_447_p2) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln67_9_fu_657_p2 <= "1" when (signed(add_ln67_5_fu_639_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln67_fu_323_p2 <= "1" when (trunc_ln67_fu_269_p1 = ap_const_lv63_0) else "0";
    lD_0_i_fu_485_p2 <= (tobool130_i_fu_477_p3 and icmp_ln67_8_fu_471_p2);
    lshr_ln67_1_fu_682_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv54_3FFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln67_5_fu_673_p1(31-1 downto 0)))));
    lshr_ln67_fu_677_p2 <= std_logic_vector(shift_right(unsigned(select_ln67_reg_1138),to_integer(unsigned('0' & zext_ln67_5_fu_673_p1(31-1 downto 0)))));

    max_bypass_stream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, max_bypass_stream_empty_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            max_bypass_stream_blk_n <= max_bypass_stream_empty_n;
        else 
            max_bypass_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    max_bypass_stream_read <= max_bypass_stream_read_local;

    max_bypass_stream_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            max_bypass_stream_read_local <= ap_const_logic_1;
        else 
            max_bypass_stream_read_local <= ap_const_logic_0;
        end if; 
    end process;

    neg_src_0_i_fu_885_p2 <= (tmp_8_reg_1228 and tmp_1_reg_1129_pp0_iter9_reg);
    neg_src_0_i_fu_885_p4 <= (ap_const_lv1_1 xor and_ln67_5_fu_852_p2);
    neg_src_0_i_fu_885_p7 <= "X";
    neg_src_0_i_fu_885_p8 <= (not_icmp_ln67_753_fu_862_p2 & and_ln67_13_fu_873_p2);
    not_icmp_ln67_753_fu_862_p2 <= (icmp_ln67_7_reg_1195_pp0_iter9_reg xor ap_const_lv1_1);
    or_ln67_1_fu_837_p2 <= (xor_ln67_1_reg_1240 or tmp_9_reg_1202_pp0_iter9_reg);
    or_ln67_2_fu_916_p2 <= (tmp_8_reg_1228 or and_ln67_14_fu_911_p2);
    or_ln67_3_fu_949_p2 <= (and_ln67_8_fu_943_p2 or and_ln67_6_fu_926_p2);
    or_ln67_4_fu_413_p3 <= (ap_const_lv10_201 & icmp_ln67_1_fu_343_p2);
    or_ln67_5_fu_767_p2 <= (xor_ln67_13_fu_761_p2 or tmp_9_reg_1202);
    ref_tmp_i_i_4_fu_986_p4 <= 
        ap_const_lv32_7FFFFFFF when (and_ln67_6_fu_926_p2(0) = '1') else 
        ap_const_lv32_80000000;
    ref_tmp_i_i_4_fu_986_p7 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ref_tmp_i_i_4_fu_986_p8 <= (icmp_ln67_reg_1145_pp0_iter9_reg & and_ln67_16_fu_973_p2);
    ref_tmp_i_i_fu_608_p6 <= 
        shl_ln67_fu_540_p2 when (icmp_ln67_5_reg_1180(0) = '1') else 
        ap_const_lv32_0;
    ref_tmp_i_i_fu_608_p7 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ref_tmp_i_i_fu_608_p8 <= (icmp_ln67_2_fu_503_p2 & and_ln67_10_fu_595_p2);
    sel_tmp_fu_778_p3 <= (and_ln67_1_fu_716_p2 & and_ln67_12_fu_772_p2);
    select_ln67_1_fu_365_p3 <= 
        trunc_ln67_4_fu_355_p1 when (icmp_ln67_1_fu_343_p2(0) = '1') else 
        sub_ln67_2_fu_359_p2;
    select_ln67_2_fu_532_p3 <= 
        trunc_ln67_6_fu_528_p1 when (icmp_ln67_3_fu_508_p2(0) = '1') else 
        select_ln67_8_fu_513_p3;
    select_ln67_4_fu_832_p3 <= 
        Range1_all_ones_2_i_reg_1245 when (carry_1_i_reg_1221(0) = '1') else 
        Range1_all_zeros_2_i_reg_1252;
    select_ln67_6_fu_1059_p3 <= 
        ap_const_lv32_7FFFFFFF when (and_ln67_9_fu_1047_p2(0) = '1') else 
        ap_const_lv32_80000000;
    select_ln67_7_fu_1067_p3 <= 
        select_ln67_6_fu_1059_p3 when (xor_ln67_9_fu_1053_p2(0) = '1') else 
        add_ln67_6_fu_1013_p2;
    select_ln67_8_fu_513_p3 <= 
        ap_const_lv32_FFFFFFFF when (tmp_1_reg_1129(0) = '1') else 
        ap_const_lv32_0;
    select_ln67_fu_315_p3 <= 
        sub_ln67_fu_309_p2 when (tmp_1_fu_273_p3(0) = '1') else 
        zext_ln67_1_fu_305_p1;
    sext_ln67_1_fu_1005_p0 <= sum_exp_acc_fu_150;
        sext_ln67_1_fu_1005_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln67_1_fu_1005_p0),33));

        sext_ln67_2_fu_1009_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ref_tmp_i_i_4_fu_986_p9),33));

        sext_ln67_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(or_ln67_4_fu_413_p3),12));

    shl_ln67_fu_540_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln67_5_reg_1169),to_integer(unsigned('0' & zext_ln67_4_fu_500_p1(31-1 downto 0)))));
    sub_ln67_1_fu_329_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln67_fu_289_p1));
    sub_ln67_2_fu_359_p2 <= std_logic_vector(unsigned(ap_const_lv11_10) - unsigned(trunc_ln67_3_fu_339_p1));
    sub_ln67_fu_309_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln67_1_fu_305_p1));
    sum_exp_acc_out <= sum_exp_acc_fu_150;

    sum_exp_acc_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln57_reg_1105_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (icmp_ln57_reg_1105_pp0_iter8_reg = ap_const_lv1_0))) then 
            sum_exp_acc_out_ap_vld <= ap_const_logic_1;
        else 
            sum_exp_acc_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_694_p3 <= add_ln67_5_fu_639_p2(11 downto 11);
    tmp_11_fu_1025_p3 <= add_ln67_7_fu_1019_p2(32 downto 32);
    tmp_12_fu_1033_p3 <= add_ln67_6_fu_1013_p2(31 downto 31);
    tmp_1_fu_273_p3 <= bitcast_ln735_fu_265_p1(63 downto 63);
    tmp_2_fu_281_p3 <= bitcast_ln735_fu_265_p1(62 downto 52);
    tmp_3_fu_383_p4 <= select_ln67_1_fu_365_p3(10 downto 5);
    tmp_4_fu_405_p2 <= std_logic_vector(unsigned(trunc_ln67_2_fu_335_p1) + unsigned(ap_const_lv6_2F));
    tmp_5_fu_557_p3 <= select_ln67_2_fu_532_p3(31 downto 31);
    tmp_6_fu_575_p3 <= add_ln67_2_fu_569_p2(31 downto 31);
    tmp_7_fu_431_p4 <= add_ln67_3_fu_425_p2(11 downto 4);
    tobool130_i_fu_477_p2 <= add_ln67_4_fu_447_p2(6 - 1 downto 0);
    trunc_ln67_1_fu_293_p1 <= bitcast_ln735_fu_265_p1(52 - 1 downto 0);
    trunc_ln67_2_fu_335_p1 <= sub_ln67_1_fu_329_p2(6 - 1 downto 0);
    trunc_ln67_3_fu_339_p1 <= sub_ln67_1_fu_329_p2(11 - 1 downto 0);
    trunc_ln67_4_fu_355_p1 <= add_ln67_fu_349_p2(11 - 1 downto 0);
    trunc_ln67_5_fu_373_p1 <= select_ln67_fu_315_p3(32 - 1 downto 0);
    trunc_ln67_6_fu_528_p1 <= ashr_ln67_fu_523_p2(32 - 1 downto 0);
    trunc_ln67_8_fu_669_p1 <= add_ln67_5_fu_639_p2(6 - 1 downto 0);
    trunc_ln67_fu_269_p1 <= bitcast_ln735_fu_265_p1(63 - 1 downto 0);
    xor_ln67_10_fu_963_p2 <= (icmp_ln67_reg_1145_pp0_iter9_reg xor ap_const_lv1_1);
    xor_ln67_11_fu_652_p2 <= (tmp_9_reg_1202 xor ap_const_lv1_1);
    xor_ln67_12_fu_702_p2 <= (tmp_10_fu_694_p3 xor ap_const_lv1_1);
    xor_ln67_13_fu_761_p2 <= (icmp_ln67_9_fu_657_p2 xor ap_const_lv1_1);
    xor_ln67_1_fu_727_p2 <= (lD_0_i_reg_1209 xor ap_const_lv1_1);
    xor_ln67_2_fu_589_p2 <= (icmp_ln67_2_fu_503_p2 xor ap_const_lv1_1);
    xor_ln67_5_fu_905_p2 <= (select_ln67_4_fu_832_p3 xor ap_const_lv1_1);
    xor_ln67_6_fu_921_p2 <= (tmp_1_reg_1129_pp0_iter9_reg xor ap_const_lv1_1);
    xor_ln67_7_fu_937_p2 <= (ap_const_lv1_1 xor and_ln67_7_fu_932_p2);
    xor_ln67_8_fu_1041_p2 <= (tmp_11_fu_1025_p3 xor ap_const_lv1_1);
    xor_ln67_9_fu_1053_p2 <= (tmp_12_fu_1033_p3 xor tmp_11_fu_1025_p3);
    xor_ln67_fu_583_p2 <= (tmp_6_fu_575_p3 xor ap_const_lv1_1);
    zext_ln52_fu_218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_load),32));
    zext_ln67_1_cast_fu_297_p3 <= (ap_const_lv1_1 & trunc_ln67_1_fu_293_p1);
    zext_ln67_1_fu_305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln67_1_cast_fu_297_p3),54));
    zext_ln67_2_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln67_1_reg_1162),54));
    zext_ln67_3_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cond63_i_fu_552_p3),32));
    zext_ln67_4_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln67_1_reg_1162),32));
    zext_ln67_5_fu_673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln67_8_fu_669_p1),54));
    zext_ln67_fu_289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_281_p3),12));
end behav;
