unroll
outer
loop
fpga
synthesis
fpgas
behavioral
nest
unrolling
accesses
compiler
designs
saturation
balance
pipelined
exploration
parallelizing
reconfigurable
fir
registers
psat
monet
hardware
loops
reuse
transformations
cycles
array
memories
vhdl
nummemories
layout
parallelism
sobel
mm
replacement
inner
clock
scalar
jam
optimizations
scaled
fetch
memory
custom
programmable
defacto
jac
heidi
factors
balanced
ziegler
tm
tiling
xilinx
handel
factor1
wildstar
sat
devices
ids
developers
dependences
designers
virtex
verilog
consumption
rotate
suif
chip
mapping
compilation
renaming
compiling
diniz
tile
unrolled
er
arrays
annapolis
peeling
multimedia
multiples
tools
compilers
automation
estimation
selectbetween
uout
cardoso
unroll factor
loop unroll
outer loop
design space
unroll factors
factor outer
selected design
behavioral synthesis
the unroll
space exploration
log scaled
8 outer
saturation point
compute bound
2 outer
factor 8
memory accesses
1 outer
scalar replacement
4 outer
factor 4
the saturation
loop nest
synthesis tools
the nest
inner loop
factor 2
data layout
level synthesis
execution cycles
exploration algorithm
parallelizing compiler
fetch rate
fpga based
data fetch
memory parallelism
factor 1
memory bound
the design
balance execution
scaled selected
design inner
cycles log
cycles outer
for pipelined
high level
accesses to
uniformly generated
c area
balance b
space log
the compiler
factor selected
64 selected
array renaming
factor 64
non pipelined
and area
design is
operator parallelism
loop transformations
area figure
consumption rate
array variables
a design
loop body
the loop
to fpgas
b execution
of unroll
bound design
memory ids
of psat
factors for
the fpga
fpgas are
factor increases
an unroll
a balance
design that
j loop
to fpga
synthesis flow
time c
loops in
compiler technology
hardware implementation
fpga designs
pipelined memory
pipelined fir
outer loop unroll
loop unroll factor
factor outer loop
unroll factor outer
design space exploration
unroll factor 2
selected design space
inner loop unroll
8 outer loop
factor 1 outer
unroll factor 4
factor 4 outer
2 outer loop
factor 8 outer
unroll factor 1
unroll factor 8
factor 2 outer
the unroll factor
1 outer loop
4 outer loop
the saturation point
in the nest
unroll factors for
the design space
the data fetch
data fetch rate
high level synthesis
time c area
space a balance
balance b execution
cycles outer loop
log scaled selected
a balance b
space log scaled
execution time c
space exploration algorithm
cycles log scaled
design space log
design inner loop
scaled selected design
c area figure
selected design inner
and area for
the loop nest
parallelizing compiler technology
behavioral synthesis tools
64 selected design
factor 64 selected
factor selected design
unroll factor selected
unroll factor 64
design space a
b execution time
loops in the
pipelined memory accesses
the unroll factors
fpga based systems
area for pipelined
multiples of psat
cycles and area
an unroll factor
as the unroll
unroll factor increases
compilation and synthesis
execution cycles and
rotate registers c
balance execution cycles
in fpga based
of unroll factors
is compute bound
beyond the saturation
unroll factor for
virtual memory ids
dimensional array variables
from behavioral synthesis
unroll factor vector
on chip registers
accesses to array
balance outer loop
loop in the
of behavioral synthesis
are uniformly generated
factors for the
the consumption rate
loop invariant code
a design that
invariant code motion
for non pipelined
time and area
each loop in
