Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto cccfc4180e4b4fe398a5272dbc0bad7c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UARTLoopback_behav xil_defaultlib.UARTLoopback xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/farha/UART_F/UART_F.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/farha/UART_F/UART_F.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDiv(FREQ_I=100000000,FREQ_O...
Compiling module xil_defaultlib.ClockDiv(FREQ_I=100000000,FREQ_O...
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.UARTLoopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot UARTLoopback_behav
